

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s'
================================================================
* Date:           Wed May 21 19:42:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.293 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V_144 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28"   --->   Operation 4 'load' 'a_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i8 %a_V_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i8 %a_V_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mult_V = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_144, i32 5, i32 7"   --->   Operation 7 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i3 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 8 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i3 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_144, i1 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %shl_ln"   --->   Operation 11 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "%r_V_1 = sub i10 0, i10 %sext_ln1273"   --->   Operation 12 'sub' 'r_V_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1, i32 5, i32 9"   --->   Operation 13 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_144, i32 4, i32 7"   --->   Operation 14 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i4 %mult_V_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 15 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_144, i2 0"   --->   Operation 16 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i10 %shl_ln1273_1"   --->   Operation 17 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%r_V_2 = sub i11 0, i11 %sext_ln1273_11"   --->   Operation 18 'sub' 'r_V_2' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_2, i32 5, i32 10"   --->   Operation 19 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.31ns)   --->   "%r_V_3 = sub i11 %sext_ln70, i11 %sext_ln1273_11"   --->   Operation 20 'sub' 'r_V_3' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_3, i32 5, i32 10"   --->   Operation 21 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.31ns)   --->   "%r_V_4 = sub i11 %sext_ln1273_11, i11 %sext_ln70"   --->   Operation 22 'sub' 'r_V_4' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_4, i32 5, i32 10"   --->   Operation 23 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_144, i32 3, i32 7"   --->   Operation 24 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i5 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 25 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.28ns)   --->   "%r_V_5 = sub i9 0, i9 %sext_ln70_1"   --->   Operation 26 'sub' 'r_V_5' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_5, i32 5, i32 8"   --->   Operation 27 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i4 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 28 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i4 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 29 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_145 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27"   --->   Operation 30 'load' 'a_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i8 %a_V_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i8 %a_V_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i8 %a_V_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_145, i1 0"   --->   Operation 34 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i9 %shl_ln1273_2"   --->   Operation 35 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i9 %shl_ln1273_2"   --->   Operation 36 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i9 %shl_ln1273_2"   --->   Operation 37 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns)   --->   "%r_V_7 = sub i10 0, i10 %sext_ln1273_14"   --->   Operation 38 'sub' 'r_V_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_7, i32 5, i32 9"   --->   Operation 39 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i5 %mult_V_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 40 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i5 %mult_V_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 41 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_145, i2 0"   --->   Operation 42 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i10 %shl_ln1273_3"   --->   Operation 43 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.31ns)   --->   "%r_V_8 = sub i11 %sext_ln1273_15, i11 %sext_ln70_3"   --->   Operation 44 'sub' 'r_V_8' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_8, i32 5, i32 10"   --->   Operation 45 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i6 %mult_V_9"   --->   Operation 46 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.31ns)   --->   "%r_V_9 = sub i11 0, i11 %sext_ln1273_15"   --->   Operation 47 'sub' 'r_V_9' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_9, i32 5, i32 10"   --->   Operation 48 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.33ns)   --->   "%r_V_10 = sub i11 %r_V_9, i11 %sext_ln70_3"   --->   Operation 49 'sub' 'r_V_10' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_10, i32 5, i32 10"   --->   Operation 50 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_145, i32 3, i32 7"   --->   Operation 51 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i5 %mult_V_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 52 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i5 %mult_V_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 53 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_145, i32 4, i32 7"   --->   Operation 54 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i4 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 55 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i4 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 56 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_145, i3 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i11 %shl_ln1273_4"   --->   Operation 58 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i12 0, i12 %sext_ln1273_16"   --->   Operation 59 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_11 = sub i12 %sub_ln1273, i12 %sext_ln1273_13"   --->   Operation 60 'sub' 'r_V_11' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_11, i32 5, i32 11"   --->   Operation 61 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.31ns)   --->   "%r_V_12 = sub i11 %sext_ln70_3, i11 %sext_ln1273_15"   --->   Operation 62 'sub' 'r_V_12' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_12, i32 5, i32 10"   --->   Operation 63 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i6 %mult_V_15"   --->   Operation 64 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_145, i32 5, i32 7"   --->   Operation 65 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i3 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 66 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2442)   --->   "%sext_ln17_7 = sext i3 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 67 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.33ns)   --->   "%r_V_13 = sub i12 %sext_ln70_2, i12 %sext_ln1273_16"   --->   Operation 68 'sub' 'r_V_13' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_13, i32 5, i32 11"   --->   Operation 69 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i7 %mult_V_17"   --->   Operation 70 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_145, i4 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i12 %shl_ln1273_5"   --->   Operation 72 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "%r_V_14 = sub i13 %sext_ln1273_12, i13 %sext_ln1273_17"   --->   Operation 73 'sub' 'r_V_14' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_14, i32 5, i32 12"   --->   Operation 74 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.28ns)   --->   "%r_V_15 = sub i9 0, i9 %sext_ln70_4"   --->   Operation 75 'sub' 'r_V_15' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_15, i32 5, i32 8"   --->   Operation 76 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i4 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 77 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i4 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 78 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%a_V_146 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26"   --->   Operation 79 'load' 'a_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i8 %a_V_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 80 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i8 %a_V_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 81 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i8 %a_V_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 82 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i8 %a_V_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 83 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_146, i3 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i11 %shl_ln1273_6"   --->   Operation 85 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.33ns)   --->   "%r_V_26 = sub i12 0, i12 %sext_ln1273_18"   --->   Operation 86 'sub' 'r_V_26' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.35ns)   --->   "%r_V_17 = sub i12 %r_V_26, i12 %sext_ln70_7"   --->   Operation 87 'sub' 'r_V_17' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_17, i32 5, i32 11"   --->   Operation 88 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i7 %mult_V_20"   --->   Operation 89 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_146, i2 0"   --->   Operation 90 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i10 %shl_ln1273_7"   --->   Operation 91 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.31ns)   --->   "%r_V_18 = sub i11 0, i11 %sext_ln1273_19"   --->   Operation 92 'sub' 'r_V_18' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_18, i32 5, i32 10"   --->   Operation 93 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_146, i32 4, i32 7"   --->   Operation 94 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i4 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 95 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i4 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 96 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i4 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 97 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.31ns)   --->   "%r_V_19 = sub i11 %sext_ln70_8, i11 %sext_ln1273_19"   --->   Operation 98 'sub' 'r_V_19' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_19, i32 5, i32 10"   --->   Operation 99 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i6 %mult_V_23"   --->   Operation 100 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.33ns)   --->   "%r_V_20 = sub i11 %r_V_18, i11 %sext_ln70_8"   --->   Operation 101 'sub' 'r_V_20' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_20, i32 5, i32 10"   --->   Operation 102 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.44ns)   --->   "%r_V_21 = mul i13 %sext_ln70_6, i13 8179"   --->   Operation 103 'mul' 'r_V_21' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_21, i32 5, i32 12"   --->   Operation 104 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.28ns)   --->   "%r_V_22 = sub i9 0, i9 %sext_ln70_5"   --->   Operation 105 'sub' 'r_V_22' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_22, i32 5, i32 8"   --->   Operation 106 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i4 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 107 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i4 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 108 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.31ns)   --->   "%r_V_23 = sub i11 %sext_ln1273_19, i11 %sext_ln70_8"   --->   Operation 109 'sub' 'r_V_23' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_23, i32 5, i32 10"   --->   Operation 110 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i6 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 111 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_146, i1 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i9 %shl_ln1273_8"   --->   Operation 113 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i9 %shl_ln1273_8"   --->   Operation 114 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.33ns)   --->   "%r_V_24 = sub i12 %sext_ln1273_21, i12 %sext_ln1273_18"   --->   Operation 115 'sub' 'r_V_24' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_24, i32 5, i32 11"   --->   Operation 116 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i7 %mult_V_28"   --->   Operation 117 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.30ns)   --->   "%r_V_25 = sub i10 0, i10 %sext_ln1273_20"   --->   Operation 118 'sub' 'r_V_25' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_25, i32 5, i32 9"   --->   Operation 119 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i5 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_26, i32 5, i32 11"   --->   Operation 121 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i7 %mult_V_30"   --->   Operation 122 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.33ns)   --->   "%r_V_27 = sub i12 %sext_ln70_7, i12 %sext_ln1273_18"   --->   Operation 123 'sub' 'r_V_27' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_27, i32 5, i32 11"   --->   Operation 124 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i7 %mult_V_31"   --->   Operation 125 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_146, i32 5, i32 7"   --->   Operation 126 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i3 %mult_V_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 127 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%a_V_147 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25"   --->   Operation 128 'load' 'a_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i8 %a_V_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 129 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i8 %a_V_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 130 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i8 %a_V_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 131 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_147, i1 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i9 %shl_ln1273_9"   --->   Operation 133 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i9 %shl_ln1273_9"   --->   Operation 134 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.30ns)   --->   "%r_V_29 = sub i10 0, i10 %sext_ln1273_23"   --->   Operation 135 'sub' 'r_V_29' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_29, i32 5, i32 9"   --->   Operation 136 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i5 %mult_V_33" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 137 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_147, i32 4, i32 7"   --->   Operation 138 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i4 %mult_V_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 139 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i4 %mult_V_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 140 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_147, i32 5, i32 7"   --->   Operation 141 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i3 %mult_V_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i3 %mult_V_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 143 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_147, i3 0"   --->   Operation 144 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i11 %shl_ln1273_s"   --->   Operation 145 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.33ns)   --->   "%r_V_30 = sub i12 %sext_ln1273_24, i12 %sext_ln1273_22"   --->   Operation 146 'sub' 'r_V_30' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_30, i32 5, i32 11"   --->   Operation 147 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i7 %mult_V_36"   --->   Operation 148 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.33ns)   --->   "%r_V_31 = sub i12 %sext_ln70_9, i12 %sext_ln1273_24"   --->   Operation 149 'sub' 'r_V_31' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_31, i32 5, i32 11"   --->   Operation 150 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln818_16 = sext i7 %mult_V_37"   --->   Operation 151 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_147, i2 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i10 %shl_ln1273_10"   --->   Operation 153 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.31ns)   --->   "%r_V_32 = sub i11 %sext_ln70_10, i11 %sext_ln1273_25"   --->   Operation 154 'sub' 'r_V_32' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_32, i32 5, i32 10"   --->   Operation 155 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i6 %mult_V_38"   --->   Operation 156 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.31ns)   --->   "%r_V_34 = sub i11 0, i11 %sext_ln1273_25"   --->   Operation 157 'sub' 'r_V_34' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.33ns)   --->   "%r_V_33 = sub i11 %r_V_34, i11 %sext_ln70_10"   --->   Operation 158 'sub' 'r_V_33' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_33, i32 5, i32 10"   --->   Operation 159 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_34, i32 5, i32 10"   --->   Operation 160 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.28ns)   --->   "%r_V_35 = sub i9 0, i9 %sext_ln70_11"   --->   Operation 161 'sub' 'r_V_35' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_35, i32 5, i32 8"   --->   Operation 162 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i4 %mult_V_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 163 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i4 %mult_V_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 164 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.33ns)   --->   "%r_V_36 = sub i12 %sext_ln1273_22, i12 %sext_ln1273_24"   --->   Operation 165 'sub' 'r_V_36' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_36, i32 5, i32 11"   --->   Operation 166 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i7 %mult_V_42"   --->   Operation 167 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.31ns)   --->   "%r_V_37 = add i11 %sext_ln1273_25, i11 %sext_ln70_10"   --->   Operation 168 'add' 'r_V_37' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_37, i32 5, i32 10"   --->   Operation 169 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i6 %mult_V_43"   --->   Operation 170 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i6 %mult_V_43" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 171 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.31ns)   --->   "%r_V_38 = sub i11 %sext_ln1273_25, i11 %sext_ln70_10"   --->   Operation 172 'sub' 'r_V_38' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_38, i32 5, i32 10"   --->   Operation 173 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_147, i32 3, i32 7"   --->   Operation 174 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i5 %mult_V_45" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 175 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.33ns)   --->   "%r_V_39 = sub i12 0, i12 %sext_ln1273_24"   --->   Operation 176 'sub' 'r_V_39' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_39, i32 5, i32 11"   --->   Operation 177 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%a_V_148 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24"   --->   Operation 178 'load' 'a_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i8 %a_V_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 179 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i8 %a_V_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 180 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i8 %a_V_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 181 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.28ns)   --->   "%r_V_41 = sub i9 0, i9 %sext_ln70_14"   --->   Operation 182 'sub' 'r_V_41' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_41, i32 5, i32 8"   --->   Operation 183 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i4 %mult_V_47" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 184 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i4 %mult_V_47" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_148, i2 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i10 %shl_ln1273_11"   --->   Operation 187 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.31ns)   --->   "%r_V_42 = sub i11 %sext_ln1273_26, i11 %sext_ln70_13"   --->   Operation 188 'sub' 'r_V_42' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_42, i32 5, i32 10"   --->   Operation 189 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.31ns)   --->   "%r_V_43 = sub i11 0, i11 %sext_ln1273_26"   --->   Operation 190 'sub' 'r_V_43' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_43, i32 5, i32 10"   --->   Operation 191 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_148, i3 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i11 %shl_ln1273_12"   --->   Operation 193 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_29 = sub i12 0, i12 %sext_ln1273_27"   --->   Operation 194 'sub' 'sub_ln1273_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 195 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_44 = sub i12 %sub_ln1273_29, i12 %sext_ln70_12"   --->   Operation 195 'sub' 'r_V_44' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_44, i32 5, i32 11"   --->   Operation 196 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i7 %mult_V_50"   --->   Operation 197 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_148, i32 3, i32 7"   --->   Operation 198 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i5 %mult_V_51" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 199 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i5 %mult_V_51" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 200 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.31ns)   --->   "%r_V_45 = sub i11 %sext_ln70_13, i11 %sext_ln1273_26"   --->   Operation 201 'sub' 'r_V_45' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_45, i32 5, i32 10"   --->   Operation 202 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.33ns)   --->   "%r_V_46 = sub i12 %sext_ln70_12, i12 %sext_ln1273_27"   --->   Operation 203 'sub' 'r_V_46' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_46, i32 5, i32 11"   --->   Operation 204 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i7 %mult_V_53"   --->   Operation 205 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.33ns)   --->   "%r_V_47 = sub i11 %r_V_43, i11 %sext_ln70_13"   --->   Operation 206 'sub' 'r_V_47' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_47, i32 5, i32 10"   --->   Operation 207 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.31ns)   --->   "%r_V_48 = add i11 %sext_ln1273_26, i11 %sext_ln70_13"   --->   Operation 208 'add' 'r_V_48' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_48, i32 5, i32 10"   --->   Operation 209 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_148, i32 4, i32 7"   --->   Operation 210 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i4 %mult_V_56" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_148, i1 0"   --->   Operation 212 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i9 %shl_ln1273_13"   --->   Operation 213 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i9 %shl_ln1273_13"   --->   Operation 214 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.33ns)   --->   "%r_V_49 = sub i12 %sext_ln1273_29, i12 %sext_ln1273_27"   --->   Operation 215 'sub' 'r_V_49' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_49, i32 5, i32 11"   --->   Operation 216 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i7 %mult_V_57"   --->   Operation 217 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_148, i32 5, i32 7"   --->   Operation 218 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i3 %mult_V_58" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 219 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i3 %mult_V_58" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 220 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.30ns)   --->   "%r_V_50 = sub i10 0, i10 %sext_ln1273_28"   --->   Operation 221 'sub' 'r_V_50' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_50, i32 5, i32 9"   --->   Operation 222 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i5 %mult_V_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 223 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%a_V_149 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23"   --->   Operation 224 'load' 'a_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i8 %a_V_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 225 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i8 %a_V_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 226 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i8 %a_V_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 227 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i8 %a_V_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 228 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.28ns)   --->   "%r_V_52 = sub i9 0, i9 %sext_ln70_18"   --->   Operation 229 'sub' 'r_V_52' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_52, i32 5, i32 8"   --->   Operation 230 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i4 %mult_V_60" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 231 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_149, i2 0"   --->   Operation 232 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i10 %shl_ln1273_14"   --->   Operation 233 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.31ns)   --->   "%r_V_53 = sub i11 %sext_ln1273_30, i11 %sext_ln70_17"   --->   Operation 234 'sub' 'r_V_53' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_53, i32 5, i32 10"   --->   Operation 235 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_149, i3 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i11 %shl_ln1273_15"   --->   Operation 237 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.33ns)   --->   "%r_V_54 = sub i12 %sext_ln70_16, i12 %sext_ln1273_31"   --->   Operation 238 'sub' 'r_V_54' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_54, i32 5, i32 11"   --->   Operation 239 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i7 %mult_V_62"   --->   Operation 240 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.31ns)   --->   "%r_V_55 = sub i11 %sext_ln70_17, i11 %sext_ln1273_30"   --->   Operation 241 'sub' 'r_V_55' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_55, i32 5, i32 10"   --->   Operation 242 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_149, i1 0"   --->   Operation 243 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i9 %shl_ln1273_16"   --->   Operation 244 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i9 %shl_ln1273_16"   --->   Operation 245 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i9 %shl_ln1273_16"   --->   Operation 246 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.30ns)   --->   "%r_V_56 = sub i10 0, i10 %sext_ln1273_34"   --->   Operation 247 'sub' 'r_V_56' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_56, i32 5, i32 9"   --->   Operation 248 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i5 %mult_V_64" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i5 %mult_V_64" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 250 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.31ns)   --->   "%r_V_57 = sub i11 0, i11 %sext_ln1273_30"   --->   Operation 251 'sub' 'r_V_57' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_57, i32 5, i32 10"   --->   Operation 252 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.33ns)   --->   "%r_V_58 = sub i12 %sext_ln1273_31, i12 %sext_ln1273_33"   --->   Operation 253 'sub' 'r_V_58' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_58, i32 5, i32 11"   --->   Operation 254 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i7 %mult_V_66"   --->   Operation 255 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_149, i32 4, i32 7"   --->   Operation 256 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i4 %mult_V_67" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 257 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i4 %mult_V_67" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 258 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_149, i4 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i12 %shl_ln1273_17"   --->   Operation 260 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.35ns)   --->   "%r_V_59 = sub i13 %sext_ln1273_35, i13 %sext_ln1273_32"   --->   Operation 261 'sub' 'r_V_59' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_59, i32 5, i32 12"   --->   Operation 262 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (2.44ns)   --->   "%r_V_60 = mul i13 %sext_ln70_15, i13 8181"   --->   Operation 263 'mul' 'r_V_60' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_60, i32 5, i32 12"   --->   Operation 264 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.35ns)   --->   "%r_V_61 = add i13 %sext_ln1273_35, i13 %sext_ln70_15"   --->   Operation 265 'add' 'r_V_61' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_61, i32 5, i32 12"   --->   Operation 266 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_149, i32 5, i32 7"   --->   Operation 267 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i3 %mult_V_71" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 268 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i3 %mult_V_71" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 269 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_149, i32 3, i32 7"   --->   Operation 270 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i5 %mult_V_72" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%a_V = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22"   --->   Operation 272 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i8 %a_V"   --->   Operation 273 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i8 %a_V"   --->   Operation 274 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i8 %a_V"   --->   Operation 275 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V, i2 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i10 %shl_ln1273_18"   --->   Operation 277 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i10 %shl_ln1273_18"   --->   Operation 278 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (1.31ns)   --->   "%r_V_63 = sub i11 0, i11 %sext_ln1273_40"   --->   Operation 279 'sub' 'r_V_63' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (1.33ns)   --->   "%r_V_62 = sub i11 %r_V_63, i11 %sext_ln1273_38"   --->   Operation 280 'sub' 'r_V_62' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_62, i32 5, i32 10"   --->   Operation 281 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_63, i32 5, i32 10"   --->   Operation 282 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.31ns)   --->   "%r_V_64 = sub i11 %sext_ln1273_40, i11 %sext_ln1273_38"   --->   Operation 283 'sub' 'r_V_64' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_64, i32 5, i32 10"   --->   Operation 284 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i6 %mult_V_75" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 285 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %a_V, i32 1, i32 7"   --->   Operation 286 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i7 %mult_V_76"   --->   Operation 287 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.31ns)   --->   "%r_V_65 = sub i11 %sext_ln1273_38, i11 %sext_ln1273_40"   --->   Operation 288 'sub' 'r_V_65' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_65, i32 5, i32 10"   --->   Operation 289 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V, i32 4, i32 7"   --->   Operation 290 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i4 %mult_V_78" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 291 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (2.44ns)   --->   "%mul_ln1270 = mul i13 %sext_ln1273_36, i13 26"   --->   Operation 292 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270, i32 5, i32 12"   --->   Operation 293 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V, i1 0"   --->   Operation 294 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i9 %shl_ln1273_19"   --->   Operation 295 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i9 %shl_ln1273_19"   --->   Operation 296 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.30ns)   --->   "%r_V_66 = sub i10 0, i10 %sext_ln1273_42"   --->   Operation 297 'sub' 'r_V_66' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_66, i32 5, i32 9"   --->   Operation 298 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i5 %mult_V_80" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 299 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i5 %mult_V_80" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V, i4 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i12 %shl_ln1273_20"   --->   Operation 302 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.35ns)   --->   "%r_V_67 = sub i13 %sext_ln1273_36, i13 %sext_ln1273_43"   --->   Operation 303 'sub' 'r_V_67' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_67, i32 5, i32 12"   --->   Operation 304 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (1.35ns)   --->   "%r_V_68 = sub i13 %sext_ln1273_43, i13 %sext_ln1273_41"   --->   Operation 305 'sub' 'r_V_68' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_68, i32 5, i32 12"   --->   Operation 306 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.28ns)   --->   "%r_V_69 = sub i9 0, i9 %sext_ln1273_37"   --->   Operation 307 'sub' 'r_V_69' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_69, i32 5, i32 8"   --->   Operation 308 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i4 %mult_V_83" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 309 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (2.44ns)   --->   "%r_V_70 = mul i13 %sext_ln1273_36, i13 13"   --->   Operation 310 'mul' 'r_V_70' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_70, i32 5, i32 12"   --->   Operation 311 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V, i32 3, i32 7"   --->   Operation 312 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i5 %mult_V_85" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 313 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.35ns)   --->   "%r_V_71 = sub i13 %sext_ln1273_39, i13 %sext_ln1273_43"   --->   Operation 314 'sub' 'r_V_71' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_71, i32 5, i32 12"   --->   Operation 315 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%a_V_150 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21"   --->   Operation 316 'load' 'a_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i8 %a_V_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 317 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i8 %a_V_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 318 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i8 %a_V_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 319 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i8 %a_V_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 320 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_150, i3 0"   --->   Operation 321 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i11 %shl_ln1273_21"   --->   Operation 322 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.33ns)   --->   "%r_V_73 = sub i12 %sext_ln70_21, i12 %sext_ln1273_44"   --->   Operation 323 'sub' 'r_V_73' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_73, i32 5, i32 11"   --->   Operation 324 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i7 %mult_V_87"   --->   Operation 325 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_150, i1 0"   --->   Operation 326 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i9 %shl_ln1273_22"   --->   Operation 327 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i9 %shl_ln1273_22"   --->   Operation 328 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.30ns)   --->   "%r_V_74 = sub i10 0, i10 %sext_ln1273_46"   --->   Operation 329 'sub' 'r_V_74' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_74, i32 5, i32 9"   --->   Operation 330 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i5 %mult_V_88" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 331 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i5 %mult_V_88" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 332 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_150, i32 4, i32 7"   --->   Operation 333 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i4 %mult_V_89" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_150, i2 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i10 %shl_ln1273_23"   --->   Operation 336 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (1.31ns)   --->   "%r_V_78 = sub i11 0, i11 %sext_ln1273_47"   --->   Operation 337 'sub' 'r_V_78' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (1.33ns)   --->   "%r_V_75 = sub i11 %r_V_78, i11 %sext_ln70_22"   --->   Operation 338 'sub' 'r_V_75' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_75, i32 5, i32 10"   --->   Operation 339 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (1.31ns)   --->   "%r_V_76 = add i11 %sext_ln1273_47, i11 %sext_ln70_22"   --->   Operation 340 'add' 'r_V_76' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_76, i32 5, i32 10"   --->   Operation 341 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i6 %mult_V_91" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 342 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_150, i32 3, i32 7"   --->   Operation 343 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i5 %mult_V_92" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 344 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i5 %mult_V_92" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 345 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (1.28ns)   --->   "%r_V_77 = sub i9 0, i9 %sext_ln70_20"   --->   Operation 346 'sub' 'r_V_77' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_77, i32 5, i32 8"   --->   Operation 347 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i4 %mult_V_93" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 348 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_78, i32 5, i32 10"   --->   Operation 349 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (1.33ns)   --->   "%sub_ln1273_58 = sub i12 0, i12 %sext_ln1273_44"   --->   Operation 350 'sub' 'sub_ln1273_58' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (1.35ns)   --->   "%r_V_79 = sub i12 %sub_ln1273_58, i12 %sext_ln70_21"   --->   Operation 351 'sub' 'r_V_79' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_79, i32 5, i32 11"   --->   Operation 352 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i7 %mult_V_95"   --->   Operation 353 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_150, i32 5, i32 7"   --->   Operation 354 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln17_87 = sext i3 %mult_V_96" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 355 'sext' 'sext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (1.31ns)   --->   "%r_V_80 = sub i11 %sext_ln1273_47, i11 %sext_ln70_22"   --->   Operation 356 'sub' 'r_V_80' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_80, i32 5, i32 10"   --->   Operation 357 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln17_88 = sext i6 %mult_V_97" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 358 'sext' 'sext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (1.35ns)   --->   "%r_V_81 = sub i12 %sub_ln1273_58, i12 %sext_ln1273_45"   --->   Operation 359 'sub' 'r_V_81' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_81, i32 5, i32 11"   --->   Operation 360 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i7 %mult_V_98"   --->   Operation 361 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (2.44ns)   --->   "%r_V_82 = mul i13 %sext_ln70_19, i13 8181"   --->   Operation 362 'mul' 'r_V_82' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_82, i32 5, i32 12"   --->   Operation 363 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.31ns)   --->   "%r_V_83 = sub i11 %sext_ln70_22, i11 %sext_ln1273_47"   --->   Operation 364 'sub' 'r_V_83' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_83, i32 5, i32 10"   --->   Operation 365 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln17_89 = sext i6 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 366 'sext' 'sext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%a_V_151 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20"   --->   Operation 367 'load' 'a_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i8 %a_V_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 368 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i8 %a_V_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 369 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_151, i2 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i10 %shl_ln1273_24"   --->   Operation 371 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (1.31ns)   --->   "%r_V_85 = sub i11 %sext_ln70_24, i11 %sext_ln1273_48"   --->   Operation 372 'sub' 'r_V_85' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_85, i32 5, i32 10"   --->   Operation 373 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln17_90 = sext i6 %mult_V_101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 374 'sext' 'sext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (1.31ns)   --->   "%r_V_86 = sub i11 0, i11 %sext_ln1273_48"   --->   Operation 375 'sub' 'r_V_86' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_86, i32 5, i32 10"   --->   Operation 376 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln17_91 = sext i6 %mult_V_102" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 377 'sext' 'sext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_151, i32 5, i32 7"   --->   Operation 378 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln17_92 = sext i3 %mult_V_103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 379 'sext' 'sext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln17_93 = sext i3 %mult_V_103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 380 'sext' 'sext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.31ns)   --->   "%r_V_87 = sub i11 %sext_ln1273_48, i11 %sext_ln70_24"   --->   Operation 381 'sub' 'r_V_87' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_87, i32 5, i32 10"   --->   Operation 382 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln17_94 = sext i6 %mult_V_104" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 383 'sext' 'sext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_151, i1 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i9 %shl_ln1273_25"   --->   Operation 385 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i9 %shl_ln1273_25"   --->   Operation 386 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (1.30ns)   --->   "%r_V_88 = sub i10 0, i10 %sext_ln1273_50"   --->   Operation 387 'sub' 'r_V_88' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_88, i32 5, i32 9"   --->   Operation 388 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln17_95 = sext i5 %mult_V_105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 389 'sext' 'sext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln17_96 = sext i5 %mult_V_105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 390 'sext' 'sext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.28ns)   --->   "%r_V_89 = sub i9 0, i9 %sext_ln70_23"   --->   Operation 391 'sub' 'r_V_89' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_89, i32 5, i32 8"   --->   Operation 392 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln17_97 = sext i4 %mult_V_106" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 393 'sext' 'sext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_151, i32 4, i32 7"   --->   Operation 394 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln17_98 = sext i4 %mult_V_107" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 395 'sext' 'sext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.31ns)   --->   "%r_V_90 = add i11 %sext_ln1273_48, i11 %sext_ln70_24"   --->   Operation 396 'add' 'r_V_90' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_90, i32 5, i32 10"   --->   Operation 397 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln17_99 = sext i6 %mult_V_108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 398 'sext' 'sext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_151, i3 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i11 %shl_ln1273_26"   --->   Operation 400 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (1.33ns)   --->   "%r_V_91 = sub i12 %sext_ln1273_51, i12 %sext_ln1273_49"   --->   Operation 401 'sub' 'r_V_91' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_91, i32 5, i32 11"   --->   Operation 402 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i7 %mult_V_109"   --->   Operation 403 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_151, i32 3, i32 7"   --->   Operation 404 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln17_100 = sext i5 %mult_V_110" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 405 'sext' 'sext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%a_V_152 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"   --->   Operation 406 'load' 'a_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i8 %a_V_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 407 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i8 %a_V_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 408 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i8 %a_V_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 409 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i8 %a_V_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 410 'sext' 'sext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (1.28ns)   --->   "%r_V_93 = sub i9 0, i9 %sext_ln70_28"   --->   Operation 411 'sub' 'r_V_93' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_93, i32 5, i32 8"   --->   Operation 412 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln17_101 = sext i4 %mult_V_111" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 413 'sext' 'sext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_152, i2 0"   --->   Operation 414 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i10 %shl_ln1273_27"   --->   Operation 415 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (1.31ns)   --->   "%r_V_94 = sub i11 0, i11 %sext_ln1273_52"   --->   Operation 416 'sub' 'r_V_94' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_94, i32 5, i32 10"   --->   Operation 417 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_152, i32 4, i32 7"   --->   Operation 418 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln17_103 = sext i4 %mult_V_113" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'sext' 'sext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_152, i3 0"   --->   Operation 420 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i11 %shl_ln1273_28"   --->   Operation 421 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.33ns)   --->   "%r_V_95 = sub i12 %sext_ln1273_53, i12 %sext_ln70_26"   --->   Operation 422 'sub' 'r_V_95' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_95, i32 5, i32 11"   --->   Operation 423 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i7 %mult_V_114"   --->   Operation 424 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (2.44ns)   --->   "%r_V_96 = mul i13 %sext_ln70_25, i13 8181"   --->   Operation 425 'mul' 'r_V_96' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_96, i32 5, i32 12"   --->   Operation 426 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_152, i32 3, i32 7"   --->   Operation 427 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln17_104 = sext i5 %mult_V_116" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 428 'sext' 'sext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (1.31ns)   --->   "%r_V_97 = sub i11 %sext_ln70_27, i11 %sext_ln1273_52"   --->   Operation 429 'sub' 'r_V_97' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_97, i32 5, i32 10"   --->   Operation 430 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (1.31ns)   --->   "%r_V_98 = sub i11 %sext_ln1273_52, i11 %sext_ln70_27"   --->   Operation 431 'sub' 'r_V_98' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_98, i32 5, i32 10"   --->   Operation 432 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln17_106 = sext i6 %mult_V_118" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 433 'sext' 'sext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.33ns)   --->   "%r_V_102 = sub i12 0, i12 %sext_ln1273_53"   --->   Operation 434 'sub' 'r_V_102' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (1.35ns)   --->   "%r_V_99 = sub i12 %r_V_102, i12 %sext_ln70_26"   --->   Operation 435 'sub' 'r_V_99' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_99, i32 5, i32 11"   --->   Operation 436 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i7 %mult_V_119"   --->   Operation 437 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.33ns)   --->   "%r_V_100 = sub i11 %r_V_94, i11 %sext_ln70_27"   --->   Operation 438 'sub' 'r_V_100' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_100, i32 5, i32 10"   --->   Operation 439 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln17_107 = sext i6 %mult_V_120" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 440 'sext' 'sext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_152, i32 5, i32 7"   --->   Operation 441 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln17_108 = sext i3 %mult_V_121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 442 'sext' 'sext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln17_109 = sext i3 %mult_V_121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 443 'sext' 'sext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_152, i1 0"   --->   Operation 444 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i9 %shl_ln1273_29"   --->   Operation 445 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (1.30ns)   --->   "%r_V_101 = sub i10 0, i10 %sext_ln1273_54"   --->   Operation 446 'sub' 'r_V_101' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_101, i32 5, i32 9"   --->   Operation 447 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln17_110 = sext i5 %mult_V_122" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 448 'sext' 'sext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_111 = sext i5 %mult_V_122" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 449 'sext' 'sext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_102, i32 5, i32 11"   --->   Operation 450 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i7 %mult_V_123"   --->   Operation 451 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%a_V_153 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_195"   --->   Operation 452 'load' 'a_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i8 %a_V_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 453 'sext' 'sext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i8 %a_V_153"   --->   Operation 454 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i8 %a_V_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 455 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_153, i32 4, i32 7"   --->   Operation 456 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln17_112 = sext i4 %mult_V_124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'sext' 'sext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln17_113 = sext i4 %mult_V_124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 458 'sext' 'sext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_153, i2 0"   --->   Operation 459 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i10 %shl_ln1273_30"   --->   Operation 460 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (1.31ns)   --->   "%r_V_104 = sub i11 %sext_ln70_30, i11 %sext_ln1273_55"   --->   Operation 461 'sub' 'r_V_104' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_104, i32 5, i32 10"   --->   Operation 462 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (2.44ns)   --->   "%r_V_105 = mul i13 %sext_ln1270, i13 11"   --->   Operation 463 'mul' 'r_V_105' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_105, i32 5, i32 12"   --->   Operation 464 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (1.31ns)   --->   "%r_V_106 = sub i11 %sext_ln1273_55, i11 %sext_ln70_30"   --->   Operation 465 'sub' 'r_V_106' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_106, i32 5, i32 10"   --->   Operation 466 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (2.44ns)   --->   "%mul_ln1270_9 = mul i13 %sext_ln1270, i13 8169"   --->   Operation 467 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_9, i32 5, i32 12"   --->   Operation 468 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (1.31ns)   --->   "%r_V_113 = sub i11 0, i11 %sext_ln1273_55"   --->   Operation 469 'sub' 'r_V_113' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (1.33ns)   --->   "%r_V_107 = sub i11 %r_V_113, i11 %sext_ln70_30"   --->   Operation 470 'sub' 'r_V_107' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_107, i32 5, i32 10"   --->   Operation 471 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (1.31ns)   --->   "%r_V_108 = add i11 %sext_ln1273_55, i11 %sext_ln70_30"   --->   Operation 472 'add' 'r_V_108' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_108, i32 5, i32 10"   --->   Operation 473 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.28ns)   --->   "%r_V_109 = sub i9 0, i9 %sext_ln70_29"   --->   Operation 474 'sub' 'r_V_109' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_109, i32 5, i32 8"   --->   Operation 475 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln17_118 = sext i4 %mult_V_131" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 476 'sext' 'sext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln17_119 = sext i4 %mult_V_131" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 477 'sext' 'sext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_153, i32 3, i32 7"   --->   Operation 478 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln17_120 = sext i5 %mult_V_132" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 479 'sext' 'sext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_153, i4 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i12 %shl_ln1273_31"   --->   Operation 481 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_153, i1 0"   --->   Operation 482 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i9 %shl_ln1273_32"   --->   Operation 483 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i9 %shl_ln1273_32"   --->   Operation 484 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i9 %shl_ln1273_32"   --->   Operation 485 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.35ns)   --->   "%r_V_110 = sub i13 %sext_ln1273_56, i13 %sext_ln1273_59"   --->   Operation 486 'sub' 'r_V_110' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_110, i32 5, i32 12"   --->   Operation 487 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (1.30ns)   --->   "%r_V_111 = sub i10 0, i10 %sext_ln1273_58"   --->   Operation 488 'sub' 'r_V_111' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_111, i32 5, i32 9"   --->   Operation 489 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln17_121 = sext i5 %mult_V_134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 490 'sext' 'sext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_122 = sext i5 %mult_V_134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'sext' 'sext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_153, i32 5, i32 7"   --->   Operation 492 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln17_123 = sext i3 %mult_V_135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 493 'sext' 'sext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_153, i3 0"   --->   Operation 494 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i11 %shl_ln1273_33"   --->   Operation 495 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_85 = sub i12 0, i12 %sext_ln1273_60"   --->   Operation 496 'sub' 'sub_ln1273_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_112 = sub i12 %sub_ln1273_85, i12 %sext_ln1273_57"   --->   Operation 497 'sub' 'r_V_112' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_112, i32 5, i32 11"   --->   Operation 498 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i7 %mult_V_136"   --->   Operation 499 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_113, i32 5, i32 10"   --->   Operation 500 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%a_V_154 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_206"   --->   Operation 501 'load' 'a_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i8 %a_V_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 502 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i8 %a_V_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 503 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_154, i32 5, i32 7"   --->   Operation 504 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln17_125 = sext i3 %mult_V_138" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 505 'sext' 'sext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_154, i32 4, i32 7"   --->   Operation 506 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln17_126 = sext i4 %mult_V_139" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 507 'sext' 'sext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_154, i2 0"   --->   Operation 508 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i10 %shl_ln1273_34"   --->   Operation 509 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (1.31ns)   --->   "%r_V_115 = sub i11 %sext_ln1273_61, i11 %sext_ln70_32"   --->   Operation 510 'sub' 'r_V_115' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_115, i32 5, i32 10"   --->   Operation 511 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.31ns)   --->   "%r_V_117 = sub i11 0, i11 %sext_ln1273_61"   --->   Operation 512 'sub' 'r_V_117' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (1.33ns)   --->   "%r_V_116 = sub i11 %r_V_117, i11 %sext_ln70_32"   --->   Operation 513 'sub' 'r_V_116' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_116, i32 5, i32 10"   --->   Operation 514 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln17_128 = sext i6 %mult_V_141" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 515 'sext' 'sext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_117, i32 5, i32 10"   --->   Operation 516 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln17_129 = sext i6 %mult_V_142" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 517 'sext' 'sext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.28ns)   --->   "%r_V_118 = sub i9 0, i9 %sext_ln70_31"   --->   Operation 518 'sub' 'r_V_118' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_118, i32 5, i32 8"   --->   Operation 519 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln17_130 = sext i4 %mult_V_143" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 520 'sext' 'sext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.31ns)   --->   "%r_V_119 = sub i11 %sext_ln70_32, i11 %sext_ln1273_61"   --->   Operation 521 'sub' 'r_V_119' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_119, i32 5, i32 10"   --->   Operation 522 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln17_131 = sext i6 %mult_V_144" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 523 'sext' 'sext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_154, i32 3, i32 7"   --->   Operation 524 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln17_132 = sext i5 %mult_V_145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 525 'sext' 'sext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_154, i1 0"   --->   Operation 526 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i9 %shl_ln1273_35"   --->   Operation 527 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (1.30ns)   --->   "%r_V_120 = sub i10 0, i10 %sext_ln1273_62"   --->   Operation 528 'sub' 'r_V_120' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_120, i32 5, i32 9"   --->   Operation 529 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln17_133 = sext i5 %mult_V_146" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 530 'sext' 'sext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%a_V_155 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_217"   --->   Operation 531 'load' 'a_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i8 %a_V_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 532 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i8 %a_V_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 533 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i8 %a_V_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 534 'sext' 'sext_ln70_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_155, i2 0"   --->   Operation 535 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i10 %shl_ln1273_36"   --->   Operation 536 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.31ns)   --->   "%r_V_122 = sub i11 %sext_ln70_35, i11 %sext_ln1273_63"   --->   Operation 537 'sub' 'r_V_122' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_122, i32 5, i32 10"   --->   Operation 538 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln17_134 = sext i6 %mult_V_147" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 539 'sext' 'sext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_155, i1 0"   --->   Operation 540 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i9 %shl_ln1273_37"   --->   Operation 541 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i9 %shl_ln1273_37"   --->   Operation 542 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.30ns)   --->   "%r_V_123 = sub i10 0, i10 %sext_ln1273_65"   --->   Operation 543 'sub' 'r_V_123' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_123, i32 5, i32 9"   --->   Operation 544 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln17_135 = sext i5 %mult_V_148" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 545 'sext' 'sext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.31ns)   --->   "%r_V_124 = sub i11 0, i11 %sext_ln1273_63"   --->   Operation 546 'sub' 'r_V_124' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_124, i32 5, i32 10"   --->   Operation 547 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln17_136 = sext i6 %mult_V_149" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 548 'sext' 'sext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_155, i3 0"   --->   Operation 549 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i11 %shl_ln1273_38"   --->   Operation 550 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (1.33ns)   --->   "%r_V_125 = sub i12 %sext_ln70_33, i12 %sext_ln1273_66"   --->   Operation 551 'sub' 'r_V_125' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_125, i32 5, i32 11"   --->   Operation 552 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i7 %mult_V_150"   --->   Operation 553 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_155, i32 5, i32 7"   --->   Operation 554 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln17_137 = sext i3 %mult_V_151" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 555 'sext' 'sext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln17_138 = sext i3 %mult_V_151" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 556 'sext' 'sext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_155, i32 3, i32 7"   --->   Operation 557 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln17_139 = sext i5 %mult_V_152" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 558 'sext' 'sext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (1.33ns)   --->   "%r_V_126 = sub i12 %sext_ln1273_64, i12 %sext_ln1273_66"   --->   Operation 559 'sub' 'r_V_126' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_126, i32 5, i32 11"   --->   Operation 560 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i7 %mult_V_153"   --->   Operation 561 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.31ns)   --->   "%r_V_127 = add i11 %sext_ln1273_63, i11 %sext_ln70_35"   --->   Operation 562 'add' 'r_V_127' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_127, i32 5, i32 10"   --->   Operation 563 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln17_140 = sext i6 %mult_V_154" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 564 'sext' 'sext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_155, i32 2, i32 7"   --->   Operation 565 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln17_141 = sext i6 %mult_V_155" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 566 'sext' 'sext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (1.28ns)   --->   "%r_V_128 = sub i9 0, i9 %sext_ln70_34"   --->   Operation 567 'sub' 'r_V_128' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_128, i32 5, i32 8"   --->   Operation 568 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln17_142 = sext i4 %mult_V_156" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 569 'sext' 'sext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln17_143 = sext i4 %mult_V_156" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 570 'sext' 'sext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (1.31ns)   --->   "%r_V_129 = sub i11 %sext_ln1273_63, i11 %sext_ln70_35"   --->   Operation 571 'sub' 'r_V_129' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_129, i32 5, i32 10"   --->   Operation 572 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_155, i32 4, i32 7"   --->   Operation 573 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln17_145 = sext i4 %mult_V_158" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 574 'sext' 'sext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%a_V_156 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_228"   --->   Operation 575 'load' 'a_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i8 %a_V_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 576 'sext' 'sext_ln70_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln70_37 = sext i8 %a_V_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 577 'sext' 'sext_ln70_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln70_38 = sext i8 %a_V_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 578 'sext' 'sext_ln70_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln70_39 = sext i8 %a_V_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 579 'sext' 'sext_ln70_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_156, i4 0"   --->   Operation 580 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i12 %shl_ln1273_39"   --->   Operation 581 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_156, i2 0"   --->   Operation 582 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i10 %shl_ln1273_40"   --->   Operation 583 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i10 %shl_ln1273_40"   --->   Operation 584 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (1.35ns)   --->   "%r_V_131 = sub i13 %sext_ln1273_69, i13 %sext_ln1273_67"   --->   Operation 585 'sub' 'r_V_131' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_131, i32 5, i32 12"   --->   Operation 586 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_156, i32 4, i32 7"   --->   Operation 587 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln17_146 = sext i4 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 588 'sext' 'sext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (2.44ns)   --->   "%r_V_132 = mul i13 %sext_ln70_38, i13 11"   --->   Operation 589 'mul' 'r_V_132' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_132, i32 5, i32 12"   --->   Operation 590 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_156, i1 0"   --->   Operation 591 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i9 %shl_ln1273_41"   --->   Operation 592 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i9 %shl_ln1273_41"   --->   Operation 593 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.30ns)   --->   "%r_V_133 = sub i10 0, i10 %sext_ln1273_71"   --->   Operation 594 'sub' 'r_V_133' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_133, i32 5, i32 9"   --->   Operation 595 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln17_147 = sext i5 %mult_V_162" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 596 'sext' 'sext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (1.31ns)   --->   "%r_V_135 = sub i11 0, i11 %sext_ln1273_68"   --->   Operation 597 'sub' 'r_V_135' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (1.33ns)   --->   "%r_V_134 = sub i11 %r_V_135, i11 %sext_ln70_36"   --->   Operation 598 'sub' 'r_V_134' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_134, i32 5, i32 10"   --->   Operation 599 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln17_148 = sext i6 %mult_V_163" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 600 'sext' 'sext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_156, i32 3, i32 7"   --->   Operation 601 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln17_149 = sext i5 %mult_V_164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 602 'sext' 'sext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln17_150 = sext i5 %mult_V_164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 603 'sext' 'sext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_135, i32 5, i32 10"   --->   Operation 604 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_156, i3 0"   --->   Operation 605 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i11 %shl_ln1273_42"   --->   Operation 606 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (1.33ns)   --->   "%r_V_136 = sub i12 0, i12 %sext_ln1273_72"   --->   Operation 607 'sub' 'r_V_136' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_136, i32 5, i32 11"   --->   Operation 608 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i7 %mult_V_166"   --->   Operation 609 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (1.31ns)   --->   "%r_V_137 = sub i11 %sext_ln70_36, i11 %sext_ln1273_68"   --->   Operation 610 'sub' 'r_V_137' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_137, i32 5, i32 10"   --->   Operation 611 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.28ns)   --->   "%r_V_138 = sub i9 0, i9 %sext_ln70_37"   --->   Operation 612 'sub' 'r_V_138' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_138, i32 5, i32 8"   --->   Operation 613 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln17_153 = sext i4 %mult_V_168" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 614 'sext' 'sext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_156, i32 2, i32 7"   --->   Operation 615 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.33ns)   --->   "%r_V_139 = sub i12 %sext_ln1273_72, i12 %sext_ln70_39"   --->   Operation 616 'sub' 'r_V_139' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_139, i32 5, i32 11"   --->   Operation 617 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i7 %mult_V_170"   --->   Operation 618 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_156, i32 5, i32 7"   --->   Operation 619 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln17_155 = sext i3 %mult_V_171" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 620 'sext' 'sext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (1.33ns)   --->   "%r_V_140 = add i12 %sext_ln1273_72, i12 %sext_ln1273_70"   --->   Operation 621 'add' 'r_V_140' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_140, i32 5, i32 11"   --->   Operation 622 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i7 %mult_V_172"   --->   Operation 623 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (1.33ns)   --->   "%r_V_141 = sub i12 %sext_ln1273_70, i12 %sext_ln1273_72"   --->   Operation 624 'sub' 'r_V_141' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_141, i32 5, i32 11"   --->   Operation 625 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i7 %mult_V_173"   --->   Operation 626 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (1.35ns)   --->   "%r_V_142 = sub i12 %r_V_136, i12 %sext_ln70_39"   --->   Operation 627 'sub' 'r_V_142' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_142, i32 5, i32 11"   --->   Operation 628 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i7 %mult_V_174"   --->   Operation 629 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%a_V_157 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_239"   --->   Operation 630 'load' 'a_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i8 %a_V_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 631 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i8 %a_V_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 632 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_157, i1 0"   --->   Operation 633 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i9 %shl_ln1273_43"   --->   Operation 634 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i9 %shl_ln1273_43"   --->   Operation 635 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (1.30ns)   --->   "%r_V_144 = sub i10 0, i10 %sext_ln1273_74"   --->   Operation 636 'sub' 'r_V_144' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_144, i32 5, i32 9"   --->   Operation 637 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln17_156 = sext i5 %mult_V_175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 638 'sext' 'sext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_157, i2 0"   --->   Operation 639 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i10 %shl_ln1273_44"   --->   Operation 640 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i10 %shl_ln1273_44"   --->   Operation 641 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (1.31ns)   --->   "%r_V_145 = sub i11 0, i11 %sext_ln1273_76"   --->   Operation 642 'sub' 'r_V_145' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_145, i32 5, i32 10"   --->   Operation 643 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (1.28ns)   --->   "%r_V_146 = sub i9 0, i9 %sext_ln70_41"   --->   Operation 644 'sub' 'r_V_146' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_146, i32 5, i32 8"   --->   Operation 645 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln17_158 = sext i4 %mult_V_177" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 646 'sext' 'sext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_157, i3 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i11 %shl_ln1273_45"   --->   Operation 648 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (1.33ns)   --->   "%r_V_147 = sub i12 0, i12 %sext_ln1273_77"   --->   Operation 649 'sub' 'r_V_147' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_147, i32 5, i32 11"   --->   Operation 650 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i7 %mult_V_178"   --->   Operation 651 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_157, i32 5, i32 7"   --->   Operation 652 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln17_159 = sext i3 %mult_V_179" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 653 'sext' 'sext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln17_160 = sext i3 %mult_V_179" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 654 'sext' 'sext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (1.33ns)   --->   "%r_V_148 = sub i12 %sext_ln1273_73, i12 %sext_ln1273_77"   --->   Operation 655 'sub' 'r_V_148' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_148, i32 5, i32 11"   --->   Operation 656 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i7 %mult_V_180"   --->   Operation 657 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (1.31ns)   --->   "%r_V_149 = add i11 %sext_ln1273_76, i11 %sext_ln70_40"   --->   Operation 658 'add' 'r_V_149' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_149, i32 5, i32 10"   --->   Operation 659 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_157, i32 4, i32 7"   --->   Operation 660 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln17_162 = sext i4 %mult_V_182" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 661 'sext' 'sext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.33ns)   --->   "%r_V_150 = sub i11 %r_V_145, i11 %sext_ln70_40"   --->   Operation 662 'sub' 'r_V_150' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_150, i32 5, i32 10"   --->   Operation 663 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_157, i4 0"   --->   Operation 664 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i12 %shl_ln1273_46"   --->   Operation 665 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_116 = sub i13 0, i13 %sext_ln1273_78"   --->   Operation 666 'sub' 'sub_ln1273_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 667 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_151 = sub i13 %sub_ln1273_116, i13 %sext_ln1273_75"   --->   Operation 667 'sub' 'r_V_151' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_151, i32 5, i32 12"   --->   Operation 668 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (1.31ns)   --->   "%r_V_152 = sub i11 %sext_ln70_40, i11 %sext_ln1273_76"   --->   Operation 669 'sub' 'r_V_152' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_152, i32 5, i32 10"   --->   Operation 670 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln17_164 = sext i6 %mult_V_185" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 671 'sext' 'sext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (1.33ns)   --->   "%r_V_153 = sub i12 %sext_ln1273_77, i12 %sext_ln1273_73"   --->   Operation 672 'sub' 'r_V_153' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_153, i32 5, i32 11"   --->   Operation 673 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i7 %mult_V_186"   --->   Operation 674 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_157, i32 3, i32 7"   --->   Operation 675 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln17_165 = sext i5 %mult_V_187" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'sext' 'sext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (1.31ns)   --->   "%r_V_154 = sub i11 %sext_ln1273_76, i11 %sext_ln70_40"   --->   Operation 677 'sub' 'r_V_154' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_154, i32 5, i32 10"   --->   Operation 678 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln17_166 = sext i6 %mult_V_188" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 679 'sext' 'sext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%a_V_158 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_244"   --->   Operation 680 'load' 'a_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i8 %a_V_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 681 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i8 %a_V_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 682 'sext' 'sext_ln70_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_158, i32 3, i32 7"   --->   Operation 683 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln17_168 = sext i5 %mult_V_189" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 684 'sext' 'sext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_158, i1 0"   --->   Operation 685 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i9 %shl_ln1273_47"   --->   Operation 686 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (1.30ns)   --->   "%r_V_156 = sub i10 0, i10 %sext_ln1273_79"   --->   Operation 687 'sub' 'r_V_156' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_156, i32 5, i32 9"   --->   Operation 688 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln17_169 = sext i5 %mult_V_190" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 689 'sext' 'sext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln17_170 = sext i5 %mult_V_190" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 690 'sext' 'sext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_158, i2 0"   --->   Operation 691 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i10 %shl_ln1273_48"   --->   Operation 692 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.31ns)   --->   "%r_V_157 = sub i11 %sext_ln70_42, i11 %sext_ln1273_80"   --->   Operation 693 'sub' 'r_V_157' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_157, i32 5, i32 10"   --->   Operation 694 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_158, i32 5, i32 7"   --->   Operation 695 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln17_172 = sext i3 %mult_V_192" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 696 'sext' 'sext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln17_173 = sext i3 %mult_V_192" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 697 'sext' 'sext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (1.31ns)   --->   "%r_V_158 = sub i11 0, i11 %sext_ln1273_80"   --->   Operation 698 'sub' 'r_V_158' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_158, i32 5, i32 10"   --->   Operation 699 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_174 = sext i6 %mult_V_193" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (1.33ns)   --->   "%r_V_159 = sub i11 %r_V_158, i11 %sext_ln70_42"   --->   Operation 701 'sub' 'r_V_159' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_159, i32 5, i32 10"   --->   Operation 702 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (1.31ns)   --->   "%r_V_160 = sub i11 %sext_ln1273_80, i11 %sext_ln70_42"   --->   Operation 703 'sub' 'r_V_160' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_160, i32 5, i32 10"   --->   Operation 704 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.28ns)   --->   "%r_V_161 = sub i9 0, i9 %sext_ln70_43"   --->   Operation 705 'sub' 'r_V_161' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_161, i32 5, i32 8"   --->   Operation 706 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln17_177 = sext i4 %mult_V_196" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 707 'sext' 'sext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%a_V_159 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_245"   --->   Operation 708 'load' 'a_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln70_44 = sext i8 %a_V_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 709 'sext' 'sext_ln70_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln70_45 = sext i8 %a_V_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 710 'sext' 'sext_ln70_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_159, i32 5, i32 7"   --->   Operation 711 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln17_178 = sext i3 %mult_V_197" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 712 'sext' 'sext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln17_179 = sext i3 %mult_V_197" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 713 'sext' 'sext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_159, i2 0"   --->   Operation 714 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i10 %shl_ln1273_49"   --->   Operation 715 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (1.31ns)   --->   "%r_V_163 = sub i11 0, i11 %sext_ln1273_81"   --->   Operation 716 'sub' 'r_V_163' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_163, i32 5, i32 10"   --->   Operation 717 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (1.31ns)   --->   "%r_V_164 = add i11 %sext_ln1273_81, i11 %sext_ln70_45"   --->   Operation 718 'add' 'r_V_164' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_164, i32 5, i32 10"   --->   Operation 719 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln17_181 = sext i6 %mult_V_199" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 720 'sext' 'sext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_159, i32 4, i32 7"   --->   Operation 721 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln17_182 = sext i4 %mult_V_200" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'sext' 'sext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (1.31ns)   --->   "%r_V_165 = sub i11 %sext_ln70_45, i11 %sext_ln1273_81"   --->   Operation 723 'sub' 'r_V_165' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_165, i32 5, i32 10"   --->   Operation 724 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln17_183 = sext i6 %mult_V_201" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 725 'sext' 'sext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (1.28ns)   --->   "%r_V_166 = sub i9 0, i9 %sext_ln70_44"   --->   Operation 726 'sub' 'r_V_166' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_166, i32 5, i32 8"   --->   Operation 727 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln17_184 = sext i4 %mult_V_202" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 728 'sext' 'sext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_159, i1 0"   --->   Operation 729 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i9 %shl_ln1273_50"   --->   Operation 730 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (1.30ns)   --->   "%r_V_167 = sub i10 0, i10 %sext_ln1273_82"   --->   Operation 731 'sub' 'r_V_167' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_167, i32 5, i32 9"   --->   Operation 732 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln17_185 = sext i5 %mult_V_203" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 733 'sext' 'sext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (1.31ns)   --->   "%r_V_168 = sub i11 %sext_ln1273_81, i11 %sext_ln70_45"   --->   Operation 734 'sub' 'r_V_168' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_168, i32 5, i32 10"   --->   Operation 735 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_159, i32 3, i32 7"   --->   Operation 736 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln17_187 = sext i5 %mult_V_205" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 737 'sext' 'sext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%a_V_160 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_246"   --->   Operation 738 'load' 'a_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln70_46 = sext i8 %a_V_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 739 'sext' 'sext_ln70_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln70_47 = sext i8 %a_V_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 740 'sext' 'sext_ln70_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_160, i2 0"   --->   Operation 741 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i10 %shl_ln1273_51"   --->   Operation 742 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (1.31ns)   --->   "%r_V_175 = sub i11 0, i11 %sext_ln1273_83"   --->   Operation 743 'sub' 'r_V_175' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (1.33ns)   --->   "%r_V_170 = sub i11 %r_V_175, i11 %sext_ln70_47"   --->   Operation 744 'sub' 'r_V_170' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_170, i32 5, i32 10"   --->   Operation 745 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln17_188 = sext i6 %mult_V_206" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 746 'sext' 'sext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_160, i32 5, i32 7"   --->   Operation 747 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln17_189 = sext i3 %mult_V_207" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 748 'sext' 'sext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (1.31ns)   --->   "%r_V_171 = sub i11 %sext_ln1273_83, i11 %sext_ln70_47"   --->   Operation 749 'sub' 'r_V_171' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_171, i32 5, i32 10"   --->   Operation 750 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_160, i32 3, i32 7"   --->   Operation 751 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln17_191 = sext i5 %mult_V_209" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 752 'sext' 'sext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_160, i1 0"   --->   Operation 753 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i9 %shl_ln1273_52"   --->   Operation 754 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (1.30ns)   --->   "%r_V_172 = sub i10 0, i10 %sext_ln1273_84"   --->   Operation 755 'sub' 'r_V_172' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_172, i32 5, i32 9"   --->   Operation 756 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln17_192 = sext i5 %mult_V_210" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 757 'sext' 'sext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln17_193 = sext i5 %mult_V_210" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 758 'sext' 'sext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_160, i32 4, i32 7"   --->   Operation 759 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln17_194 = sext i4 %mult_V_211" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 760 'sext' 'sext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (1.28ns)   --->   "%r_V_173 = sub i9 0, i9 %sext_ln70_46"   --->   Operation 761 'sub' 'r_V_173' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_173, i32 5, i32 8"   --->   Operation 762 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln17_195 = sext i4 %mult_V_212" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'sext' 'sext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (1.31ns)   --->   "%r_V_174 = sub i11 %sext_ln70_47, i11 %sext_ln1273_83"   --->   Operation 764 'sub' 'r_V_174' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_174, i32 5, i32 10"   --->   Operation 765 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_175, i32 5, i32 10"   --->   Operation 766 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%a_V_161 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_247"   --->   Operation 767 'load' 'a_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln70_48 = sext i8 %a_V_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 768 'sext' 'sext_ln70_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln70_49 = sext i8 %a_V_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 769 'sext' 'sext_ln70_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln70_50 = sext i8 %a_V_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 770 'sext' 'sext_ln70_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_161, i32 4, i32 7"   --->   Operation 771 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln17_198 = sext i4 %mult_V_215" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 772 'sext' 'sext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_161, i2 0"   --->   Operation 773 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i10 %shl_ln1273_53"   --->   Operation 774 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.31ns)   --->   "%r_V_177 = sub i11 %sext_ln1273_85, i11 %sext_ln70_50"   --->   Operation 775 'sub' 'r_V_177' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_177, i32 5, i32 10"   --->   Operation 776 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_161, i3 0"   --->   Operation 777 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i11 %shl_ln1273_54"   --->   Operation 778 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_161, i1 0"   --->   Operation 779 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i9 %shl_ln1273_55"   --->   Operation 780 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i9 %shl_ln1273_55"   --->   Operation 781 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i9 %shl_ln1273_55"   --->   Operation 782 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (1.33ns)   --->   "%r_V_178 = sub i12 %sext_ln1273_89, i12 %sext_ln1273_86"   --->   Operation 783 'sub' 'r_V_178' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_178, i32 5, i32 11"   --->   Operation 784 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i7 %mult_V_217"   --->   Operation 785 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_161, i32 5, i32 7"   --->   Operation 786 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln17_200 = sext i3 %mult_V_218" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 787 'sext' 'sext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_161, i32 3, i32 7"   --->   Operation 788 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln17_201 = sext i5 %mult_V_219" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 789 'sext' 'sext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (1.31ns)   --->   "%r_V_179 = sub i11 0, i11 %sext_ln1273_85"   --->   Operation 790 'sub' 'r_V_179' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_179, i32 5, i32 10"   --->   Operation 791 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln17_202 = sext i6 %mult_V_220" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 792 'sext' 'sext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (1.33ns)   --->   "%r_V_180 = sub i12 %sext_ln70_48, i12 %sext_ln1273_86"   --->   Operation 793 'sub' 'r_V_180' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_180, i32 5, i32 11"   --->   Operation 794 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i7 %mult_V_221"   --->   Operation 795 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (1.28ns)   --->   "%r_V_181 = sub i9 0, i9 %sext_ln70_49"   --->   Operation 796 'sub' 'r_V_181' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_181, i32 5, i32 8"   --->   Operation 797 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln17_203 = sext i4 %mult_V_222" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'sext' 'sext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_161, i4 0"   --->   Operation 799 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i12 %shl_ln1273_56"   --->   Operation 800 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_143 = sub i13 0, i13 %sext_ln1273_90"   --->   Operation 801 'sub' 'sub_ln1273_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 802 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_182 = sub i13 %sub_ln1273_143, i13 %sext_ln1273_88"   --->   Operation 802 'sub' 'r_V_182' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_182, i32 5, i32 12"   --->   Operation 803 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (1.31ns)   --->   "%r_V_183 = sub i11 %sext_ln70_50, i11 %sext_ln1273_85"   --->   Operation 804 'sub' 'r_V_183' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_183, i32 5, i32 10"   --->   Operation 805 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (1.30ns)   --->   "%r_V_184 = sub i10 0, i10 %sext_ln1273_87"   --->   Operation 806 'sub' 'r_V_184' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_184, i32 5, i32 9"   --->   Operation 807 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln17_205 = sext i5 %mult_V_225" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 808 'sext' 'sext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (1.33ns)   --->   "%r_V_185 = sub i11 %r_V_179, i11 %sext_ln70_50"   --->   Operation 809 'sub' 'r_V_185' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_185, i32 5, i32 10"   --->   Operation 810 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%a_V_162 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_248"   --->   Operation 811 'load' 'a_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln70_51 = sext i8 %a_V_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 812 'sext' 'sext_ln70_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln70_52 = sext i8 %a_V_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 813 'sext' 'sext_ln70_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln70_53 = sext i8 %a_V_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 814 'sext' 'sext_ln70_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_162, i2 0"   --->   Operation 815 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i10 %shl_ln1273_57"   --->   Operation 816 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (1.31ns)   --->   "%r_V_187 = sub i11 %sext_ln70_53, i11 %sext_ln1273_91"   --->   Operation 817 'sub' 'r_V_187' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_187, i32 5, i32 10"   --->   Operation 818 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_162, i32 5, i32 7"   --->   Operation 819 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln17_208 = sext i3 %mult_V_228" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 820 'sext' 'sext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_162, i3 0"   --->   Operation 821 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i11 %shl_ln1273_58"   --->   Operation 822 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_149 = sub i12 0, i12 %sext_ln1273_92"   --->   Operation 823 'sub' 'sub_ln1273_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_162, i1 0"   --->   Operation 824 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i9 %shl_ln1273_59"   --->   Operation 825 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i9 %shl_ln1273_59"   --->   Operation 826 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_188 = sub i12 %sub_ln1273_149, i12 %sext_ln1273_94"   --->   Operation 827 'sub' 'r_V_188' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_188, i32 5, i32 11"   --->   Operation 828 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (1.30ns)   --->   "%r_V_189 = sub i10 0, i10 %sext_ln1273_93"   --->   Operation 829 'sub' 'r_V_189' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_189, i32 5, i32 9"   --->   Operation 830 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln17_209 = sext i5 %mult_V_230" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 831 'sext' 'sext_ln17_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (1.31ns)   --->   "%r_V_190 = sub i11 %sext_ln1273_91, i11 %sext_ln70_53"   --->   Operation 832 'sub' 'r_V_190' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_190, i32 5, i32 10"   --->   Operation 833 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (1.31ns)   --->   "%r_V_191 = sub i11 0, i11 %sext_ln1273_91"   --->   Operation 834 'sub' 'r_V_191' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_191, i32 5, i32 10"   --->   Operation 835 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln17_211 = sext i6 %mult_V_232" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 836 'sext' 'sext_ln17_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (1.33ns)   --->   "%r_V_192 = sub i11 %r_V_191, i11 %sext_ln70_53"   --->   Operation 837 'sub' 'r_V_192' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_192, i32 5, i32 10"   --->   Operation 838 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (1.33ns)   --->   "%r_V_193 = sub i12 %sext_ln70_51, i12 %sext_ln1273_92"   --->   Operation 839 'sub' 'r_V_193' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_193, i32 5, i32 11"   --->   Operation 840 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i7 %mult_V_234"   --->   Operation 841 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (1.28ns)   --->   "%r_V_194 = sub i9 0, i9 %sext_ln70_52"   --->   Operation 842 'sub' 'r_V_194' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_194, i32 5, i32 8"   --->   Operation 843 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_213 = sext i4 %mult_V_235" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 844 'sext' 'sext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%a_V_163 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_249"   --->   Operation 845 'load' 'a_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln70_54 = sext i8 %a_V_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 846 'sext' 'sext_ln70_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln70_55 = sext i8 %a_V_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 847 'sext' 'sext_ln70_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_163, i2 0"   --->   Operation 848 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i10 %shl_ln1273_60"   --->   Operation 849 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (1.31ns)   --->   "%r_V_199 = sub i11 0, i11 %sext_ln1273_95"   --->   Operation 850 'sub' 'r_V_199' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (1.33ns)   --->   "%r_V_196 = sub i11 %r_V_199, i11 %sext_ln70_55"   --->   Operation 851 'sub' 'r_V_196' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_196, i32 5, i32 10"   --->   Operation 852 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (1.31ns)   --->   "%r_V_197 = sub i11 %sext_ln70_55, i11 %sext_ln1273_95"   --->   Operation 853 'sub' 'r_V_197' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_197, i32 5, i32 10"   --->   Operation 854 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_163, i1 0"   --->   Operation 855 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i9 %shl_ln1273_61"   --->   Operation 856 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (1.30ns)   --->   "%r_V_198 = sub i10 0, i10 %sext_ln1273_96"   --->   Operation 857 'sub' 'r_V_198' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_198, i32 5, i32 9"   --->   Operation 858 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln17_216 = sext i5 %mult_V_238" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 859 'sext' 'sext_ln17_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_163, i32 4, i32 7"   --->   Operation 860 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln17_217 = sext i4 %mult_V_239" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 861 'sext' 'sext_ln17_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_163, i32 3, i32 7"   --->   Operation 862 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln17_218 = sext i5 %mult_V_240" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 863 'sext' 'sext_ln17_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln17_219 = sext i5 %mult_V_240" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 864 'sext' 'sext_ln17_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_199, i32 5, i32 10"   --->   Operation 865 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_163, i32 5, i32 7"   --->   Operation 866 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln17_221 = sext i3 %mult_V_242" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 867 'sext' 'sext_ln17_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln17_222 = sext i3 %mult_V_242" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 868 'sext' 'sext_ln17_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_163, i4 0"   --->   Operation 869 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i12 %shl_ln1273_62"   --->   Operation 870 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (1.35ns)   --->   "%r_V_200 = sub i13 0, i13 %sext_ln1273_97"   --->   Operation 871 'sub' 'r_V_200' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_200, i32 5, i32 12"   --->   Operation 872 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (1.31ns)   --->   "%r_V_201 = sub i11 %sext_ln1273_95, i11 %sext_ln70_55"   --->   Operation 873 'sub' 'r_V_201' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_201, i32 5, i32 10"   --->   Operation 874 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln17_223 = sext i6 %mult_V_244" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 875 'sext' 'sext_ln17_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (1.28ns)   --->   "%r_V_202 = sub i9 0, i9 %sext_ln70_54"   --->   Operation 876 'sub' 'r_V_202' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_202, i32 5, i32 8"   --->   Operation 877 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln17_224 = sext i4 %mult_V_245" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 878 'sext' 'sext_ln17_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%a_V_164 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_250"   --->   Operation 879 'load' 'a_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln70_56 = sext i8 %a_V_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 880 'sext' 'sext_ln70_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln70_57 = sext i8 %a_V_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 881 'sext' 'sext_ln70_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln70_58 = sext i8 %a_V_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 882 'sext' 'sext_ln70_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (1.28ns)   --->   "%r_V_204 = sub i9 0, i9 %sext_ln70_58"   --->   Operation 883 'sub' 'r_V_204' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_204, i32 5, i32 8"   --->   Operation 884 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln17_225 = sext i4 %mult_V_246" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 885 'sext' 'sext_ln17_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_164, i32 5, i32 7"   --->   Operation 886 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln17_226 = sext i3 %mult_V_247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 887 'sext' 'sext_ln17_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_164, i1 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i9 %shl_ln1273_63"   --->   Operation 889 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (1.30ns)   --->   "%r_V_205 = sub i10 0, i10 %sext_ln1273_98"   --->   Operation 890 'sub' 'r_V_205' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_205, i32 5, i32 9"   --->   Operation 891 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln17_227 = sext i5 %mult_V_248" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 892 'sext' 'sext_ln17_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_228 = sext i5 %mult_V_248" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_164, i3 0"   --->   Operation 894 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i11 %shl_ln1273_64"   --->   Operation 895 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (1.33ns)   --->   "%r_V_206 = sub i12 0, i12 %sext_ln1273_99"   --->   Operation 896 'sub' 'r_V_206' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_206, i32 5, i32 11"   --->   Operation 897 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_164, i2 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i10 %shl_ln1273_65"   --->   Operation 899 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (1.31ns)   --->   "%r_V_207 = sub i11 %sext_ln1273_100, i11 %sext_ln70_57"   --->   Operation 900 'sub' 'r_V_207' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_207, i32 5, i32 10"   --->   Operation 901 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln17_229 = sext i6 %mult_V_250" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 902 'sext' 'sext_ln17_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (1.31ns)   --->   "%r_V_208 = sub i11 %sext_ln70_57, i11 %sext_ln1273_100"   --->   Operation 903 'sub' 'r_V_208' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_208, i32 5, i32 10"   --->   Operation 904 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (1.31ns)   --->   "%r_V_209 = add i11 %sext_ln1273_100, i11 %sext_ln70_57"   --->   Operation 905 'add' 'r_V_209' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_209, i32 5, i32 10"   --->   Operation 906 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_164, i32 4, i32 7"   --->   Operation 907 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln17_232 = sext i4 %mult_V_253" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 908 'sext' 'sext_ln17_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (1.33ns)   --->   "%r_V_210 = add i12 %sext_ln1273_99, i12 %sext_ln70_56"   --->   Operation 909 'add' 'r_V_210' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_210, i32 5, i32 11"   --->   Operation 910 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i7 %mult_V_254"   --->   Operation 911 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (1.31ns)   --->   "%r_V_212 = sub i11 0, i11 %sext_ln1273_100"   --->   Operation 912 'sub' 'r_V_212' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (1.33ns)   --->   "%r_V_211 = sub i11 %r_V_212, i11 %sext_ln70_57"   --->   Operation 913 'sub' 'r_V_211' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_211, i32 5, i32 10"   --->   Operation 914 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_212, i32 5, i32 10"   --->   Operation 915 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%a_V_165 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_251"   --->   Operation 916 'load' 'a_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i8 %a_V_165"   --->   Operation 917 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln70_59 = sext i8 %a_V_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 918 'sext' 'sext_ln70_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln70_60 = sext i8 %a_V_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 919 'sext' 'sext_ln70_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln70_61 = sext i8 %a_V_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 920 'sext' 'sext_ln70_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_165, i2 0"   --->   Operation 921 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i10 %shl_ln1273_66"   --->   Operation 922 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i10 %shl_ln1273_66"   --->   Operation 923 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (1.31ns)   --->   "%r_V_214 = sub i11 0, i11 %sext_ln1273_102"   --->   Operation 924 'sub' 'r_V_214' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_214, i32 5, i32 10"   --->   Operation 925 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln17_235 = sext i6 %mult_V_257" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 926 'sext' 'sext_ln17_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (1.31ns)   --->   "%r_V_215 = sub i11 %sext_ln1273_102, i11 %sext_ln70_61"   --->   Operation 927 'sub' 'r_V_215' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_215, i32 5, i32 10"   --->   Operation 928 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (1.28ns)   --->   "%r_V_216 = sub i9 0, i9 %sext_ln70_60"   --->   Operation 929 'sub' 'r_V_216' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_216, i32 5, i32 8"   --->   Operation 930 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln17_237 = sext i4 %mult_V_259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 931 'sext' 'sext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_165, i4 0"   --->   Operation 932 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i12 %shl_ln1273_67"   --->   Operation 933 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (1.35ns)   --->   "%r_V_217 = sub i13 %sext_ln1273_103, i13 %sext_ln1273_101"   --->   Operation 934 'sub' 'r_V_217' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_217, i32 5, i32 12"   --->   Operation 935 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (1.33ns)   --->   "%r_V_218 = sub i11 %r_V_214, i11 %sext_ln70_61"   --->   Operation 936 'sub' 'r_V_218' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_218, i32 5, i32 10"   --->   Operation 937 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_165, i32 4, i32 7"   --->   Operation 938 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln17_239 = sext i4 %mult_V_262" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 939 'sext' 'sext_ln17_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_165, i1 0"   --->   Operation 940 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i9 %shl_ln1273_68"   --->   Operation 941 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i9 %shl_ln1273_68"   --->   Operation 942 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (1.30ns)   --->   "%r_V_219 = sub i10 0, i10 %sext_ln1273_105"   --->   Operation 943 'sub' 'r_V_219' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_219, i32 5, i32 9"   --->   Operation 944 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln17_240 = sext i5 %mult_V_263" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 945 'sext' 'sext_ln17_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (2.44ns)   --->   "%mul_ln1270_10 = mul i13 %sext_ln1270_1, i13 19"   --->   Operation 946 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_10, i32 5, i32 12"   --->   Operation 947 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_165, i3 0"   --->   Operation 948 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i11 %shl_ln1273_69"   --->   Operation 949 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (1.33ns)   --->   "%sub_ln1273_177 = sub i12 0, i12 %sext_ln1273_106"   --->   Operation 950 'sub' 'sub_ln1273_177' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (1.35ns)   --->   "%r_V_220 = sub i12 %sub_ln1273_177, i12 %sext_ln1273_104"   --->   Operation 951 'sub' 'r_V_220' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_220, i32 5, i32 11"   --->   Operation 952 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i7 %mult_V_265"   --->   Operation 953 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (1.31ns)   --->   "%r_V_221 = sub i11 %sext_ln70_61, i11 %sext_ln1273_102"   --->   Operation 954 'sub' 'r_V_221' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_221, i32 5, i32 10"   --->   Operation 955 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (1.35ns)   --->   "%r_V_222 = sub i13 0, i13 %sext_ln1273_103"   --->   Operation 956 'sub' 'r_V_222' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_222, i32 5, i32 12"   --->   Operation 957 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (1.33ns)   --->   "%r_V_223 = sub i12 %sext_ln1273_104, i12 %sext_ln1273_106"   --->   Operation 958 'sub' 'r_V_223' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_223, i32 5, i32 11"   --->   Operation 959 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i7 %mult_V_268"   --->   Operation 960 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_165, i32 5, i32 7"   --->   Operation 961 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln17_242 = sext i3 %mult_V_269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'sext' 'sext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_165, i32 3, i32 7"   --->   Operation 963 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln17_243 = sext i5 %mult_V_270" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 964 'sext' 'sext_ln17_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln17_244 = sext i5 %mult_V_270" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 965 'sext' 'sext_ln17_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %a_V_165, i32 1, i32 7"   --->   Operation 966 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i7 %mult_V_271"   --->   Operation 967 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (1.33ns)   --->   "%r_V_224 = add i12 %sext_ln1273_106, i12 %sext_ln70_59"   --->   Operation 968 'add' 'r_V_224' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_224, i32 5, i32 11"   --->   Operation 969 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i7 %mult_V_272"   --->   Operation 970 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (1.35ns)   --->   "%r_V_225 = sub i12 %sub_ln1273_177, i12 %sext_ln70_59"   --->   Operation 971 'sub' 'r_V_225' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_225, i32 5, i32 11"   --->   Operation 972 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%a_V_166 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_252"   --->   Operation 973 'load' 'a_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln70_62 = sext i8 %a_V_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 974 'sext' 'sext_ln70_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln70_63 = sext i8 %a_V_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 975 'sext' 'sext_ln70_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln70_64 = sext i8 %a_V_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 976 'sext' 'sext_ln70_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_166, i2 0"   --->   Operation 977 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i10 %shl_ln1273_70"   --->   Operation 978 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (1.31ns)   --->   "%r_V_227 = add i11 %sext_ln1273_107, i11 %sext_ln70_64"   --->   Operation 979 'add' 'r_V_227' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_227, i32 5, i32 10"   --->   Operation 980 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln17_245 = sext i6 %mult_V_274" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 981 'sext' 'sext_ln17_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (1.31ns)   --->   "%r_V_228 = sub i11 %sext_ln70_64, i11 %sext_ln1273_107"   --->   Operation 982 'sub' 'r_V_228' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_228, i32 5, i32 10"   --->   Operation 983 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (1.31ns)   --->   "%r_V_229 = sub i11 %sext_ln1273_107, i11 %sext_ln70_64"   --->   Operation 984 'sub' 'r_V_229' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_229, i32 5, i32 10"   --->   Operation 985 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln17_247 = sext i6 %mult_V_276" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 986 'sext' 'sext_ln17_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_166, i3 0"   --->   Operation 987 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i11 %shl_ln1273_71"   --->   Operation 988 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_166, i1 0"   --->   Operation 989 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i9 %shl_ln1273_72"   --->   Operation 990 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i9 %shl_ln1273_72"   --->   Operation 991 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (1.33ns)   --->   "%r_V_230 = sub i12 %sext_ln1273_110, i12 %sext_ln1273_108"   --->   Operation 992 'sub' 'r_V_230' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%mult_V_277 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_230, i32 5, i32 11"   --->   Operation 993 'partselect' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (1.31ns)   --->   "%r_V_231 = sub i11 0, i11 %sext_ln1273_107"   --->   Operation 994 'sub' 'r_V_231' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_231, i32 5, i32 10"   --->   Operation 995 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (1.30ns)   --->   "%r_V_232 = sub i10 0, i10 %sext_ln1273_109"   --->   Operation 996 'sub' 'r_V_232' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_232, i32 5, i32 9"   --->   Operation 997 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln17_249 = sext i5 %mult_V_279" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 998 'sext' 'sext_ln17_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln17_250 = sext i5 %mult_V_279" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 999 'sext' 'sext_ln17_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (1.33ns)   --->   "%r_V_233 = sub i12 %sext_ln70_62, i12 %sext_ln1273_108"   --->   Operation 1000 'sub' 'r_V_233' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_233, i32 5, i32 11"   --->   Operation 1001 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i7 %mult_V_280"   --->   Operation 1002 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_166, i32 5, i32 7"   --->   Operation 1003 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln17_251 = sext i3 %mult_V_281" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1004 'sext' 'sext_ln17_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (1.33ns)   --->   "%r_V_234 = sub i12 %sext_ln1273_108, i12 %sext_ln1273_110"   --->   Operation 1005 'sub' 'r_V_234' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_234, i32 5, i32 11"   --->   Operation 1006 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i7 %mult_V_282"   --->   Operation 1007 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (1.33ns)   --->   "%r_V_235 = sub i11 %r_V_231, i11 %sext_ln70_64"   --->   Operation 1008 'sub' 'r_V_235' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_235, i32 5, i32 10"   --->   Operation 1009 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_191 = sub i12 0, i12 %sext_ln1273_108"   --->   Operation 1010 'sub' 'sub_ln1273_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1011 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_236 = sub i12 %sub_ln1273_191, i12 %sext_ln70_62"   --->   Operation 1011 'sub' 'r_V_236' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_236, i32 5, i32 11"   --->   Operation 1012 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i7 %mult_V_284"   --->   Operation 1013 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_166, i32 4, i32 7"   --->   Operation 1014 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln17_253 = sext i4 %mult_V_285" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1015 'sext' 'sext_ln17_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (1.28ns)   --->   "%r_V_237 = sub i9 0, i9 %sext_ln70_63"   --->   Operation 1016 'sub' 'r_V_237' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_237, i32 5, i32 8"   --->   Operation 1017 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln17_254 = sext i4 %mult_V_286" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1018 'sext' 'sext_ln17_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_166, i32 3, i32 7"   --->   Operation 1019 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln17_255 = sext i5 %mult_V_287" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1020 'sext' 'sext_ln17_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%a_V_167 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_253"   --->   Operation 1021 'load' 'a_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln70_65 = sext i8 %a_V_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1022 'sext' 'sext_ln70_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln70_66 = sext i8 %a_V_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1023 'sext' 'sext_ln70_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (1.28ns)   --->   "%r_V_239 = sub i9 0, i9 %sext_ln70_66"   --->   Operation 1024 'sub' 'r_V_239' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_239, i32 5, i32 8"   --->   Operation 1025 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln17_256 = sext i4 %mult_V_288" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1026 'sext' 'sext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_167, i32 4, i32 7"   --->   Operation 1027 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln17_257 = sext i4 %mult_V_289" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1028 'sext' 'sext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_167, i2 0"   --->   Operation 1029 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i10 %shl_ln1273_73"   --->   Operation 1030 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (1.31ns)   --->   "%r_V_240 = add i11 %sext_ln1273_111, i11 %sext_ln70_65"   --->   Operation 1031 'add' 'r_V_240' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_240, i32 5, i32 10"   --->   Operation 1032 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (1.31ns)   --->   "%r_V_241 = sub i11 %sext_ln70_65, i11 %sext_ln1273_111"   --->   Operation 1033 'sub' 'r_V_241' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_241, i32 5, i32 10"   --->   Operation 1034 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_167, i1 0"   --->   Operation 1035 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i9 %shl_ln1273_74"   --->   Operation 1036 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (1.30ns)   --->   "%r_V_242 = sub i10 0, i10 %sext_ln1273_112"   --->   Operation 1037 'sub' 'r_V_242' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_242, i32 5, i32 9"   --->   Operation 1038 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln17_260 = sext i5 %mult_V_292" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1039 'sext' 'sext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (1.31ns)   --->   "%r_V_243 = sub i11 %sext_ln1273_111, i11 %sext_ln70_65"   --->   Operation 1040 'sub' 'r_V_243' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_243, i32 5, i32 10"   --->   Operation 1041 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (1.31ns)   --->   "%r_V_245 = sub i11 0, i11 %sext_ln1273_111"   --->   Operation 1042 'sub' 'r_V_245' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (1.33ns)   --->   "%r_V_244 = sub i11 %r_V_245, i11 %sext_ln70_65"   --->   Operation 1043 'sub' 'r_V_244' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_244, i32 5, i32 10"   --->   Operation 1044 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_245, i32 5, i32 10"   --->   Operation 1045 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_167, i32 5, i32 7"   --->   Operation 1046 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln17_264 = sext i3 %mult_V_296" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1047 'sext' 'sext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%a_V_168 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_254"   --->   Operation 1048 'load' 'a_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln70_67 = sext i8 %a_V_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1049 'sext' 'sext_ln70_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln70_68 = sext i8 %a_V_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1050 'sext' 'sext_ln70_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_168, i32 5, i32 7"   --->   Operation 1051 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln17_265 = sext i3 %mult_V_297" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1052 'sext' 'sext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_168, i2 0"   --->   Operation 1053 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i10 %shl_ln1273_75"   --->   Operation 1054 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (1.31ns)   --->   "%r_V_247 = sub i11 0, i11 %sext_ln1273_113"   --->   Operation 1055 'sub' 'r_V_247' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_247, i32 5, i32 10"   --->   Operation 1056 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln17_266 = sext i6 %mult_V_298" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1057 'sext' 'sext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_168, i1 0"   --->   Operation 1058 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i9 %shl_ln1273_76"   --->   Operation 1059 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i9 %shl_ln1273_76"   --->   Operation 1060 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (1.30ns)   --->   "%r_V_248 = sub i10 0, i10 %sext_ln1273_115"   --->   Operation 1061 'sub' 'r_V_248' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_248, i32 5, i32 9"   --->   Operation 1062 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_267 = sext i5 %mult_V_299" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (1.28ns)   --->   "%r_V_249 = sub i9 0, i9 %sext_ln70_68"   --->   Operation 1064 'sub' 'r_V_249' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_249, i32 5, i32 8"   --->   Operation 1065 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln17_268 = sext i4 %mult_V_300" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1066 'sext' 'sext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_168, i32 3, i32 7"   --->   Operation 1067 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln17_269 = sext i5 %mult_V_301" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1068 'sext' 'sext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (1.31ns)   --->   "%r_V_250 = sub i11 %sext_ln1273_113, i11 %sext_ln70_67"   --->   Operation 1069 'sub' 'r_V_250' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_250, i32 5, i32 10"   --->   Operation 1070 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (1.31ns)   --->   "%r_V_251 = sub i11 %sext_ln70_67, i11 %sext_ln1273_113"   --->   Operation 1071 'sub' 'r_V_251' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_251, i32 5, i32 10"   --->   Operation 1072 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (1.33ns)   --->   "%r_V_252 = sub i11 %r_V_247, i11 %sext_ln70_67"   --->   Operation 1073 'sub' 'r_V_252' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_252, i32 5, i32 10"   --->   Operation 1074 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln17_272 = sext i6 %mult_V_304" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1075 'sext' 'sext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_168, i3 0"   --->   Operation 1076 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i11 %shl_ln1273_77"   --->   Operation 1077 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (1.33ns)   --->   "%r_V_253 = sub i12 %sext_ln1273_114, i12 %sext_ln1273_116"   --->   Operation 1078 'sub' 'r_V_253' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_253, i32 5, i32 11"   --->   Operation 1079 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%a_V_169 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_255"   --->   Operation 1080 'load' 'a_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln70_69 = sext i8 %a_V_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1081 'sext' 'sext_ln70_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln70_70 = sext i8 %a_V_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1082 'sext' 'sext_ln70_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln70_71 = sext i8 %a_V_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1083 'sext' 'sext_ln70_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln70_72 = sext i8 %a_V_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1084 'sext' 'sext_ln70_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_169, i32 5, i32 7"   --->   Operation 1085 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln17_273 = sext i3 %mult_V_306" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1086 'sext' 'sext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln17_274 = sext i3 %mult_V_306" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1087 'sext' 'sext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_169, i2 0"   --->   Operation 1088 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i10 %shl_ln1273_78"   --->   Operation 1089 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (1.31ns)   --->   "%r_V_255 = sub i11 0, i11 %sext_ln1273_117"   --->   Operation 1090 'sub' 'r_V_255' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_255, i32 5, i32 10"   --->   Operation 1091 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln17_275 = sext i6 %mult_V_307" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1092 'sext' 'sext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_169, i3 0"   --->   Operation 1093 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i11 %shl_ln1273_79"   --->   Operation 1094 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_169, i1 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i9 %shl_ln1273_80"   --->   Operation 1096 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i9 %shl_ln1273_80"   --->   Operation 1097 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (1.33ns)   --->   "%r_V_256 = add i12 %sext_ln1273_118, i12 %sext_ln1273_120"   --->   Operation 1098 'add' 'r_V_256' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_256, i32 5, i32 11"   --->   Operation 1099 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_169, i32 4, i32 7"   --->   Operation 1100 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln17_276 = sext i4 %mult_V_309" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1101 'sext' 'sext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (1.31ns)   --->   "%r_V_257 = sub i11 %sext_ln70_72, i11 %sext_ln1273_117"   --->   Operation 1102 'sub' 'r_V_257' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_257, i32 5, i32 10"   --->   Operation 1103 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (2.44ns)   --->   "%r_V_258 = mul i13 %sext_ln70_70, i13 8181"   --->   Operation 1104 'mul' 'r_V_258' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_258, i32 5, i32 12"   --->   Operation 1105 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (1.31ns)   --->   "%r_V_259 = sub i11 %sext_ln1273_117, i11 %sext_ln70_72"   --->   Operation 1106 'sub' 'r_V_259' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_259, i32 5, i32 10"   --->   Operation 1107 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln17_278 = sext i6 %mult_V_312" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1108 'sext' 'sext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (1.33ns)   --->   "%r_V_260 = sub i12 %sext_ln70_69, i12 %sext_ln1273_118"   --->   Operation 1109 'sub' 'r_V_260' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_260, i32 5, i32 11"   --->   Operation 1110 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i7 %mult_V_313"   --->   Operation 1111 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (1.30ns)   --->   "%r_V_261 = sub i10 0, i10 %sext_ln1273_119"   --->   Operation 1112 'sub' 'r_V_261' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_261, i32 5, i32 9"   --->   Operation 1113 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_279 = sext i5 %mult_V_314" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1114 'sext' 'sext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_169, i32 3, i32 7"   --->   Operation 1115 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln17_280 = sext i5 %mult_V_315" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1116 'sext' 'sext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_169, i4 0"   --->   Operation 1117 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i12 %shl_ln1273_81"   --->   Operation 1118 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (1.35ns)   --->   "%r_V_262 = sub i13 0, i13 %sext_ln1273_121"   --->   Operation 1119 'sub' 'r_V_262' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_262, i32 5, i32 12"   --->   Operation 1120 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (1.28ns)   --->   "%r_V_263 = sub i9 0, i9 %sext_ln70_71"   --->   Operation 1121 'sub' 'r_V_263' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_263, i32 5, i32 8"   --->   Operation 1122 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln17_281 = sext i4 %mult_V_317" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1123 'sext' 'sext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%a_V_27 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_256"   --->   Operation 1124 'load' 'a_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i8 %a_V_27"   --->   Operation 1125 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i8 %a_V_27"   --->   Operation 1126 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_27, i2 0"   --->   Operation 1127 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i10 %shl_ln1273_82"   --->   Operation 1128 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (1.31ns)   --->   "%r_V_264 = sub i11 %sext_ln1273_123, i11 %sext_ln1273_124"   --->   Operation 1129 'sub' 'r_V_264' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_264, i32 5, i32 10"   --->   Operation 1130 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln17_282 = sext i6 %mult_V_318" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1131 'sext' 'sext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_27, i1 0"   --->   Operation 1132 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i9 %shl_ln1273_83"   --->   Operation 1133 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (1.30ns)   --->   "%r_V_265 = sub i10 0, i10 %sext_ln1273_125"   --->   Operation 1134 'sub' 'r_V_265' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_265, i32 5, i32 9"   --->   Operation 1135 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln17_283 = sext i5 %mult_V_319" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1136 'sext' 'sext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln17_284 = sext i5 %mult_V_319" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'sext' 'sext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_27, i32 3, i32 7"   --->   Operation 1138 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln17_285 = sext i5 %mult_V_320" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1139 'sext' 'sext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_286 = sext i5 %mult_V_320" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_27, i32 4, i32 7"   --->   Operation 1141 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln17_287 = sext i4 %mult_V_321" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'sext' 'sext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (1.31ns)   --->   "%r_V_266 = sub i11 %sext_ln1273_124, i11 %sext_ln1273_123"   --->   Operation 1143 'sub' 'r_V_266' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_266, i32 5, i32 10"   --->   Operation 1144 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (1.28ns)   --->   "%r_V_267 = sub i9 0, i9 %sext_ln1273_122"   --->   Operation 1145 'sub' 'r_V_267' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_267, i32 5, i32 8"   --->   Operation 1146 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln17_289 = sext i4 %mult_V_323" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1147 'sext' 'sext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_218 = sub i11 0, i11 %sext_ln1273_124"   --->   Operation 1148 'sub' 'sub_ln1273_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1149 [1/1] (1.13ns) (root node of TernaryAdder)   --->   "%r_V_268 = sub i11 %sub_ln1273_218, i11 %sext_ln1273_123"   --->   Operation 1149 'sub' 'r_V_268' <Predicate = true> <Delay = 1.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_268, i32 5, i32 10"   --->   Operation 1150 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (1.31ns)   --->   "%r_V_269 = add i11 %sext_ln1273_124, i11 %sext_ln1273_123"   --->   Operation 1151 'add' 'r_V_269' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_269, i32 5, i32 10"   --->   Operation 1152 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%a_V_170 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_257"   --->   Operation 1153 'load' 'a_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln70_73 = sext i8 %a_V_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1154 'sext' 'sext_ln70_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln70_74 = sext i8 %a_V_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1155 'sext' 'sext_ln70_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln70_75 = sext i8 %a_V_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1156 'sext' 'sext_ln70_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln70_76 = sext i8 %a_V_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1157 'sext' 'sext_ln70_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_170, i2 0"   --->   Operation 1158 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i10 %shl_ln1273_84"   --->   Operation 1159 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (1.31ns)   --->   "%r_V_271 = sub i11 0, i11 %sext_ln1273_126"   --->   Operation 1160 'sub' 'r_V_271' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_271, i32 5, i32 10"   --->   Operation 1161 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (1.31ns)   --->   "%r_V_272 = sub i11 %sext_ln1273_126, i11 %sext_ln70_76"   --->   Operation 1162 'sub' 'r_V_272' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_272, i32 5, i32 10"   --->   Operation 1163 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln17_293 = sext i6 %mult_V_327" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1164 'sext' 'sext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_170, i32 5, i32 7"   --->   Operation 1165 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln17_294 = sext i3 %mult_V_328" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'sext' 'sext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (2.44ns)   --->   "%r_V_273 = mul i13 %sext_ln70_75, i13 8181"   --->   Operation 1167 'mul' 'r_V_273' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_273, i32 5, i32 12"   --->   Operation 1168 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_170, i32 3, i32 7"   --->   Operation 1169 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln17_295 = sext i5 %mult_V_330" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1170 'sext' 'sext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.31ns)   --->   "%r_V_274 = sub i11 %sext_ln70_76, i11 %sext_ln1273_126"   --->   Operation 1171 'sub' 'r_V_274' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_274, i32 5, i32 10"   --->   Operation 1172 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_170, i3 0"   --->   Operation 1173 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i11 %shl_ln1273_85"   --->   Operation 1174 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (1.33ns)   --->   "%r_V_275 = sub i12 %sext_ln70_74, i12 %sext_ln1273_127"   --->   Operation 1175 'sub' 'r_V_275' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_275, i32 5, i32 11"   --->   Operation 1176 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i7 %mult_V_332"   --->   Operation 1177 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_170, i32 4, i32 7"   --->   Operation 1178 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln17_297 = sext i4 %mult_V_333" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1179 'sext' 'sext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_170, i1 0"   --->   Operation 1180 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i9 %shl_ln1273_86"   --->   Operation 1181 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (1.30ns)   --->   "%r_V_276 = sub i10 0, i10 %sext_ln1273_128"   --->   Operation 1182 'sub' 'r_V_276' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_276, i32 5, i32 9"   --->   Operation 1183 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln17_298 = sext i5 %mult_V_334" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1184 'sext' 'sext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (1.28ns)   --->   "%r_V_277 = sub i9 0, i9 %sext_ln70_73"   --->   Operation 1185 'sub' 'r_V_277' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_277, i32 5, i32 8"   --->   Operation 1186 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln17_299 = sext i4 %mult_V_335" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1187 'sext' 'sext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (1.31ns)   --->   "%r_V_278 = add i11 %sext_ln1273_126, i11 %sext_ln70_76"   --->   Operation 1188 'add' 'r_V_278' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_278, i32 5, i32 10"   --->   Operation 1189 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln17_300 = sext i6 %mult_V_336" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1190 'sext' 'sext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%a_V_29 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_258"   --->   Operation 1191 'load' 'a_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i8 %a_V_29"   --->   Operation 1192 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i8 %a_V_29"   --->   Operation 1193 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i8 %a_V_29"   --->   Operation 1194 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i8 %a_V_29"   --->   Operation 1195 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_29, i2 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i10 %shl_ln1273_87"   --->   Operation 1197 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i10 %shl_ln1273_87"   --->   Operation 1198 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (1.31ns)   --->   "%r_V_280 = sub i11 0, i11 %sext_ln1273_134"   --->   Operation 1199 'sub' 'r_V_280' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (1.33ns)   --->   "%r_V_279 = sub i11 %r_V_280, i11 %sext_ln1273_132"   --->   Operation 1200 'sub' 'r_V_279' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_279, i32 5, i32 10"   --->   Operation 1201 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_280, i32 5, i32 10"   --->   Operation 1202 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln17_302 = sext i6 %mult_V_338" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1203 'sext' 'sext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_29, i1 0"   --->   Operation 1204 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i9 %shl_ln1273_88"   --->   Operation 1205 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i9 %shl_ln1273_88"   --->   Operation 1206 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (1.30ns)   --->   "%r_V_281 = sub i10 0, i10 %sext_ln1273_136"   --->   Operation 1207 'sub' 'r_V_281' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_281, i32 5, i32 9"   --->   Operation 1208 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln17_303 = sext i5 %mult_V_339" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'sext' 'sext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_29, i32 4, i32 7"   --->   Operation 1210 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln17_304 = sext i4 %mult_V_340" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1211 'sext' 'sext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_29, i3 0"   --->   Operation 1212 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i11 %shl_ln1273_89"   --->   Operation 1213 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (1.33ns)   --->   "%r_V_282 = sub i12 %sext_ln1273_135, i12 %sext_ln1273_137"   --->   Operation 1214 'sub' 'r_V_282' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_282, i32 5, i32 11"   --->   Operation 1215 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i7 %mult_V_341"   --->   Operation 1216 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (1.28ns)   --->   "%r_V_283 = sub i9 0, i9 %sext_ln1273_131"   --->   Operation 1217 'sub' 'r_V_283' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_283, i32 5, i32 8"   --->   Operation 1218 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln17_305 = sext i4 %mult_V_342" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1219 'sext' 'sext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (1.31ns)   --->   "%r_V_284 = sub i11 %sext_ln1273_134, i11 %sext_ln1273_132"   --->   Operation 1220 'sub' 'r_V_284' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_284, i32 5, i32 10"   --->   Operation 1221 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln17_306 = sext i6 %mult_V_343" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1222 'sext' 'sext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (2.44ns)   --->   "%r_V_285 = mul i13 %sext_ln1273_130, i13 8181"   --->   Operation 1223 'mul' 'r_V_285' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_285, i32 5, i32 12"   --->   Operation 1224 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_232 = sub i12 0, i12 %sext_ln1273_137"   --->   Operation 1225 'sub' 'sub_ln1273_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1226 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_286 = sub i12 %sub_ln1273_232, i12 %sext_ln1273_129"   --->   Operation 1226 'sub' 'r_V_286' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_286, i32 5, i32 11"   --->   Operation 1227 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i7 %mult_V_345"   --->   Operation 1228 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (1.31ns)   --->   "%r_V_287 = sub i11 %sext_ln1273_132, i11 %sext_ln1273_134"   --->   Operation 1229 'sub' 'r_V_287' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_287, i32 5, i32 10"   --->   Operation 1230 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_29, i4 0"   --->   Operation 1231 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i12 %shl_ln1273_90"   --->   Operation 1232 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (1.35ns)   --->   "%r_V_288 = sub i13 %sext_ln1273_138, i13 %sext_ln1273_133"   --->   Operation 1233 'sub' 'r_V_288' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_288, i32 5, i32 12"   --->   Operation 1234 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_29, i32 3, i32 7"   --->   Operation 1235 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i5 %mult_V_348" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1236 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%a_V_171 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_259"   --->   Operation 1237 'load' 'a_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln70_77 = sext i8 %a_V_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1238 'sext' 'sext_ln70_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln70_78 = sext i8 %a_V_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1239 'sext' 'sext_ln70_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln70_79 = sext i8 %a_V_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1240 'sext' 'sext_ln70_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln70_80 = sext i8 %a_V_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1241 'sext' 'sext_ln70_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_171, i1 0"   --->   Operation 1242 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i9 %shl_ln1273_91"   --->   Operation 1243 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i9 %shl_ln1273_91"   --->   Operation 1244 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (1.30ns)   --->   "%r_V_290 = sub i10 0, i10 %sext_ln1273_140"   --->   Operation 1245 'sub' 'r_V_290' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_290, i32 5, i32 9"   --->   Operation 1246 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln17_309 = sext i5 %mult_V_349" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1247 'sext' 'sext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_171, i2 0"   --->   Operation 1248 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i10 %shl_ln1273_92"   --->   Operation 1249 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (1.31ns)   --->   "%r_V_291 = sub i11 %sext_ln1273_141, i11 %sext_ln70_79"   --->   Operation 1250 'sub' 'r_V_291' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_291, i32 5, i32 10"   --->   Operation 1251 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_310 = sext i6 %mult_V_350" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1252 'sext' 'sext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (1.31ns)   --->   "%r_V_292 = sub i11 %sext_ln70_79, i11 %sext_ln1273_141"   --->   Operation 1253 'sub' 'r_V_292' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_292, i32 5, i32 10"   --->   Operation 1254 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_171, i3 0"   --->   Operation 1255 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i11 %shl_ln1273_93"   --->   Operation 1256 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (1.33ns)   --->   "%r_V_293 = sub i12 %sext_ln70_78, i12 %sext_ln1273_142"   --->   Operation 1257 'sub' 'r_V_293' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_293, i32 5, i32 11"   --->   Operation 1258 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i7 %mult_V_352"   --->   Operation 1259 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (1.31ns)   --->   "%r_V_294 = sub i11 0, i11 %sext_ln1273_141"   --->   Operation 1260 'sub' 'r_V_294' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_294, i32 5, i32 10"   --->   Operation 1261 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (1.28ns)   --->   "%r_V_295 = sub i9 0, i9 %sext_ln70_80"   --->   Operation 1262 'sub' 'r_V_295' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_295, i32 5, i32 8"   --->   Operation 1263 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln17_313 = sext i4 %mult_V_354" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1264 'sext' 'sext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (1.33ns)   --->   "%r_V_296 = sub i11 %r_V_294, i11 %sext_ln70_79"   --->   Operation 1265 'sub' 'r_V_296' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_296, i32 5, i32 10"   --->   Operation 1266 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_171, i32 4, i32 7"   --->   Operation 1267 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i4 %mult_V_356" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1268 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i4 %mult_V_356" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1269 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (1.33ns)   --->   "%r_V_297 = sub i12 %sext_ln1273_139, i12 %sext_ln1273_142"   --->   Operation 1270 'sub' 'r_V_297' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_297, i32 5, i32 11"   --->   Operation 1271 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i7 %mult_V_357"   --->   Operation 1272 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (2.44ns)   --->   "%r_V_298 = mul i13 %sext_ln70_77, i13 8179"   --->   Operation 1273 'mul' 'r_V_298' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_298, i32 5, i32 12"   --->   Operation 1274 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_171, i32 5, i32 7"   --->   Operation 1275 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i3 %mult_V_359" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1276 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_171, i32 3, i32 7"   --->   Operation 1277 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i5 %mult_V_360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1278 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%a_V_172 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_260"   --->   Operation 1279 'load' 'a_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln70_81 = sext i8 %a_V_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1280 'sext' 'sext_ln70_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln70_82 = sext i8 %a_V_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1281 'sext' 'sext_ln70_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_172, i32 3, i32 7"   --->   Operation 1282 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln17_319 = sext i5 %mult_V_361" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1283 'sext' 'sext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_172, i2 0"   --->   Operation 1284 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i10 %shl_ln1273_94"   --->   Operation 1285 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (1.31ns)   --->   "%r_V_300 = add i11 %sext_ln1273_143, i11 %sext_ln70_82"   --->   Operation 1286 'add' 'r_V_300' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_300, i32 5, i32 10"   --->   Operation 1287 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (1.31ns)   --->   "%r_V_301 = sub i11 %sext_ln70_82, i11 %sext_ln1273_143"   --->   Operation 1288 'sub' 'r_V_301' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_301, i32 5, i32 10"   --->   Operation 1289 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (1.31ns)   --->   "%r_V_302 = sub i11 %sext_ln1273_143, i11 %sext_ln70_82"   --->   Operation 1290 'sub' 'r_V_302' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_302, i32 5, i32 10"   --->   Operation 1291 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (1.28ns)   --->   "%r_V_303 = sub i9 0, i9 %sext_ln70_81"   --->   Operation 1292 'sub' 'r_V_303' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_303, i32 5, i32 8"   --->   Operation 1293 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln17_323 = sext i4 %mult_V_365" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1294 'sext' 'sext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_172, i1 0"   --->   Operation 1295 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i9 %shl_ln1273_95"   --->   Operation 1296 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (1.30ns)   --->   "%r_V_304 = sub i10 0, i10 %sext_ln1273_144"   --->   Operation 1297 'sub' 'r_V_304' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_304, i32 5, i32 9"   --->   Operation 1298 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln17_324 = sext i5 %mult_V_366" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1299 'sext' 'sext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_172, i32 5, i32 7"   --->   Operation 1300 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln17_325 = sext i3 %mult_V_367" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1301 'sext' 'sext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln17_326 = sext i3 %mult_V_367" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1302 'sext' 'sext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_172, i32 4, i32 7"   --->   Operation 1303 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_327 = sext i4 %mult_V_368" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1304 'sext' 'sext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln17_328 = sext i4 %mult_V_368" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1305 'sext' 'sext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (1.31ns)   --->   "%r_V_305 = sub i11 0, i11 %sext_ln1273_143"   --->   Operation 1306 'sub' 'r_V_305' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%mult_V_369 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_305, i32 5, i32 10"   --->   Operation 1307 'partselect' 'mult_V_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%a_V_173 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_261"   --->   Operation 1308 'load' 'a_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln70_83 = sext i8 %a_V_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1309 'sext' 'sext_ln70_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln70_84 = sext i8 %a_V_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1310 'sext' 'sext_ln70_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_173, i1 0"   --->   Operation 1311 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i9 %shl_ln1273_96"   --->   Operation 1312 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (1.30ns)   --->   "%r_V_307 = sub i10 0, i10 %sext_ln1273_145"   --->   Operation 1313 'sub' 'r_V_307' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_307, i32 5, i32 9"   --->   Operation 1314 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln17_330 = sext i5 %mult_V_370" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1315 'sext' 'sext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_173, i2 0"   --->   Operation 1316 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i10 %shl_ln1273_97"   --->   Operation 1317 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (1.31ns)   --->   "%r_V_308 = sub i11 %sext_ln1273_146, i11 %sext_ln70_83"   --->   Operation 1318 'sub' 'r_V_308' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_308, i32 5, i32 10"   --->   Operation 1319 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln17_331 = sext i6 %mult_V_371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1320 'sext' 'sext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (1.28ns)   --->   "%r_V_309 = sub i9 0, i9 %sext_ln70_84"   --->   Operation 1321 'sub' 'r_V_309' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%mult_V_372 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_309, i32 5, i32 8"   --->   Operation 1322 'partselect' 'mult_V_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln17_332 = sext i4 %mult_V_372" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1323 'sext' 'sext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_173, i32 3, i32 7"   --->   Operation 1324 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln17_333 = sext i5 %mult_V_373" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1325 'sext' 'sext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_374 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_173, i32 4, i32 7"   --->   Operation 1326 'partselect' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_334 = sext i4 %mult_V_374" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1327 'sext' 'sext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%mult_V_375 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_173, i32 5, i32 7"   --->   Operation 1328 'partselect' 'mult_V_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln17_335 = sext i3 %mult_V_375" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1329 'sext' 'sext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln17_336 = sext i3 %mult_V_375" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1330 'sext' 'sext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (1.31ns)   --->   "%r_V_310 = sub i11 %sext_ln70_83, i11 %sext_ln1273_146"   --->   Operation 1331 'sub' 'r_V_310' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_310, i32 5, i32 10"   --->   Operation 1332 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (1.31ns)   --->   "%r_V_311 = sub i11 0, i11 %sext_ln1273_146"   --->   Operation 1333 'sub' 'r_V_311' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%mult_V_377 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_311, i32 5, i32 10"   --->   Operation 1334 'partselect' 'mult_V_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%a_V_174 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_262"   --->   Operation 1335 'load' 'a_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln70_85 = sext i8 %a_V_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1336 'sext' 'sext_ln70_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln70_86 = sext i8 %a_V_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1337 'sext' 'sext_ln70_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (1.28ns)   --->   "%r_V_313 = sub i9 0, i9 %sext_ln70_86"   --->   Operation 1338 'sub' 'r_V_313' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_313, i32 5, i32 8"   --->   Operation 1339 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln17_339 = sext i4 %mult_V_378" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1340 'sext' 'sext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_174, i2 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i10 %shl_ln1273_98"   --->   Operation 1342 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (1.31ns)   --->   "%r_V_314 = sub i11 %sext_ln70_85, i11 %sext_ln1273_147"   --->   Operation 1343 'sub' 'r_V_314' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%mult_V_379 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_314, i32 5, i32 10"   --->   Operation 1344 'partselect' 'mult_V_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_174, i32 5, i32 7"   --->   Operation 1345 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i3 %mult_V_380" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1346 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%mult_V_381 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_174, i32 4, i32 7"   --->   Operation 1347 'partselect' 'mult_V_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i4 %mult_V_381" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1348 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (1.31ns)   --->   "%r_V_315 = sub i11 0, i11 %sext_ln1273_147"   --->   Operation 1349 'sub' 'r_V_315' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_315, i32 5, i32 10"   --->   Operation 1350 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln17_343 = sext i6 %mult_V_382" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1351 'sext' 'sext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_174, i1 0"   --->   Operation 1352 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i9 %shl_ln1273_99"   --->   Operation 1353 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (1.30ns)   --->   "%r_V_316 = sub i10 0, i10 %sext_ln1273_148"   --->   Operation 1354 'sub' 'r_V_316' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%mult_V_383 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_316, i32 5, i32 9"   --->   Operation 1355 'partselect' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln17_344 = sext i5 %mult_V_383" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1356 'sext' 'sext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_174, i3 0"   --->   Operation 1357 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i11 %shl_ln1273_100"   --->   Operation 1358 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (1.33ns)   --->   "%r_V_317 = sub i12 0, i12 %sext_ln1273_149"   --->   Operation 1359 'sub' 'r_V_317' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_317, i32 5, i32 11"   --->   Operation 1360 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i7 %mult_V_384"   --->   Operation 1361 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (1.31ns)   --->   "%r_V_318 = sub i11 %sext_ln1273_147, i11 %sext_ln70_85"   --->   Operation 1362 'sub' 'r_V_318' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_318, i32 5, i32 10"   --->   Operation 1363 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (1.33ns)   --->   "%r_V_319 = sub i11 %r_V_315, i11 %sext_ln70_85"   --->   Operation 1364 'sub' 'r_V_319' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_319, i32 5, i32 10"   --->   Operation 1365 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%a_V_175 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_263"   --->   Operation 1366 'load' 'a_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln70_87 = sext i8 %a_V_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1367 'sext' 'sext_ln70_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i8 %a_V_175"   --->   Operation 1368 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln70_88 = sext i8 %a_V_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1369 'sext' 'sext_ln70_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln70_89 = sext i8 %a_V_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1370 'sext' 'sext_ln70_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%mult_V_387 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_175, i32 5, i32 7"   --->   Operation 1371 'partselect' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln17_347 = sext i3 %mult_V_387" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1372 'sext' 'sext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_175, i1 0"   --->   Operation 1373 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i9 %shl_ln1273_101"   --->   Operation 1374 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i9 %shl_ln1273_101"   --->   Operation 1375 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (1.30ns)   --->   "%r_V_321 = sub i10 0, i10 %sext_ln1273_151"   --->   Operation 1376 'sub' 'r_V_321' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_321, i32 5, i32 9"   --->   Operation 1377 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln17_348 = sext i5 %mult_V_388" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1378 'sext' 'sext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_175, i2 0"   --->   Operation 1379 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i10 %shl_ln1273_102"   --->   Operation 1380 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (1.31ns)   --->   "%r_V_322 = sub i11 0, i11 %sext_ln1273_152"   --->   Operation 1381 'sub' 'r_V_322' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_322, i32 5, i32 10"   --->   Operation 1382 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_175, i32 4, i32 7"   --->   Operation 1383 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln17_350 = sext i4 %mult_V_390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1384 'sext' 'sext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln17_351 = sext i4 %mult_V_390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1385 'sext' 'sext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (1.28ns)   --->   "%r_V_323 = sub i9 0, i9 %sext_ln70_89"   --->   Operation 1386 'sub' 'r_V_323' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_323, i32 5, i32 8"   --->   Operation 1387 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln17_352 = sext i4 %mult_V_391" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1388 'sext' 'sext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (1.31ns)   --->   "%r_V_324 = sub i11 %sext_ln70_88, i11 %sext_ln1273_152"   --->   Operation 1389 'sub' 'r_V_324' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_324, i32 5, i32 10"   --->   Operation 1390 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln17_353 = sext i6 %mult_V_392" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1391 'sext' 'sext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (2.44ns)   --->   "%mul_ln1270_11 = mul i13 %sext_ln1270_2, i13 8173"   --->   Operation 1392 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_11, i32 5, i32 12"   --->   Operation 1393 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_175, i3 0"   --->   Operation 1394 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i11 %shl_ln1273_103"   --->   Operation 1395 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (1.33ns)   --->   "%r_V_325 = sub i12 %sext_ln70_87, i12 %sext_ln1273_153"   --->   Operation 1396 'sub' 'r_V_325' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_325, i32 5, i32 11"   --->   Operation 1397 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (1.33ns)   --->   "%r_V_326 = sub i11 %r_V_322, i11 %sext_ln70_88"   --->   Operation 1398 'sub' 'r_V_326' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_326, i32 5, i32 10"   --->   Operation 1399 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (1.31ns)   --->   "%r_V_327 = sub i11 %sext_ln1273_152, i11 %sext_ln70_88"   --->   Operation 1400 'sub' 'r_V_327' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_327, i32 5, i32 10"   --->   Operation 1401 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln17_355 = sext i6 %mult_V_396" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1402 'sext' 'sext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (1.33ns)   --->   "%r_V_328 = sub i12 %sext_ln1273_150, i12 %sext_ln1273_153"   --->   Operation 1403 'sub' 'r_V_328' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_328, i32 5, i32 11"   --->   Operation 1404 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%a_V_176 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_264"   --->   Operation 1405 'load' 'a_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln70_90 = sext i8 %a_V_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1406 'sext' 'sext_ln70_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln70_91 = sext i8 %a_V_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1407 'sext' 'sext_ln70_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln70_92 = sext i8 %a_V_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1408 'sext' 'sext_ln70_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln70_93 = sext i8 %a_V_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1409 'sext' 'sext_ln70_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_176, i2 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i10 %shl_ln1273_104"   --->   Operation 1411 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (1.31ns)   --->   "%r_V_330 = sub i11 %sext_ln1273_154, i11 %sext_ln70_93"   --->   Operation 1412 'sub' 'r_V_330' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%mult_V_398 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_330, i32 5, i32 10"   --->   Operation 1413 'partselect' 'mult_V_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_399 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_176, i32 3, i32 7"   --->   Operation 1414 'partselect' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln17_357 = sext i5 %mult_V_399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1415 'sext' 'sext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (1.31ns)   --->   "%r_V_331 = sub i11 %sext_ln70_93, i11 %sext_ln1273_154"   --->   Operation 1416 'sub' 'r_V_331' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%mult_V_400 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_331, i32 5, i32 10"   --->   Operation 1417 'partselect' 'mult_V_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_176, i32 5, i32 7"   --->   Operation 1418 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln17_359 = sext i3 %mult_V_401" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1419 'sext' 'sext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (1.31ns)   --->   "%r_V_332 = sub i11 0, i11 %sext_ln1273_154"   --->   Operation 1420 'sub' 'r_V_332' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_332, i32 5, i32 10"   --->   Operation 1421 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (1.28ns)   --->   "%r_V_333 = sub i9 0, i9 %sext_ln70_92"   --->   Operation 1422 'sub' 'r_V_333' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_403 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_333, i32 5, i32 8"   --->   Operation 1423 'partselect' 'mult_V_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln17_361 = sext i4 %mult_V_403" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1424 'sext' 'sext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (2.44ns)   --->   "%r_V_334 = mul i13 %sext_ln70_91, i13 8181"   --->   Operation 1425 'mul' 'r_V_334' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%mult_V_404 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_334, i32 5, i32 12"   --->   Operation 1426 'partselect' 'mult_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_405 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_176, i32 4, i32 7"   --->   Operation 1427 'partselect' 'mult_V_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln17_362 = sext i4 %mult_V_405" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1428 'sext' 'sext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_176, i3 0"   --->   Operation 1429 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i11 %shl_ln1273_105"   --->   Operation 1430 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_176, i1 0"   --->   Operation 1431 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i9 %shl_ln1273_106"   --->   Operation 1432 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i9 %shl_ln1273_106"   --->   Operation 1433 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (1.33ns)   --->   "%r_V_335 = add i12 %sext_ln1273_155, i12 %sext_ln1273_157"   --->   Operation 1434 'add' 'r_V_335' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_406 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_335, i32 5, i32 11"   --->   Operation 1435 'partselect' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i7 %mult_V_406"   --->   Operation 1436 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.33ns)   --->   "%r_V_336 = sub i12 %sext_ln1273_155, i12 %sext_ln1273_157"   --->   Operation 1437 'sub' 'r_V_336' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_336, i32 5, i32 11"   --->   Operation 1438 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i7 %mult_V_407"   --->   Operation 1439 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (1.30ns)   --->   "%r_V_337 = sub i10 0, i10 %sext_ln1273_156"   --->   Operation 1440 'sub' 'r_V_337' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_337, i32 5, i32 9"   --->   Operation 1441 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln17_363 = sext i5 %mult_V_408" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1442 'sext' 'sext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (1.33ns)   --->   "%r_V_338 = sub i12 %sext_ln70_90, i12 %sext_ln1273_155"   --->   Operation 1443 'sub' 'r_V_338' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_338, i32 5, i32 11"   --->   Operation 1444 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i7 %mult_V_409"   --->   Operation 1445 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%a_V_177 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_265"   --->   Operation 1446 'load' 'a_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln70_94 = sext i8 %a_V_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1447 'sext' 'sext_ln70_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln70_95 = sext i8 %a_V_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1448 'sext' 'sext_ln70_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln70_96 = sext i8 %a_V_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1449 'sext' 'sext_ln70_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln70_97 = sext i8 %a_V_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1450 'sext' 'sext_ln70_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_177, i4 0"   --->   Operation 1451 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i12 %shl_ln1273_107"   --->   Operation 1452 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_177, i1 0"   --->   Operation 1453 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i9 %shl_ln1273_108"   --->   Operation 1454 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i9 %shl_ln1273_108"   --->   Operation 1455 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i9 %shl_ln1273_108"   --->   Operation 1456 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (1.35ns)   --->   "%r_V_340 = sub i13 %sext_ln1273_161, i13 %sext_ln1273_158"   --->   Operation 1457 'sub' 'r_V_340' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_410 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_340, i32 5, i32 12"   --->   Operation 1458 'partselect' 'mult_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_177, i2 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i10 %shl_ln1273_109"   --->   Operation 1460 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (1.31ns)   --->   "%r_V_341 = sub i11 %sext_ln70_95, i11 %sext_ln1273_162"   --->   Operation 1461 'sub' 'r_V_341' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_341, i32 5, i32 10"   --->   Operation 1462 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_177, i3 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i11 %shl_ln1273_110"   --->   Operation 1464 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (1.33ns)   --->   "%sub_ln1273_278 = sub i12 0, i12 %sext_ln1273_163"   --->   Operation 1465 'sub' 'sub_ln1273_278' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1466 [1/1] (1.35ns)   --->   "%r_V_342 = sub i12 %sub_ln1273_278, i12 %sext_ln70_97"   --->   Operation 1466 'sub' 'r_V_342' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_342, i32 5, i32 11"   --->   Operation 1467 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i7 %mult_V_412"   --->   Operation 1468 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (1.30ns)   --->   "%r_V_343 = sub i10 0, i10 %sext_ln1273_160"   --->   Operation 1469 'sub' 'r_V_343' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_343, i32 5, i32 9"   --->   Operation 1470 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln17_365 = sext i5 %mult_V_413" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1471 'sext' 'sext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i10 %shl_ln1273_109"   --->   Operation 1472 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (1.31ns)   --->   "%r_V_344 = sub i11 0, i11 %sext_ln1273_162"   --->   Operation 1473 'sub' 'r_V_344' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_344, i32 5, i32 10"   --->   Operation 1474 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_177, i32 4, i32 7"   --->   Operation 1475 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln17_367 = sext i4 %mult_V_415" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1476 'sext' 'sext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (1.33ns)   --->   "%r_V_345 = sub i11 %r_V_344, i11 %sext_ln70_95"   --->   Operation 1477 'sub' 'r_V_345' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_345, i32 5, i32 10"   --->   Operation 1478 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (2.44ns)   --->   "%r_V_346 = mul i13 %sext_ln70_94, i13 8179"   --->   Operation 1479 'mul' 'r_V_346' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_346, i32 5, i32 12"   --->   Operation 1480 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (1.31ns)   --->   "%r_V_347 = sub i11 %sext_ln1273_162, i11 %sext_ln70_95"   --->   Operation 1481 'sub' 'r_V_347' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_347, i32 5, i32 10"   --->   Operation 1482 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (1.35ns)   --->   "%r_V_348 = sub i12 %sub_ln1273_278, i12 %sext_ln1273_159"   --->   Operation 1483 'sub' 'r_V_348' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_348, i32 5, i32 11"   --->   Operation 1484 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i7 %mult_V_419"   --->   Operation 1485 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_177, i32 5, i32 7"   --->   Operation 1486 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln17_370 = sext i3 %mult_V_420" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1487 'sext' 'sext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (1.35ns)   --->   "%r_V_349 = sub i13 %sext_ln1273_164, i13 %sext_ln1273_158"   --->   Operation 1488 'sub' 'r_V_349' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_349, i32 5, i32 12"   --->   Operation 1489 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (1.35ns)   --->   "%r_V_350 = sub i13 0, i13 %sext_ln1273_158"   --->   Operation 1490 'sub' 'r_V_350' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%mult_V_422 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_350, i32 5, i32 12"   --->   Operation 1491 'partselect' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_177, i32 3, i32 7"   --->   Operation 1492 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln17_371 = sext i5 %mult_V_423" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1493 'sext' 'sext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (1.28ns)   --->   "%r_V_351 = sub i9 0, i9 %sext_ln70_96"   --->   Operation 1494 'sub' 'r_V_351' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_351, i32 5, i32 8"   --->   Operation 1495 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln17_372 = sext i4 %mult_V_424" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1496 'sext' 'sext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln17_373 = sext i4 %mult_V_424" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1497 'sext' 'sext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%a_V_178 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_266"   --->   Operation 1498 'load' 'a_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i8 %a_V_178"   --->   Operation 1499 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln70_98 = sext i8 %a_V_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1500 'sext' 'sext_ln70_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln70_99 = sext i8 %a_V_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1501 'sext' 'sext_ln70_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln70_100 = sext i8 %a_V_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1502 'sext' 'sext_ln70_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_178, i2 0"   --->   Operation 1503 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i10 %shl_ln1273_111"   --->   Operation 1504 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (1.31ns)   --->   "%r_V_353 = add i11 %sext_ln1273_165, i11 %sext_ln70_100"   --->   Operation 1505 'add' 'r_V_353' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_353, i32 5, i32 10"   --->   Operation 1506 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (1.31ns)   --->   "%r_V_354 = sub i11 %sext_ln1273_165, i11 %sext_ln70_100"   --->   Operation 1507 'sub' 'r_V_354' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_354, i32 5, i32 10"   --->   Operation 1508 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_178, i32 5, i32 7"   --->   Operation 1509 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln17_376 = sext i3 %mult_V_427" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1510 'sext' 'sext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_178, i3 0"   --->   Operation 1511 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i11 %shl_ln1273_112"   --->   Operation 1512 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (1.33ns)   --->   "%r_V_355 = add i12 %sext_ln1273_166, i12 %sext_ln70_99"   --->   Operation 1513 'add' 'r_V_355' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_355, i32 5, i32 11"   --->   Operation 1514 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i7 %mult_V_428"   --->   Operation 1515 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (1.28ns)   --->   "%r_V_356 = sub i9 0, i9 %sext_ln70_98"   --->   Operation 1516 'sub' 'r_V_356' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_356, i32 5, i32 8"   --->   Operation 1517 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln17_377 = sext i4 %mult_V_429" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1518 'sext' 'sext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (1.33ns)   --->   "%r_V_357 = sub i12 0, i12 %sext_ln1273_166"   --->   Operation 1519 'sub' 'r_V_357' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_357, i32 5, i32 11"   --->   Operation 1520 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i7 %mult_V_430"   --->   Operation 1521 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (1.31ns)   --->   "%r_V_358 = sub i11 %sext_ln70_100, i11 %sext_ln1273_165"   --->   Operation 1522 'sub' 'r_V_358' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_358, i32 5, i32 10"   --->   Operation 1523 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_178, i32 4, i32 7"   --->   Operation 1524 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln17_379 = sext i4 %mult_V_432" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1525 'sext' 'sext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_178, i1 0"   --->   Operation 1526 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i9 %shl_ln1273_113"   --->   Operation 1527 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (1.30ns)   --->   "%r_V_359 = sub i10 0, i10 %sext_ln1273_167"   --->   Operation 1528 'sub' 'r_V_359' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_359, i32 5, i32 9"   --->   Operation 1529 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln17_380 = sext i5 %mult_V_433" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1530 'sext' 'sext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (1.31ns)   --->   "%r_V_361 = sub i11 0, i11 %sext_ln1273_165"   --->   Operation 1531 'sub' 'r_V_361' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (1.33ns)   --->   "%r_V_360 = sub i11 %r_V_361, i11 %sext_ln70_100"   --->   Operation 1532 'sub' 'r_V_360' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_360, i32 5, i32 10"   --->   Operation 1533 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln17_381 = sext i6 %mult_V_434" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1534 'sext' 'sext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (2.44ns)   --->   "%mul_ln1270_12 = mul i13 %sext_ln1270_3, i13 19"   --->   Operation 1535 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_12, i32 5, i32 12"   --->   Operation 1536 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_361, i32 5, i32 10"   --->   Operation 1537 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%a_V_38 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_267"   --->   Operation 1538 'load' 'a_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i8 %a_V_38"   --->   Operation 1539 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i8 %a_V_38"   --->   Operation 1540 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i8 %a_V_38"   --->   Operation 1541 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_38, i2 0"   --->   Operation 1542 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i10 %shl_ln1273_114"   --->   Operation 1543 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (1.31ns)   --->   "%r_V_366 = sub i11 0, i11 %sext_ln1273_171"   --->   Operation 1544 'sub' 'r_V_366' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1545 [1/1] (1.33ns)   --->   "%r_V_362 = sub i11 %r_V_366, i11 %sext_ln1273_170"   --->   Operation 1545 'sub' 'r_V_362' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_362, i32 5, i32 10"   --->   Operation 1546 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_38, i1 0"   --->   Operation 1547 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i9 %shl_ln1273_115"   --->   Operation 1548 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i9 %shl_ln1273_115"   --->   Operation 1549 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i9 %shl_ln1273_115"   --->   Operation 1550 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (1.30ns)   --->   "%r_V_363 = sub i10 0, i10 %sext_ln1273_174"   --->   Operation 1551 'sub' 'r_V_363' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%mult_V_438 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_363, i32 5, i32 9"   --->   Operation 1552 'partselect' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln17_384 = sext i5 %mult_V_438" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1553 'sext' 'sext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (1.28ns)   --->   "%r_V_364 = sub i9 0, i9 %sext_ln1273_169"   --->   Operation 1554 'sub' 'r_V_364' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_364, i32 5, i32 8"   --->   Operation 1555 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln17_385 = sext i4 %mult_V_439" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1556 'sext' 'sext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_38, i32 4, i32 7"   --->   Operation 1557 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln17_386 = sext i4 %mult_V_440" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1558 'sext' 'sext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln17_387 = sext i4 %mult_V_440" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1559 'sext' 'sext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (1.31ns)   --->   "%r_V_365 = sub i11 %sext_ln1273_170, i11 %sext_ln1273_171"   --->   Operation 1560 'sub' 'r_V_365' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_365, i32 5, i32 10"   --->   Operation 1561 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_366, i32 5, i32 10"   --->   Operation 1562 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_38, i4 0"   --->   Operation 1563 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i12 %shl_ln1273_116"   --->   Operation 1564 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (1.35ns)   --->   "%r_V_367 = add i13 %sext_ln1273_175, i13 %sext_ln1273_173"   --->   Operation 1565 'add' 'r_V_367' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_367, i32 5, i32 12"   --->   Operation 1566 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_38, i3 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i11 %shl_ln1273_117"   --->   Operation 1568 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (1.33ns)   --->   "%r_V_368 = sub i12 0, i12 %sext_ln1273_176"   --->   Operation 1569 'sub' 'r_V_368' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_368, i32 5, i32 11"   --->   Operation 1570 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i7 %mult_V_444"   --->   Operation 1571 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (1.35ns)   --->   "%r_V_369 = sub i12 %r_V_368, i12 %sext_ln1273_172"   --->   Operation 1572 'sub' 'r_V_369' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%mult_V_445 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_369, i32 5, i32 11"   --->   Operation 1573 'partselect' 'mult_V_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i7 %mult_V_445"   --->   Operation 1574 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (1.33ns)   --->   "%r_V_370 = sub i12 %sext_ln1273_172, i12 %sext_ln1273_176"   --->   Operation 1575 'sub' 'r_V_370' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_370, i32 5, i32 11"   --->   Operation 1576 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i7 %mult_V_446"   --->   Operation 1577 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (1.35ns)   --->   "%r_V_371 = sub i13 %sext_ln1273_168, i13 %sext_ln1273_175"   --->   Operation 1578 'sub' 'r_V_371' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_371, i32 5, i32 12"   --->   Operation 1579 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_38, i32 3, i32 7"   --->   Operation 1580 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln17_390 = sext i5 %mult_V_448" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1581 'sext' 'sext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (1.35ns)   --->   "%r_V_372 = add i13 %sext_ln1273_175, i13 %sext_ln1273_168"   --->   Operation 1582 'add' 'r_V_372' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_372, i32 5, i32 12"   --->   Operation 1583 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (2.44ns)   --->   "%r_V_373 = mul i13 %sext_ln1273_168, i13 13"   --->   Operation 1584 'mul' 'r_V_373' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_373, i32 5, i32 12"   --->   Operation 1585 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (1.31ns)   --->   "%r_V_374 = sub i11 %sext_ln1273_171, i11 %sext_ln1273_170"   --->   Operation 1586 'sub' 'r_V_374' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_374, i32 5, i32 10"   --->   Operation 1587 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%a_V_179 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_268"   --->   Operation 1588 'load' 'a_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln70_101 = sext i8 %a_V_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1589 'sext' 'sext_ln70_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln70_102 = sext i8 %a_V_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1590 'sext' 'sext_ln70_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln70_103 = sext i8 %a_V_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1591 'sext' 'sext_ln70_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_179, i2 0"   --->   Operation 1592 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i10 %shl_ln1273_118"   --->   Operation 1593 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i10 %shl_ln1273_118"   --->   Operation 1594 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (1.31ns)   --->   "%r_V_384 = sub i11 0, i11 %sext_ln1273_178"   --->   Operation 1595 'sub' 'r_V_384' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1596 [1/1] (1.33ns)   --->   "%r_V_376 = sub i11 %r_V_384, i11 %sext_ln70_103"   --->   Operation 1596 'sub' 'r_V_376' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_376, i32 5, i32 10"   --->   Operation 1597 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (1.31ns)   --->   "%r_V_377 = sub i11 %sext_ln1273_178, i11 %sext_ln70_103"   --->   Operation 1598 'sub' 'r_V_377' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_377, i32 5, i32 10"   --->   Operation 1599 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (1.28ns)   --->   "%r_V_378 = sub i9 0, i9 %sext_ln70_102"   --->   Operation 1600 'sub' 'r_V_378' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_V_454 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_378, i32 5, i32 8"   --->   Operation 1601 'partselect' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln17_394 = sext i4 %mult_V_454" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1602 'sext' 'sext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_179, i1 0"   --->   Operation 1603 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i9 %shl_ln1273_119"   --->   Operation 1604 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i9 %shl_ln1273_119"   --->   Operation 1605 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (1.30ns)   --->   "%r_V_379 = sub i10 0, i10 %sext_ln1273_180"   --->   Operation 1606 'sub' 'r_V_379' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_379, i32 5, i32 9"   --->   Operation 1607 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln17_395 = sext i5 %mult_V_455" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1608 'sext' 'sext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (1.31ns)   --->   "%r_V_380 = add i11 %sext_ln1273_178, i11 %sext_ln70_103"   --->   Operation 1609 'add' 'r_V_380' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_380, i32 5, i32 10"   --->   Operation 1610 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%mult_V_457 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_179, i32 4, i32 7"   --->   Operation 1611 'partselect' 'mult_V_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln17_397 = sext i4 %mult_V_457" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1612 'sext' 'sext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_179, i3 0"   --->   Operation 1613 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i11 %shl_ln1273_120"   --->   Operation 1614 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (1.33ns)   --->   "%r_V_381 = sub i12 %sext_ln1273_179, i12 %sext_ln1273_181"   --->   Operation 1615 'sub' 'r_V_381' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_381, i32 5, i32 11"   --->   Operation 1616 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i7 %mult_V_458"   --->   Operation 1617 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_179, i4 0"   --->   Operation 1618 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i12 %shl_ln1273_121"   --->   Operation 1619 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (1.35ns)   --->   "%r_V_382 = sub i13 %sext_ln1273_177, i13 %sext_ln1273_182"   --->   Operation 1620 'sub' 'r_V_382' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_382, i32 5, i32 12"   --->   Operation 1621 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (1.33ns)   --->   "%r_V_383 = sub i12 0, i12 %sext_ln1273_181"   --->   Operation 1622 'sub' 'r_V_383' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_383, i32 5, i32 11"   --->   Operation 1623 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i7 %mult_V_460"   --->   Operation 1624 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%mult_V_461 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_384, i32 5, i32 10"   --->   Operation 1625 'partselect' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (1.35ns)   --->   "%r_V_385 = sub i13 %sext_ln70_101, i13 %sext_ln1273_182"   --->   Operation 1626 'sub' 'r_V_385' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%mult_V_462 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_385, i32 5, i32 12"   --->   Operation 1627 'partselect' 'mult_V_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_179, i32 5, i32 7"   --->   Operation 1628 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln17_399 = sext i3 %mult_V_463" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1629 'sext' 'sext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (1.33ns)   --->   "%r_V_386 = add i12 %sext_ln1273_181, i12 %sext_ln1273_179"   --->   Operation 1630 'add' 'r_V_386' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_386, i32 5, i32 11"   --->   Operation 1631 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i7 %mult_V_464"   --->   Operation 1632 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (1.31ns)   --->   "%r_V_387 = sub i11 %sext_ln70_103, i11 %sext_ln1273_178"   --->   Operation 1633 'sub' 'r_V_387' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_465 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_387, i32 5, i32 10"   --->   Operation 1634 'partselect' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln17_400 = sext i6 %mult_V_465" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1635 'sext' 'sext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%a_V_180 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_269"   --->   Operation 1636 'load' 'a_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln70_104 = sext i8 %a_V_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1637 'sext' 'sext_ln70_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln70_105 = sext i8 %a_V_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1638 'sext' 'sext_ln70_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_180, i32 3, i32 7"   --->   Operation 1639 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln17_401 = sext i5 %mult_V_466" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1640 'sext' 'sext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_180, i2 0"   --->   Operation 1641 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i10 %shl_ln1273_122"   --->   Operation 1642 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (1.31ns)   --->   "%r_V_389 = sub i11 %sext_ln1273_183, i11 %sext_ln70_105"   --->   Operation 1643 'sub' 'r_V_389' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%mult_V_467 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_389, i32 5, i32 10"   --->   Operation 1644 'partselect' 'mult_V_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%mult_V_468 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_180, i32 5, i32 7"   --->   Operation 1645 'partselect' 'mult_V_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln17_403 = sext i3 %mult_V_468" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1646 'sext' 'sext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln17_404 = sext i3 %mult_V_468" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1647 'sext' 'sext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (1.31ns)   --->   "%r_V_390 = sub i11 %sext_ln70_105, i11 %sext_ln1273_183"   --->   Operation 1648 'sub' 'r_V_390' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_469 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_390, i32 5, i32 10"   --->   Operation 1649 'partselect' 'mult_V_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (1.28ns)   --->   "%r_V_391 = sub i9 0, i9 %sext_ln70_104"   --->   Operation 1650 'sub' 'r_V_391' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%mult_V_470 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_391, i32 5, i32 8"   --->   Operation 1651 'partselect' 'mult_V_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln17_406 = sext i4 %mult_V_470" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1652 'sext' 'sext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_180, i32 4, i32 7"   --->   Operation 1653 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln17_407 = sext i4 %mult_V_471" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1654 'sext' 'sext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln17_408 = sext i4 %mult_V_471" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1655 'sext' 'sext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (1.31ns)   --->   "%r_V_392 = sub i11 0, i11 %sext_ln1273_183"   --->   Operation 1656 'sub' 'r_V_392' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%mult_V_472 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_392, i32 5, i32 10"   --->   Operation 1657 'partselect' 'mult_V_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (1.33ns)   --->   "%r_V_393 = sub i11 %r_V_392, i11 %sext_ln70_105"   --->   Operation 1658 'sub' 'r_V_393' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_393, i32 5, i32 10"   --->   Operation 1659 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (1.31ns)   --->   "%r_V_394 = add i11 %sext_ln1273_183, i11 %sext_ln70_105"   --->   Operation 1660 'add' 'r_V_394' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%mult_V_474 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_394, i32 5, i32 10"   --->   Operation 1661 'partselect' 'mult_V_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_180, i1 0"   --->   Operation 1662 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i9 %shl_ln1273_123"   --->   Operation 1663 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (1.30ns)   --->   "%r_V_395 = sub i10 0, i10 %sext_ln1273_184"   --->   Operation 1664 'sub' 'r_V_395' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_395, i32 5, i32 9"   --->   Operation 1665 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln17_412 = sext i5 %mult_V_475" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1666 'sext' 'sext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%a_V_181 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_270"   --->   Operation 1667 'load' 'a_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln70_106 = sext i8 %a_V_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1668 'sext' 'sext_ln70_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln70_107 = sext i8 %a_V_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1669 'sext' 'sext_ln70_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln70_108 = sext i8 %a_V_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1670 'sext' 'sext_ln70_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_181, i4 0"   --->   Operation 1671 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i12 %shl_ln1273_124"   --->   Operation 1672 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (1.35ns)   --->   "%r_V_397 = sub i13 0, i13 %sext_ln1273_185"   --->   Operation 1673 'sub' 'r_V_397' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%mult_V_476 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_397, i32 5, i32 12"   --->   Operation 1674 'partselect' 'mult_V_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%mult_V_477 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_181, i32 5, i32 7"   --->   Operation 1675 'partselect' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln17_413 = sext i3 %mult_V_477" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1676 'sext' 'sext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_181, i2 0"   --->   Operation 1677 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i10 %shl_ln1273_125"   --->   Operation 1678 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i10 %shl_ln1273_125"   --->   Operation 1679 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (1.31ns)   --->   "%r_V_398 = sub i11 %sext_ln1273_187, i11 %sext_ln70_107"   --->   Operation 1680 'sub' 'r_V_398' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%mult_V_478 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_398, i32 5, i32 10"   --->   Operation 1681 'partselect' 'mult_V_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (1.28ns)   --->   "%r_V_399 = sub i9 0, i9 %sext_ln70_106"   --->   Operation 1682 'sub' 'r_V_399' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_479 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_399, i32 5, i32 8"   --->   Operation 1683 'partselect' 'mult_V_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln17_415 = sext i4 %mult_V_479" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1684 'sext' 'sext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln17_416 = sext i4 %mult_V_479" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1685 'sext' 'sext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_324 = sub i11 0, i11 %sext_ln1273_187"   --->   Operation 1686 'sub' 'sub_ln1273_324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1687 [1/1] (1.13ns) (root node of TernaryAdder)   --->   "%r_V_400 = sub i11 %sub_ln1273_324, i11 %sext_ln70_107"   --->   Operation 1687 'sub' 'r_V_400' <Predicate = true> <Delay = 1.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_400, i32 5, i32 10"   --->   Operation 1688 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_181, i32 4, i32 7"   --->   Operation 1689 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln17_418 = sext i4 %mult_V_481" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1690 'sext' 'sext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_181, i1 0"   --->   Operation 1691 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i9 %shl_ln1273_126"   --->   Operation 1692 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (1.30ns)   --->   "%r_V_401 = sub i10 0, i10 %sext_ln1273_188"   --->   Operation 1693 'sub' 'r_V_401' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%mult_V_482 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_401, i32 5, i32 9"   --->   Operation 1694 'partselect' 'mult_V_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln17_419 = sext i5 %mult_V_482" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1695 'sext' 'sext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (1.35ns)   --->   "%r_V_402 = sub i13 %sext_ln1273_186, i13 %sext_ln1273_185"   --->   Operation 1696 'sub' 'r_V_402' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%mult_V_483 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_402, i32 5, i32 12"   --->   Operation 1697 'partselect' 'mult_V_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%mult_V_484 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_181, i32 3, i32 7"   --->   Operation 1698 'partselect' 'mult_V_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln17_420 = sext i5 %mult_V_484" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1699 'sext' 'sext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_181, i3 0"   --->   Operation 1700 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i11 %shl_ln1273_127"   --->   Operation 1701 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (1.33ns)   --->   "%r_V_403 = sub i12 %sext_ln70_108, i12 %sext_ln1273_189"   --->   Operation 1702 'sub' 'r_V_403' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%mult_V_485 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_403, i32 5, i32 11"   --->   Operation 1703 'partselect' 'mult_V_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i7 %mult_V_485"   --->   Operation 1704 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%a_V_182 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_271"   --->   Operation 1705 'load' 'a_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln70_109 = sext i8 %a_V_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1706 'sext' 'sext_ln70_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln70_110 = sext i8 %a_V_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1707 'sext' 'sext_ln70_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln70_111 = sext i8 %a_V_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1708 'sext' 'sext_ln70_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln70_112 = sext i8 %a_V_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1709 'sext' 'sext_ln70_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (1.28ns)   --->   "%r_V_405 = sub i9 0, i9 %sext_ln70_112"   --->   Operation 1710 'sub' 'r_V_405' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_405, i32 5, i32 8"   --->   Operation 1711 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln17_421 = sext i4 %mult_V_486" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1712 'sext' 'sext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_182, i32 4, i32 7"   --->   Operation 1713 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln17_422 = sext i4 %mult_V_487" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1714 'sext' 'sext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_182, i32 5, i32 7"   --->   Operation 1715 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln17_423 = sext i3 %mult_V_488" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1716 'sext' 'sext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_182, i3 0"   --->   Operation 1717 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i11 %shl_ln1273_128"   --->   Operation 1718 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (1.33ns)   --->   "%r_V_408 = sub i12 0, i12 %sext_ln1273_190"   --->   Operation 1719 'sub' 'r_V_408' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_182, i1 0"   --->   Operation 1720 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i9 %shl_ln1273_129"   --->   Operation 1721 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i9 %shl_ln1273_129"   --->   Operation 1722 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (1.35ns)   --->   "%r_V_406 = sub i12 %r_V_408, i12 %sext_ln1273_192"   --->   Operation 1723 'sub' 'r_V_406' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_489 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_406, i32 5, i32 11"   --->   Operation 1724 'partselect' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i7 %mult_V_489"   --->   Operation 1725 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_182, i2 0"   --->   Operation 1726 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i10 %shl_ln1273_130"   --->   Operation 1727 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (1.31ns)   --->   "%r_V_407 = sub i11 %sext_ln70_111, i11 %sext_ln1273_193"   --->   Operation 1728 'sub' 'r_V_407' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%mult_V_490 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_407, i32 5, i32 10"   --->   Operation 1729 'partselect' 'mult_V_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%mult_V_491 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_408, i32 5, i32 11"   --->   Operation 1730 'partselect' 'mult_V_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i7 %mult_V_491"   --->   Operation 1731 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (1.30ns)   --->   "%r_V_409 = sub i10 0, i10 %sext_ln1273_191"   --->   Operation 1732 'sub' 'r_V_409' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%mult_V_492 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_409, i32 5, i32 9"   --->   Operation 1733 'partselect' 'mult_V_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln17_425 = sext i5 %mult_V_492" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1734 'sext' 'sext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln17_426 = sext i5 %mult_V_492" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1735 'sext' 'sext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (1.33ns)   --->   "%r_V_410 = sub i12 %sext_ln1273_192, i12 %sext_ln1273_190"   --->   Operation 1736 'sub' 'r_V_410' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_493 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_410, i32 5, i32 11"   --->   Operation 1737 'partselect' 'mult_V_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i7 %mult_V_493"   --->   Operation 1738 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (2.44ns)   --->   "%r_V_411 = mul i13 %sext_ln70_110, i13 8179"   --->   Operation 1739 'mul' 'r_V_411' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_411, i32 5, i32 12"   --->   Operation 1740 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_182, i4 0"   --->   Operation 1741 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i12 %shl_ln1273_131"   --->   Operation 1742 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_335 = sub i13 0, i13 %sext_ln1273_194"   --->   Operation 1743 'sub' 'sub_ln1273_335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i10 %shl_ln1273_130"   --->   Operation 1744 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_412 = sub i13 %sub_ln1273_335, i13 %sext_ln1273_195"   --->   Operation 1745 'sub' 'r_V_412' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%mult_V_495 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_412, i32 5, i32 12"   --->   Operation 1746 'partselect' 'mult_V_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (1.35ns)   --->   "%r_V_413 = sub i12 %r_V_408, i12 %sext_ln70_109"   --->   Operation 1747 'sub' 'r_V_413' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_413, i32 5, i32 11"   --->   Operation 1748 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i7 %mult_V_496"   --->   Operation 1749 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (1.31ns)   --->   "%r_V_414 = sub i11 0, i11 %sext_ln1273_193"   --->   Operation 1750 'sub' 'r_V_414' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%mult_V_497 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_414, i32 5, i32 10"   --->   Operation 1751 'partselect' 'mult_V_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (1.31ns)   --->   "%r_V_415 = sub i11 %sext_ln1273_193, i11 %sext_ln70_111"   --->   Operation 1752 'sub' 'r_V_415' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%mult_V_498 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_415, i32 5, i32 10"   --->   Operation 1753 'partselect' 'mult_V_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln17_428 = sext i6 %mult_V_498" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1754 'sext' 'sext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%a_V_183 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_272"   --->   Operation 1755 'load' 'a_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln70_113 = sext i8 %a_V_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1756 'sext' 'sext_ln70_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln70_114 = sext i8 %a_V_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1757 'sext' 'sext_ln70_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_183, i2 0"   --->   Operation 1758 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i10 %shl_ln1273_132"   --->   Operation 1759 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (1.31ns)   --->   "%r_V_417 = sub i11 0, i11 %sext_ln1273_196"   --->   Operation 1760 'sub' 'r_V_417' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%mult_V_499 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_417, i32 5, i32 10"   --->   Operation 1761 'partselect' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (1.31ns)   --->   "%r_V_418 = sub i11 %sext_ln1273_196, i11 %sext_ln70_114"   --->   Operation 1762 'sub' 'r_V_418' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%mult_V_500 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_418, i32 5, i32 10"   --->   Operation 1763 'partselect' 'mult_V_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%mult_V_501 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_183, i32 5, i32 7"   --->   Operation 1764 'partselect' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln17_431 = sext i3 %mult_V_501" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1765 'sext' 'sext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (1.31ns)   --->   "%r_V_419 = sub i11 %sext_ln70_114, i11 %sext_ln1273_196"   --->   Operation 1766 'sub' 'r_V_419' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_502 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_419, i32 5, i32 10"   --->   Operation 1767 'partselect' 'mult_V_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%mult_V_503 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_183, i32 4, i32 7"   --->   Operation 1768 'partselect' 'mult_V_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln17_433 = sext i4 %mult_V_503" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1769 'sext' 'sext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_183, i32 3, i32 7"   --->   Operation 1770 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln17_434 = sext i5 %mult_V_504" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1771 'sext' 'sext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (1.28ns)   --->   "%r_V_420 = sub i9 0, i9 %sext_ln70_113"   --->   Operation 1772 'sub' 'r_V_420' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%mult_V_505 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_420, i32 5, i32 8"   --->   Operation 1773 'partselect' 'mult_V_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln17_435 = sext i4 %mult_V_505" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1774 'sext' 'sext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (1.33ns)   --->   "%r_V_421 = sub i11 %r_V_417, i11 %sext_ln70_114"   --->   Operation 1775 'sub' 'r_V_421' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_421, i32 5, i32 10"   --->   Operation 1776 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_183, i1 0"   --->   Operation 1777 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i9 %shl_ln1273_133"   --->   Operation 1778 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (1.30ns)   --->   "%r_V_422 = sub i10 0, i10 %sext_ln1273_197"   --->   Operation 1779 'sub' 'r_V_422' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%mult_V_507 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_422, i32 5, i32 9"   --->   Operation 1780 'partselect' 'mult_V_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln17_437 = sext i5 %mult_V_507" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1781 'sext' 'sext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%a_V_184 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_273"   --->   Operation 1782 'load' 'a_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln70_115 = sext i8 %a_V_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1783 'sext' 'sext_ln70_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln70_116 = sext i8 %a_V_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1784 'sext' 'sext_ln70_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln70_117 = sext i8 %a_V_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1785 'sext' 'sext_ln70_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_184, i2 0"   --->   Operation 1786 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i10 %shl_ln1273_134"   --->   Operation 1787 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (1.31ns)   --->   "%r_V_424 = sub i11 %sext_ln70_117, i11 %sext_ln1273_198"   --->   Operation 1788 'sub' 'r_V_424' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%mult_V_508 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_424, i32 5, i32 10"   --->   Operation 1789 'partselect' 'mult_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%mult_V_509 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_184, i32 5, i32 7"   --->   Operation 1790 'partselect' 'mult_V_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln17_439 = sext i3 %mult_V_509" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1791 'sext' 'sext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (1.31ns)   --->   "%r_V_425 = sub i11 %sext_ln1273_198, i11 %sext_ln70_117"   --->   Operation 1792 'sub' 'r_V_425' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_510 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_425, i32 5, i32 10"   --->   Operation 1793 'partselect' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln17_440 = sext i6 %mult_V_510" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1794 'sext' 'sext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_184, i3 0"   --->   Operation 1795 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i11 %shl_ln1273_135"   --->   Operation 1796 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (1.33ns)   --->   "%r_V_430 = sub i12 0, i12 %sext_ln1273_199"   --->   Operation 1797 'sub' 'r_V_430' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (1.35ns)   --->   "%r_V_426 = sub i12 %r_V_430, i12 %sext_ln70_116"   --->   Operation 1798 'sub' 'r_V_426' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_511 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_426, i32 5, i32 11"   --->   Operation 1799 'partselect' 'mult_V_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i7 %mult_V_511"   --->   Operation 1800 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_184, i1 0"   --->   Operation 1801 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i9 %shl_ln1273_136"   --->   Operation 1802 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i9 %shl_ln1273_136"   --->   Operation 1803 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (1.33ns)   --->   "%r_V_427 = sub i12 %sext_ln1273_199, i12 %sext_ln1273_201"   --->   Operation 1804 'sub' 'r_V_427' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%mult_V_512 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_427, i32 5, i32 11"   --->   Operation 1805 'partselect' 'mult_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i7 %mult_V_512"   --->   Operation 1806 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_184, i32 4, i32 7"   --->   Operation 1807 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln17_441 = sext i4 %mult_V_513" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1808 'sext' 'sext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (1.31ns)   --->   "%r_V_428 = sub i11 0, i11 %sext_ln1273_198"   --->   Operation 1809 'sub' 'r_V_428' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%mult_V_514 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_428, i32 5, i32 10"   --->   Operation 1810 'partselect' 'mult_V_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (1.30ns)   --->   "%r_V_429 = sub i10 0, i10 %sext_ln1273_200"   --->   Operation 1811 'sub' 'r_V_429' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_429, i32 5, i32 9"   --->   Operation 1812 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln17_443 = sext i5 %mult_V_515" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1813 'sext' 'sext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%mult_V_516 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_430, i32 5, i32 11"   --->   Operation 1814 'partselect' 'mult_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i7 %mult_V_516"   --->   Operation 1815 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (1.28ns)   --->   "%r_V_431 = sub i9 0, i9 %sext_ln70_115"   --->   Operation 1816 'sub' 'r_V_431' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_431, i32 5, i32 8"   --->   Operation 1817 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln17_444 = sext i4 %mult_V_517" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1818 'sext' 'sext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (1.33ns)   --->   "%r_V_432 = sub i12 %sext_ln1273_201, i12 %sext_ln1273_199"   --->   Operation 1819 'sub' 'r_V_432' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_432, i32 5, i32 11"   --->   Operation 1820 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i7 %mult_V_518"   --->   Operation 1821 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_184, i32 3, i32 7"   --->   Operation 1822 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln17_445 = sext i5 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1823 'sext' 'sext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (1.33ns)   --->   "%r_V_433 = sub i12 %sext_ln70_116, i12 %sext_ln1273_199"   --->   Operation 1824 'sub' 'r_V_433' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_433, i32 5, i32 11"   --->   Operation 1825 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i7 %mult_V_520"   --->   Operation 1826 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (1.33ns)   --->   "%r_V_434 = sub i11 %r_V_428, i11 %sext_ln70_117"   --->   Operation 1827 'sub' 'r_V_434' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%mult_V_521 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_434, i32 5, i32 10"   --->   Operation 1828 'partselect' 'mult_V_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%a_V_185 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_274"   --->   Operation 1829 'load' 'a_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln70_118 = sext i8 %a_V_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1830 'sext' 'sext_ln70_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln70_119 = sext i8 %a_V_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1831 'sext' 'sext_ln70_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln70_120 = sext i8 %a_V_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1832 'sext' 'sext_ln70_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln70_121 = sext i8 %a_V_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1833 'sext' 'sext_ln70_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_185, i3 0"   --->   Operation 1834 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i11 %shl_ln1273_137"   --->   Operation 1835 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (1.33ns)   --->   "%r_V_442 = sub i12 0, i12 %sext_ln1273_202"   --->   Operation 1836 'sub' 'r_V_442' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (1.35ns)   --->   "%r_V_436 = sub i12 %r_V_442, i12 %sext_ln70_120"   --->   Operation 1837 'sub' 'r_V_436' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%mult_V_522 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_436, i32 5, i32 11"   --->   Operation 1838 'partselect' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i7 %mult_V_522"   --->   Operation 1839 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_185, i2 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i10 %shl_ln1273_138"   --->   Operation 1841 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (1.31ns)   --->   "%r_V_437 = sub i11 %sext_ln70_121, i11 %sext_ln1273_203"   --->   Operation 1842 'sub' 'r_V_437' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_437, i32 5, i32 10"   --->   Operation 1843 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i10 %shl_ln1273_138"   --->   Operation 1844 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (1.31ns)   --->   "%r_V_445 = sub i11 0, i11 %sext_ln1273_203"   --->   Operation 1845 'sub' 'r_V_445' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (1.33ns)   --->   "%r_V_438 = sub i11 %r_V_445, i11 %sext_ln70_121"   --->   Operation 1846 'sub' 'r_V_438' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%mult_V_524 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_438, i32 5, i32 10"   --->   Operation 1847 'partselect' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_185, i4 0"   --->   Operation 1848 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i12 %shl_ln1273_139"   --->   Operation 1849 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (1.35ns)   --->   "%r_V_439 = sub i13 %sext_ln1273_205, i13 %sext_ln1273_204"   --->   Operation 1850 'sub' 'r_V_439' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_439, i32 5, i32 12"   --->   Operation 1851 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_185, i1 0"   --->   Operation 1852 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i9 %shl_ln1273_140"   --->   Operation 1853 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (1.30ns)   --->   "%r_V_440 = sub i10 0, i10 %sext_ln1273_206"   --->   Operation 1854 'sub' 'r_V_440' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_526 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_440, i32 5, i32 9"   --->   Operation 1855 'partselect' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln17_449 = sext i5 %mult_V_526" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1856 'sext' 'sext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%mult_V_527 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_185, i32 5, i32 7"   --->   Operation 1857 'partselect' 'mult_V_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln17_450 = sext i3 %mult_V_527" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1858 'sext' 'sext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%mult_V_528 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_185, i32 4, i32 7"   --->   Operation 1859 'partselect' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln17_451 = sext i4 %mult_V_528" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1860 'sext' 'sext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (1.28ns)   --->   "%r_V_441 = sub i9 0, i9 %sext_ln70_119"   --->   Operation 1861 'sub' 'r_V_441' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%mult_V_529 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_441, i32 5, i32 8"   --->   Operation 1862 'partselect' 'mult_V_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln17_452 = sext i4 %mult_V_529" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1863 'sext' 'sext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%mult_V_530 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_442, i32 5, i32 11"   --->   Operation 1864 'partselect' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i7 %mult_V_530"   --->   Operation 1865 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_365 = sub i13 0, i13 %sext_ln1273_205"   --->   Operation 1866 'sub' 'sub_ln1273_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1867 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_443 = sub i13 %sub_ln1273_365, i13 %sext_ln70_118"   --->   Operation 1867 'sub' 'r_V_443' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_531 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_443, i32 5, i32 12"   --->   Operation 1868 'partselect' 'mult_V_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%mult_V_532 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_185, i32 3, i32 7"   --->   Operation 1869 'partselect' 'mult_V_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln17_453 = sext i5 %mult_V_532" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1870 'sext' 'sext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (2.44ns)   --->   "%r_V_444 = mul i13 %sext_ln70_118, i13 13"   --->   Operation 1871 'mul' 'r_V_444' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%mult_V_533 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_444, i32 5, i32 12"   --->   Operation 1872 'partselect' 'mult_V_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_445, i32 5, i32 10"   --->   Operation 1873 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln17_454 = sext i6 %mult_V_534" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1874 'sext' 'sext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%a_V_186 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_275"   --->   Operation 1875 'load' 'a_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln70_122 = sext i8 %a_V_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1876 'sext' 'sext_ln70_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln70_123 = sext i8 %a_V_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1877 'sext' 'sext_ln70_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln70_124 = sext i8 %a_V_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1878 'sext' 'sext_ln70_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_186, i2 0"   --->   Operation 1879 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i10 %shl_ln1273_141"   --->   Operation 1880 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (1.31ns)   --->   "%r_V_447 = sub i11 0, i11 %sext_ln1273_207"   --->   Operation 1881 'sub' 'r_V_447' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_447, i32 5, i32 10"   --->   Operation 1882 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_186, i32 5, i32 7"   --->   Operation 1883 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln17_456 = sext i3 %mult_V_536" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1884 'sext' 'sext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%mult_V_537 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_186, i32 3, i32 7"   --->   Operation 1885 'partselect' 'mult_V_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln17_457 = sext i5 %mult_V_537" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1886 'sext' 'sext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_186, i3 0"   --->   Operation 1887 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i11 %shl_ln1273_142"   --->   Operation 1888 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (1.33ns)   --->   "%sub_ln1273_368 = sub i12 0, i12 %sext_ln1273_208"   --->   Operation 1889 'sub' 'sub_ln1273_368' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_186, i1 0"   --->   Operation 1890 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i9 %shl_ln1273_143"   --->   Operation 1891 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i9 %shl_ln1273_143"   --->   Operation 1892 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (1.35ns)   --->   "%r_V_448 = sub i12 %sub_ln1273_368, i12 %sext_ln1273_210"   --->   Operation 1893 'sub' 'r_V_448' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_448, i32 5, i32 11"   --->   Operation 1894 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln818_105 = sext i7 %mult_V_538"   --->   Operation 1895 'sext' 'sext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (1.28ns)   --->   "%r_V_449 = sub i9 0, i9 %sext_ln70_123"   --->   Operation 1896 'sub' 'r_V_449' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_449, i32 5, i32 8"   --->   Operation 1897 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln17_458 = sext i4 %mult_V_539" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1898 'sext' 'sext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_540 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_186, i32 4, i32 7"   --->   Operation 1899 'partselect' 'mult_V_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln17_459 = sext i4 %mult_V_540" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1900 'sext' 'sext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (1.31ns)   --->   "%r_V_450 = sub i11 %sext_ln1273_207, i11 %sext_ln70_124"   --->   Operation 1901 'sub' 'r_V_450' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_450, i32 5, i32 10"   --->   Operation 1902 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln17_460 = sext i6 %mult_V_541" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1903 'sext' 'sext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (1.31ns)   --->   "%r_V_451 = sub i11 %sext_ln70_124, i11 %sext_ln1273_207"   --->   Operation 1904 'sub' 'r_V_451' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%mult_V_542 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_451, i32 5, i32 10"   --->   Operation 1905 'partselect' 'mult_V_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (1.33ns)   --->   "%r_V_452 = sub i11 %r_V_447, i11 %sext_ln70_124"   --->   Operation 1906 'sub' 'r_V_452' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_543 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_452, i32 5, i32 10"   --->   Operation 1907 'partselect' 'mult_V_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln17_462 = sext i6 %mult_V_543" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1908 'sext' 'sext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (1.30ns)   --->   "%r_V_453 = sub i10 0, i10 %sext_ln1273_209"   --->   Operation 1909 'sub' 'r_V_453' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_453, i32 5, i32 9"   --->   Operation 1910 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln17_463 = sext i5 %mult_V_544" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1911 'sext' 'sext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (1.35ns)   --->   "%r_V_454 = sub i12 %sub_ln1273_368, i12 %sext_ln70_122"   --->   Operation 1912 'sub' 'r_V_454' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_454, i32 5, i32 11"   --->   Operation 1913 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln818_106 = sext i7 %mult_V_545"   --->   Operation 1914 'sext' 'sext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%a_V_187 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_276"   --->   Operation 1915 'load' 'a_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln70_125 = sext i8 %a_V_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1916 'sext' 'sext_ln70_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln70_126 = sext i8 %a_V_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1917 'sext' 'sext_ln70_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%mult_V_546 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_187, i32 3, i32 7"   --->   Operation 1918 'partselect' 'mult_V_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln17_464 = sext i5 %mult_V_546" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1919 'sext' 'sext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_187, i2 0"   --->   Operation 1920 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i10 %shl_ln1273_144"   --->   Operation 1921 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.31ns)   --->   "%r_V_456 = sub i11 0, i11 %sext_ln1273_211"   --->   Operation 1922 'sub' 'r_V_456' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_547 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_456, i32 5, i32 10"   --->   Operation 1923 'partselect' 'mult_V_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (1.28ns)   --->   "%r_V_457 = sub i9 0, i9 %sext_ln70_126"   --->   Operation 1924 'sub' 'r_V_457' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%mult_V_548 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_457, i32 5, i32 8"   --->   Operation 1925 'partselect' 'mult_V_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln17_466 = sext i4 %mult_V_548" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1926 'sext' 'sext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (1.31ns)   --->   "%r_V_458 = sub i11 %sext_ln1273_211, i11 %sext_ln70_125"   --->   Operation 1927 'sub' 'r_V_458' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%mult_V_549 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_458, i32 5, i32 10"   --->   Operation 1928 'partselect' 'mult_V_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln17_467 = sext i6 %mult_V_549" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1929 'sext' 'sext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (1.31ns)   --->   "%r_V_459 = sub i11 %sext_ln70_125, i11 %sext_ln1273_211"   --->   Operation 1930 'sub' 'r_V_459' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_459, i32 5, i32 10"   --->   Operation 1931 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_551 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_187, i32 5, i32 7"   --->   Operation 1932 'partselect' 'mult_V_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln17_469 = sext i3 %mult_V_551" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1933 'sext' 'sext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%mult_V_552 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_187, i32 4, i32 7"   --->   Operation 1934 'partselect' 'mult_V_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln17_470 = sext i4 %mult_V_552" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1935 'sext' 'sext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_187, i3 0"   --->   Operation 1936 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i11 %shl_ln1273_145"   --->   Operation 1937 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_187, i1 0"   --->   Operation 1938 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i9 %shl_ln1273_146"   --->   Operation 1939 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i9 %shl_ln1273_146"   --->   Operation 1940 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (1.33ns)   --->   "%r_V_460 = sub i12 %sext_ln1273_214, i12 %sext_ln1273_212"   --->   Operation 1941 'sub' 'r_V_460' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%mult_V_553 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_460, i32 5, i32 11"   --->   Operation 1942 'partselect' 'mult_V_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln818_107 = sext i7 %mult_V_553"   --->   Operation 1943 'sext' 'sext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (1.30ns)   --->   "%r_V_461 = sub i10 0, i10 %sext_ln1273_213"   --->   Operation 1944 'sub' 'r_V_461' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%mult_V_554 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_461, i32 5, i32 9"   --->   Operation 1945 'partselect' 'mult_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln17_471 = sext i5 %mult_V_554" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1946 'sext' 'sext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%a_V_188 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_277"   --->   Operation 1947 'load' 'a_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln70_127 = sext i8 %a_V_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1948 'sext' 'sext_ln70_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln70_128 = sext i8 %a_V_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1949 'sext' 'sext_ln70_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_188, i2 0"   --->   Operation 1950 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i10 %shl_ln1273_147"   --->   Operation 1951 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (1.31ns)   --->   "%r_V_463 = sub i11 %sext_ln70_128, i11 %sext_ln1273_215"   --->   Operation 1952 'sub' 'r_V_463' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%mult_V_555 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_463, i32 5, i32 10"   --->   Operation 1953 'partselect' 'mult_V_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_556 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_188, i32 5, i32 7"   --->   Operation 1954 'partselect' 'mult_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln17_473 = sext i3 %mult_V_556" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1955 'sext' 'sext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (1.31ns)   --->   "%r_V_464 = sub i11 %sext_ln1273_215, i11 %sext_ln70_128"   --->   Operation 1956 'sub' 'r_V_464' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%mult_V_557 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_464, i32 5, i32 10"   --->   Operation 1957 'partselect' 'mult_V_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (1.28ns)   --->   "%r_V_465 = sub i9 0, i9 %sext_ln70_127"   --->   Operation 1958 'sub' 'r_V_465' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_558 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_465, i32 5, i32 8"   --->   Operation 1959 'partselect' 'mult_V_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln17_475 = sext i4 %mult_V_558" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1960 'sext' 'sext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%mult_V_559 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_188, i32 3, i32 7"   --->   Operation 1961 'partselect' 'mult_V_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln17_476 = sext i5 %mult_V_559" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1962 'sext' 'sext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (1.31ns)   --->   "%r_V_466 = sub i11 0, i11 %sext_ln1273_215"   --->   Operation 1963 'sub' 'r_V_466' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%mult_V_560 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_466, i32 5, i32 10"   --->   Operation 1964 'partselect' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (1.31ns)   --->   "%r_V_467 = add i11 %sext_ln1273_215, i11 %sext_ln70_128"   --->   Operation 1965 'add' 'r_V_467' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%mult_V_561 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_467, i32 5, i32 10"   --->   Operation 1966 'partselect' 'mult_V_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_188, i1 0"   --->   Operation 1967 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i9 %shl_ln1273_148"   --->   Operation 1968 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (1.30ns)   --->   "%r_V_468 = sub i10 0, i10 %sext_ln1273_216"   --->   Operation 1969 'sub' 'r_V_468' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_468, i32 5, i32 9"   --->   Operation 1970 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln17_479 = sext i5 %mult_V_562" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1971 'sext' 'sext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%a_V_189 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_278"   --->   Operation 1972 'load' 'a_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln70_129 = sext i8 %a_V_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1973 'sext' 'sext_ln70_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln70_130 = sext i8 %a_V_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1974 'sext' 'sext_ln70_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln70_131 = sext i8 %a_V_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1975 'sext' 'sext_ln70_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln70_132 = sext i8 %a_V_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1976 'sext' 'sext_ln70_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_189, i2 0"   --->   Operation 1977 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i10 %shl_ln1273_149"   --->   Operation 1978 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (1.31ns)   --->   "%r_V_470 = sub i11 0, i11 %sext_ln1273_217"   --->   Operation 1979 'sub' 'r_V_470' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_470, i32 5, i32 10"   --->   Operation 1980 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln17_480 = sext i6 %mult_V_563" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1981 'sext' 'sext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%mult_V_564 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_189, i32 5, i32 7"   --->   Operation 1982 'partselect' 'mult_V_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln17_481 = sext i3 %mult_V_564" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1983 'sext' 'sext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_189, i3 0"   --->   Operation 1984 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i11 %shl_ln1273_150"   --->   Operation 1985 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (1.33ns)   --->   "%r_V_471 = sub i12 %sext_ln70_131, i12 %sext_ln1273_218"   --->   Operation 1986 'sub' 'r_V_471' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%mult_V_565 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_471, i32 5, i32 11"   --->   Operation 1987 'partselect' 'mult_V_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln818_108 = sext i7 %mult_V_565"   --->   Operation 1988 'sext' 'sext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (1.31ns)   --->   "%r_V_472 = sub i11 %sext_ln1273_217, i11 %sext_ln70_132"   --->   Operation 1989 'sub' 'r_V_472' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_566 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_472, i32 5, i32 10"   --->   Operation 1990 'partselect' 'mult_V_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_189, i1 0"   --->   Operation 1991 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i9 %shl_ln1273_151"   --->   Operation 1992 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i9 %shl_ln1273_151"   --->   Operation 1993 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (1.30ns)   --->   "%r_V_473 = sub i10 0, i10 %sext_ln1273_220"   --->   Operation 1994 'sub' 'r_V_473' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_567 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_473, i32 5, i32 9"   --->   Operation 1995 'partselect' 'mult_V_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln17_483 = sext i5 %mult_V_567" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1996 'sext' 'sext_ln17_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_568 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_189, i32 3, i32 7"   --->   Operation 1997 'partselect' 'mult_V_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln17_484 = sext i5 %mult_V_568" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1998 'sext' 'sext_ln17_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (1.28ns)   --->   "%r_V_474 = sub i9 0, i9 %sext_ln70_130"   --->   Operation 1999 'sub' 'r_V_474' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_569 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_474, i32 5, i32 8"   --->   Operation 2000 'partselect' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln17_485 = sext i4 %mult_V_569" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2001 'sext' 'sext_ln17_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (1.33ns)   --->   "%r_V_475 = sub i11 %r_V_470, i11 %sext_ln70_132"   --->   Operation 2002 'sub' 'r_V_475' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%mult_V_570 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_475, i32 5, i32 10"   --->   Operation 2003 'partselect' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln17_486 = sext i6 %mult_V_570" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2004 'sext' 'sext_ln17_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_189, i4 0"   --->   Operation 2005 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i12 %shl_ln1273_152"   --->   Operation 2006 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (1.35ns)   --->   "%r_V_476 = sub i13 %sext_ln1273_221, i13 %sext_ln1273_219"   --->   Operation 2007 'sub' 'r_V_476' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%mult_V_571 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_476, i32 5, i32 12"   --->   Operation 2008 'partselect' 'mult_V_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (1.35ns)   --->   "%r_V_477 = sub i13 %sext_ln1273_221, i13 %sext_ln70_129"   --->   Operation 2009 'sub' 'r_V_477' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_572 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_477, i32 5, i32 12"   --->   Operation 2010 'partselect' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (1.31ns)   --->   "%r_V_478 = sub i11 %sext_ln70_132, i11 %sext_ln1273_217"   --->   Operation 2011 'sub' 'r_V_478' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%mult_V_573 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_478, i32 5, i32 10"   --->   Operation 2012 'partselect' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_574 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_189, i32 4, i32 7"   --->   Operation 2013 'partselect' 'mult_V_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln17_488 = sext i4 %mult_V_574" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2014 'sext' 'sext_ln17_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%a_V_190 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_279"   --->   Operation 2015 'load' 'a_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln70_133 = sext i8 %a_V_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2016 'sext' 'sext_ln70_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln70_134 = sext i8 %a_V_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2017 'sext' 'sext_ln70_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln70_135 = sext i8 %a_V_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2018 'sext' 'sext_ln70_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_V_575 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_190, i32 5, i32 7"   --->   Operation 2019 'partselect' 'mult_V_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln17_489 = sext i3 %mult_V_575" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2020 'sext' 'sext_ln17_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_190, i2 0"   --->   Operation 2021 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i10 %shl_ln1273_153"   --->   Operation 2022 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (1.31ns)   --->   "%r_V_480 = sub i11 %sext_ln70_135, i11 %sext_ln1273_222"   --->   Operation 2023 'sub' 'r_V_480' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_480, i32 5, i32 10"   --->   Operation 2024 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln17_490 = sext i6 %mult_V_576" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2025 'sext' 'sext_ln17_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i10 %shl_ln1273_153"   --->   Operation 2026 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (1.31ns)   --->   "%r_V_481 = sub i11 %sext_ln1273_222, i11 %sext_ln70_135"   --->   Operation 2027 'sub' 'r_V_481' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_577 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_481, i32 5, i32 10"   --->   Operation 2028 'partselect' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_578 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_190, i32 4, i32 7"   --->   Operation 2029 'partselect' 'mult_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln17_492 = sext i4 %mult_V_578" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2030 'sext' 'sext_ln17_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (1.28ns)   --->   "%r_V_482 = sub i9 0, i9 %sext_ln70_134"   --->   Operation 2031 'sub' 'r_V_482' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%mult_V_579 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_482, i32 5, i32 8"   --->   Operation 2032 'partselect' 'mult_V_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln17_493 = sext i4 %mult_V_579" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2033 'sext' 'sext_ln17_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_190, i3 0"   --->   Operation 2034 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i11 %shl_ln1273_154"   --->   Operation 2035 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_190, i1 0"   --->   Operation 2036 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i9 %shl_ln1273_155"   --->   Operation 2037 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i9 %shl_ln1273_155"   --->   Operation 2038 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (1.33ns)   --->   "%r_V_483 = sub i12 %sext_ln1273_226, i12 %sext_ln1273_224"   --->   Operation 2039 'sub' 'r_V_483' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%mult_V_580 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_483, i32 5, i32 11"   --->   Operation 2040 'partselect' 'mult_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln818_109 = sext i7 %mult_V_580"   --->   Operation 2041 'sext' 'sext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (1.31ns)   --->   "%r_V_487 = sub i11 0, i11 %sext_ln1273_222"   --->   Operation 2042 'sub' 'r_V_487' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (1.33ns)   --->   "%r_V_484 = sub i11 %r_V_487, i11 %sext_ln70_135"   --->   Operation 2043 'sub' 'r_V_484' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_581 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_484, i32 5, i32 10"   --->   Operation 2044 'partselect' 'mult_V_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_190, i4 0"   --->   Operation 2045 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i12 %shl_ln1273_156"   --->   Operation 2046 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_402 = sub i13 0, i13 %sext_ln1273_227"   --->   Operation 2047 'sub' 'sub_ln1273_402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2048 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_485 = sub i13 %sub_ln1273_402, i13 %sext_ln1273_223"   --->   Operation 2048 'sub' 'r_V_485' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%mult_V_582 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_485, i32 5, i32 12"   --->   Operation 2049 'partselect' 'mult_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (2.44ns)   --->   "%r_V_486 = mul i13 %sext_ln70_133, i13 8181"   --->   Operation 2050 'mul' 'r_V_486' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_583 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_486, i32 5, i32 12"   --->   Operation 2051 'partselect' 'mult_V_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%mult_V_584 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_190, i32 3, i32 7"   --->   Operation 2052 'partselect' 'mult_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln17_495 = sext i5 %mult_V_584" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2053 'sext' 'sext_ln17_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%mult_V_585 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_487, i32 5, i32 10"   --->   Operation 2054 'partselect' 'mult_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (1.30ns)   --->   "%r_V_488 = sub i10 0, i10 %sext_ln1273_225"   --->   Operation 2055 'sub' 'r_V_488' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%mult_V_586 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_488, i32 5, i32 9"   --->   Operation 2056 'partselect' 'mult_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln17_497 = sext i5 %mult_V_586" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2057 'sext' 'sext_ln17_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%a_V_191 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_280"   --->   Operation 2058 'load' 'a_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln70_136 = sext i8 %a_V_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2059 'sext' 'sext_ln70_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln70_137 = sext i8 %a_V_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2060 'sext' 'sext_ln70_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln70_138 = sext i8 %a_V_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2061 'sext' 'sext_ln70_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (1.28ns)   --->   "%r_V_490 = sub i9 0, i9 %sext_ln70_138"   --->   Operation 2062 'sub' 'r_V_490' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_587 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_490, i32 5, i32 8"   --->   Operation 2063 'partselect' 'mult_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln17_498 = sext i4 %mult_V_587" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2064 'sext' 'sext_ln17_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%mult_V_588 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_191, i32 5, i32 7"   --->   Operation 2065 'partselect' 'mult_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln17_499 = sext i3 %mult_V_588" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2066 'sext' 'sext_ln17_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_589 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_191, i32 4, i32 7"   --->   Operation 2067 'partselect' 'mult_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln17_500 = sext i4 %mult_V_589" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2068 'sext' 'sext_ln17_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_191, i1 0"   --->   Operation 2069 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i9 %shl_ln1273_157"   --->   Operation 2070 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i9 %shl_ln1273_157"   --->   Operation 2071 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.30ns)   --->   "%r_V_491 = sub i10 0, i10 %sext_ln1273_229"   --->   Operation 2072 'sub' 'r_V_491' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%mult_V_590 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_491, i32 5, i32 9"   --->   Operation 2073 'partselect' 'mult_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln17_501 = sext i5 %mult_V_590" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2074 'sext' 'sext_ln17_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln17_502 = sext i5 %mult_V_590" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2075 'sext' 'sext_ln17_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_191, i2 0"   --->   Operation 2076 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i10 %shl_ln1273_158"   --->   Operation 2077 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (1.31ns)   --->   "%r_V_492 = sub i11 %sext_ln1273_230, i11 %sext_ln70_137"   --->   Operation 2078 'sub' 'r_V_492' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_591 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_492, i32 5, i32 10"   --->   Operation 2079 'partselect' 'mult_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (1.31ns)   --->   "%r_V_493 = sub i11 %sext_ln70_137, i11 %sext_ln1273_230"   --->   Operation 2080 'sub' 'r_V_493' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%mult_V_592 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_493, i32 5, i32 10"   --->   Operation 2081 'partselect' 'mult_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_191, i3 0"   --->   Operation 2082 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i11 %shl_ln1273_159"   --->   Operation 2083 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (1.33ns)   --->   "%r_V_494 = sub i12 %sext_ln1273_231, i12 %sext_ln1273_228"   --->   Operation 2084 'sub' 'r_V_494' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%mult_V_593 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_494, i32 5, i32 11"   --->   Operation 2085 'partselect' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln818_110 = sext i7 %mult_V_593"   --->   Operation 2086 'sext' 'sext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_594 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_191, i32 3, i32 7"   --->   Operation 2087 'partselect' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_505 = sext i5 %mult_V_594" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2088 'sext' 'sext_ln17_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (1.31ns)   --->   "%r_V_495 = sub i11 0, i11 %sext_ln1273_230"   --->   Operation 2089 'sub' 'r_V_495' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%mult_V_595 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_495, i32 5, i32 10"   --->   Operation 2090 'partselect' 'mult_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln17_506 = sext i6 %mult_V_595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2091 'sext' 'sext_ln17_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (1.33ns)   --->   "%r_V_496 = sub i12 %sext_ln70_136, i12 %sext_ln1273_231"   --->   Operation 2092 'sub' 'r_V_496' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%mult_V_596 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_496, i32 5, i32 11"   --->   Operation 2093 'partselect' 'mult_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln818_111 = sext i7 %mult_V_596"   --->   Operation 2094 'sext' 'sext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (1.33ns)   --->   "%r_V_497 = sub i11 %r_V_495, i11 %sext_ln70_137"   --->   Operation 2095 'sub' 'r_V_497' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%mult_V_597 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_497, i32 5, i32 10"   --->   Operation 2096 'partselect' 'mult_V_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln17_507 = sext i6 %mult_V_597" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2097 'sext' 'sext_ln17_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%a_V_192 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_281"   --->   Operation 2098 'load' 'a_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln70_139 = sext i8 %a_V_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2099 'sext' 'sext_ln70_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln70_140 = sext i8 %a_V_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2100 'sext' 'sext_ln70_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln70_141 = sext i8 %a_V_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2101 'sext' 'sext_ln70_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln70_142 = sext i8 %a_V_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2102 'sext' 'sext_ln70_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_192, i3 0"   --->   Operation 2103 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i11 %shl_ln1273_160"   --->   Operation 2104 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_413 = sub i12 0, i12 %sext_ln1273_232"   --->   Operation 2105 'sub' 'sub_ln1273_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2106 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_499 = sub i12 %sub_ln1273_413, i12 %sext_ln70_141"   --->   Operation 2106 'sub' 'r_V_499' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%mult_V_598 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_499, i32 5, i32 11"   --->   Operation 2107 'partselect' 'mult_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln818_112 = sext i7 %mult_V_598"   --->   Operation 2108 'sext' 'sext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_599 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_192, i32 4, i32 7"   --->   Operation 2109 'partselect' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln17_508 = sext i4 %mult_V_599" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2110 'sext' 'sext_ln17_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_192, i1 0"   --->   Operation 2111 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i9 %shl_ln1273_161"   --->   Operation 2112 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i9 %shl_ln1273_161"   --->   Operation 2113 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i9 %shl_ln1273_161"   --->   Operation 2114 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (1.30ns)   --->   "%r_V_500 = sub i10 0, i10 %sext_ln1273_235"   --->   Operation 2115 'sub' 'r_V_500' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_600 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_500, i32 5, i32 9"   --->   Operation 2116 'partselect' 'mult_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_509 = sext i5 %mult_V_600" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (2.44ns)   --->   "%r_V_501 = mul i13 %sext_ln70_139, i13 8179"   --->   Operation 2118 'mul' 'r_V_501' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%mult_V_601 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_501, i32 5, i32 12"   --->   Operation 2119 'partselect' 'mult_V_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_192, i2 0"   --->   Operation 2120 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i10 %shl_ln1273_162"   --->   Operation 2121 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i10 %shl_ln1273_162"   --->   Operation 2122 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (1.31ns)   --->   "%r_V_502 = sub i11 %sext_ln1273_237, i11 %sext_ln70_142"   --->   Operation 2123 'sub' 'r_V_502' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_602 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_502, i32 5, i32 10"   --->   Operation 2124 'partselect' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln17_510 = sext i6 %mult_V_602" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2125 'sext' 'sext_ln17_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_192, i4 0"   --->   Operation 2126 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i12 %shl_ln1273_163"   --->   Operation 2127 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (1.35ns)   --->   "%r_V_503 = sub i13 %sext_ln1273_234, i13 %sext_ln1273_238"   --->   Operation 2128 'sub' 'r_V_503' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%mult_V_603 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_503, i32 5, i32 12"   --->   Operation 2129 'partselect' 'mult_V_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (1.31ns)   --->   "%r_V_504 = sub i11 0, i11 %sext_ln1273_237"   --->   Operation 2130 'sub' 'r_V_504' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%mult_V_604 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_504, i32 5, i32 10"   --->   Operation 2131 'partselect' 'mult_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.33ns)   --->   "%r_V_505 = sub i12 %sext_ln1273_232, i12 %sext_ln1273_233"   --->   Operation 2132 'sub' 'r_V_505' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_605 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_505, i32 5, i32 11"   --->   Operation 2133 'partselect' 'mult_V_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln818_113 = sext i7 %mult_V_605"   --->   Operation 2134 'sext' 'sext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (1.31ns)   --->   "%r_V_506 = sub i11 %sext_ln70_142, i11 %sext_ln1273_237"   --->   Operation 2135 'sub' 'r_V_506' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_506, i32 5, i32 10"   --->   Operation 2136 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (1.35ns)   --->   "%r_V_507 = sub i13 %sext_ln1273_236, i13 %sext_ln1273_238"   --->   Operation 2137 'sub' 'r_V_507' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%mult_V_607 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_507, i32 5, i32 12"   --->   Operation 2138 'partselect' 'mult_V_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%mult_V_608 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_192, i32 3, i32 7"   --->   Operation 2139 'partselect' 'mult_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln17_513 = sext i5 %mult_V_608" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2140 'sext' 'sext_ln17_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (1.33ns)   --->   "%r_V_508 = sub i11 %r_V_504, i11 %sext_ln70_142"   --->   Operation 2141 'sub' 'r_V_508' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%mult_V_609 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_508, i32 5, i32 10"   --->   Operation 2142 'partselect' 'mult_V_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (2.44ns)   --->   "%r_V_509 = mul i13 %sext_ln70_139, i13 8181"   --->   Operation 2143 'mul' 'r_V_509' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_610 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_509, i32 5, i32 12"   --->   Operation 2144 'partselect' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_192, i5 0"   --->   Operation 2145 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (1.36ns)   --->   "%r_V_510 = sub i13 %sext_ln70_139, i13 %p_shl1"   --->   Operation 2146 'sub' 'r_V_510' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_510, i32 5, i32 12"   --->   Operation 2147 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%mult_V_612 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_192, i32 5, i32 7"   --->   Operation 2148 'partselect' 'mult_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln17_515 = sext i3 %mult_V_612" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2149 'sext' 'sext_ln17_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (1.28ns)   --->   "%r_V_511 = sub i9 0, i9 %sext_ln70_140"   --->   Operation 2150 'sub' 'r_V_511' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_511, i32 5, i32 8"   --->   Operation 2151 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln17_516 = sext i4 %mult_V_613" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2152 'sext' 'sext_ln17_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%a_V_193 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_282"   --->   Operation 2153 'load' 'a_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln70_143 = sext i8 %a_V_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2154 'sext' 'sext_ln70_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln70_144 = sext i8 %a_V_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2155 'sext' 'sext_ln70_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (1.28ns)   --->   "%r_V_513 = sub i9 0, i9 %sext_ln70_144"   --->   Operation 2156 'sub' 'r_V_513' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%mult_V_614 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_513, i32 5, i32 8"   --->   Operation 2157 'partselect' 'mult_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln17_517 = sext i4 %mult_V_614" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2158 'sext' 'sext_ln17_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_193, i2 0"   --->   Operation 2159 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i10 %shl_ln1273_164"   --->   Operation 2160 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (1.31ns)   --->   "%r_V_514 = sub i11 0, i11 %sext_ln1273_239"   --->   Operation 2161 'sub' 'r_V_514' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%mult_V_615 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_514, i32 5, i32 10"   --->   Operation 2162 'partselect' 'mult_V_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln17_518 = sext i6 %mult_V_615" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2163 'sext' 'sext_ln17_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_616 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_193, i32 5, i32 7"   --->   Operation 2164 'partselect' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln17_519 = sext i3 %mult_V_616" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2165 'sext' 'sext_ln17_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (1.33ns)   --->   "%r_V_515 = sub i11 %r_V_514, i11 %sext_ln70_143"   --->   Operation 2166 'sub' 'r_V_515' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_617 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_515, i32 5, i32 10"   --->   Operation 2167 'partselect' 'mult_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln17_520 = sext i6 %mult_V_617" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2168 'sext' 'sext_ln17_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (1.31ns)   --->   "%r_V_516 = sub i11 %sext_ln70_143, i11 %sext_ln1273_239"   --->   Operation 2169 'sub' 'r_V_516' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%mult_V_618 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_516, i32 5, i32 10"   --->   Operation 2170 'partselect' 'mult_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln17_521 = sext i6 %mult_V_618" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2171 'sext' 'sext_ln17_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%mult_V_619 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_193, i32 4, i32 7"   --->   Operation 2172 'partselect' 'mult_V_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln17_522 = sext i4 %mult_V_619" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2173 'sext' 'sext_ln17_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln17_523 = sext i4 %mult_V_619" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2174 'sext' 'sext_ln17_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_193, i5 0"   --->   Operation 2175 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_193, i1 0"   --->   Operation 2176 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i9 %shl_ln1273_166"   --->   Operation 2177 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i9 %shl_ln1273_166"   --->   Operation 2178 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i9 %shl_ln1273_166"   --->   Operation 2179 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (1.36ns)   --->   "%r_V_517 = sub i13 %sext_ln1273_242, i13 %shl_ln1273_165"   --->   Operation 2180 'sub' 'r_V_517' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%mult_V_620 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_517, i32 5, i32 12"   --->   Operation 2181 'partselect' 'mult_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_621 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_193, i32 3, i32 7"   --->   Operation 2182 'partselect' 'mult_V_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln17_524 = sext i5 %mult_V_621" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2183 'sext' 'sext_ln17_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (1.31ns)   --->   "%r_V_518 = sub i11 %sext_ln1273_239, i11 %sext_ln70_143"   --->   Operation 2184 'sub' 'r_V_518' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%mult_V_622 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_518, i32 5, i32 10"   --->   Operation 2185 'partselect' 'mult_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (1.30ns)   --->   "%r_V_519 = sub i10 0, i10 %sext_ln1273_241"   --->   Operation 2186 'sub' 'r_V_519' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_519, i32 5, i32 9"   --->   Operation 2187 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln17_526 = sext i5 %mult_V_623" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2188 'sext' 'sext_ln17_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln17_527 = sext i5 %mult_V_623" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2189 'sext' 'sext_ln17_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_193, i3 0"   --->   Operation 2190 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i11 %shl_ln1273_167"   --->   Operation 2191 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (1.33ns)   --->   "%r_V_520 = sub i12 %sext_ln1273_240, i12 %sext_ln1273_243"   --->   Operation 2192 'sub' 'r_V_520' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%mult_V_624 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_520, i32 5, i32 11"   --->   Operation 2193 'partselect' 'mult_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln818_114 = sext i7 %mult_V_624"   --->   Operation 2194 'sext' 'sext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (1.33ns)   --->   "%r_V_521 = sub i12 0, i12 %sext_ln1273_243"   --->   Operation 2195 'sub' 'r_V_521' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_625 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_521, i32 5, i32 11"   --->   Operation 2196 'partselect' 'mult_V_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln818_115 = sext i7 %mult_V_625"   --->   Operation 2197 'sext' 'sext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%a_V_194 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_283"   --->   Operation 2198 'load' 'a_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln70_145 = sext i8 %a_V_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2199 'sext' 'sext_ln70_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln70_146 = sext i8 %a_V_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2200 'sext' 'sext_ln70_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln70_147 = sext i8 %a_V_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2201 'sext' 'sext_ln70_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_194, i2 0"   --->   Operation 2202 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i10 %shl_ln1273_168"   --->   Operation 2203 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (1.31ns)   --->   "%r_V_523 = sub i11 %sext_ln70_147, i11 %sext_ln1273_244"   --->   Operation 2204 'sub' 'r_V_523' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_523, i32 5, i32 10"   --->   Operation 2205 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_627 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_194, i32 5, i32 7"   --->   Operation 2206 'partselect' 'mult_V_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln17_529 = sext i3 %mult_V_627" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2207 'sext' 'sext_ln17_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%mult_V_628 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_194, i32 4, i32 7"   --->   Operation 2208 'partselect' 'mult_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln17_530 = sext i4 %mult_V_628" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2209 'sext' 'sext_ln17_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (1.31ns)   --->   "%r_V_524 = sub i11 %sext_ln1273_244, i11 %sext_ln70_147"   --->   Operation 2210 'sub' 'r_V_524' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%mult_V_629 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_524, i32 5, i32 10"   --->   Operation 2211 'partselect' 'mult_V_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln17_531 = sext i6 %mult_V_629" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2212 'sext' 'sext_ln17_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_194, i1 0"   --->   Operation 2213 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i9 %shl_ln1273_169"   --->   Operation 2214 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i9 %shl_ln1273_169"   --->   Operation 2215 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (1.30ns)   --->   "%r_V_525 = sub i10 0, i10 %sext_ln1273_246"   --->   Operation 2216 'sub' 'r_V_525' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%mult_V_630 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_525, i32 5, i32 9"   --->   Operation 2217 'partselect' 'mult_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln17_532 = sext i5 %mult_V_630" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2218 'sext' 'sext_ln17_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_194, i3 0"   --->   Operation 2219 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i11 %shl_ln1273_170"   --->   Operation 2220 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (1.33ns)   --->   "%r_V_526 = sub i12 %sext_ln1273_247, i12 %sext_ln1273_245"   --->   Operation 2221 'sub' 'r_V_526' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%mult_V_631 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_526, i32 5, i32 11"   --->   Operation 2222 'partselect' 'mult_V_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln818_116 = sext i7 %mult_V_631"   --->   Operation 2223 'sext' 'sext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (1.28ns)   --->   "%r_V_527 = sub i9 0, i9 %sext_ln70_146"   --->   Operation 2224 'sub' 'r_V_527' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_632 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_527, i32 5, i32 8"   --->   Operation 2225 'partselect' 'mult_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln17_533 = sext i4 %mult_V_632" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2226 'sext' 'sext_ln17_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (1.33ns)   --->   "%r_V_528 = sub i12 %sext_ln70_145, i12 %sext_ln1273_247"   --->   Operation 2227 'sub' 'r_V_528' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%mult_V_633 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_528, i32 5, i32 11"   --->   Operation 2228 'partselect' 'mult_V_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln818_117 = sext i7 %mult_V_633"   --->   Operation 2229 'sext' 'sext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (1.31ns)   --->   "%r_V_529 = sub i11 0, i11 %sext_ln1273_244"   --->   Operation 2230 'sub' 'r_V_529' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_634 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_529, i32 5, i32 10"   --->   Operation 2231 'partselect' 'mult_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%mult_V_635 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_194, i32 3, i32 7"   --->   Operation 2232 'partselect' 'mult_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln17_535 = sext i5 %mult_V_635" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2233 'sext' 'sext_ln17_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%a_V_195 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_284"   --->   Operation 2234 'load' 'a_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln70_148 = sext i8 %a_V_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2235 'sext' 'sext_ln70_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i8 %a_V_195"   --->   Operation 2236 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln70_149 = sext i8 %a_V_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2237 'sext' 'sext_ln70_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln70_150 = sext i8 %a_V_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2238 'sext' 'sext_ln70_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_636 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_195, i32 4, i32 7"   --->   Operation 2239 'partselect' 'mult_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln17_536 = sext i4 %mult_V_636" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2240 'sext' 'sext_ln17_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_195, i2 0"   --->   Operation 2241 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i10 %shl_ln1273_171"   --->   Operation 2242 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (1.31ns)   --->   "%r_V_531 = sub i11 %sext_ln70_150, i11 %sext_ln1273_248"   --->   Operation 2243 'sub' 'r_V_531' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%mult_V_637 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_531, i32 5, i32 10"   --->   Operation 2244 'partselect' 'mult_V_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_195, i3 0"   --->   Operation 2245 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i11 %shl_ln1273_172"   --->   Operation 2246 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_195, i1 0"   --->   Operation 2247 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i9 %shl_ln1273_173"   --->   Operation 2248 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i9 %shl_ln1273_173"   --->   Operation 2249 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (1.33ns)   --->   "%r_V_532 = sub i12 %sext_ln1273_251, i12 %sext_ln1273_249"   --->   Operation 2250 'sub' 'r_V_532' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%mult_V_638 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_532, i32 5, i32 11"   --->   Operation 2251 'partselect' 'mult_V_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln818_119 = sext i7 %mult_V_638"   --->   Operation 2252 'sext' 'sext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%mult_V_639 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_195, i32 3, i32 7"   --->   Operation 2253 'partselect' 'mult_V_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln17_538 = sext i5 %mult_V_639" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2254 'sext' 'sext_ln17_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_195, i32 5, i32 7"   --->   Operation 2255 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln17_539 = sext i3 %mult_V_640" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2256 'sext' 'sext_ln17_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (1.28ns)   --->   "%r_V_533 = sub i9 0, i9 %sext_ln70_149"   --->   Operation 2257 'sub' 'r_V_533' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_533, i32 5, i32 8"   --->   Operation 2258 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln17_540 = sext i4 %mult_V_641" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2259 'sext' 'sext_ln17_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (1.31ns)   --->   "%r_V_534 = sub i11 0, i11 %sext_ln1273_248"   --->   Operation 2260 'sub' 'r_V_534' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_534, i32 5, i32 10"   --->   Operation 2261 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (1.30ns)   --->   "%r_V_535 = sub i10 0, i10 %sext_ln1273_250"   --->   Operation 2262 'sub' 'r_V_535' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_535, i32 5, i32 9"   --->   Operation 2263 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln17_542 = sext i5 %mult_V_643" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2264 'sext' 'sext_ln17_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (1.33ns)   --->   "%r_V_536 = sub i11 %r_V_534, i11 %sext_ln70_150"   --->   Operation 2265 'sub' 'r_V_536' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_536, i32 5, i32 10"   --->   Operation 2266 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (1.31ns)   --->   "%r_V_537 = sub i11 %sext_ln1273_248, i11 %sext_ln70_150"   --->   Operation 2267 'sub' 'r_V_537' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_537, i32 5, i32 10"   --->   Operation 2268 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln17_544 = sext i6 %mult_V_645" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2269 'sext' 'sext_ln17_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (2.44ns)   --->   "%mul_ln1270_13 = mul i13 %sext_ln1270_4, i13 8173"   --->   Operation 2270 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%mult_V_646 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_13, i32 5, i32 12"   --->   Operation 2271 'partselect' 'mult_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (1.33ns)   --->   "%r_V_538 = sub i12 %sext_ln70_148, i12 %sext_ln1273_249"   --->   Operation 2272 'sub' 'r_V_538' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_538, i32 5, i32 11"   --->   Operation 2273 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln818_120 = sext i7 %mult_V_647"   --->   Operation 2274 'sext' 'sext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%a_V_196 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_285"   --->   Operation 2275 'load' 'a_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln70_151 = sext i8 %a_V_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2276 'sext' 'sext_ln70_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln70_152 = sext i8 %a_V_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2277 'sext' 'sext_ln70_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (1.28ns)   --->   "%r_V_540 = sub i9 0, i9 %sext_ln70_152"   --->   Operation 2278 'sub' 'r_V_540' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_540, i32 5, i32 8"   --->   Operation 2279 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln17_545 = sext i4 %mult_V_648" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2280 'sext' 'sext_ln17_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_196, i1 0"   --->   Operation 2281 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i9 %shl_ln1273_174"   --->   Operation 2282 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (1.30ns)   --->   "%r_V_541 = sub i10 0, i10 %sext_ln1273_252"   --->   Operation 2283 'sub' 'r_V_541' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_541, i32 5, i32 9"   --->   Operation 2284 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln17_546 = sext i5 %mult_V_649" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2285 'sext' 'sext_ln17_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_196, i32 5, i32 7"   --->   Operation 2286 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln17_547 = sext i3 %mult_V_650" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2287 'sext' 'sext_ln17_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_196, i2 0"   --->   Operation 2288 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i10 %shl_ln1273_175"   --->   Operation 2289 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (1.31ns)   --->   "%r_V_542 = sub i11 %sext_ln1273_253, i11 %sext_ln70_151"   --->   Operation 2290 'sub' 'r_V_542' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_542, i32 5, i32 10"   --->   Operation 2291 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln17_548 = sext i6 %mult_V_651" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2292 'sext' 'sext_ln17_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%mult_V_652 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_196, i32 3, i32 7"   --->   Operation 2293 'partselect' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln17_549 = sext i5 %mult_V_652" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2294 'sext' 'sext_ln17_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_653 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_196, i32 4, i32 7"   --->   Operation 2295 'partselect' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln17_550 = sext i4 %mult_V_653" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2296 'sext' 'sext_ln17_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (1.31ns)   --->   "%r_V_543 = sub i11 %sext_ln70_151, i11 %sext_ln1273_253"   --->   Operation 2297 'sub' 'r_V_543' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%mult_V_654 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_543, i32 5, i32 10"   --->   Operation 2298 'partselect' 'mult_V_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (1.31ns)   --->   "%r_V_545 = sub i11 0, i11 %sext_ln1273_253"   --->   Operation 2299 'sub' 'r_V_545' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2300 [1/1] (1.33ns)   --->   "%r_V_544 = sub i11 %r_V_545, i11 %sext_ln70_151"   --->   Operation 2300 'sub' 'r_V_544' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%mult_V_655 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_544, i32 5, i32 10"   --->   Operation 2301 'partselect' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_545, i32 5, i32 10"   --->   Operation 2302 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%a_V_197 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_286"   --->   Operation 2303 'load' 'a_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln70_153 = sext i8 %a_V_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2304 'sext' 'sext_ln70_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln70_154 = sext i8 %a_V_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2305 'sext' 'sext_ln70_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln70_155 = sext i8 %a_V_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2306 'sext' 'sext_ln70_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln70_156 = sext i8 %a_V_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2307 'sext' 'sext_ln70_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_197, i2 0"   --->   Operation 2308 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i10 %shl_ln1273_176"   --->   Operation 2309 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (1.31ns)   --->   "%r_V_547 = sub i11 %sext_ln1273_254, i11 %sext_ln70_156"   --->   Operation 2310 'sub' 'r_V_547' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_547, i32 5, i32 10"   --->   Operation 2311 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (1.31ns)   --->   "%r_V_548 = sub i11 %sext_ln70_156, i11 %sext_ln1273_254"   --->   Operation 2312 'sub' 'r_V_548' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_658 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_548, i32 5, i32 10"   --->   Operation 2313 'partselect' 'mult_V_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln17_555 = sext i6 %mult_V_658" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2314 'sext' 'sext_ln17_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (1.31ns)   --->   "%r_V_549 = sub i11 0, i11 %sext_ln1273_254"   --->   Operation 2315 'sub' 'r_V_549' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_549, i32 5, i32 10"   --->   Operation 2316 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (2.44ns)   --->   "%r_V_550 = mul i13 %sext_ln70_155, i13 8179"   --->   Operation 2317 'mul' 'r_V_550' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_550, i32 5, i32 12"   --->   Operation 2318 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%mult_V_661 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_197, i32 4, i32 7"   --->   Operation 2319 'partselect' 'mult_V_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln17_557 = sext i4 %mult_V_661" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2320 'sext' 'sext_ln17_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_197, i1 0"   --->   Operation 2321 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i9 %shl_ln1273_177"   --->   Operation 2322 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i9 %shl_ln1273_177"   --->   Operation 2323 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (1.30ns)   --->   "%r_V_551 = sub i10 0, i10 %sext_ln1273_256"   --->   Operation 2324 'sub' 'r_V_551' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_551, i32 5, i32 9"   --->   Operation 2325 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln17_558 = sext i5 %mult_V_662" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2326 'sext' 'sext_ln17_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.33ns)   --->   "%r_V_552 = sub i11 %r_V_549, i11 %sext_ln70_156"   --->   Operation 2327 'sub' 'r_V_552' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_552, i32 5, i32 10"   --->   Operation 2328 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (2.44ns)   --->   "%r_V_553 = mul i13 %sext_ln70_155, i13 8181"   --->   Operation 2329 'mul' 'r_V_553' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%mult_V_664 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_553, i32 5, i32 12"   --->   Operation 2330 'partselect' 'mult_V_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_197, i3 0"   --->   Operation 2331 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i11 %shl_ln1273_178"   --->   Operation 2332 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (1.33ns)   --->   "%r_V_554 = sub i12 %sext_ln1273_255, i12 %sext_ln1273_257"   --->   Operation 2333 'sub' 'r_V_554' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%mult_V_665 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_554, i32 5, i32 11"   --->   Operation 2334 'partselect' 'mult_V_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln818_121 = sext i7 %mult_V_665"   --->   Operation 2335 'sext' 'sext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (1.33ns)   --->   "%r_V_555 = sub i12 %sext_ln1273_257, i12 %sext_ln70_153"   --->   Operation 2336 'sub' 'r_V_555' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%mult_V_666 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_555, i32 5, i32 11"   --->   Operation 2337 'partselect' 'mult_V_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln818_122 = sext i7 %mult_V_666"   --->   Operation 2338 'sext' 'sext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_197, i32 5, i32 7"   --->   Operation 2339 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln17_560 = sext i3 %mult_V_667" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2340 'sext' 'sext_ln17_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (1.31ns)   --->   "%r_V_556 = add i11 %sext_ln1273_254, i11 %sext_ln70_156"   --->   Operation 2341 'add' 'r_V_556' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_556, i32 5, i32 10"   --->   Operation 2342 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln17_561 = sext i6 %mult_V_668" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2343 'sext' 'sext_ln17_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_197, i32 3, i32 7"   --->   Operation 2344 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_562 = sext i5 %mult_V_669" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2345 'sext' 'sext_ln17_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_461 = sub i12 0, i12 %sext_ln1273_257"   --->   Operation 2346 'sub' 'sub_ln1273_461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2347 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_557 = sub i12 %sub_ln1273_461, i12 %sext_ln70_153"   --->   Operation 2347 'sub' 'r_V_557' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_557, i32 5, i32 11"   --->   Operation 2348 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln818_123 = sext i7 %mult_V_670"   --->   Operation 2349 'sext' 'sext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (1.28ns)   --->   "%r_V_558 = sub i9 0, i9 %sext_ln70_154"   --->   Operation 2350 'sub' 'r_V_558' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%mult_V_671 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_558, i32 5, i32 8"   --->   Operation 2351 'partselect' 'mult_V_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln17_563 = sext i4 %mult_V_671" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2352 'sext' 'sext_ln17_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln17_564 = sext i4 %mult_V_671" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2353 'sext' 'sext_ln17_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%a_V_198 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_287"   --->   Operation 2354 'load' 'a_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln70_157 = sext i8 %a_V_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2355 'sext' 'sext_ln70_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln70_158 = sext i8 %a_V_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2356 'sext' 'sext_ln70_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln70_159 = sext i8 %a_V_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2357 'sext' 'sext_ln70_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln70_160 = sext i8 %a_V_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2358 'sext' 'sext_ln70_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_198, i3 0"   --->   Operation 2359 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i11 %shl_ln1273_179"   --->   Operation 2360 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (1.33ns)   --->   "%r_V_560 = sub i12 0, i12 %sext_ln1273_258"   --->   Operation 2361 'sub' 'r_V_560' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%mult_V_672 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_560, i32 5, i32 11"   --->   Operation 2362 'partselect' 'mult_V_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln818_124 = sext i7 %mult_V_672"   --->   Operation 2363 'sext' 'sext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_198, i2 0"   --->   Operation 2364 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i10 %shl_ln1273_180"   --->   Operation 2365 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (1.31ns)   --->   "%r_V_561 = sub i11 %sext_ln1273_259, i11 %sext_ln70_160"   --->   Operation 2366 'sub' 'r_V_561' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%mult_V_673 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_561, i32 5, i32 10"   --->   Operation 2367 'partselect' 'mult_V_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (1.28ns)   --->   "%r_V_562 = sub i9 0, i9 %sext_ln70_159"   --->   Operation 2368 'sub' 'r_V_562' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%mult_V_674 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_562, i32 5, i32 8"   --->   Operation 2369 'partselect' 'mult_V_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln17_566 = sext i4 %mult_V_674" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2370 'sext' 'sext_ln17_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (1.31ns)   --->   "%r_V_563 = sub i11 %sext_ln70_160, i11 %sext_ln1273_259"   --->   Operation 2371 'sub' 'r_V_563' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%mult_V_675 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_563, i32 5, i32 10"   --->   Operation 2372 'partselect' 'mult_V_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_198, i1 0"   --->   Operation 2373 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i9 %shl_ln1273_181"   --->   Operation 2374 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (1.30ns)   --->   "%r_V_564 = sub i10 0, i10 %sext_ln1273_260"   --->   Operation 2375 'sub' 'r_V_564' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_564, i32 5, i32 9"   --->   Operation 2376 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln17_568 = sext i5 %mult_V_676" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2377 'sext' 'sext_ln17_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (1.31ns)   --->   "%r_V_565 = sub i11 0, i11 %sext_ln1273_259"   --->   Operation 2378 'sub' 'r_V_565' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%mult_V_677 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_565, i32 5, i32 10"   --->   Operation 2379 'partselect' 'mult_V_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln17_569 = sext i6 %mult_V_677" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2380 'sext' 'sext_ln17_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (2.44ns)   --->   "%r_V_566 = mul i13 %sext_ln70_158, i13 8181"   --->   Operation 2381 'mul' 'r_V_566' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_678 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_566, i32 5, i32 12"   --->   Operation 2382 'partselect' 'mult_V_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (1.33ns)   --->   "%r_V_567 = sub i11 %r_V_565, i11 %sext_ln70_160"   --->   Operation 2383 'sub' 'r_V_567' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%mult_V_679 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_567, i32 5, i32 10"   --->   Operation 2384 'partselect' 'mult_V_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (1.33ns)   --->   "%r_V_568 = sub i12 %sext_ln70_157, i12 %sext_ln1273_258"   --->   Operation 2385 'sub' 'r_V_568' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_680 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_568, i32 5, i32 11"   --->   Operation 2386 'partselect' 'mult_V_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln818_125 = sext i7 %mult_V_680"   --->   Operation 2387 'sext' 'sext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (1.31ns)   --->   "%r_V_569 = add i11 %sext_ln1273_259, i11 %sext_ln70_160"   --->   Operation 2388 'add' 'r_V_569' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_681 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_569, i32 5, i32 10"   --->   Operation 2389 'partselect' 'mult_V_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln17_571 = sext i6 %mult_V_681" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2390 'sext' 'sext_ln17_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_682 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_198, i32 4, i32 7"   --->   Operation 2391 'partselect' 'mult_V_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln17_572 = sext i4 %mult_V_682" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2392 'sext' 'sext_ln17_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_683 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_198, i32 5, i32 7"   --->   Operation 2393 'partselect' 'mult_V_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln17_573 = sext i3 %mult_V_683" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2394 'sext' 'sext_ln17_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_198, i32 2, i32 7"   --->   Operation 2395 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln17_574 = sext i6 %mult_V_684" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2396 'sext' 'sext_ln17_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%mult_V_685 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_198, i32 3, i32 7"   --->   Operation 2397 'partselect' 'mult_V_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln17_575 = sext i5 %mult_V_685" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2398 'sext' 'sext_ln17_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%a_V_59 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_288"   --->   Operation 2399 'load' 'a_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln818_126 = sext i8 %a_V_59"   --->   Operation 2400 'sext' 'sext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln818_127 = sext i8 %a_V_59"   --->   Operation 2401 'sext' 'sext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%mult_V_686 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_59, i32 4, i32 7"   --->   Operation 2402 'partselect' 'mult_V_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln17_576 = sext i4 %mult_V_686" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2403 'sext' 'sext_ln17_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln17_577 = sext i4 %mult_V_686" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2404 'sext' 'sext_ln17_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_59, i2 0"   --->   Operation 2405 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i10 %shl_ln1273_182"   --->   Operation 2406 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (1.31ns)   --->   "%r_V_570 = sub i11 0, i11 %sext_ln1273_261"   --->   Operation 2407 'sub' 'r_V_570' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_687 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_570, i32 5, i32 10"   --->   Operation 2408 'partselect' 'mult_V_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln17_578 = sext i6 %mult_V_687" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2409 'sext' 'sext_ln17_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (1.31ns)   --->   "%r_V_571 = sub i11 %sext_ln1273_261, i11 %sext_ln818_127"   --->   Operation 2410 'sub' 'r_V_571' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%mult_V_688 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_571, i32 5, i32 10"   --->   Operation 2411 'partselect' 'mult_V_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln17_579 = sext i6 %mult_V_688" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2412 'sext' 'sext_ln17_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (1.28ns)   --->   "%r_V_572 = sub i9 0, i9 %sext_ln818_126"   --->   Operation 2413 'sub' 'r_V_572' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_689 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_572, i32 5, i32 8"   --->   Operation 2414 'partselect' 'mult_V_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln17_580 = sext i4 %mult_V_689" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2415 'sext' 'sext_ln17_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_59, i1 0"   --->   Operation 2416 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i9 %shl_ln1273_183"   --->   Operation 2417 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (1.30ns)   --->   "%r_V_573 = sub i10 0, i10 %sext_ln1273_262"   --->   Operation 2418 'sub' 'r_V_573' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%mult_V_690 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_573, i32 5, i32 9"   --->   Operation 2419 'partselect' 'mult_V_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln17_581 = sext i5 %mult_V_690" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2420 'sext' 'sext_ln17_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_59, i32 3, i32 7"   --->   Operation 2421 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln17_582 = sext i5 %mult_V_691" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2422 'sext' 'sext_ln17_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (1.31ns)   --->   "%r_V_574 = sub i11 %sext_ln818_127, i11 %sext_ln1273_261"   --->   Operation 2423 'sub' 'r_V_574' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%mult_V_692 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_574, i32 5, i32 10"   --->   Operation 2424 'partselect' 'mult_V_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln17_583 = sext i6 %mult_V_692" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2425 'sext' 'sext_ln17_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (1.31ns)   --->   "%r_V_575 = add i11 %sext_ln1273_261, i11 %sext_ln818_127"   --->   Operation 2426 'add' 'r_V_575' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%mult_V_693 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_575, i32 5, i32 10"   --->   Operation 2427 'partselect' 'mult_V_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln17_584 = sext i6 %mult_V_693" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2428 'sext' 'sext_ln17_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%a_V_199 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_289"   --->   Operation 2429 'load' 'a_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln70_161 = sext i8 %a_V_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2430 'sext' 'sext_ln70_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln70_162 = sext i8 %a_V_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2431 'sext' 'sext_ln70_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln70_163 = sext i8 %a_V_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2432 'sext' 'sext_ln70_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_199, i1 0"   --->   Operation 2433 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i9 %shl_ln1273_184"   --->   Operation 2434 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i9 %shl_ln1273_184"   --->   Operation 2435 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (1.30ns)   --->   "%r_V_577 = sub i10 0, i10 %sext_ln1273_264"   --->   Operation 2436 'sub' 'r_V_577' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%mult_V_694 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_577, i32 5, i32 9"   --->   Operation 2437 'partselect' 'mult_V_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln17_585 = sext i5 %mult_V_694" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2438 'sext' 'sext_ln17_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_199, i32 4, i32 7"   --->   Operation 2439 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln17_586 = sext i4 %mult_V_695" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2440 'sext' 'sext_ln17_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_199, i2 0"   --->   Operation 2441 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i10 %shl_ln1273_185"   --->   Operation 2442 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (1.31ns)   --->   "%r_V_578 = sub i11 0, i11 %sext_ln1273_265"   --->   Operation 2443 'sub' 'r_V_578' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%mult_V_696 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_578, i32 5, i32 10"   --->   Operation 2444 'partselect' 'mult_V_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln17_587 = sext i6 %mult_V_696" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2445 'sext' 'sext_ln17_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (1.31ns)   --->   "%r_V_579 = sub i11 %sext_ln1273_265, i11 %sext_ln70_162"   --->   Operation 2446 'sub' 'r_V_579' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%mult_V_697 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_579, i32 5, i32 10"   --->   Operation 2447 'partselect' 'mult_V_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln17_588 = sext i6 %mult_V_697" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2448 'sext' 'sext_ln17_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (1.31ns)   --->   "%r_V_580 = add i11 %sext_ln1273_265, i11 %sext_ln70_162"   --->   Operation 2449 'add' 'r_V_580' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_580, i32 5, i32 10"   --->   Operation 2450 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%mult_V_699 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_199, i32 5, i32 7"   --->   Operation 2451 'partselect' 'mult_V_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln17_590 = sext i3 %mult_V_699" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2452 'sext' 'sext_ln17_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%mult_V_700 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_199, i32 3, i32 7"   --->   Operation 2453 'partselect' 'mult_V_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln17_591 = sext i5 %mult_V_700" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2454 'sext' 'sext_ln17_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_199, i3 0"   --->   Operation 2455 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i11 %shl_ln1273_186"   --->   Operation 2456 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (1.33ns)   --->   "%r_V_581 = sub i12 %sext_ln1273_263, i12 %sext_ln1273_266"   --->   Operation 2457 'sub' 'r_V_581' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%mult_V_701 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_581, i32 5, i32 11"   --->   Operation 2458 'partselect' 'mult_V_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln818_130 = sext i7 %mult_V_701"   --->   Operation 2459 'sext' 'sext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%mult_V_702 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_199, i32 2, i32 7"   --->   Operation 2460 'partselect' 'mult_V_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln17_592 = sext i6 %mult_V_702" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2461 'sext' 'sext_ln17_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (2.44ns)   --->   "%r_V_582 = mul i13 %sext_ln70_161, i13 13"   --->   Operation 2462 'mul' 'r_V_582' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_703 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_582, i32 5, i32 12"   --->   Operation 2463 'partselect' 'mult_V_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (1.31ns)   --->   "%r_V_583 = sub i11 %sext_ln70_162, i11 %sext_ln1273_265"   --->   Operation 2464 'sub' 'r_V_583' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_583, i32 5, i32 10"   --->   Operation 2465 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (1.28ns)   --->   "%r_V_584 = sub i9 0, i9 %sext_ln70_163"   --->   Operation 2466 'sub' 'r_V_584' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_584, i32 5, i32 8"   --->   Operation 2467 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln17_594 = sext i4 %mult_V_705" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2468 'sext' 'sext_ln17_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (1.33ns)   --->   "%r_V_585 = sub i11 %r_V_578, i11 %sext_ln70_162"   --->   Operation 2469 'sub' 'r_V_585' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_585, i32 5, i32 10"   --->   Operation 2470 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%a_V_200 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_290"   --->   Operation 2471 'load' 'a_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln70_164 = sext i8 %a_V_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2472 'sext' 'sext_ln70_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln70_165 = sext i8 %a_V_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2473 'sext' 'sext_ln70_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln70_166 = sext i8 %a_V_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2474 'sext' 'sext_ln70_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%mult_V_707 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_200, i32 3, i32 7"   --->   Operation 2475 'partselect' 'mult_V_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln17_596 = sext i5 %mult_V_707" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2476 'sext' 'sext_ln17_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%mult_V_708 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_200, i32 4, i32 7"   --->   Operation 2477 'partselect' 'mult_V_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln17_597 = sext i4 %mult_V_708" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2478 'sext' 'sext_ln17_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_200, i1 0"   --->   Operation 2479 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i9 %shl_ln1273_187"   --->   Operation 2480 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i9 %shl_ln1273_187"   --->   Operation 2481 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (1.30ns)   --->   "%r_V_587 = sub i10 0, i10 %sext_ln1273_268"   --->   Operation 2482 'sub' 'r_V_587' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%mult_V_709 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_587, i32 5, i32 9"   --->   Operation 2483 'partselect' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln17_598 = sext i5 %mult_V_709" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2484 'sext' 'sext_ln17_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_200, i2 0"   --->   Operation 2485 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i10 %shl_ln1273_188"   --->   Operation 2486 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (1.31ns)   --->   "%r_V_588 = sub i11 %sext_ln70_165, i11 %sext_ln1273_269"   --->   Operation 2487 'sub' 'r_V_588' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_588, i32 5, i32 10"   --->   Operation 2488 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (1.31ns)   --->   "%r_V_589 = sub i11 0, i11 %sext_ln1273_269"   --->   Operation 2489 'sub' 'r_V_589' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%mult_V_711 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_589, i32 5, i32 10"   --->   Operation 2490 'partselect' 'mult_V_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln17_600 = sext i6 %mult_V_711" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2491 'sext' 'sext_ln17_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (1.31ns)   --->   "%r_V_590 = sub i11 %sext_ln1273_269, i11 %sext_ln70_165"   --->   Operation 2492 'sub' 'r_V_590' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%mult_V_712 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_590, i32 5, i32 10"   --->   Operation 2493 'partselect' 'mult_V_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln17_601 = sext i6 %mult_V_712" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2494 'sext' 'sext_ln17_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (1.31ns)   --->   "%r_V_591 = add i11 %sext_ln1273_269, i11 %sext_ln70_165"   --->   Operation 2495 'add' 'r_V_591' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%mult_V_713 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_591, i32 5, i32 10"   --->   Operation 2496 'partselect' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_200, i4 0"   --->   Operation 2497 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i12 %shl_ln1273_189"   --->   Operation 2498 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_488 = sub i13 0, i13 %sext_ln1273_270"   --->   Operation 2499 'sub' 'sub_ln1273_488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2500 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_592 = sub i13 %sub_ln1273_488, i13 %sext_ln1273_267"   --->   Operation 2500 'sub' 'r_V_592' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_592, i32 5, i32 12"   --->   Operation 2501 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_200, i32 5, i32 7"   --->   Operation 2502 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln17_603 = sext i3 %mult_V_715" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2503 'sext' 'sext_ln17_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (1.28ns)   --->   "%r_V_593 = sub i9 0, i9 %sext_ln70_166"   --->   Operation 2504 'sub' 'r_V_593' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%mult_V_716 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_593, i32 5, i32 8"   --->   Operation 2505 'partselect' 'mult_V_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln17_604 = sext i4 %mult_V_716" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2506 'sext' 'sext_ln17_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (1.33ns)   --->   "%r_V_594 = sub i11 %r_V_589, i11 %sext_ln70_165"   --->   Operation 2507 'sub' 'r_V_594' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_594, i32 5, i32 10"   --->   Operation 2508 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_200, i3 0"   --->   Operation 2509 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i11 %shl_ln1273_190"   --->   Operation 2510 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (1.33ns)   --->   "%r_V_595 = sub i12 %sext_ln70_164, i12 %sext_ln1273_271"   --->   Operation 2511 'sub' 'r_V_595' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%mult_V_718 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_595, i32 5, i32 11"   --->   Operation 2512 'partselect' 'mult_V_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln818_131 = sext i7 %mult_V_718"   --->   Operation 2513 'sext' 'sext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%a_V_201 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_99"   --->   Operation 2514 'load' 'a_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln70_167 = sext i8 %a_V_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2515 'sext' 'sext_ln70_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln70_168 = sext i8 %a_V_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2516 'sext' 'sext_ln70_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln70_169 = sext i8 %a_V_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2517 'sext' 'sext_ln70_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln70_170 = sext i8 %a_V_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2518 'sext' 'sext_ln70_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%mult_V_719 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_201, i32 4, i32 7"   --->   Operation 2519 'partselect' 'mult_V_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln17_606 = sext i4 %mult_V_719" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2520 'sext' 'sext_ln17_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_201, i2 0"   --->   Operation 2521 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i10 %shl_ln1273_191"   --->   Operation 2522 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i10 %shl_ln1273_191"   --->   Operation 2523 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (1.31ns)   --->   "%r_V_597 = sub i11 0, i11 %sext_ln1273_273"   --->   Operation 2524 'sub' 'r_V_597' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%mult_V_720 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_597, i32 5, i32 10"   --->   Operation 2525 'partselect' 'mult_V_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_201, i4 0"   --->   Operation 2526 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i12 %shl_ln1273_192"   --->   Operation 2527 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (1.35ns)   --->   "%r_V_598 = sub i13 0, i13 %sext_ln1273_274"   --->   Operation 2528 'sub' 'r_V_598' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%mult_V_721 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_598, i32 5, i32 12"   --->   Operation 2529 'partselect' 'mult_V_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (1.31ns)   --->   "%r_V_599 = add i11 %sext_ln1273_273, i11 %sext_ln70_169"   --->   Operation 2530 'add' 'r_V_599' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_599, i32 5, i32 10"   --->   Operation 2531 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln17_608 = sext i6 %mult_V_722" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2532 'sext' 'sext_ln17_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (1.28ns)   --->   "%r_V_600 = sub i9 0, i9 %sext_ln70_168"   --->   Operation 2533 'sub' 'r_V_600' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%mult_V_723 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_600, i32 5, i32 8"   --->   Operation 2534 'partselect' 'mult_V_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln17_609 = sext i4 %mult_V_723" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2535 'sext' 'sext_ln17_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (1.31ns)   --->   "%r_V_601 = sub i11 %sext_ln70_169, i11 %sext_ln1273_273"   --->   Operation 2536 'sub' 'r_V_601' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%mult_V_724 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_601, i32 5, i32 10"   --->   Operation 2537 'partselect' 'mult_V_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%mult_V_725 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_201, i32 5, i32 7"   --->   Operation 2538 'partselect' 'mult_V_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln17_611 = sext i3 %mult_V_725" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2539 'sext' 'sext_ln17_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_201, i32 2, i32 7"   --->   Operation 2540 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_201, i3 0"   --->   Operation 2541 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i11 %shl_ln1273_193"   --->   Operation 2542 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (1.33ns)   --->   "%r_V_602 = sub i12 %sext_ln70_170, i12 %sext_ln1273_275"   --->   Operation 2543 'sub' 'r_V_602' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_727 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_602, i32 5, i32 11"   --->   Operation 2544 'partselect' 'mult_V_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln818_132 = sext i7 %mult_V_727"   --->   Operation 2545 'sext' 'sext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (1.35ns)   --->   "%r_V_603 = sub i13 %sext_ln1273_274, i13 %sext_ln1273_272"   --->   Operation 2546 'sub' 'r_V_603' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%mult_V_728 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_603, i32 5, i32 12"   --->   Operation 2547 'partselect' 'mult_V_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (2.44ns)   --->   "%r_V_604 = mul i13 %sext_ln70_167, i13 13"   --->   Operation 2548 'mul' 'r_V_604' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%mult_V_729 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_604, i32 5, i32 12"   --->   Operation 2549 'partselect' 'mult_V_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (2.44ns)   --->   "%r_V_605 = mul i13 %sext_ln70_167, i13 11"   --->   Operation 2550 'mul' 'r_V_605' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%mult_V_730 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_605, i32 5, i32 12"   --->   Operation 2551 'partselect' 'mult_V_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_201, i1 0"   --->   Operation 2552 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i9 %shl_ln1273_194"   --->   Operation 2553 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i9 %shl_ln1273_194"   --->   Operation 2554 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (1.30ns)   --->   "%r_V_606 = sub i10 0, i10 %sext_ln1273_277"   --->   Operation 2555 'sub' 'r_V_606' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_606, i32 5, i32 9"   --->   Operation 2556 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln17_613 = sext i5 %mult_V_731" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2557 'sext' 'sext_ln17_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (1.33ns)   --->   "%r_V_607 = sub i12 %sext_ln1273_276, i12 %sext_ln1273_275"   --->   Operation 2558 'sub' 'r_V_607' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_607, i32 5, i32 11"   --->   Operation 2559 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln818_133 = sext i7 %mult_V_732"   --->   Operation 2560 'sext' 'sext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%mult_V_733 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_201, i32 3, i32 7"   --->   Operation 2561 'partselect' 'mult_V_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln17_614 = sext i5 %mult_V_733" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2562 'sext' 'sext_ln17_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%a_V_202 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_98"   --->   Operation 2563 'load' 'a_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln70_171 = sext i8 %a_V_202" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2564 'sext' 'sext_ln70_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln70_172 = sext i8 %a_V_202" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2565 'sext' 'sext_ln70_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_202, i2 0"   --->   Operation 2566 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i10 %shl_ln1273_195"   --->   Operation 2567 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (1.31ns)   --->   "%r_V_609 = sub i11 %sext_ln1273_278, i11 %sext_ln70_172"   --->   Operation 2568 'sub' 'r_V_609' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%mult_V_734 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_609, i32 5, i32 10"   --->   Operation 2569 'partselect' 'mult_V_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln17_615 = sext i6 %mult_V_734" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2570 'sext' 'sext_ln17_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%mult_V_735 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_202, i32 5, i32 7"   --->   Operation 2571 'partselect' 'mult_V_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln17_616 = sext i3 %mult_V_735" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2572 'sext' 'sext_ln17_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (1.31ns)   --->   "%r_V_610 = sub i11 %sext_ln70_172, i11 %sext_ln1273_278"   --->   Operation 2573 'sub' 'r_V_610' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%mult_V_736 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_610, i32 5, i32 10"   --->   Operation 2574 'partselect' 'mult_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (1.28ns)   --->   "%r_V_611 = sub i9 0, i9 %sext_ln70_171"   --->   Operation 2575 'sub' 'r_V_611' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%mult_V_737 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_611, i32 5, i32 8"   --->   Operation 2576 'partselect' 'mult_V_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln17_618 = sext i4 %mult_V_737" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2577 'sext' 'sext_ln17_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_202, i1 0"   --->   Operation 2578 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i9 %shl_ln1273_196"   --->   Operation 2579 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (1.30ns)   --->   "%r_V_612 = sub i10 0, i10 %sext_ln1273_279"   --->   Operation 2580 'sub' 'r_V_612' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_612, i32 5, i32 9"   --->   Operation 2581 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln17_619 = sext i5 %mult_V_738" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2582 'sext' 'sext_ln17_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln17_620 = sext i5 %mult_V_738" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2583 'sext' 'sext_ln17_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (1.31ns)   --->   "%r_V_613 = sub i11 0, i11 %sext_ln1273_278"   --->   Operation 2584 'sub' 'r_V_613' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%mult_V_739 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_613, i32 5, i32 10"   --->   Operation 2585 'partselect' 'mult_V_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%mult_V_740 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_202, i32 3, i32 7"   --->   Operation 2586 'partselect' 'mult_V_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln17_622 = sext i5 %mult_V_740" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2587 'sext' 'sext_ln17_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (1.31ns)   --->   "%r_V_614 = add i11 %sext_ln1273_278, i11 %sext_ln70_172"   --->   Operation 2588 'add' 'r_V_614' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_741 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_614, i32 5, i32 10"   --->   Operation 2589 'partselect' 'mult_V_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%mult_V_742 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_202, i32 4, i32 7"   --->   Operation 2590 'partselect' 'mult_V_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln17_624 = sext i4 %mult_V_742" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2591 'sext' 'sext_ln17_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%a_V_203 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_97"   --->   Operation 2592 'load' 'a_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln70_173 = sext i8 %a_V_203" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2593 'sext' 'sext_ln70_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln70_174 = sext i8 %a_V_203" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2594 'sext' 'sext_ln70_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_203, i2 0"   --->   Operation 2595 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i10 %shl_ln1273_197"   --->   Operation 2596 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (1.31ns)   --->   "%r_V_616 = sub i11 0, i11 %sext_ln1273_280"   --->   Operation 2597 'sub' 'r_V_616' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%mult_V_743 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_616, i32 5, i32 10"   --->   Operation 2598 'partselect' 'mult_V_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln17_625 = sext i6 %mult_V_743" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2599 'sext' 'sext_ln17_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (1.31ns)   --->   "%r_V_617 = sub i11 %sext_ln1273_280, i11 %sext_ln70_174"   --->   Operation 2600 'sub' 'r_V_617' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%mult_V_744 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_617, i32 5, i32 10"   --->   Operation 2601 'partselect' 'mult_V_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%mult_V_745 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_203, i32 4, i32 7"   --->   Operation 2602 'partselect' 'mult_V_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln17_627 = sext i4 %mult_V_745" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2603 'sext' 'sext_ln17_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (1.28ns)   --->   "%r_V_618 = sub i9 0, i9 %sext_ln70_173"   --->   Operation 2604 'sub' 'r_V_618' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%mult_V_746 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_618, i32 5, i32 8"   --->   Operation 2605 'partselect' 'mult_V_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln17_628 = sext i4 %mult_V_746" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2606 'sext' 'sext_ln17_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_203, i1 0"   --->   Operation 2607 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i9 %shl_ln1273_198"   --->   Operation 2608 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (1.30ns)   --->   "%r_V_619 = sub i10 0, i10 %sext_ln1273_281"   --->   Operation 2609 'sub' 'r_V_619' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%mult_V_747 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_619, i32 5, i32 9"   --->   Operation 2610 'partselect' 'mult_V_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln17_629 = sext i5 %mult_V_747" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2611 'sext' 'sext_ln17_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (1.31ns)   --->   "%r_V_620 = sub i11 %sext_ln70_174, i11 %sext_ln1273_280"   --->   Operation 2612 'sub' 'r_V_620' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%mult_V_748 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_620, i32 5, i32 10"   --->   Operation 2613 'partselect' 'mult_V_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%mult_V_749 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_203, i32 5, i32 7"   --->   Operation 2614 'partselect' 'mult_V_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln17_631 = sext i3 %mult_V_749" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2615 'sext' 'sext_ln17_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%mult_V_750 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_203, i32 3, i32 7"   --->   Operation 2616 'partselect' 'mult_V_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln17_632 = sext i5 %mult_V_750" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2617 'sext' 'sext_ln17_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (1.31ns)   --->   "%r_V_621 = add i11 %sext_ln1273_280, i11 %sext_ln70_174"   --->   Operation 2618 'add' 'r_V_621' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%mult_V_751 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_621, i32 5, i32 10"   --->   Operation 2619 'partselect' 'mult_V_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln17_633 = sext i6 %mult_V_751" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2620 'sext' 'sext_ln17_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%a_V_204 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_96"   --->   Operation 2621 'load' 'a_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln70_175 = sext i8 %a_V_204" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2622 'sext' 'sext_ln70_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln70_176 = sext i8 %a_V_204" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2623 'sext' 'sext_ln70_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_752 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_204, i32 4, i32 7"   --->   Operation 2624 'partselect' 'mult_V_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln17_634 = sext i4 %mult_V_752" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2625 'sext' 'sext_ln17_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%mult_V_753 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_204, i32 5, i32 7"   --->   Operation 2626 'partselect' 'mult_V_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln17_635 = sext i3 %mult_V_753" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2627 'sext' 'sext_ln17_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_204, i1 0"   --->   Operation 2628 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i9 %shl_ln1273_199"   --->   Operation 2629 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i9 %shl_ln1273_199"   --->   Operation 2630 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (1.30ns)   --->   "%r_V_623 = sub i10 0, i10 %sext_ln1273_283"   --->   Operation 2631 'sub' 'r_V_623' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%mult_V_754 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_623, i32 5, i32 9"   --->   Operation 2632 'partselect' 'mult_V_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln17_636 = sext i5 %mult_V_754" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2633 'sext' 'sext_ln17_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_204, i4 0"   --->   Operation 2634 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i12 %shl_ln1273_200"   --->   Operation 2635 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_204, i2 0"   --->   Operation 2636 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i10 %shl_ln1273_201"   --->   Operation 2637 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i10 %shl_ln1273_201"   --->   Operation 2638 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (1.35ns)   --->   "%r_V_624 = sub i13 %sext_ln1273_284, i13 %sext_ln1273_286"   --->   Operation 2639 'sub' 'r_V_624' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_755 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_624, i32 5, i32 12"   --->   Operation 2640 'partselect' 'mult_V_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_204, i32 3, i32 7"   --->   Operation 2641 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln17_637 = sext i5 %mult_V_756" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2642 'sext' 'sext_ln17_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (1.31ns)   --->   "%r_V_625 = sub i11 %sext_ln70_175, i11 %sext_ln1273_285"   --->   Operation 2643 'sub' 'r_V_625' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%mult_V_757 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_625, i32 5, i32 10"   --->   Operation 2644 'partselect' 'mult_V_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln17_638 = sext i6 %mult_V_757" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2645 'sext' 'sext_ln17_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (1.31ns)   --->   "%r_V_626 = sub i11 %sext_ln1273_285, i11 %sext_ln70_175"   --->   Operation 2646 'sub' 'r_V_626' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%mult_V_758 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_626, i32 5, i32 10"   --->   Operation 2647 'partselect' 'mult_V_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (1.31ns)   --->   "%r_V_627 = sub i11 0, i11 %sext_ln1273_285"   --->   Operation 2648 'sub' 'r_V_627' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%mult_V_759 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_627, i32 5, i32 10"   --->   Operation 2649 'partselect' 'mult_V_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln17_640 = sext i6 %mult_V_759" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2650 'sext' 'sext_ln17_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%mult_V_760 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_204, i32 2, i32 7"   --->   Operation 2651 'partselect' 'mult_V_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln17_641 = sext i6 %mult_V_760" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2652 'sext' 'sext_ln17_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (1.28ns)   --->   "%r_V_628 = sub i9 0, i9 %sext_ln70_176"   --->   Operation 2653 'sub' 'r_V_628' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%mult_V_761 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_628, i32 5, i32 8"   --->   Operation 2654 'partselect' 'mult_V_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln17_642 = sext i4 %mult_V_761" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2655 'sext' 'sext_ln17_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (1.33ns)   --->   "%r_V_629 = sub i11 %r_V_627, i11 %sext_ln70_175"   --->   Operation 2656 'sub' 'r_V_629' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_629, i32 5, i32 10"   --->   Operation 2657 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln17_643 = sext i6 %mult_V_762" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2658 'sext' 'sext_ln17_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_204, i3 0"   --->   Operation 2659 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i11 %shl_ln1273_202"   --->   Operation 2660 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (1.33ns)   --->   "%r_V_630 = sub i12 %sext_ln1273_282, i12 %sext_ln1273_287"   --->   Operation 2661 'sub' 'r_V_630' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%mult_V_763 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_630, i32 5, i32 11"   --->   Operation 2662 'partselect' 'mult_V_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln818_135 = sext i7 %mult_V_763"   --->   Operation 2663 'sext' 'sext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%a_V_205 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_95"   --->   Operation 2664 'load' 'a_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln70_177 = sext i8 %a_V_205" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2665 'sext' 'sext_ln70_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln70_178 = sext i8 %a_V_205" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2666 'sext' 'sext_ln70_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln70_179 = sext i8 %a_V_205" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2667 'sext' 'sext_ln70_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (1.28ns)   --->   "%r_V_632 = sub i9 0, i9 %sext_ln70_179"   --->   Operation 2668 'sub' 'r_V_632' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_764 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_632, i32 5, i32 8"   --->   Operation 2669 'partselect' 'mult_V_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln17_644 = sext i4 %mult_V_764" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2670 'sext' 'sext_ln17_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%mult_V_765 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_205, i32 4, i32 7"   --->   Operation 2671 'partselect' 'mult_V_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln17_645 = sext i4 %mult_V_765" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2672 'sext' 'sext_ln17_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_205, i2 0"   --->   Operation 2673 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i10 %shl_ln1273_203"   --->   Operation 2674 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (1.31ns)   --->   "%r_V_633 = sub i11 %sext_ln1273_288, i11 %sext_ln70_178"   --->   Operation 2675 'sub' 'r_V_633' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%mult_V_766 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_633, i32 5, i32 10"   --->   Operation 2676 'partselect' 'mult_V_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln17_646 = sext i6 %mult_V_766" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2677 'sext' 'sext_ln17_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (1.31ns)   --->   "%r_V_638 = sub i11 0, i11 %sext_ln1273_288"   --->   Operation 2678 'sub' 'r_V_638' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (1.33ns)   --->   "%r_V_634 = sub i11 %r_V_638, i11 %sext_ln70_178"   --->   Operation 2679 'sub' 'r_V_634' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_767 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_634, i32 5, i32 10"   --->   Operation 2680 'partselect' 'mult_V_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln17_647 = sext i6 %mult_V_767" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2681 'sext' 'sext_ln17_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_205, i32 5, i32 7"   --->   Operation 2682 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln17_648 = sext i3 %mult_V_768" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2683 'sext' 'sext_ln17_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_205, i1 0"   --->   Operation 2684 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i9 %shl_ln1273_204"   --->   Operation 2685 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (1.30ns)   --->   "%r_V_635 = sub i10 0, i10 %sext_ln1273_289"   --->   Operation 2686 'sub' 'r_V_635' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_635, i32 5, i32 9"   --->   Operation 2687 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln17_649 = sext i5 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2688 'sext' 'sext_ln17_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_205, i3 0"   --->   Operation 2689 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i11 %shl_ln1273_205"   --->   Operation 2690 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (1.33ns)   --->   "%r_V_636 = sub i12 %sext_ln70_177, i12 %sext_ln1273_290"   --->   Operation 2691 'sub' 'r_V_636' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_636, i32 5, i32 11"   --->   Operation 2692 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln818_136 = sext i7 %mult_V_770"   --->   Operation 2693 'sext' 'sext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (1.31ns)   --->   "%r_V_637 = sub i11 %sext_ln70_178, i11 %sext_ln1273_288"   --->   Operation 2694 'sub' 'r_V_637' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_637, i32 5, i32 10"   --->   Operation 2695 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln17_650 = sext i6 %mult_V_771" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2696 'sext' 'sext_ln17_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_638, i32 5, i32 10"   --->   Operation 2697 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln17_651 = sext i6 %mult_V_772" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2698 'sext' 'sext_ln17_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_526 = sub i12 0, i12 %sext_ln1273_290"   --->   Operation 2699 'sub' 'sub_ln1273_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2700 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_639 = sub i12 %sub_ln1273_526, i12 %sext_ln70_177"   --->   Operation 2700 'sub' 'r_V_639' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_639, i32 5, i32 11"   --->   Operation 2701 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln818_137 = sext i7 %mult_V_773"   --->   Operation 2702 'sext' 'sext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%a_V_206 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_94"   --->   Operation 2703 'load' 'a_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln70_180 = sext i8 %a_V_206" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2704 'sext' 'sext_ln70_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln70_181 = sext i8 %a_V_206" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2705 'sext' 'sext_ln70_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln70_182 = sext i8 %a_V_206" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2706 'sext' 'sext_ln70_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_206, i2 0"   --->   Operation 2707 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i10 %shl_ln1273_206"   --->   Operation 2708 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (1.31ns)   --->   "%r_V_641 = sub i11 %sext_ln1273_291, i11 %sext_ln70_182"   --->   Operation 2709 'sub' 'r_V_641' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_641, i32 5, i32 10"   --->   Operation 2710 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln17_652 = sext i6 %mult_V_774" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2711 'sext' 'sext_ln17_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (1.28ns)   --->   "%r_V_642 = sub i9 0, i9 %sext_ln70_181"   --->   Operation 2712 'sub' 'r_V_642' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_642, i32 5, i32 8"   --->   Operation 2713 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln17_653 = sext i4 %mult_V_775" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2714 'sext' 'sext_ln17_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_206, i1 0"   --->   Operation 2715 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i9 %shl_ln1273_207"   --->   Operation 2716 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (1.30ns)   --->   "%r_V_643 = sub i10 0, i10 %sext_ln1273_292"   --->   Operation 2717 'sub' 'r_V_643' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_643, i32 5, i32 9"   --->   Operation 2718 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln17_654 = sext i5 %mult_V_776" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2719 'sext' 'sext_ln17_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%mult_V_777 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_206, i32 4, i32 7"   --->   Operation 2720 'partselect' 'mult_V_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln17_655 = sext i4 %mult_V_777" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2721 'sext' 'sext_ln17_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_206, i32 5, i32 7"   --->   Operation 2722 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln17_656 = sext i3 %mult_V_778" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2723 'sext' 'sext_ln17_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (1.31ns)   --->   "%r_V_644 = sub i11 0, i11 %sext_ln1273_291"   --->   Operation 2724 'sub' 'r_V_644' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%mult_V_779 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_644, i32 5, i32 10"   --->   Operation 2725 'partselect' 'mult_V_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln17_657 = sext i6 %mult_V_779" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2726 'sext' 'sext_ln17_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (1.31ns)   --->   "%r_V_645 = sub i11 %sext_ln70_182, i11 %sext_ln1273_291"   --->   Operation 2727 'sub' 'r_V_645' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_645, i32 5, i32 10"   --->   Operation 2728 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln17_658 = sext i6 %mult_V_780" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2729 'sext' 'sext_ln17_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_206, i3 0"   --->   Operation 2730 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i11 %shl_ln1273_208"   --->   Operation 2731 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (1.33ns)   --->   "%r_V_646 = sub i12 %sext_ln70_180, i12 %sext_ln1273_293"   --->   Operation 2732 'sub' 'r_V_646' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_646, i32 5, i32 11"   --->   Operation 2733 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln818_138 = sext i7 %mult_V_781"   --->   Operation 2734 'sext' 'sext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (1.33ns)   --->   "%r_V_647 = sub i11 %r_V_644, i11 %sext_ln70_182"   --->   Operation 2735 'sub' 'r_V_647' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%mult_V_782 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_647, i32 5, i32 10"   --->   Operation 2736 'partselect' 'mult_V_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%a_V_207 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_93"   --->   Operation 2737 'load' 'a_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln70_183 = sext i8 %a_V_207" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2738 'sext' 'sext_ln70_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln70_184 = sext i8 %a_V_207" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2739 'sext' 'sext_ln70_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_207, i2 0"   --->   Operation 2740 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i10 %shl_ln1273_209"   --->   Operation 2741 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (1.31ns)   --->   "%r_V_649 = sub i11 %sext_ln70_184, i11 %sext_ln1273_294"   --->   Operation 2742 'sub' 'r_V_649' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_649, i32 5, i32 10"   --->   Operation 2743 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (1.31ns)   --->   "%r_V_652 = sub i11 0, i11 %sext_ln1273_294"   --->   Operation 2744 'sub' 'r_V_652' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (1.33ns)   --->   "%r_V_650 = sub i11 %r_V_652, i11 %sext_ln70_184"   --->   Operation 2745 'sub' 'r_V_650' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%mult_V_784 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_650, i32 5, i32 10"   --->   Operation 2746 'partselect' 'mult_V_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (1.28ns)   --->   "%r_V_651 = sub i9 0, i9 %sext_ln70_183"   --->   Operation 2747 'sub' 'r_V_651' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%mult_V_785 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_651, i32 5, i32 8"   --->   Operation 2748 'partselect' 'mult_V_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln17_662 = sext i4 %mult_V_785" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2749 'sext' 'sext_ln17_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%mult_V_786 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_207, i32 5, i32 7"   --->   Operation 2750 'partselect' 'mult_V_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln17_663 = sext i3 %mult_V_786" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2751 'sext' 'sext_ln17_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_652, i32 5, i32 10"   --->   Operation 2752 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln17_664 = sext i6 %mult_V_787" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2753 'sext' 'sext_ln17_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_207, i1 0"   --->   Operation 2754 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i9 %shl_ln1273_210"   --->   Operation 2755 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (1.30ns)   --->   "%r_V_653 = sub i10 0, i10 %sext_ln1273_295"   --->   Operation 2756 'sub' 'r_V_653' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%mult_V_788 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_653, i32 5, i32 9"   --->   Operation 2757 'partselect' 'mult_V_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln17_665 = sext i5 %mult_V_788" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2758 'sext' 'sext_ln17_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%mult_V_789 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_207, i32 4, i32 7"   --->   Operation 2759 'partselect' 'mult_V_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln17_666 = sext i4 %mult_V_789" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2760 'sext' 'sext_ln17_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%a_V_208 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_92"   --->   Operation 2761 'load' 'a_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln70_185 = sext i8 %a_V_208" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2762 'sext' 'sext_ln70_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i8 %a_V_208"   --->   Operation 2763 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln70_186 = sext i8 %a_V_208" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2764 'sext' 'sext_ln70_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln70_187 = sext i8 %a_V_208" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2765 'sext' 'sext_ln70_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (1.28ns)   --->   "%r_V_655 = sub i9 0, i9 %sext_ln70_187"   --->   Operation 2766 'sub' 'r_V_655' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%mult_V_790 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_655, i32 5, i32 8"   --->   Operation 2767 'partselect' 'mult_V_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln17_667 = sext i4 %mult_V_790" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2768 'sext' 'sext_ln17_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_208, i1 0"   --->   Operation 2769 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i9 %shl_ln1273_211"   --->   Operation 2770 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i9 %shl_ln1273_211"   --->   Operation 2771 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i9 %shl_ln1273_211"   --->   Operation 2772 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (1.30ns)   --->   "%r_V_656 = sub i10 0, i10 %sext_ln1273_298"   --->   Operation 2773 'sub' 'r_V_656' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_656, i32 5, i32 9"   --->   Operation 2774 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln17_668 = sext i5 %mult_V_791" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2775 'sext' 'sext_ln17_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_208, i32 5, i32 7"   --->   Operation 2776 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln17_669 = sext i3 %mult_V_792" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2777 'sext' 'sext_ln17_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_208, i4 0"   --->   Operation 2778 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i12 %shl_ln1273_212"   --->   Operation 2779 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_542 = sub i13 0, i13 %sext_ln1273_299"   --->   Operation 2780 'sub' 'sub_ln1273_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2781 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%r_V_657 = sub i13 %sub_ln1273_542, i13 %sext_ln1273_297"   --->   Operation 2781 'sub' 'r_V_657' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%mult_V_793 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_657, i32 5, i32 12"   --->   Operation 2782 'partselect' 'mult_V_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%mult_V_794 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_208, i32 4, i32 7"   --->   Operation 2783 'partselect' 'mult_V_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln17_670 = sext i4 %mult_V_794" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2784 'sext' 'sext_ln17_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_208, i2 0"   --->   Operation 2785 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i10 %shl_ln1273_213"   --->   Operation 2786 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (1.31ns)   --->   "%r_V_658 = sub i11 0, i11 %sext_ln1273_300"   --->   Operation 2787 'sub' 'r_V_658' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%mult_V_795 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_658, i32 5, i32 10"   --->   Operation 2788 'partselect' 'mult_V_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln17_671 = sext i6 %mult_V_795" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2789 'sext' 'sext_ln17_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (2.44ns)   --->   "%mul_ln1270_14 = mul i13 %sext_ln1270_5, i13 8166"   --->   Operation 2790 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%mult_V_796 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_14, i32 5, i32 12"   --->   Operation 2791 'partselect' 'mult_V_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (1.31ns)   --->   "%r_V_659 = sub i11 %sext_ln1273_300, i11 %sext_ln70_185"   --->   Operation 2792 'sub' 'r_V_659' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_659, i32 5, i32 10"   --->   Operation 2793 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln17_672 = sext i6 %mult_V_797" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2794 'sext' 'sext_ln17_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (1.31ns)   --->   "%r_V_660 = sub i11 %sext_ln70_185, i11 %sext_ln1273_300"   --->   Operation 2795 'sub' 'r_V_660' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%mult_V_798 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_660, i32 5, i32 10"   --->   Operation 2796 'partselect' 'mult_V_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln17_673 = sext i6 %mult_V_798" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2797 'sext' 'sext_ln17_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (1.33ns)   --->   "%r_V_661 = sub i11 %r_V_658, i11 %sext_ln70_185"   --->   Operation 2798 'sub' 'r_V_661' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%mult_V_799 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_661, i32 5, i32 10"   --->   Operation 2799 'partselect' 'mult_V_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_208, i3 0"   --->   Operation 2800 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i11 %shl_ln1273_214"   --->   Operation 2801 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (1.33ns)   --->   "%r_V_662 = sub i12 %sext_ln70_186, i12 %sext_ln1273_301"   --->   Operation 2802 'sub' 'r_V_662' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%mult_V_800 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_662, i32 5, i32 11"   --->   Operation 2803 'partselect' 'mult_V_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln818_140 = sext i7 %mult_V_800"   --->   Operation 2804 'sext' 'sext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (1.33ns)   --->   "%r_V_663 = sub i12 %sext_ln1273_296, i12 %sext_ln1273_301"   --->   Operation 2805 'sub' 'r_V_663' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_663, i32 5, i32 11"   --->   Operation 2806 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln818_141 = sext i7 %mult_V_801"   --->   Operation 2807 'sext' 'sext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_550 = sub i12 0, i12 %sext_ln1273_301"   --->   Operation 2808 'sub' 'sub_ln1273_550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2809 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_664 = sub i12 %sub_ln1273_550, i12 %sext_ln1273_296"   --->   Operation 2809 'sub' 'r_V_664' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%mult_V_802 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_664, i32 5, i32 11"   --->   Operation 2810 'partselect' 'mult_V_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln818_142 = sext i7 %mult_V_802"   --->   Operation 2811 'sext' 'sext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_208, i32 3, i32 7"   --->   Operation 2812 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln17_675 = sext i5 %mult_V_803" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2813 'sext' 'sext_ln17_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%a_V_209 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_91"   --->   Operation 2814 'load' 'a_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln70_188 = sext i8 %a_V_209" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2815 'sext' 'sext_ln70_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln70_189 = sext i8 %a_V_209" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2816 'sext' 'sext_ln70_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_209, i2 0"   --->   Operation 2817 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i10 %shl_ln1273_215"   --->   Operation 2818 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (1.31ns)   --->   "%r_V_666 = sub i11 %sext_ln70_189, i11 %sext_ln1273_302"   --->   Operation 2819 'sub' 'r_V_666' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%mult_V_804 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_666, i32 5, i32 10"   --->   Operation 2820 'partselect' 'mult_V_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (1.31ns)   --->   "%r_V_667 = sub i11 0, i11 %sext_ln1273_302"   --->   Operation 2821 'sub' 'r_V_667' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%mult_V_805 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_667, i32 5, i32 10"   --->   Operation 2822 'partselect' 'mult_V_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln17_677 = sext i6 %mult_V_805" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2823 'sext' 'sext_ln17_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%mult_V_806 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_209, i32 5, i32 7"   --->   Operation 2824 'partselect' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln17_678 = sext i3 %mult_V_806" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2825 'sext' 'sext_ln17_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%mult_V_807 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_209, i32 3, i32 7"   --->   Operation 2826 'partselect' 'mult_V_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln17_679 = sext i5 %mult_V_807" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2827 'sext' 'sext_ln17_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln17_680 = sext i5 %mult_V_807" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2828 'sext' 'sext_ln17_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_209, i1 0"   --->   Operation 2829 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i9 %shl_ln1273_216"   --->   Operation 2830 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i9 %shl_ln1273_216"   --->   Operation 2831 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (1.30ns)   --->   "%r_V_668 = sub i10 0, i10 %sext_ln1273_304"   --->   Operation 2832 'sub' 'r_V_668' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%mult_V_808 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_668, i32 5, i32 9"   --->   Operation 2833 'partselect' 'mult_V_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln17_681 = sext i5 %mult_V_808" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2834 'sext' 'sext_ln17_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (1.33ns)   --->   "%r_V_669 = sub i11 %r_V_667, i11 %sext_ln70_189"   --->   Operation 2835 'sub' 'r_V_669' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%mult_V_809 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_669, i32 5, i32 10"   --->   Operation 2836 'partselect' 'mult_V_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln17_682 = sext i6 %mult_V_809" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2837 'sext' 'sext_ln17_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (1.28ns)   --->   "%r_V_670 = sub i9 0, i9 %sext_ln70_188"   --->   Operation 2838 'sub' 'r_V_670' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_670, i32 5, i32 8"   --->   Operation 2839 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln17_683 = sext i4 %mult_V_810" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2840 'sext' 'sext_ln17_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_209, i3 0"   --->   Operation 2841 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i11 %shl_ln1273_217"   --->   Operation 2842 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (1.33ns)   --->   "%r_V_671 = sub i12 %sext_ln1273_303, i12 %sext_ln1273_305"   --->   Operation 2843 'sub' 'r_V_671' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%mult_V_811 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_671, i32 5, i32 11"   --->   Operation 2844 'partselect' 'mult_V_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln818_143 = sext i7 %mult_V_811"   --->   Operation 2845 'sext' 'sext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (1.31ns)   --->   "%r_V_672 = sub i11 %sext_ln1273_302, i11 %sext_ln70_189"   --->   Operation 2846 'sub' 'r_V_672' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_672, i32 5, i32 10"   --->   Operation 2847 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln17_684 = sext i6 %mult_V_812" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2848 'sext' 'sext_ln17_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%mult_V_813 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_209, i32 4, i32 7"   --->   Operation 2849 'partselect' 'mult_V_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln17_685 = sext i4 %mult_V_813" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2850 'sext' 'sext_ln17_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%a_V_210 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_90"   --->   Operation 2851 'load' 'a_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln70_190 = sext i8 %a_V_210" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2852 'sext' 'sext_ln70_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln70_191 = sext i8 %a_V_210" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2853 'sext' 'sext_ln70_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln70_192 = sext i8 %a_V_210" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2854 'sext' 'sext_ln70_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_210, i2 0"   --->   Operation 2855 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i10 %shl_ln1273_218"   --->   Operation 2856 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (1.31ns)   --->   "%r_V_674 = sub i11 0, i11 %sext_ln1273_306"   --->   Operation 2857 'sub' 'r_V_674' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%mult_V_814 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_674, i32 5, i32 10"   --->   Operation 2858 'partselect' 'mult_V_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln17_686 = sext i6 %mult_V_814" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2859 'sext' 'sext_ln17_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_210, i1 0"   --->   Operation 2860 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i9 %shl_ln1273_219"   --->   Operation 2861 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (1.30ns)   --->   "%r_V_675 = sub i10 0, i10 %sext_ln1273_307"   --->   Operation 2862 'sub' 'r_V_675' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_675, i32 5, i32 9"   --->   Operation 2863 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln17_687 = sext i5 %mult_V_815" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2864 'sext' 'sext_ln17_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (1.28ns)   --->   "%r_V_676 = sub i9 0, i9 %sext_ln70_192"   --->   Operation 2865 'sub' 'r_V_676' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%mult_V_816 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_676, i32 5, i32 8"   --->   Operation 2866 'partselect' 'mult_V_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln17_688 = sext i4 %mult_V_816" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2867 'sext' 'sext_ln17_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%mult_V_817 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_210, i32 5, i32 7"   --->   Operation 2868 'partselect' 'mult_V_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln17_689 = sext i3 %mult_V_817" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2869 'sext' 'sext_ln17_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (1.31ns)   --->   "%r_V_677 = sub i11 %sext_ln70_191, i11 %sext_ln1273_306"   --->   Operation 2870 'sub' 'r_V_677' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%mult_V_818 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_677, i32 5, i32 10"   --->   Operation 2871 'partselect' 'mult_V_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln17_690 = sext i6 %mult_V_818" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2872 'sext' 'sext_ln17_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%mult_V_819 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_210, i32 4, i32 7"   --->   Operation 2873 'partselect' 'mult_V_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln17_691 = sext i4 %mult_V_819" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2874 'sext' 'sext_ln17_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%mult_V_820 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_210, i32 3, i32 7"   --->   Operation 2875 'partselect' 'mult_V_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln17_692 = sext i5 %mult_V_820" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2876 'sext' 'sext_ln17_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (1.33ns)   --->   "%r_V_678 = sub i11 %r_V_674, i11 %sext_ln70_191"   --->   Operation 2877 'sub' 'r_V_678' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%mult_V_821 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_678, i32 5, i32 10"   --->   Operation 2878 'partselect' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln17_693 = sext i6 %mult_V_821" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2879 'sext' 'sext_ln17_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (2.44ns)   --->   "%r_V_679 = mul i13 %sext_ln70_190, i13 8179"   --->   Operation 2880 'mul' 'r_V_679' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%mult_V_822 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_679, i32 5, i32 12"   --->   Operation 2881 'partselect' 'mult_V_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (1.31ns)   --->   "%r_V_680 = sub i11 %sext_ln1273_306, i11 %sext_ln70_191"   --->   Operation 2882 'sub' 'r_V_680' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%mult_V_823 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_680, i32 5, i32 10"   --->   Operation 2883 'partselect' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%a_V_211 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_89"   --->   Operation 2884 'load' 'a_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln70_193 = sext i8 %a_V_211" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2885 'sext' 'sext_ln70_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln70_194 = sext i8 %a_V_211" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2886 'sext' 'sext_ln70_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_211, i2 0"   --->   Operation 2887 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i10 %shl_ln1273_220"   --->   Operation 2888 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (1.31ns)   --->   "%r_V_682 = sub i11 %sext_ln1273_308, i11 %sext_ln70_194"   --->   Operation 2889 'sub' 'r_V_682' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_682, i32 5, i32 10"   --->   Operation 2890 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln17_695 = sext i6 %mult_V_824" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2891 'sext' 'sext_ln17_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (1.31ns)   --->   "%r_V_683 = sub i11 0, i11 %sext_ln1273_308"   --->   Operation 2892 'sub' 'r_V_683' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%mult_V_825 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_683, i32 5, i32 10"   --->   Operation 2893 'partselect' 'mult_V_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln17_696 = sext i6 %mult_V_825" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2894 'sext' 'sext_ln17_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (1.31ns)   --->   "%r_V_684 = sub i11 %sext_ln70_194, i11 %sext_ln1273_308"   --->   Operation 2895 'sub' 'r_V_684' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%mult_V_826 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_684, i32 5, i32 10"   --->   Operation 2896 'partselect' 'mult_V_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln17_697 = sext i6 %mult_V_826" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2897 'sext' 'sext_ln17_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%mult_V_827 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_211, i32 3, i32 7"   --->   Operation 2898 'partselect' 'mult_V_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln17_698 = sext i5 %mult_V_827" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2899 'sext' 'sext_ln17_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_211, i1 0"   --->   Operation 2900 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i9 %shl_ln1273_221"   --->   Operation 2901 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (1.30ns)   --->   "%r_V_685 = sub i10 0, i10 %sext_ln1273_309"   --->   Operation 2902 'sub' 'r_V_685' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_685, i32 5, i32 9"   --->   Operation 2903 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln17_699 = sext i5 %mult_V_828" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2904 'sext' 'sext_ln17_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (1.33ns)   --->   "%r_V_686 = sub i11 %r_V_683, i11 %sext_ln70_194"   --->   Operation 2905 'sub' 'r_V_686' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_686, i32 5, i32 10"   --->   Operation 2906 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln17_700 = sext i6 %mult_V_829" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2907 'sext' 'sext_ln17_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (1.28ns)   --->   "%r_V_687 = sub i9 0, i9 %sext_ln70_193"   --->   Operation 2908 'sub' 'r_V_687' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_687, i32 5, i32 8"   --->   Operation 2909 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln17_701 = sext i4 %mult_V_830" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2910 'sext' 'sext_ln17_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_211, i32 4, i32 7"   --->   Operation 2911 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln17_702 = sext i4 %mult_V_831" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2912 'sext' 'sext_ln17_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_211, i32 5, i32 7"   --->   Operation 2913 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln17_703 = sext i3 %mult_V_832" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2914 'sext' 'sext_ln17_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln17_704 = sext i3 %mult_V_832" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2915 'sext' 'sext_ln17_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%a_V_212 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_88"   --->   Operation 2916 'load' 'a_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln70_195 = sext i8 %a_V_212" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2917 'sext' 'sext_ln70_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln70_196 = sext i8 %a_V_212" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2918 'sext' 'sext_ln70_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_212, i2 0"   --->   Operation 2919 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i10 %shl_ln1273_222"   --->   Operation 2920 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (1.31ns)   --->   "%r_V_689 = sub i11 0, i11 %sext_ln1273_310"   --->   Operation 2921 'sub' 'r_V_689' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_689, i32 5, i32 10"   --->   Operation 2922 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln17_705 = sext i6 %mult_V_833" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2923 'sext' 'sext_ln17_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (1.31ns)   --->   "%r_V_690 = sub i11 %sext_ln70_196, i11 %sext_ln1273_310"   --->   Operation 2924 'sub' 'r_V_690' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%mult_V_834 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_690, i32 5, i32 10"   --->   Operation 2925 'partselect' 'mult_V_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln17_706 = sext i6 %mult_V_834" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2926 'sext' 'sext_ln17_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (1.28ns)   --->   "%r_V_691 = sub i9 0, i9 %sext_ln70_195"   --->   Operation 2927 'sub' 'r_V_691' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_691, i32 5, i32 8"   --->   Operation 2928 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln17_707 = sext i4 %mult_V_835" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2929 'sext' 'sext_ln17_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_212, i1 0"   --->   Operation 2930 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i9 %shl_ln1273_223"   --->   Operation 2931 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i9 %shl_ln1273_223"   --->   Operation 2932 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (1.30ns)   --->   "%r_V_692 = sub i10 0, i10 %sext_ln1273_312"   --->   Operation 2933 'sub' 'r_V_692' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%mult_V_836 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_692, i32 5, i32 9"   --->   Operation 2934 'partselect' 'mult_V_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln17_708 = sext i5 %mult_V_836" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2935 'sext' 'sext_ln17_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (1.33ns)   --->   "%r_V_693 = sub i11 %r_V_689, i11 %sext_ln70_196"   --->   Operation 2936 'sub' 'r_V_693' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_693, i32 5, i32 10"   --->   Operation 2937 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln17_709 = sext i6 %mult_V_837" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2938 'sext' 'sext_ln17_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_212, i32 4, i32 7"   --->   Operation 2939 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln17_710 = sext i4 %mult_V_838" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2940 'sext' 'sext_ln17_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%mult_V_839 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_212, i32 3, i32 7"   --->   Operation 2941 'partselect' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln17_711 = sext i5 %mult_V_839" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2942 'sext' 'sext_ln17_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (1.31ns)   --->   "%r_V_694 = sub i11 %sext_ln1273_310, i11 %sext_ln70_196"   --->   Operation 2943 'sub' 'r_V_694' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%mult_V_840 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_694, i32 5, i32 10"   --->   Operation 2944 'partselect' 'mult_V_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln17_712 = sext i6 %mult_V_840" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2945 'sext' 'sext_ln17_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%mult_V_841 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_212, i32 5, i32 7"   --->   Operation 2946 'partselect' 'mult_V_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln17_713 = sext i3 %mult_V_841" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2947 'sext' 'sext_ln17_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_212, i3 0"   --->   Operation 2948 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i11 %shl_ln1273_224"   --->   Operation 2949 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (1.33ns)   --->   "%r_V_695 = sub i12 %sext_ln1273_311, i12 %sext_ln1273_313"   --->   Operation 2950 'sub' 'r_V_695' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_695, i32 5, i32 11"   --->   Operation 2951 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln818_144 = sext i7 %mult_V_842"   --->   Operation 2952 'sext' 'sext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%a_V_213 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_87"   --->   Operation 2953 'load' 'a_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln70_197 = sext i8 %a_V_213" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2954 'sext' 'sext_ln70_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln70_198 = sext i8 %a_V_213" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2955 'sext' 'sext_ln70_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_213, i32 5, i32 7"   --->   Operation 2956 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln17_714 = sext i3 %mult_V_843" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2957 'sext' 'sext_ln17_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (1.28ns)   --->   "%r_V_697 = sub i9 0, i9 %sext_ln70_198"   --->   Operation 2958 'sub' 'r_V_697' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_697, i32 5, i32 8"   --->   Operation 2959 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln17_715 = sext i4 %mult_V_844" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2960 'sext' 'sext_ln17_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_213, i2 0"   --->   Operation 2961 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i10 %shl_ln1273_225"   --->   Operation 2962 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (1.31ns)   --->   "%r_V_698 = sub i11 %sext_ln70_197, i11 %sext_ln1273_314"   --->   Operation 2963 'sub' 'r_V_698' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%mult_V_845 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_698, i32 5, i32 10"   --->   Operation 2964 'partselect' 'mult_V_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln17_716 = sext i6 %mult_V_845" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2965 'sext' 'sext_ln17_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (1.31ns)   --->   "%r_V_699 = sub i11 0, i11 %sext_ln1273_314"   --->   Operation 2966 'sub' 'r_V_699' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_699, i32 5, i32 10"   --->   Operation 2967 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln17_717 = sext i6 %mult_V_846" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2968 'sext' 'sext_ln17_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_213, i1 0"   --->   Operation 2969 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i9 %shl_ln1273_226"   --->   Operation 2970 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i9 %shl_ln1273_226"   --->   Operation 2971 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (1.30ns)   --->   "%r_V_700 = sub i10 0, i10 %sext_ln1273_316"   --->   Operation 2972 'sub' 'r_V_700' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%mult_V_847 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_700, i32 5, i32 9"   --->   Operation 2973 'partselect' 'mult_V_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln17_718 = sext i5 %mult_V_847" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2974 'sext' 'sext_ln17_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_213, i3 0"   --->   Operation 2975 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i11 %shl_ln1273_227"   --->   Operation 2976 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (1.33ns)   --->   "%r_V_701 = sub i12 %sext_ln1273_317, i12 %sext_ln1273_315"   --->   Operation 2977 'sub' 'r_V_701' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_701, i32 5, i32 11"   --->   Operation 2978 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln818_145 = sext i7 %mult_V_848"   --->   Operation 2979 'sext' 'sext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (1.31ns)   --->   "%r_V_702 = sub i11 %sext_ln1273_314, i11 %sext_ln70_197"   --->   Operation 2980 'sub' 'r_V_702' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_702, i32 5, i32 10"   --->   Operation 2981 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln17_719 = sext i6 %mult_V_849" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2982 'sext' 'sext_ln17_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%mult_V_850 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_213, i32 3, i32 7"   --->   Operation 2983 'partselect' 'mult_V_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln17_720 = sext i5 %mult_V_850" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2984 'sext' 'sext_ln17_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%mult_V_851 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_213, i32 4, i32 7"   --->   Operation 2985 'partselect' 'mult_V_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln17_721 = sext i4 %mult_V_851" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2986 'sext' 'sext_ln17_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%a_V_214 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_86"   --->   Operation 2987 'load' 'a_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln70_199 = sext i8 %a_V_214" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2988 'sext' 'sext_ln70_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln70_200 = sext i8 %a_V_214" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2989 'sext' 'sext_ln70_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_852 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_214, i32 5, i32 7"   --->   Operation 2990 'partselect' 'mult_V_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln17_722 = sext i3 %mult_V_852" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2991 'sext' 'sext_ln17_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%mult_V_853 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_214, i32 4, i32 7"   --->   Operation 2992 'partselect' 'mult_V_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln17_723 = sext i4 %mult_V_853" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2993 'sext' 'sext_ln17_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_214, i2 0"   --->   Operation 2994 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i10 %shl_ln1273_228"   --->   Operation 2995 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (1.31ns)   --->   "%r_V_708 = sub i11 0, i11 %sext_ln1273_318"   --->   Operation 2996 'sub' 'r_V_708' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (1.33ns)   --->   "%r_V_704 = sub i11 %r_V_708, i11 %sext_ln70_200"   --->   Operation 2997 'sub' 'r_V_704' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_704, i32 5, i32 10"   --->   Operation 2998 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln17_724 = sext i6 %mult_V_854" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2999 'sext' 'sext_ln17_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (1.31ns)   --->   "%r_V_705 = sub i11 %sext_ln1273_318, i11 %sext_ln70_200"   --->   Operation 3000 'sub' 'r_V_705' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%mult_V_855 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_705, i32 5, i32 10"   --->   Operation 3001 'partselect' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln17_725 = sext i6 %mult_V_855" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3002 'sext' 'sext_ln17_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (1.28ns)   --->   "%r_V_706 = sub i9 0, i9 %sext_ln70_199"   --->   Operation 3003 'sub' 'r_V_706' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_706, i32 5, i32 8"   --->   Operation 3004 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln17_726 = sext i4 %mult_V_856" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3005 'sext' 'sext_ln17_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_214, i1 0"   --->   Operation 3006 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i9 %shl_ln1273_229"   --->   Operation 3007 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (1.30ns)   --->   "%r_V_707 = sub i10 0, i10 %sext_ln1273_319"   --->   Operation 3008 'sub' 'r_V_707' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%mult_V_857 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_707, i32 5, i32 9"   --->   Operation 3009 'partselect' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln17_727 = sext i5 %mult_V_857" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3010 'sext' 'sext_ln17_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_708, i32 5, i32 10"   --->   Operation 3011 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln17_728 = sext i6 %mult_V_858" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3012 'sext' 'sext_ln17_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (1.31ns)   --->   "%r_V_709 = sub i11 %sext_ln70_200, i11 %sext_ln1273_318"   --->   Operation 3013 'sub' 'r_V_709' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_709, i32 5, i32 10"   --->   Operation 3014 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln17_729 = sext i6 %mult_V_859" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3015 'sext' 'sext_ln17_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%a_V_215 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_85"   --->   Operation 3016 'load' 'a_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln70_201 = sext i8 %a_V_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3017 'sext' 'sext_ln70_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln70_202 = sext i8 %a_V_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3018 'sext' 'sext_ln70_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln70_203 = sext i8 %a_V_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3019 'sext' 'sext_ln70_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_215, i3 0"   --->   Operation 3020 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i11 %shl_ln1273_230"   --->   Operation 3021 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (1.33ns)   --->   "%r_V_719 = sub i12 0, i12 %sext_ln1273_320"   --->   Operation 3022 'sub' 'r_V_719' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_215, i1 0"   --->   Operation 3023 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i9 %shl_ln1273_231"   --->   Operation 3024 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i9 %shl_ln1273_231"   --->   Operation 3025 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (1.35ns)   --->   "%r_V_711 = sub i12 %r_V_719, i12 %sext_ln1273_322"   --->   Operation 3026 'sub' 'r_V_711' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%mult_V_860 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_711, i32 5, i32 11"   --->   Operation 3027 'partselect' 'mult_V_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln818_146 = sext i7 %mult_V_860"   --->   Operation 3028 'sext' 'sext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%mult_V_861 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_215, i32 5, i32 7"   --->   Operation 3029 'partselect' 'mult_V_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln17_730 = sext i3 %mult_V_861" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3030 'sext' 'sext_ln17_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (1.28ns)   --->   "%r_V_712 = sub i9 0, i9 %sext_ln70_202"   --->   Operation 3031 'sub' 'r_V_712' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_712, i32 5, i32 8"   --->   Operation 3032 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln17_731 = sext i4 %mult_V_862" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3033 'sext' 'sext_ln17_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_215, i2 0"   --->   Operation 3034 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i10 %shl_ln1273_232"   --->   Operation 3035 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i10 %shl_ln1273_232"   --->   Operation 3036 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (1.31ns)   --->   "%r_V_713 = sub i11 %sext_ln1273_324, i11 %sext_ln70_203"   --->   Operation 3037 'sub' 'r_V_713' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%mult_V_863 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_713, i32 5, i32 10"   --->   Operation 3038 'partselect' 'mult_V_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln17_732 = sext i6 %mult_V_863" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3039 'sext' 'sext_ln17_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_594 = sub i11 0, i11 %sext_ln1273_324"   --->   Operation 3040 'sub' 'sub_ln1273_594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3041 [1/1] (1.13ns) (root node of TernaryAdder)   --->   "%r_V_714 = sub i11 %sub_ln1273_594, i11 %sext_ln70_203"   --->   Operation 3041 'sub' 'r_V_714' <Predicate = true> <Delay = 1.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_714, i32 5, i32 10"   --->   Operation 3042 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln17_733 = sext i6 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3043 'sext' 'sext_ln17_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (1.31ns)   --->   "%r_V_715 = sub i11 %sext_ln70_203, i11 %sext_ln1273_324"   --->   Operation 3044 'sub' 'r_V_715' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_715, i32 5, i32 10"   --->   Operation 3045 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln17_734 = sext i6 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3046 'sext' 'sext_ln17_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (1.30ns)   --->   "%r_V_716 = sub i10 0, i10 %sext_ln1273_321"   --->   Operation 3047 'sub' 'r_V_716' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_716, i32 5, i32 9"   --->   Operation 3048 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln17_735 = sext i5 %mult_V_866" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3049 'sext' 'sext_ln17_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (2.44ns)   --->   "%mul_ln1270_15 = mul i13 %sext_ln70_201, i13 8173"   --->   Operation 3050 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%mult_V_867 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_15, i32 5, i32 12"   --->   Operation 3051 'partselect' 'mult_V_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (1.33ns)   --->   "%r_V_717 = sub i12 %sext_ln1273_320, i12 %sext_ln1273_322"   --->   Operation 3052 'sub' 'r_V_717' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_717, i32 5, i32 11"   --->   Operation 3053 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.00ns)   --->   "%sext_ln818_148 = sext i7 %mult_V_868"   --->   Operation 3054 'sext' 'sext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3055 [1/1] (2.44ns)   --->   "%r_V_718 = mul i13 %sext_ln70_201, i13 8181"   --->   Operation 3055 'mul' 'r_V_718' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3056 [1/1] (0.00ns)   --->   "%mult_V_869 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_718, i32 5, i32 12"   --->   Operation 3056 'partselect' 'mult_V_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_719, i32 5, i32 11"   --->   Operation 3057 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln818_149 = sext i7 %mult_V_870"   --->   Operation 3058 'sext' 'sext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (1.33ns)   --->   "%r_V_720 = add i12 %sext_ln1273_320, i12 %sext_ln1273_322"   --->   Operation 3059 'add' 'r_V_720' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_720, i32 5, i32 11"   --->   Operation 3060 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln818_150 = sext i7 %mult_V_871"   --->   Operation 3061 'sext' 'sext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_215, i4 0"   --->   Operation 3062 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i12 %shl_ln1273_233"   --->   Operation 3063 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (1.35ns)   --->   "%r_V_721 = sub i13 %sext_ln1273_323, i13 %sext_ln1273_325"   --->   Operation 3064 'sub' 'r_V_721' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%mult_V_872 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_721, i32 5, i32 12"   --->   Operation 3065 'partselect' 'mult_V_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%mult_V_873 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_215, i32 4, i32 7"   --->   Operation 3066 'partselect' 'mult_V_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln17_736 = sext i4 %mult_V_873" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3067 'sext' 'sext_ln17_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_215, i32 3, i32 7"   --->   Operation 3068 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln17_737 = sext i5 %mult_V_874" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3069 'sext' 'sext_ln17_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%a_V_216 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_84"   --->   Operation 3070 'load' 'a_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln70_204 = sext i8 %a_V_216" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3071 'sext' 'sext_ln70_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln70_205 = sext i8 %a_V_216" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3072 'sext' 'sext_ln70_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_216, i32 3, i32 7"   --->   Operation 3073 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln17_738 = sext i5 %mult_V_875" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3074 'sext' 'sext_ln17_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_216, i2 0"   --->   Operation 3075 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i10 %shl_ln1273_234"   --->   Operation 3076 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (1.31ns)   --->   "%r_V_723 = sub i11 0, i11 %sext_ln1273_326"   --->   Operation 3077 'sub' 'r_V_723' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_723, i32 5, i32 10"   --->   Operation 3078 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln17_739 = sext i6 %mult_V_876" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3079 'sext' 'sext_ln17_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (1.33ns)   --->   "%r_V_724 = sub i11 %r_V_723, i11 %sext_ln70_205"   --->   Operation 3080 'sub' 'r_V_724' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%mult_V_877 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_724, i32 5, i32 10"   --->   Operation 3081 'partselect' 'mult_V_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln17_740 = sext i6 %mult_V_877" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3082 'sext' 'sext_ln17_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_216, i3 0"   --->   Operation 3083 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i11 %shl_ln1273_235"   --->   Operation 3084 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (1.33ns)   --->   "%r_V_725 = sub i12 0, i12 %sext_ln1273_327"   --->   Operation 3085 'sub' 'r_V_725' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_725, i32 5, i32 11"   --->   Operation 3086 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln818_151 = sext i7 %mult_V_878"   --->   Operation 3087 'sext' 'sext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%mult_V_879 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_216, i32 5, i32 7"   --->   Operation 3088 'partselect' 'mult_V_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln17_741 = sext i3 %mult_V_879" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3089 'sext' 'sext_ln17_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_880 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_216, i32 4, i32 7"   --->   Operation 3090 'partselect' 'mult_V_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln17_742 = sext i4 %mult_V_880" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3091 'sext' 'sext_ln17_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (1.31ns)   --->   "%r_V_726 = sub i11 %sext_ln1273_326, i11 %sext_ln70_205"   --->   Operation 3092 'sub' 'r_V_726' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%mult_V_881 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_726, i32 5, i32 10"   --->   Operation 3093 'partselect' 'mult_V_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln17_743 = sext i6 %mult_V_881" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3094 'sext' 'sext_ln17_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (1.28ns)   --->   "%r_V_727 = sub i9 0, i9 %sext_ln70_204"   --->   Operation 3095 'sub' 'r_V_727' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_727, i32 5, i32 8"   --->   Operation 3096 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln17_744 = sext i4 %mult_V_882" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3097 'sext' 'sext_ln17_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (1.31ns)   --->   "%r_V_728 = sub i11 %sext_ln70_205, i11 %sext_ln1273_326"   --->   Operation 3098 'sub' 'r_V_728' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_728, i32 5, i32 10"   --->   Operation 3099 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln17_745 = sext i6 %mult_V_883" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3100 'sext' 'sext_ln17_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_216, i1 0"   --->   Operation 3101 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i9 %shl_ln1273_236"   --->   Operation 3102 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (1.33ns)   --->   "%r_V_729 = sub i12 %sext_ln1273_327, i12 %sext_ln1273_328"   --->   Operation 3103 'sub' 'r_V_729' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_729, i32 5, i32 11"   --->   Operation 3104 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln818_153 = sext i7 %mult_V_884"   --->   Operation 3105 'sext' 'sext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (1.33ns)   --->   "%r_V_730 = sub i12 %sext_ln1273_328, i12 %sext_ln1273_327"   --->   Operation 3106 'sub' 'r_V_730' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%mult_V_885 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_730, i32 5, i32 11"   --->   Operation 3107 'partselect' 'mult_V_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln818_154 = sext i7 %mult_V_885"   --->   Operation 3108 'sext' 'sext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%a_V_217 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_83"   --->   Operation 3109 'load' 'a_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln70_206 = sext i8 %a_V_217" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3110 'sext' 'sext_ln70_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%sext_ln70_207 = sext i8 %a_V_217" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3111 'sext' 'sext_ln70_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln70_208 = sext i8 %a_V_217" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3112 'sext' 'sext_ln70_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln70_209 = sext i8 %a_V_217" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3113 'sext' 'sext_ln70_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%mult_V_886 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_217, i32 5, i32 7"   --->   Operation 3114 'partselect' 'mult_V_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln17_746 = sext i3 %mult_V_886" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3115 'sext' 'sext_ln17_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_217, i32 4, i32 7"   --->   Operation 3116 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln17_747 = sext i4 %mult_V_887" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3117 'sext' 'sext_ln17_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_217, i3 0"   --->   Operation 3118 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i11 %shl_ln1273_237"   --->   Operation 3119 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i11 %shl_ln1273_237"   --->   Operation 3120 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_217, i1 0"   --->   Operation 3121 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i9 %shl_ln1273_238"   --->   Operation 3122 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i9 %shl_ln1273_238"   --->   Operation 3123 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (1.33ns)   --->   "%r_V_732 = sub i12 %sext_ln1273_332, i12 %sext_ln1273_330"   --->   Operation 3124 'sub' 'r_V_732' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%mult_V_888 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_732, i32 5, i32 11"   --->   Operation 3125 'partselect' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln818_155 = sext i7 %mult_V_888"   --->   Operation 3126 'sext' 'sext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (1.28ns)   --->   "%r_V_733 = sub i9 0, i9 %sext_ln70_208"   --->   Operation 3127 'sub' 'r_V_733' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%mult_V_889 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_733, i32 5, i32 8"   --->   Operation 3128 'partselect' 'mult_V_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln17_748 = sext i4 %mult_V_889" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3129 'sext' 'sext_ln17_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (1.30ns)   --->   "%r_V_734 = sub i10 0, i10 %sext_ln1273_331"   --->   Operation 3130 'sub' 'r_V_734' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_734, i32 5, i32 9"   --->   Operation 3131 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln17_749 = sext i5 %mult_V_890" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3132 'sext' 'sext_ln17_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_217, i2 0"   --->   Operation 3133 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i10 %shl_ln1273_239"   --->   Operation 3134 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (1.31ns)   --->   "%r_V_735 = sub i11 0, i11 %sext_ln1273_333"   --->   Operation 3135 'sub' 'r_V_735' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%mult_V_891 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_735, i32 5, i32 10"   --->   Operation 3136 'partselect' 'mult_V_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln17_750 = sext i6 %mult_V_891" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3137 'sext' 'sext_ln17_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (1.33ns)   --->   "%r_V_736 = sub i12 %sext_ln1273_330, i12 %sext_ln70_207"   --->   Operation 3138 'sub' 'r_V_736' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%mult_V_892 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_736, i32 5, i32 11"   --->   Operation 3139 'partselect' 'mult_V_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln818_156 = sext i7 %mult_V_892"   --->   Operation 3140 'sext' 'sext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (1.31ns)   --->   "%r_V_737 = sub i11 %sext_ln70_209, i11 %sext_ln1273_333"   --->   Operation 3141 'sub' 'r_V_737' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_737, i32 5, i32 10"   --->   Operation 3142 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_217, i5 0"   --->   Operation 3143 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (1.36ns)   --->   "%r_V_738 = sub i13 %sext_ln1273_329, i13 %shl_ln1273_240"   --->   Operation 3144 'sub' 'r_V_738' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%mult_V_894 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_738, i32 5, i32 12"   --->   Operation 3145 'partselect' 'mult_V_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (1.31ns)   --->   "%r_V_739 = sub i11 %sext_ln1273_333, i11 %sext_ln70_209"   --->   Operation 3146 'sub' 'r_V_739' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_739, i32 5, i32 10"   --->   Operation 3147 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln17_752 = sext i6 %mult_V_895" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3148 'sext' 'sext_ln17_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (2.44ns)   --->   "%r_V_740 = mul i13 %sext_ln70_206, i13 11"   --->   Operation 3149 'mul' 'r_V_740' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_740, i32 5, i32 12"   --->   Operation 3150 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_217, i32 3, i32 7"   --->   Operation 3151 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln17_753 = sext i5 %mult_V_897" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3152 'sext' 'sext_ln17_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (1.33ns)   --->   "%r_V_741 = sub i12 %sext_ln1273_330, i12 %sext_ln1273_332"   --->   Operation 3153 'sub' 'r_V_741' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_741, i32 5, i32 11"   --->   Operation 3154 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln818_157 = sext i7 %mult_V_898"   --->   Operation 3155 'sext' 'sext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%a_V_218 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_82"   --->   Operation 3156 'load' 'a_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln70_210 = sext i8 %a_V_218" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3157 'sext' 'sext_ln70_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln70_211 = sext i8 %a_V_218" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3158 'sext' 'sext_ln70_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_218, i2 0"   --->   Operation 3159 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i10 %shl_ln1273_241"   --->   Operation 3160 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (1.31ns)   --->   "%r_V_743 = sub i11 %sext_ln70_211, i11 %sext_ln1273_334"   --->   Operation 3161 'sub' 'r_V_743' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_743, i32 5, i32 10"   --->   Operation 3162 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln17_754 = sext i6 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3163 'sext' 'sext_ln17_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (1.31ns)   --->   "%r_V_744 = sub i11 %sext_ln1273_334, i11 %sext_ln70_211"   --->   Operation 3164 'sub' 'r_V_744' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_744, i32 5, i32 10"   --->   Operation 3165 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln17_755 = sext i6 %mult_V_900" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3166 'sext' 'sext_ln17_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_218, i32 4, i32 7"   --->   Operation 3167 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln17_756 = sext i4 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3168 'sext' 'sext_ln17_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (1.31ns)   --->   "%r_V_746 = sub i11 0, i11 %sext_ln1273_334"   --->   Operation 3169 'sub' 'r_V_746' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3170 [1/1] (1.33ns)   --->   "%r_V_745 = sub i11 %r_V_746, i11 %sext_ln70_211"   --->   Operation 3170 'sub' 'r_V_745' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%mult_V_902 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_745, i32 5, i32 10"   --->   Operation 3171 'partselect' 'mult_V_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln17_757 = sext i6 %mult_V_902" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3172 'sext' 'sext_ln17_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_746, i32 5, i32 10"   --->   Operation 3173 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln17_758 = sext i6 %mult_V_903" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3174 'sext' 'sext_ln17_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_218, i32 5, i32 7"   --->   Operation 3175 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln17_759 = sext i3 %mult_V_904" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3176 'sext' 'sext_ln17_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln17_760 = sext i3 %mult_V_904" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3177 'sext' 'sext_ln17_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (1.28ns)   --->   "%r_V_747 = sub i9 0, i9 %sext_ln70_210"   --->   Operation 3178 'sub' 'r_V_747' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_747, i32 5, i32 8"   --->   Operation 3179 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln17_761 = sext i4 %mult_V_905" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3180 'sext' 'sext_ln17_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_218, i1 0"   --->   Operation 3181 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i9 %shl_ln1273_242"   --->   Operation 3182 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.30ns)   --->   "%r_V_748 = sub i10 0, i10 %sext_ln1273_335"   --->   Operation 3183 'sub' 'r_V_748' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_748, i32 5, i32 9"   --->   Operation 3184 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln17_762 = sext i5 %mult_V_906" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3185 'sext' 'sext_ln17_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_218, i32 3, i32 7"   --->   Operation 3186 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln17_763 = sext i5 %mult_V_907" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3187 'sext' 'sext_ln17_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%a_V_219 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_81"   --->   Operation 3188 'load' 'a_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln70_212 = sext i8 %a_V_219" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3189 'sext' 'sext_ln70_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln70_213 = sext i8 %a_V_219" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3190 'sext' 'sext_ln70_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_219, i2 0"   --->   Operation 3191 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i10 %shl_ln1273_243"   --->   Operation 3192 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (1.31ns)   --->   "%r_V_750 = sub i11 %sext_ln1273_336, i11 %sext_ln70_213"   --->   Operation 3193 'sub' 'r_V_750' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_750, i32 5, i32 10"   --->   Operation 3194 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln17_764 = sext i6 %mult_V_908" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3195 'sext' 'sext_ln17_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_219, i32 4, i32 7"   --->   Operation 3196 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln17_765 = sext i4 %mult_V_909" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3197 'sext' 'sext_ln17_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_219, i1 0"   --->   Operation 3198 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i9 %shl_ln1273_244"   --->   Operation 3199 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i9 %shl_ln1273_244"   --->   Operation 3200 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (1.30ns)   --->   "%r_V_751 = sub i10 0, i10 %sext_ln1273_338"   --->   Operation 3201 'sub' 'r_V_751' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_751, i32 5, i32 9"   --->   Operation 3202 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln17_766 = sext i5 %mult_V_910" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3203 'sext' 'sext_ln17_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (1.28ns)   --->   "%r_V_752 = sub i9 0, i9 %sext_ln70_212"   --->   Operation 3204 'sub' 'r_V_752' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_752, i32 5, i32 8"   --->   Operation 3205 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln17_767 = sext i4 %mult_V_911" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3206 'sext' 'sext_ln17_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (1.31ns)   --->   "%r_V_753 = sub i11 0, i11 %sext_ln1273_336"   --->   Operation 3207 'sub' 'r_V_753' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%mult_V_912 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_753, i32 5, i32 10"   --->   Operation 3208 'partselect' 'mult_V_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln17_768 = sext i6 %mult_V_912" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3209 'sext' 'sext_ln17_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_219, i32 5, i32 7"   --->   Operation 3210 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln17_769 = sext i3 %mult_V_913" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3211 'sext' 'sext_ln17_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%mult_V_914 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_219, i32 3, i32 7"   --->   Operation 3212 'partselect' 'mult_V_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln17_770 = sext i5 %mult_V_914" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3213 'sext' 'sext_ln17_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (1.31ns)   --->   "%r_V_754 = sub i11 %sext_ln70_213, i11 %sext_ln1273_336"   --->   Operation 3214 'sub' 'r_V_754' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_754, i32 5, i32 10"   --->   Operation 3215 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln17_771 = sext i6 %mult_V_915" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3216 'sext' 'sext_ln17_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_219, i3 0"   --->   Operation 3217 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i11 %shl_ln1273_245"   --->   Operation 3218 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (1.33ns)   --->   "%r_V_755 = sub i12 %sext_ln1273_337, i12 %sext_ln1273_339"   --->   Operation 3219 'sub' 'r_V_755' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_755, i32 5, i32 11"   --->   Operation 3220 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln818_159 = sext i7 %mult_V_916"   --->   Operation 3221 'sext' 'sext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%a_V_220 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_80"   --->   Operation 3222 'load' 'a_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln70_214 = sext i8 %a_V_220" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3223 'sext' 'sext_ln70_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln70_215 = sext i8 %a_V_220" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3224 'sext' 'sext_ln70_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_220, i2 0"   --->   Operation 3225 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i10 %shl_ln1273_246"   --->   Operation 3226 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (1.31ns)   --->   "%r_V_757 = add i11 %sext_ln1273_340, i11 %sext_ln70_215"   --->   Operation 3227 'add' 'r_V_757' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3228 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_757, i32 5, i32 10"   --->   Operation 3228 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln17_772 = sext i6 %mult_V_917" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3229 'sext' 'sext_ln17_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (1.31ns)   --->   "%r_V_758 = sub i11 %sext_ln70_215, i11 %sext_ln1273_340"   --->   Operation 3230 'sub' 'r_V_758' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_758, i32 5, i32 10"   --->   Operation 3231 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln17_773 = sext i6 %mult_V_918" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3232 'sext' 'sext_ln17_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_220, i4 0"   --->   Operation 3233 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i12 %shl_ln1273_247"   --->   Operation 3234 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_220, i1 0"   --->   Operation 3235 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i9 %shl_ln1273_248"   --->   Operation 3236 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i9 %shl_ln1273_248"   --->   Operation 3237 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i9 %shl_ln1273_248"   --->   Operation 3238 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (1.35ns)   --->   "%r_V_759 = sub i13 %sext_ln1273_344, i13 %sext_ln1273_341"   --->   Operation 3239 'sub' 'r_V_759' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_759, i32 5, i32 12"   --->   Operation 3240 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (1.30ns)   --->   "%r_V_760 = sub i10 0, i10 %sext_ln1273_343"   --->   Operation 3241 'sub' 'r_V_760' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_760, i32 5, i32 9"   --->   Operation 3242 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln17_774 = sext i5 %mult_V_920" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3243 'sext' 'sext_ln17_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln17_775 = sext i5 %mult_V_920" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3244 'sext' 'sext_ln17_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_220, i32 4, i32 7"   --->   Operation 3245 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln17_776 = sext i4 %mult_V_921" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3246 'sext' 'sext_ln17_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (1.31ns)   --->   "%r_V_765 = sub i11 0, i11 %sext_ln1273_340"   --->   Operation 3247 'sub' 'r_V_765' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3248 [1/1] (1.33ns)   --->   "%r_V_761 = sub i11 %r_V_765, i11 %sext_ln70_215"   --->   Operation 3248 'sub' 'r_V_761' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%mult_V_922 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_761, i32 5, i32 10"   --->   Operation 3249 'partselect' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln17_777 = sext i6 %mult_V_922" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3250 'sext' 'sext_ln17_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_220, i3 0"   --->   Operation 3251 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i11 %shl_ln1273_249"   --->   Operation 3252 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (1.33ns)   --->   "%r_V_762 = sub i12 0, i12 %sext_ln1273_345"   --->   Operation 3253 'sub' 'r_V_762' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%mult_V_923 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_762, i32 5, i32 11"   --->   Operation 3254 'partselect' 'mult_V_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln818_160 = sext i7 %mult_V_923"   --->   Operation 3255 'sext' 'sext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%mult_V_924 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_220, i32 5, i32 7"   --->   Operation 3256 'partselect' 'mult_V_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln17_778 = sext i3 %mult_V_924" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3257 'sext' 'sext_ln17_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (1.31ns)   --->   "%r_V_763 = sub i11 %sext_ln1273_340, i11 %sext_ln70_215"   --->   Operation 3258 'sub' 'r_V_763' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_763, i32 5, i32 10"   --->   Operation 3259 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln17_779 = sext i6 %mult_V_925" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3260 'sext' 'sext_ln17_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_220, i32 3, i32 7"   --->   Operation 3261 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln17_780 = sext i5 %mult_V_926" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3262 'sext' 'sext_ln17_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (1.33ns)   --->   "%r_V_764 = sub i12 %sext_ln1273_342, i12 %sext_ln1273_345"   --->   Operation 3263 'sub' 'r_V_764' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_764, i32 5, i32 11"   --->   Operation 3264 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln818_161 = sext i7 %mult_V_927"   --->   Operation 3265 'sext' 'sext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_765, i32 5, i32 10"   --->   Operation 3266 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln17_781 = sext i6 %mult_V_928" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3267 'sext' 'sext_ln17_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (1.28ns)   --->   "%r_V_766 = sub i9 0, i9 %sext_ln70_214"   --->   Operation 3268 'sub' 'r_V_766' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_766, i32 5, i32 8"   --->   Operation 3269 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln17_782 = sext i4 %mult_V_929" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3270 'sext' 'sext_ln17_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%a_V_221 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_79"   --->   Operation 3271 'load' 'a_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln70_216 = sext i8 %a_V_221" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3272 'sext' 'sext_ln70_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln70_217 = sext i8 %a_V_221" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3273 'sext' 'sext_ln70_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_221, i3 0"   --->   Operation 3274 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i11 %shl_ln1273_250"   --->   Operation 3275 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (1.33ns)   --->   "%r_V_768 = sub i12 0, i12 %sext_ln1273_346"   --->   Operation 3276 'sub' 'r_V_768' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%mult_V_930 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_768, i32 5, i32 11"   --->   Operation 3277 'partselect' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln818_162 = sext i7 %mult_V_930"   --->   Operation 3278 'sext' 'sext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_221, i2 0"   --->   Operation 3279 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i10 %shl_ln1273_251"   --->   Operation 3280 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i10 %shl_ln1273_251"   --->   Operation 3281 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (1.31ns)   --->   "%r_V_777 = sub i11 0, i11 %sext_ln1273_348"   --->   Operation 3282 'sub' 'r_V_777' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (1.33ns)   --->   "%r_V_769 = sub i11 %r_V_777, i11 %sext_ln70_217"   --->   Operation 3283 'sub' 'r_V_769' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%mult_V_931 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_769, i32 5, i32 10"   --->   Operation 3284 'partselect' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln17_783 = sext i6 %mult_V_931" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3285 'sext' 'sext_ln17_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (1.31ns)   --->   "%r_V_770 = sub i11 %sext_ln70_217, i11 %sext_ln1273_348"   --->   Operation 3286 'sub' 'r_V_770' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_770, i32 5, i32 10"   --->   Operation 3287 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln17_784 = sext i6 %mult_V_932" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3288 'sext' 'sext_ln17_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (1.31ns)   --->   "%r_V_771 = add i11 %sext_ln1273_348, i11 %sext_ln70_217"   --->   Operation 3289 'add' 'r_V_771' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%mult_V_933 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_771, i32 5, i32 10"   --->   Operation 3290 'partselect' 'mult_V_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln17_785 = sext i6 %mult_V_933" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3291 'sext' 'sext_ln17_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_221, i1 0"   --->   Operation 3292 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i9 %shl_ln1273_252"   --->   Operation 3293 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i9 %shl_ln1273_252"   --->   Operation 3294 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (1.30ns)   --->   "%r_V_772 = sub i10 0, i10 %sext_ln1273_350"   --->   Operation 3295 'sub' 'r_V_772' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%mult_V_934 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_772, i32 5, i32 9"   --->   Operation 3296 'partselect' 'mult_V_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln17_786 = sext i5 %mult_V_934" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3297 'sext' 'sext_ln17_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (1.31ns)   --->   "%r_V_773 = sub i11 %sext_ln1273_348, i11 %sext_ln70_217"   --->   Operation 3298 'sub' 'r_V_773' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%mult_V_935 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_773, i32 5, i32 10"   --->   Operation 3299 'partselect' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln17_787 = sext i6 %mult_V_935" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3300 'sext' 'sext_ln17_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (1.28ns)   --->   "%r_V_774 = sub i9 0, i9 %sext_ln70_216"   --->   Operation 3301 'sub' 'r_V_774' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_774, i32 5, i32 8"   --->   Operation 3302 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln17_788 = sext i4 %mult_V_936" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3303 'sext' 'sext_ln17_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%mult_V_937 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_221, i32 5, i32 7"   --->   Operation 3304 'partselect' 'mult_V_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln17_789 = sext i3 %mult_V_937" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3305 'sext' 'sext_ln17_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_221, i4 0"   --->   Operation 3306 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i12 %shl_ln1273_253"   --->   Operation 3307 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3308 [1/1] (1.35ns)   --->   "%r_V_775 = sub i13 %sext_ln1273_347, i13 %sext_ln1273_351"   --->   Operation 3308 'sub' 'r_V_775' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_775, i32 5, i32 12"   --->   Operation 3309 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%mult_V_939 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_221, i32 3, i32 7"   --->   Operation 3310 'partselect' 'mult_V_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln17_790 = sext i5 %mult_V_939" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3311 'sext' 'sext_ln17_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (1.33ns)   --->   "%r_V_776 = sub i12 %sext_ln1273_349, i12 %sext_ln1273_346"   --->   Operation 3312 'sub' 'r_V_776' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%mult_V_940 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_776, i32 5, i32 11"   --->   Operation 3313 'partselect' 'mult_V_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln818_163 = sext i7 %mult_V_940"   --->   Operation 3314 'sext' 'sext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%mult_V_941 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_221, i32 4, i32 7"   --->   Operation 3315 'partselect' 'mult_V_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln17_791 = sext i4 %mult_V_941" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3316 'sext' 'sext_ln17_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%mult_V_942 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_777, i32 5, i32 10"   --->   Operation 3317 'partselect' 'mult_V_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln17_792 = sext i6 %mult_V_942" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3318 'sext' 'sext_ln17_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%a_V_222 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_78"   --->   Operation 3319 'load' 'a_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln70_218 = sext i8 %a_V_222" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3320 'sext' 'sext_ln70_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln70_219 = sext i8 %a_V_222" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3321 'sext' 'sext_ln70_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln70_221 = sext i8 %a_V_222" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3322 'sext' 'sext_ln70_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_222, i2 0"   --->   Operation 3323 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i10 %shl_ln1273_255"   --->   Operation 3324 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (1.31ns)   --->   "%r_V_789 = sub i11 0, i11 %sext_ln1273_353"   --->   Operation 3325 'sub' 'r_V_789' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (1.33ns)   --->   "%r_V_780 = sub i11 %r_V_789, i11 %sext_ln70_219"   --->   Operation 3326 'sub' 'r_V_780' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_780, i32 5, i32 10"   --->   Operation 3327 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln17_793 = sext i6 %mult_V_944" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3328 'sext' 'sext_ln17_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (1.31ns)   --->   "%r_V_781 = sub i11 %sext_ln70_219, i11 %sext_ln1273_353"   --->   Operation 3329 'sub' 'r_V_781' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_781, i32 5, i32 10"   --->   Operation 3330 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln17_794 = sext i6 %mult_V_945" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3331 'sext' 'sext_ln17_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_222, i1 0"   --->   Operation 3332 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i9 %shl_ln1273_256"   --->   Operation 3333 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i9 %shl_ln1273_256"   --->   Operation 3334 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (1.30ns)   --->   "%r_V_782 = sub i10 0, i10 %sext_ln1273_355"   --->   Operation 3335 'sub' 'r_V_782' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_782, i32 5, i32 9"   --->   Operation 3336 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln17_795 = sext i5 %mult_V_946" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3337 'sext' 'sext_ln17_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (1.28ns)   --->   "%r_V_783 = sub i9 0, i9 %sext_ln70_218"   --->   Operation 3338 'sub' 'r_V_783' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_783, i32 5, i32 8"   --->   Operation 3339 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln17_796 = sext i4 %mult_V_947" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3340 'sext' 'sext_ln17_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_222, i32 5, i32 7"   --->   Operation 3341 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln17_797 = sext i3 %mult_V_948" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3342 'sext' 'sext_ln17_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_222, i3 0"   --->   Operation 3343 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i11 %shl_ln1273_257"   --->   Operation 3344 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (1.33ns)   --->   "%sub_ln1273_653 = sub i12 0, i12 %sext_ln1273_356"   --->   Operation 3345 'sub' 'sub_ln1273_653' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3346 [1/1] (1.35ns)   --->   "%r_V_784 = sub i12 %sub_ln1273_653, i12 %sext_ln70_221"   --->   Operation 3346 'sub' 'r_V_784' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%mult_V_949 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_784, i32 5, i32 11"   --->   Operation 3347 'partselect' 'mult_V_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln818_164 = sext i7 %mult_V_949"   --->   Operation 3348 'sext' 'sext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (1.31ns)   --->   "%r_V_785 = sub i11 %sext_ln1273_353, i11 %sext_ln70_219"   --->   Operation 3349 'sub' 'r_V_785' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%mult_V_950 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_785, i32 5, i32 10"   --->   Operation 3350 'partselect' 'mult_V_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln17_798 = sext i6 %mult_V_950" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3351 'sext' 'sext_ln17_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (1.33ns)   --->   "%r_V_786 = sub i12 %sext_ln1273_354, i12 %sext_ln1273_356"   --->   Operation 3352 'sub' 'r_V_786' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_786, i32 5, i32 11"   --->   Operation 3353 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln818_165 = sext i7 %mult_V_951"   --->   Operation 3354 'sext' 'sext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (1.35ns)   --->   "%r_V_787 = sub i12 %sub_ln1273_653, i12 %sext_ln1273_354"   --->   Operation 3355 'sub' 'r_V_787' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_787, i32 5, i32 11"   --->   Operation 3356 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln818_166 = sext i7 %mult_V_952"   --->   Operation 3357 'sext' 'sext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_222, i32 4, i32 7"   --->   Operation 3358 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln17_799 = sext i4 %mult_V_953" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3359 'sext' 'sext_ln17_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_222, i32 3, i32 7"   --->   Operation 3360 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln17_800 = sext i5 %mult_V_954" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3361 'sext' 'sext_ln17_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (1.31ns)   --->   "%r_V_788 = add i11 %sext_ln1273_353, i11 %sext_ln70_219"   --->   Operation 3362 'add' 'r_V_788' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_788, i32 5, i32 10"   --->   Operation 3363 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln17_801 = sext i6 %mult_V_955" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3364 'sext' 'sext_ln17_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%mult_V_956 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_789, i32 5, i32 10"   --->   Operation 3365 'partselect' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln17_802 = sext i6 %mult_V_956" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3366 'sext' 'sext_ln17_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%a_V_223 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_77"   --->   Operation 3367 'load' 'a_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln70_222 = sext i8 %a_V_223" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3368 'sext' 'sext_ln70_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln70_223 = sext i8 %a_V_223" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3369 'sext' 'sext_ln70_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln70_224 = sext i8 %a_V_223" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3370 'sext' 'sext_ln70_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (1.28ns)   --->   "%r_V_791 = sub i9 0, i9 %sext_ln70_224"   --->   Operation 3371 'sub' 'r_V_791' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%mult_V_957 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_791, i32 5, i32 8"   --->   Operation 3372 'partselect' 'mult_V_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln17_803 = sext i4 %mult_V_957" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3373 'sext' 'sext_ln17_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%mult_V_958 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_223, i32 5, i32 7"   --->   Operation 3374 'partselect' 'mult_V_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln17_804 = sext i3 %mult_V_958" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3375 'sext' 'sext_ln17_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_223, i32 4, i32 7"   --->   Operation 3376 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln17_805 = sext i4 %mult_V_959" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3377 'sext' 'sext_ln17_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln17_806 = sext i4 %mult_V_959" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3378 'sext' 'sext_ln17_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_223, i2 0"   --->   Operation 3379 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i10 %shl_ln1273_258"   --->   Operation 3380 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3381 [1/1] (1.31ns)   --->   "%r_V_792 = sub i11 %sext_ln70_223, i11 %sext_ln1273_357"   --->   Operation 3381 'sub' 'r_V_792' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_792, i32 5, i32 10"   --->   Operation 3382 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln818_167 = sext i6 %mult_V_960"   --->   Operation 3383 'sext' 'sext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln17_807 = sext i6 %mult_V_960" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3384 'sext' 'sext_ln17_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (1.31ns)   --->   "%r_V_793 = sub i11 %sext_ln1273_357, i11 %sext_ln70_223"   --->   Operation 3385 'sub' 'r_V_793' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%mult_V_961 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_793, i32 5, i32 10"   --->   Operation 3386 'partselect' 'mult_V_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln17_808 = sext i6 %mult_V_961" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3387 'sext' 'sext_ln17_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_223, i32 3, i32 7"   --->   Operation 3388 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln17_809 = sext i5 %mult_V_962" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3389 'sext' 'sext_ln17_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_223, i1 0"   --->   Operation 3390 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i9 %shl_ln1273_259"   --->   Operation 3391 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (1.30ns)   --->   "%r_V_794 = sub i10 0, i10 %sext_ln1273_358"   --->   Operation 3392 'sub' 'r_V_794' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_794, i32 5, i32 9"   --->   Operation 3393 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln17_810 = sext i5 %mult_V_963" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3394 'sext' 'sext_ln17_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (1.31ns)   --->   "%r_V_795 = add i11 %sext_ln1273_357, i11 %sext_ln70_223"   --->   Operation 3395 'add' 'r_V_795' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_795, i32 5, i32 10"   --->   Operation 3396 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln17_811 = sext i6 %mult_V_964" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3397 'sext' 'sext_ln17_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_223, i3 0"   --->   Operation 3398 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i11 %shl_ln1273_260"   --->   Operation 3399 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3400 [1/1] (1.33ns)   --->   "%r_V_796 = sub i12 %sext_ln70_222, i12 %sext_ln1273_359"   --->   Operation 3400 'sub' 'r_V_796' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_796, i32 5, i32 11"   --->   Operation 3401 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln818_168 = sext i7 %mult_V_965"   --->   Operation 3402 'sext' 'sext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (1.31ns)   --->   "%r_V_797 = sub i11 0, i11 %sext_ln1273_357"   --->   Operation 3403 'sub' 'r_V_797' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_797, i32 5, i32 10"   --->   Operation 3404 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln17_812 = sext i6 %mult_V_966" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3405 'sext' 'sext_ln17_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (1.33ns)   --->   "%r_V_798 = sub i11 %r_V_797, i11 %sext_ln70_223"   --->   Operation 3406 'sub' 'r_V_798' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_798, i32 5, i32 10"   --->   Operation 3407 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln17_813 = sext i6 %mult_V_967" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3408 'sext' 'sext_ln17_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%a_V_224 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_76"   --->   Operation 3409 'load' 'a_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln70_225 = sext i8 %a_V_224" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3410 'sext' 'sext_ln70_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln70_226 = sext i8 %a_V_224" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3411 'sext' 'sext_ln70_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln70_227 = sext i8 %a_V_224" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3412 'sext' 'sext_ln70_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln70_228 = sext i8 %a_V_224" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3413 'sext' 'sext_ln70_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_224, i1 0"   --->   Operation 3414 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i9 %shl_ln1273_261"   --->   Operation 3415 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i9 %shl_ln1273_261"   --->   Operation 3416 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (1.30ns)   --->   "%r_V_800 = sub i10 0, i10 %sext_ln1273_361"   --->   Operation 3417 'sub' 'r_V_800' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%mult_V_968 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_800, i32 5, i32 9"   --->   Operation 3418 'partselect' 'mult_V_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln17_814 = sext i5 %mult_V_968" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3419 'sext' 'sext_ln17_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_224, i2 0"   --->   Operation 3420 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i10 %shl_ln1273_262"   --->   Operation 3421 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (1.31ns)   --->   "%r_V_801 = sub i11 %sext_ln70_227, i11 %sext_ln1273_362"   --->   Operation 3422 'sub' 'r_V_801' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_801, i32 5, i32 10"   --->   Operation 3423 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln17_815 = sext i6 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3424 'sext' 'sext_ln17_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (2.44ns)   --->   "%r_V_802 = mul i13 %sext_ln70_226, i13 8179"   --->   Operation 3425 'mul' 'r_V_802' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_802, i32 5, i32 12"   --->   Operation 3426 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (1.31ns)   --->   "%r_V_804 = sub i11 0, i11 %sext_ln1273_362"   --->   Operation 3427 'sub' 'r_V_804' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3428 [1/1] (1.33ns)   --->   "%r_V_803 = sub i11 %r_V_804, i11 %sext_ln70_227"   --->   Operation 3428 'sub' 'r_V_803' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_803, i32 5, i32 10"   --->   Operation 3429 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln17_816 = sext i6 %mult_V_971" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3430 'sext' 'sext_ln17_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_224, i32 5, i32 7"   --->   Operation 3431 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln17_817 = sext i3 %mult_V_972" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3432 'sext' 'sext_ln17_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln17_818 = sext i3 %mult_V_972" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3433 'sext' 'sext_ln17_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%mult_V_973 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_804, i32 5, i32 10"   --->   Operation 3434 'partselect' 'mult_V_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_224, i4 0"   --->   Operation 3435 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i12 %shl_ln1273_263"   --->   Operation 3436 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (1.35ns)   --->   "%r_V_805 = sub i13 %sext_ln1273_360, i13 %sext_ln1273_363"   --->   Operation 3437 'sub' 'r_V_805' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_805, i32 5, i32 12"   --->   Operation 3438 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (1.31ns)   --->   "%r_V_806 = sub i11 %sext_ln1273_362, i11 %sext_ln70_227"   --->   Operation 3439 'sub' 'r_V_806' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%mult_V_975 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_806, i32 5, i32 10"   --->   Operation 3440 'partselect' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln17_820 = sext i6 %mult_V_975" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3441 'sext' 'sext_ln17_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_224, i32 2, i32 7"   --->   Operation 3442 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln17_821 = sext i6 %mult_V_976" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3443 'sext' 'sext_ln17_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (1.28ns)   --->   "%r_V_807 = sub i9 0, i9 %sext_ln70_228"   --->   Operation 3444 'sub' 'r_V_807' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_807, i32 5, i32 8"   --->   Operation 3445 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln17_822 = sext i4 %mult_V_977" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3446 'sext' 'sext_ln17_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_224, i3 0"   --->   Operation 3447 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i11 %shl_ln1273_264"   --->   Operation 3448 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (1.33ns)   --->   "%r_V_808 = sub i12 %sext_ln70_225, i12 %sext_ln1273_364"   --->   Operation 3449 'sub' 'r_V_808' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%mult_V_978 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_808, i32 5, i32 11"   --->   Operation 3450 'partselect' 'mult_V_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln818_170 = sext i7 %mult_V_978"   --->   Operation 3451 'sext' 'sext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (1.31ns)   --->   "%r_V_809 = add i11 %sext_ln1273_362, i11 %sext_ln70_227"   --->   Operation 3452 'add' 'r_V_809' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_809, i32 5, i32 10"   --->   Operation 3453 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln17_823 = sext i6 %mult_V_979" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3454 'sext' 'sext_ln17_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%a_V_225 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_75"   --->   Operation 3455 'load' 'a_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln70_229 = sext i8 %a_V_225" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3456 'sext' 'sext_ln70_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln70_230 = sext i8 %a_V_225" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3457 'sext' 'sext_ln70_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln70_231 = sext i8 %a_V_225" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3458 'sext' 'sext_ln70_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln70_232 = sext i8 %a_V_225" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3459 'sext' 'sext_ln70_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_225, i2 0"   --->   Operation 3460 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i10 %shl_ln1273_265"   --->   Operation 3461 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (1.31ns)   --->   "%r_V_811 = sub i11 0, i11 %sext_ln1273_365"   --->   Operation 3462 'sub' 'r_V_811' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%mult_V_980 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_811, i32 5, i32 10"   --->   Operation 3463 'partselect' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln17_824 = sext i6 %mult_V_980" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3464 'sext' 'sext_ln17_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_225, i32 4, i32 7"   --->   Operation 3465 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln17_825 = sext i4 %mult_V_981" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3466 'sext' 'sext_ln17_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_225, i1 0"   --->   Operation 3467 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i9 %shl_ln1273_266"   --->   Operation 3468 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i9 %shl_ln1273_266"   --->   Operation 3469 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (1.30ns)   --->   "%r_V_812 = sub i10 0, i10 %sext_ln1273_367"   --->   Operation 3470 'sub' 'r_V_812' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_812, i32 5, i32 9"   --->   Operation 3471 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln17_826 = sext i5 %mult_V_982" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3472 'sext' 'sext_ln17_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (2.44ns)   --->   "%r_V_813 = mul i13 %sext_ln70_231, i13 8181"   --->   Operation 3473 'mul' 'r_V_813' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%mult_V_983 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_813, i32 5, i32 12"   --->   Operation 3474 'partselect' 'mult_V_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (1.31ns)   --->   "%r_V_814 = sub i11 %sext_ln1273_365, i11 %sext_ln70_230"   --->   Operation 3475 'sub' 'r_V_814' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%mult_V_984 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_814, i32 5, i32 10"   --->   Operation 3476 'partselect' 'mult_V_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_225, i3 0"   --->   Operation 3477 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i11 %shl_ln1273_267"   --->   Operation 3478 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (1.33ns)   --->   "%r_V_815 = sub i12 %sext_ln1273_366, i12 %sext_ln1273_368"   --->   Operation 3479 'sub' 'r_V_815' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_815, i32 5, i32 11"   --->   Operation 3480 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln818_171 = sext i7 %mult_V_985"   --->   Operation 3481 'sext' 'sext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (1.28ns)   --->   "%r_V_816 = sub i9 0, i9 %sext_ln70_232"   --->   Operation 3482 'sub' 'r_V_816' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_816, i32 5, i32 8"   --->   Operation 3483 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln17_828 = sext i4 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3484 'sext' 'sext_ln17_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (1.31ns)   --->   "%r_V_817 = sub i11 %sext_ln70_230, i11 %sext_ln1273_365"   --->   Operation 3485 'sub' 'r_V_817' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%mult_V_987 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_817, i32 5, i32 10"   --->   Operation 3486 'partselect' 'mult_V_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln17_829 = sext i6 %mult_V_987" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3487 'sext' 'sext_ln17_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_225, i32 5, i32 7"   --->   Operation 3488 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln17_830 = sext i3 %mult_V_988" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3489 'sext' 'sext_ln17_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (1.33ns)   --->   "%r_V_818 = sub i11 %r_V_811, i11 %sext_ln70_230"   --->   Operation 3490 'sub' 'r_V_818' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%mult_V_989 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_818, i32 5, i32 10"   --->   Operation 3491 'partselect' 'mult_V_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln17_831 = sext i6 %mult_V_989" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3492 'sext' 'sext_ln17_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_680 = sub i12 0, i12 %sext_ln1273_368"   --->   Operation 3493 'sub' 'sub_ln1273_680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3494 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_819 = sub i12 %sub_ln1273_680, i12 %sext_ln70_229"   --->   Operation 3494 'sub' 'r_V_819' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_819, i32 5, i32 11"   --->   Operation 3495 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln818_172 = sext i7 %mult_V_990"   --->   Operation 3496 'sext' 'sext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%a_V_226 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_74"   --->   Operation 3497 'load' 'a_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln70_233 = sext i8 %a_V_226" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3498 'sext' 'sext_ln70_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln70_234 = sext i8 %a_V_226" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3499 'sext' 'sext_ln70_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln70_235 = sext i8 %a_V_226" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3500 'sext' 'sext_ln70_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_226, i4 0"   --->   Operation 3501 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i12 %shl_ln1273_268"   --->   Operation 3502 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (1.35ns)   --->   "%sub_ln1273_682 = sub i13 0, i13 %sext_ln1273_369"   --->   Operation 3503 'sub' 'sub_ln1273_682' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3504 [1/1] (1.36ns)   --->   "%r_V_821 = sub i13 %sub_ln1273_682, i13 %sext_ln70_235"   --->   Operation 3504 'sub' 'r_V_821' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%mult_V_991 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_821, i32 5, i32 12"   --->   Operation 3505 'partselect' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_226, i32 4, i32 7"   --->   Operation 3506 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln17_832 = sext i4 %mult_V_992" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3507 'sext' 'sext_ln17_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_226, i2 0"   --->   Operation 3508 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i10 %shl_ln1273_269"   --->   Operation 3509 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i10 %shl_ln1273_269"   --->   Operation 3510 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (1.31ns)   --->   "%r_V_822 = sub i11 %sext_ln1273_371, i11 %sext_ln70_234"   --->   Operation 3511 'sub' 'r_V_822' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_822, i32 5, i32 10"   --->   Operation 3512 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln17_833 = sext i6 %mult_V_993" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3513 'sext' 'sext_ln17_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_226, i3 0"   --->   Operation 3514 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i11 %shl_ln1273_270"   --->   Operation 3515 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_226, i1 0"   --->   Operation 3516 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i9 %shl_ln1273_271"   --->   Operation 3517 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i9 %shl_ln1273_271"   --->   Operation 3518 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (1.33ns)   --->   "%r_V_823 = sub i12 %sext_ln1273_372, i12 %sext_ln1273_374"   --->   Operation 3519 'sub' 'r_V_823' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_823, i32 5, i32 11"   --->   Operation 3520 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln818_173 = sext i7 %mult_V_994"   --->   Operation 3521 'sext' 'sext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_226, i32 5, i32 7"   --->   Operation 3522 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln17_834 = sext i3 %mult_V_995" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3523 'sext' 'sext_ln17_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%mult_V_996 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_226, i32 3, i32 7"   --->   Operation 3524 'partselect' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln17_835 = sext i5 %mult_V_996" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3525 'sext' 'sext_ln17_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (1.33ns)   --->   "%r_V_824 = sub i12 %sext_ln1273_374, i12 %sext_ln1273_372"   --->   Operation 3526 'sub' 'r_V_824' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%mult_V_997 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_824, i32 5, i32 11"   --->   Operation 3527 'partselect' 'mult_V_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln818_174 = sext i7 %mult_V_997"   --->   Operation 3528 'sext' 'sext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (1.36ns)   --->   "%r_V_825 = sub i13 %sub_ln1273_682, i13 %sext_ln1273_370"   --->   Operation 3529 'sub' 'r_V_825' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%mult_V_998 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_825, i32 5, i32 12"   --->   Operation 3530 'partselect' 'mult_V_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (1.28ns)   --->   "%r_V_826 = sub i9 0, i9 %sext_ln70_233"   --->   Operation 3531 'sub' 'r_V_826' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_999 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_826, i32 5, i32 8"   --->   Operation 3532 'partselect' 'mult_V_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln17_836 = sext i4 %mult_V_999" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3533 'sext' 'sext_ln17_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (1.30ns)   --->   "%r_V_827 = sub i10 0, i10 %sext_ln1273_373"   --->   Operation 3534 'sub' 'r_V_827' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_827, i32 5, i32 9"   --->   Operation 3535 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln17_837 = sext i5 %mult_V_1000" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3536 'sext' 'sext_ln17_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln17_838 = sext i5 %mult_V_1000" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3537 'sext' 'sext_ln17_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (1.31ns)   --->   "%r_V_828 = sub i11 0, i11 %sext_ln1273_371"   --->   Operation 3538 'sub' 'r_V_828' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%mult_V_1001 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_828, i32 5, i32 10"   --->   Operation 3539 'partselect' 'mult_V_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln17_839 = sext i6 %mult_V_1001" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3540 'sext' 'sext_ln17_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (2.44ns)   --->   "%r_V_829 = mul i13 %sext_ln70_235, i13 8179"   --->   Operation 3541 'mul' 'r_V_829' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%mult_V_1002 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_829, i32 5, i32 12"   --->   Operation 3542 'partselect' 'mult_V_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%a_V_227 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_73"   --->   Operation 3543 'load' 'a_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln70_236 = sext i8 %a_V_227" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3544 'sext' 'sext_ln70_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln70_237 = sext i8 %a_V_227" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3545 'sext' 'sext_ln70_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%mult_V_1003 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_227, i32 4, i32 7"   --->   Operation 3546 'partselect' 'mult_V_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln17_840 = sext i4 %mult_V_1003" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3547 'sext' 'sext_ln17_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_227, i2 0"   --->   Operation 3548 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i10 %shl_ln1273_272"   --->   Operation 3549 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (1.31ns)   --->   "%r_V_831 = add i11 %sext_ln1273_375, i11 %sext_ln70_237"   --->   Operation 3550 'add' 'r_V_831' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%mult_V_1004 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_831, i32 5, i32 10"   --->   Operation 3551 'partselect' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln17_841 = sext i6 %mult_V_1004" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3552 'sext' 'sext_ln17_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_227, i32 5, i32 7"   --->   Operation 3553 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln17_842 = sext i3 %mult_V_1005" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3554 'sext' 'sext_ln17_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.00ns)   --->   "%mult_V_1006 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_227, i32 3, i32 7"   --->   Operation 3555 'partselect' 'mult_V_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln17_843 = sext i5 %mult_V_1006" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3556 'sext' 'sext_ln17_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (1.28ns)   --->   "%r_V_832 = sub i9 0, i9 %sext_ln70_236"   --->   Operation 3557 'sub' 'r_V_832' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3558 [1/1] (0.00ns)   --->   "%mult_V_1007 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_832, i32 5, i32 8"   --->   Operation 3558 'partselect' 'mult_V_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln17_844 = sext i4 %mult_V_1007" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3559 'sext' 'sext_ln17_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_227, i1 0"   --->   Operation 3560 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i9 %shl_ln1273_273"   --->   Operation 3561 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3562 [1/1] (1.30ns)   --->   "%r_V_833 = sub i10 0, i10 %sext_ln1273_376"   --->   Operation 3562 'sub' 'r_V_833' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%mult_V_1008 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_833, i32 5, i32 9"   --->   Operation 3563 'partselect' 'mult_V_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln17_845 = sext i5 %mult_V_1008" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3564 'sext' 'sext_ln17_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (1.31ns)   --->   "%r_V_834 = sub i11 %sext_ln1273_375, i11 %sext_ln70_237"   --->   Operation 3565 'sub' 'r_V_834' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%mult_V_1009 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_834, i32 5, i32 10"   --->   Operation 3566 'partselect' 'mult_V_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (1.31ns)   --->   "%r_V_835 = sub i11 0, i11 %sext_ln1273_375"   --->   Operation 3567 'sub' 'r_V_835' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_835, i32 5, i32 10"   --->   Operation 3568 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln17_847 = sext i6 %mult_V_1010" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3569 'sext' 'sext_ln17_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (1.31ns)   --->   "%r_V_836 = sub i11 %sext_ln70_237, i11 %sext_ln1273_375"   --->   Operation 3570 'sub' 'r_V_836' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%mult_V_1011 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_836, i32 5, i32 10"   --->   Operation 3571 'partselect' 'mult_V_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln17_848 = sext i6 %mult_V_1011" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3572 'sext' 'sext_ln17_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%a_V_228 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_72"   --->   Operation 3573 'load' 'a_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln70_238 = sext i8 %a_V_228" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3574 'sext' 'sext_ln70_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln70_239 = sext i8 %a_V_228" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3575 'sext' 'sext_ln70_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_228, i2 0"   --->   Operation 3576 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i10 %shl_ln1273_274"   --->   Operation 3577 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (1.31ns)   --->   "%r_V_838 = sub i11 %sext_ln70_239, i11 %sext_ln1273_377"   --->   Operation 3578 'sub' 'r_V_838' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3579 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_838, i32 5, i32 10"   --->   Operation 3579 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_228, i32 4, i32 7"   --->   Operation 3580 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln17_850 = sext i4 %mult_V_1013" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3581 'sext' 'sext_ln17_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (1.31ns)   --->   "%r_V_839 = sub i11 0, i11 %sext_ln1273_377"   --->   Operation 3582 'sub' 'r_V_839' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_839, i32 5, i32 10"   --->   Operation 3583 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln17_851 = sext i6 %mult_V_1014" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3584 'sext' 'sext_ln17_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_228, i3 0"   --->   Operation 3585 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i11 %shl_ln1273_275"   --->   Operation 3586 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (1.33ns)   --->   "%r_V_840 = sub i12 0, i12 %sext_ln1273_378"   --->   Operation 3587 'sub' 'r_V_840' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_840, i32 5, i32 11"   --->   Operation 3588 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln818_176 = sext i7 %mult_V_1015"   --->   Operation 3589 'sext' 'sext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_228, i1 0"   --->   Operation 3590 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i9 %shl_ln1273_276"   --->   Operation 3591 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i9 %shl_ln1273_276"   --->   Operation 3592 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (1.30ns)   --->   "%r_V_841 = sub i10 0, i10 %sext_ln1273_380"   --->   Operation 3593 'sub' 'r_V_841' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_841, i32 5, i32 9"   --->   Operation 3594 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln17_852 = sext i5 %mult_V_1016" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3595 'sext' 'sext_ln17_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (1.28ns)   --->   "%r_V_842 = sub i9 0, i9 %sext_ln70_238"   --->   Operation 3596 'sub' 'r_V_842' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%mult_V_1017 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_842, i32 5, i32 8"   --->   Operation 3597 'partselect' 'mult_V_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln17_853 = sext i4 %mult_V_1017" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3598 'sext' 'sext_ln17_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%mult_V_1018 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_228, i32 5, i32 7"   --->   Operation 3599 'partselect' 'mult_V_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln17_854 = sext i3 %mult_V_1018" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3600 'sext' 'sext_ln17_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (1.33ns)   --->   "%r_V_843 = sub i11 %r_V_839, i11 %sext_ln70_239"   --->   Operation 3601 'sub' 'r_V_843' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_843, i32 5, i32 10"   --->   Operation 3602 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln17_855 = sext i6 %mult_V_1019" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3603 'sext' 'sext_ln17_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (1.33ns)   --->   "%r_V_844 = sub i12 %sext_ln1273_379, i12 %sext_ln1273_378"   --->   Operation 3604 'sub' 'r_V_844' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3605 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_844, i32 5, i32 11"   --->   Operation 3605 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln818_177 = sext i7 %mult_V_1020"   --->   Operation 3606 'sext' 'sext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (1.31ns)   --->   "%r_V_845 = sub i11 %sext_ln1273_377, i11 %sext_ln70_239"   --->   Operation 3607 'sub' 'r_V_845' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%mult_V_1021 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_845, i32 5, i32 10"   --->   Operation 3608 'partselect' 'mult_V_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln17_856 = sext i6 %mult_V_1021" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3609 'sext' 'sext_ln17_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (1.31ns)   --->   "%r_V_846 = add i11 %sext_ln1273_377, i11 %sext_ln70_239"   --->   Operation 3610 'add' 'r_V_846' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_846, i32 5, i32 10"   --->   Operation 3611 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln17_857 = sext i6 %mult_V_1022" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3612 'sext' 'sext_ln17_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.00ns)   --->   "%a_V_229 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_71"   --->   Operation 3613 'load' 'a_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln70_240 = sext i8 %a_V_229" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3614 'sext' 'sext_ln70_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln70_241 = sext i8 %a_V_229" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3615 'sext' 'sext_ln70_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln70_242 = sext i8 %a_V_229" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3616 'sext' 'sext_ln70_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln70_243 = sext i8 %a_V_229" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3617 'sext' 'sext_ln70_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_229, i2 0"   --->   Operation 3618 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i10 %shl_ln1273_277"   --->   Operation 3619 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i10 %shl_ln1273_277"   --->   Operation 3620 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (1.31ns)   --->   "%r_V_848 = sub i11 0, i11 %sext_ln1273_382"   --->   Operation 3621 'sub' 'r_V_848' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%mult_V_1023 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_848, i32 5, i32 10"   --->   Operation 3622 'partselect' 'mult_V_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_229, i32 5, i32 7"   --->   Operation 3623 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln17_859 = sext i3 %mult_V_1024" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3624 'sext' 'sext_ln17_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (1.33ns)   --->   "%r_V_849 = sub i11 %r_V_848, i11 %sext_ln70_243"   --->   Operation 3625 'sub' 'r_V_849' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_849, i32 5, i32 10"   --->   Operation 3626 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln17_860 = sext i6 %mult_V_1025" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3627 'sext' 'sext_ln17_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_229, i32 4, i32 7"   --->   Operation 3628 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln17_861 = sext i4 %mult_V_1026" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3629 'sext' 'sext_ln17_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_229, i1 0"   --->   Operation 3630 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i9 %shl_ln1273_278"   --->   Operation 3631 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i9 %shl_ln1273_278"   --->   Operation 3632 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (1.30ns)   --->   "%r_V_850 = sub i10 0, i10 %sext_ln1273_384"   --->   Operation 3633 'sub' 'r_V_850' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_850, i32 5, i32 9"   --->   Operation 3634 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln17_862 = sext i5 %mult_V_1027" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3635 'sext' 'sext_ln17_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (1.31ns)   --->   "%r_V_851 = sub i11 %sext_ln1273_382, i11 %sext_ln70_243"   --->   Operation 3636 'sub' 'r_V_851' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_851, i32 5, i32 10"   --->   Operation 3637 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln17_863 = sext i6 %mult_V_1028" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3638 'sext' 'sext_ln17_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_229, i4 0"   --->   Operation 3639 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i12 %shl_ln1273_279"   --->   Operation 3640 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (1.35ns)   --->   "%r_V_852 = sub i13 %sext_ln1273_381, i13 %sext_ln1273_385"   --->   Operation 3641 'sub' 'r_V_852' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_852, i32 5, i32 12"   --->   Operation 3642 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (1.31ns)   --->   "%r_V_853 = sub i11 %sext_ln70_243, i11 %sext_ln1273_382"   --->   Operation 3643 'sub' 'r_V_853' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3644 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_853, i32 5, i32 10"   --->   Operation 3644 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln17_864 = sext i6 %mult_V_1030" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3645 'sext' 'sext_ln17_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_229, i3 0"   --->   Operation 3646 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i11 %shl_ln1273_280"   --->   Operation 3647 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_710 = sub i12 0, i12 %sext_ln1273_386"   --->   Operation 3648 'sub' 'sub_ln1273_710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3649 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_854 = sub i12 %sub_ln1273_710, i12 %sext_ln70_241"   --->   Operation 3649 'sub' 'r_V_854' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_854, i32 5, i32 11"   --->   Operation 3650 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln818_179 = sext i7 %mult_V_1031"   --->   Operation 3651 'sext' 'sext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (1.28ns)   --->   "%r_V_855 = sub i9 0, i9 %sext_ln70_242"   --->   Operation 3652 'sub' 'r_V_855' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_855, i32 5, i32 8"   --->   Operation 3653 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln17_865 = sext i4 %mult_V_1032" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3654 'sext' 'sext_ln17_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (2.44ns)   --->   "%r_V_856 = mul i13 %sext_ln70_240, i13 8181"   --->   Operation 3655 'mul' 'r_V_856' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3656 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_856, i32 5, i32 12"   --->   Operation 3656 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (1.33ns)   --->   "%r_V_857 = sub i12 %sext_ln1273_383, i12 %sext_ln1273_386"   --->   Operation 3657 'sub' 'r_V_857' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%mult_V_1034 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_857, i32 5, i32 11"   --->   Operation 3658 'partselect' 'mult_V_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln818_180 = sext i7 %mult_V_1034"   --->   Operation 3659 'sext' 'sext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%a_V_230 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_70"   --->   Operation 3660 'load' 'a_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln70_244 = sext i8 %a_V_230" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3661 'sext' 'sext_ln70_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln70_245 = sext i8 %a_V_230" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3662 'sext' 'sext_ln70_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (1.28ns)   --->   "%r_V_859 = sub i9 0, i9 %sext_ln70_245"   --->   Operation 3663 'sub' 'r_V_859' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_859, i32 5, i32 8"   --->   Operation 3664 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln17_866 = sext i4 %mult_V_1035" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3665 'sext' 'sext_ln17_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_230, i1 0"   --->   Operation 3666 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i9 %shl_ln1273_281"   --->   Operation 3667 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (1.30ns)   --->   "%r_V_860 = sub i10 0, i10 %sext_ln1273_387"   --->   Operation 3668 'sub' 'r_V_860' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_860, i32 5, i32 9"   --->   Operation 3669 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln17_867 = sext i5 %mult_V_1036" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3670 'sext' 'sext_ln17_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_230, i32 3, i32 7"   --->   Operation 3671 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln17_868 = sext i5 %mult_V_1037" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3672 'sext' 'sext_ln17_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_230, i2 0"   --->   Operation 3673 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i10 %shl_ln1273_282"   --->   Operation 3674 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (1.31ns)   --->   "%r_V_861 = add i11 %sext_ln1273_388, i11 %sext_ln70_244"   --->   Operation 3675 'add' 'r_V_861' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_861, i32 5, i32 10"   --->   Operation 3676 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln17_869 = sext i6 %mult_V_1038" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3677 'sext' 'sext_ln17_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (1.31ns)   --->   "%r_V_862 = sub i11 %sext_ln1273_388, i11 %sext_ln70_244"   --->   Operation 3678 'sub' 'r_V_862' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%mult_V_1039 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_862, i32 5, i32 10"   --->   Operation 3679 'partselect' 'mult_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln17_870 = sext i6 %mult_V_1039" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3680 'sext' 'sext_ln17_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3681 [1/1] (1.31ns)   --->   "%r_V_863 = sub i11 %sext_ln70_244, i11 %sext_ln1273_388"   --->   Operation 3681 'sub' 'r_V_863' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%mult_V_1040 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_863, i32 5, i32 10"   --->   Operation 3682 'partselect' 'mult_V_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln17_871 = sext i6 %mult_V_1040" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3683 'sext' 'sext_ln17_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (1.31ns)   --->   "%r_V_865 = sub i11 0, i11 %sext_ln1273_388"   --->   Operation 3684 'sub' 'r_V_865' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3685 [1/1] (1.33ns)   --->   "%r_V_864 = sub i11 %r_V_865, i11 %sext_ln70_244"   --->   Operation 3685 'sub' 'r_V_864' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_864, i32 5, i32 10"   --->   Operation 3686 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_230, i32 4, i32 7"   --->   Operation 3687 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln17_873 = sext i4 %mult_V_1042" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3688 'sext' 'sext_ln17_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%mult_V_1043 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_865, i32 5, i32 10"   --->   Operation 3689 'partselect' 'mult_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln17_874 = sext i6 %mult_V_1043" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3690 'sext' 'sext_ln17_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_230, i32 5, i32 7"   --->   Operation 3691 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln17_875 = sext i3 %mult_V_1044" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3692 'sext' 'sext_ln17_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%a_V_231 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_69"   --->   Operation 3693 'load' 'a_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln70_246 = sext i8 %a_V_231" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3694 'sext' 'sext_ln70_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln70_247 = sext i8 %a_V_231" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3695 'sext' 'sext_ln70_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln70_248 = sext i8 %a_V_231" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3696 'sext' 'sext_ln70_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln70_249 = sext i8 %a_V_231" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3697 'sext' 'sext_ln70_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_231, i2 0"   --->   Operation 3698 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i10 %shl_ln1273_283"   --->   Operation 3699 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (1.31ns)   --->   "%r_V_867 = sub i11 %sext_ln1273_389, i11 %sext_ln70_249"   --->   Operation 3700 'sub' 'r_V_867' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_867, i32 5, i32 10"   --->   Operation 3701 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_231, i3 0"   --->   Operation 3702 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i11 %shl_ln1273_284"   --->   Operation 3703 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_231, i1 0"   --->   Operation 3704 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i9 %shl_ln1273_285"   --->   Operation 3705 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i9 %shl_ln1273_285"   --->   Operation 3706 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (1.33ns)   --->   "%r_V_868 = sub i12 %sext_ln1273_392, i12 %sext_ln1273_390"   --->   Operation 3707 'sub' 'r_V_868' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_868, i32 5, i32 11"   --->   Operation 3708 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln818_182 = sext i7 %mult_V_1046"   --->   Operation 3709 'sext' 'sext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_231, i32 3, i32 7"   --->   Operation 3710 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln17_877 = sext i5 %mult_V_1047" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3711 'sext' 'sext_ln17_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (1.31ns)   --->   "%r_V_869 = sub i11 0, i11 %sext_ln1273_389"   --->   Operation 3712 'sub' 'r_V_869' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3713 [1/1] (0.00ns)   --->   "%mult_V_1048 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_869, i32 5, i32 10"   --->   Operation 3713 'partselect' 'mult_V_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (1.30ns)   --->   "%r_V_870 = sub i10 0, i10 %sext_ln1273_391"   --->   Operation 3714 'sub' 'r_V_870' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_870, i32 5, i32 9"   --->   Operation 3715 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln17_879 = sext i5 %mult_V_1049" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3716 'sext' 'sext_ln17_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%mult_V_1050 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_231, i32 5, i32 7"   --->   Operation 3717 'partselect' 'mult_V_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln17_880 = sext i3 %mult_V_1050" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3718 'sext' 'sext_ln17_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (1.33ns)   --->   "%r_V_871 = sub i12 %sext_ln1273_390, i12 %sext_ln70_247"   --->   Operation 3719 'sub' 'r_V_871' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%mult_V_1051 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_871, i32 5, i32 11"   --->   Operation 3720 'partselect' 'mult_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (1.33ns)   --->   "%r_V_872 = add i12 %sext_ln1273_390, i12 %sext_ln70_247"   --->   Operation 3721 'add' 'r_V_872' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%mult_V_1052 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_872, i32 5, i32 11"   --->   Operation 3722 'partselect' 'mult_V_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln818_184 = sext i7 %mult_V_1052"   --->   Operation 3723 'sext' 'sext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3724 [1/1] (1.31ns)   --->   "%r_V_873 = sub i11 %sext_ln70_249, i11 %sext_ln1273_389"   --->   Operation 3724 'sub' 'r_V_873' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%mult_V_1053 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_873, i32 5, i32 10"   --->   Operation 3725 'partselect' 'mult_V_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln17_881 = sext i6 %mult_V_1053" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3726 'sext' 'sext_ln17_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (2.44ns)   --->   "%r_V_874 = mul i13 %sext_ln70_246, i13 8181"   --->   Operation 3727 'mul' 'r_V_874' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%mult_V_1054 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_874, i32 5, i32 12"   --->   Operation 3728 'partselect' 'mult_V_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_231, i32 2, i32 7"   --->   Operation 3729 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln17_882 = sext i6 %mult_V_1055" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3730 'sext' 'sext_ln17_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3731 [1/1] (1.28ns)   --->   "%r_V_875 = sub i9 0, i9 %sext_ln70_248"   --->   Operation 3731 'sub' 'r_V_875' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%mult_V_1056 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_875, i32 5, i32 8"   --->   Operation 3732 'partselect' 'mult_V_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln17_883 = sext i4 %mult_V_1056" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3733 'sext' 'sext_ln17_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_231, i32 4, i32 7"   --->   Operation 3734 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln17_884 = sext i4 %mult_V_1057" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3735 'sext' 'sext_ln17_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (1.33ns)   --->   "%r_V_876 = add i12 %sext_ln1273_390, i12 %sext_ln1273_392"   --->   Operation 3736 'add' 'r_V_876' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%mult_V_1058 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_876, i32 5, i32 11"   --->   Operation 3737 'partselect' 'mult_V_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln818_185 = sext i7 %mult_V_1058"   --->   Operation 3738 'sext' 'sext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%a_V_232 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_68"   --->   Operation 3739 'load' 'a_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln70_250 = sext i8 %a_V_232" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3740 'sext' 'sext_ln70_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln70_251 = sext i8 %a_V_232" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3741 'sext' 'sext_ln70_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln70_252 = sext i8 %a_V_232" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3742 'sext' 'sext_ln70_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln70_253 = sext i8 %a_V_232" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3743 'sext' 'sext_ln70_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3744 [1/1] (2.44ns)   --->   "%r_V_878 = mul i13 %sext_ln70_253, i13 8181"   --->   Operation 3744 'mul' 'r_V_878' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%mult_V_1059 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_878, i32 5, i32 12"   --->   Operation 3745 'partselect' 'mult_V_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_232, i2 0"   --->   Operation 3746 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i10 %shl_ln1273_286"   --->   Operation 3747 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i10 %shl_ln1273_286"   --->   Operation 3748 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (1.31ns)   --->   "%r_V_880 = sub i11 0, i11 %sext_ln1273_394"   --->   Operation 3749 'sub' 'r_V_880' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3750 [1/1] (1.33ns)   --->   "%r_V_879 = sub i11 %r_V_880, i11 %sext_ln70_252"   --->   Operation 3750 'sub' 'r_V_879' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%mult_V_1060 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_879, i32 5, i32 10"   --->   Operation 3751 'partselect' 'mult_V_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln17_885 = sext i6 %mult_V_1060" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3752 'sext' 'sext_ln17_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%mult_V_1061 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_880, i32 5, i32 10"   --->   Operation 3753 'partselect' 'mult_V_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln17_886 = sext i6 %mult_V_1061" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3754 'sext' 'sext_ln17_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (1.31ns)   --->   "%r_V_881 = sub i11 %sext_ln1273_394, i11 %sext_ln70_252"   --->   Operation 3755 'sub' 'r_V_881' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%mult_V_1062 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_881, i32 5, i32 10"   --->   Operation 3756 'partselect' 'mult_V_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln17_887 = sext i6 %mult_V_1062" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3757 'sext' 'sext_ln17_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%mult_V_1063 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_232, i32 3, i32 7"   --->   Operation 3758 'partselect' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln17_888 = sext i5 %mult_V_1063" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3759 'sext' 'sext_ln17_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (1.31ns)   --->   "%r_V_882 = sub i11 %sext_ln70_252, i11 %sext_ln1273_394"   --->   Operation 3760 'sub' 'r_V_882' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%mult_V_1064 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_882, i32 5, i32 10"   --->   Operation 3761 'partselect' 'mult_V_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln17_889 = sext i6 %mult_V_1064" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3762 'sext' 'sext_ln17_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_232, i4 0"   --->   Operation 3763 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i12 %shl_ln1273_287"   --->   Operation 3764 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (1.35ns)   --->   "%r_V_883 = sub i13 %sext_ln1273_393, i13 %sext_ln1273_395"   --->   Operation 3765 'sub' 'r_V_883' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3766 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_883, i32 5, i32 12"   --->   Operation 3766 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_232, i1 0"   --->   Operation 3767 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i9 %shl_ln1273_288"   --->   Operation 3768 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (1.30ns)   --->   "%r_V_884 = sub i10 0, i10 %sext_ln1273_396"   --->   Operation 3769 'sub' 'r_V_884' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "%mult_V_1066 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_884, i32 5, i32 9"   --->   Operation 3770 'partselect' 'mult_V_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln17_890 = sext i5 %mult_V_1066" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3771 'sext' 'sext_ln17_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_232, i3 0"   --->   Operation 3772 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i11 %shl_ln1273_289"   --->   Operation 3773 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (1.33ns)   --->   "%r_V_885 = sub i12 %sext_ln70_251, i12 %sext_ln1273_397"   --->   Operation 3774 'sub' 'r_V_885' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "%mult_V_1067 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_885, i32 5, i32 11"   --->   Operation 3775 'partselect' 'mult_V_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln818_186 = sext i7 %mult_V_1067"   --->   Operation 3776 'sext' 'sext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_232, i32 5, i32 7"   --->   Operation 3777 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln17_891 = sext i3 %mult_V_1068" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3778 'sext' 'sext_ln17_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%mult_V_1069 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_232, i32 4, i32 7"   --->   Operation 3779 'partselect' 'mult_V_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln17_892 = sext i4 %mult_V_1069" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3780 'sext' 'sext_ln17_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (1.28ns)   --->   "%r_V_886 = sub i9 0, i9 %sext_ln70_250"   --->   Operation 3781 'sub' 'r_V_886' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%mult_V_1070 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_886, i32 5, i32 8"   --->   Operation 3782 'partselect' 'mult_V_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln17_893 = sext i4 %mult_V_1070" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3783 'sext' 'sext_ln17_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%a_V_233 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_67"   --->   Operation 3784 'load' 'a_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln70_254 = sext i8 %a_V_233" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3785 'sext' 'sext_ln70_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln70_255 = sext i8 %a_V_233" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3786 'sext' 'sext_ln70_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln70_256 = sext i8 %a_V_233" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3787 'sext' 'sext_ln70_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln70_257 = sext i8 %a_V_233" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3788 'sext' 'sext_ln70_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_233, i3 0"   --->   Operation 3789 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i11 %shl_ln1273_290"   --->   Operation 3790 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_233, i1 0"   --->   Operation 3791 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i9 %shl_ln1273_291"   --->   Operation 3792 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i9 %shl_ln1273_291"   --->   Operation 3793 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (1.33ns)   --->   "%r_V_888 = sub i12 %sext_ln1273_398, i12 %sext_ln1273_400"   --->   Operation 3794 'sub' 'r_V_888' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%mult_V_1071 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_888, i32 5, i32 11"   --->   Operation 3795 'partselect' 'mult_V_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln818_187 = sext i7 %mult_V_1071"   --->   Operation 3796 'sext' 'sext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_233, i2 0"   --->   Operation 3797 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i10 %shl_ln1273_292"   --->   Operation 3798 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (1.31ns)   --->   "%r_V_889 = sub i11 %sext_ln70_257, i11 %sext_ln1273_401"   --->   Operation 3799 'sub' 'r_V_889' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%mult_V_1072 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_889, i32 5, i32 10"   --->   Operation 3800 'partselect' 'mult_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln17_894 = sext i6 %mult_V_1072" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3801 'sext' 'sext_ln17_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (1.31ns)   --->   "%r_V_898 = sub i11 0, i11 %sext_ln1273_401"   --->   Operation 3802 'sub' 'r_V_898' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3803 [1/1] (1.33ns)   --->   "%r_V_890 = sub i11 %r_V_898, i11 %sext_ln70_257"   --->   Operation 3803 'sub' 'r_V_890' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3804 [1/1] (0.00ns)   --->   "%mult_V_1073 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_890, i32 5, i32 10"   --->   Operation 3804 'partselect' 'mult_V_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_233, i4 0"   --->   Operation 3805 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i12 %shl_ln1273_293"   --->   Operation 3806 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (1.35ns)   --->   "%r_V_891 = sub i13 %sext_ln70_254, i13 %sext_ln1273_402"   --->   Operation 3807 'sub' 'r_V_891' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%mult_V_1074 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_891, i32 5, i32 12"   --->   Operation 3808 'partselect' 'mult_V_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (1.28ns)   --->   "%r_V_892 = sub i9 0, i9 %sext_ln70_256"   --->   Operation 3809 'sub' 'r_V_892' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_892, i32 5, i32 8"   --->   Operation 3810 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln17_896 = sext i4 %mult_V_1075" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3811 'sext' 'sext_ln17_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (1.33ns)   --->   "%r_V_893 = sub i12 %sext_ln70_255, i12 %sext_ln1273_398"   --->   Operation 3812 'sub' 'r_V_893' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%mult_V_1076 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_893, i32 5, i32 11"   --->   Operation 3813 'partselect' 'mult_V_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln818_188 = sext i7 %mult_V_1076"   --->   Operation 3814 'sext' 'sext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%mult_V_1077 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_233, i32 4, i32 7"   --->   Operation 3815 'partselect' 'mult_V_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln17_897 = sext i4 %mult_V_1077" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3816 'sext' 'sext_ln17_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln17_898 = sext i4 %mult_V_1077" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3817 'sext' 'sext_ln17_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "%mult_V_1078 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_233, i32 5, i32 7"   --->   Operation 3818 'partselect' 'mult_V_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln17_899 = sext i3 %mult_V_1078" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3819 'sext' 'sext_ln17_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (1.31ns)   --->   "%r_V_894 = add i11 %sext_ln1273_401, i11 %sext_ln70_257"   --->   Operation 3820 'add' 'r_V_894' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%mult_V_1079 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_894, i32 5, i32 10"   --->   Operation 3821 'partselect' 'mult_V_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln17_900 = sext i6 %mult_V_1079" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3822 'sext' 'sext_ln17_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3823 [1/1] (1.33ns)   --->   "%r_V_895 = sub i12 %sext_ln1273_398, i12 %sext_ln70_255"   --->   Operation 3823 'sub' 'r_V_895' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%mult_V_1080 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_895, i32 5, i32 11"   --->   Operation 3824 'partselect' 'mult_V_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln818_189 = sext i7 %mult_V_1080"   --->   Operation 3825 'sext' 'sext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (1.30ns)   --->   "%r_V_896 = sub i10 0, i10 %sext_ln1273_399"   --->   Operation 3826 'sub' 'r_V_896' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%mult_V_1081 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_896, i32 5, i32 9"   --->   Operation 3827 'partselect' 'mult_V_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln17_901 = sext i5 %mult_V_1081" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3828 'sext' 'sext_ln17_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_744 = sub i12 0, i12 %sext_ln1273_398"   --->   Operation 3829 'sub' 'sub_ln1273_744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3830 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_897 = sub i12 %sub_ln1273_744, i12 %sext_ln70_255"   --->   Operation 3830 'sub' 'r_V_897' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3831 [1/1] (0.00ns)   --->   "%mult_V_1082 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_897, i32 5, i32 11"   --->   Operation 3831 'partselect' 'mult_V_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln818_190 = sext i7 %mult_V_1082"   --->   Operation 3832 'sext' 'sext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%mult_V_1083 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_898, i32 5, i32 10"   --->   Operation 3833 'partselect' 'mult_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln17_902 = sext i6 %mult_V_1083" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3834 'sext' 'sext_ln17_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (0.00ns)   --->   "%mult_V_1084 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_233, i32 3, i32 7"   --->   Operation 3835 'partselect' 'mult_V_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln17_903 = sext i5 %mult_V_1084" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3836 'sext' 'sext_ln17_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%a_V_234 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_66"   --->   Operation 3837 'load' 'a_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln70_258 = sext i8 %a_V_234" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3838 'sext' 'sext_ln70_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln70_259 = sext i8 %a_V_234" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3839 'sext' 'sext_ln70_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_234, i2 0"   --->   Operation 3840 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i10 %shl_ln1273_294"   --->   Operation 3841 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3842 [1/1] (1.31ns)   --->   "%r_V_900 = sub i11 0, i11 %sext_ln1273_403"   --->   Operation 3842 'sub' 'r_V_900' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%mult_V_1085 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_900, i32 5, i32 10"   --->   Operation 3843 'partselect' 'mult_V_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln17_904 = sext i6 %mult_V_1085" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3844 'sext' 'sext_ln17_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3845 [1/1] (0.00ns)   --->   "%mult_V_1086 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_234, i32 4, i32 7"   --->   Operation 3845 'partselect' 'mult_V_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln17_905 = sext i4 %mult_V_1086" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3846 'sext' 'sext_ln17_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (1.28ns)   --->   "%r_V_901 = sub i9 0, i9 %sext_ln70_259"   --->   Operation 3847 'sub' 'r_V_901' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%mult_V_1087 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_901, i32 5, i32 8"   --->   Operation 3848 'partselect' 'mult_V_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln17_906 = sext i4 %mult_V_1087" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3849 'sext' 'sext_ln17_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_234, i32 3, i32 7"   --->   Operation 3850 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln17_907 = sext i5 %mult_V_1088" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3851 'sext' 'sext_ln17_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_234, i1 0"   --->   Operation 3852 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i9 %shl_ln1273_295"   --->   Operation 3853 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3854 [1/1] (1.30ns)   --->   "%r_V_902 = sub i10 0, i10 %sext_ln1273_404"   --->   Operation 3854 'sub' 'r_V_902' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (0.00ns)   --->   "%mult_V_1089 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_902, i32 5, i32 9"   --->   Operation 3855 'partselect' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln17_908 = sext i5 %mult_V_1089" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3856 'sext' 'sext_ln17_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3857 [1/1] (1.31ns)   --->   "%r_V_903 = sub i11 %sext_ln1273_403, i11 %sext_ln70_258"   --->   Operation 3857 'sub' 'r_V_903' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3858 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_903, i32 5, i32 10"   --->   Operation 3858 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln17_909 = sext i6 %mult_V_1090" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3859 'sext' 'sext_ln17_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (1.31ns)   --->   "%r_V_904 = sub i11 %sext_ln70_258, i11 %sext_ln1273_403"   --->   Operation 3860 'sub' 'r_V_904' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3861 [1/1] (0.00ns)   --->   "%mult_V_1091 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_904, i32 5, i32 10"   --->   Operation 3861 'partselect' 'mult_V_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln17_910 = sext i6 %mult_V_1091" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3862 'sext' 'sext_ln17_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (0.00ns)   --->   "%mult_V_1092 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_234, i32 5, i32 7"   --->   Operation 3863 'partselect' 'mult_V_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln17_911 = sext i3 %mult_V_1092" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3864 'sext' 'sext_ln17_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (1.31ns)   --->   "%r_V_905 = add i11 %sext_ln1273_403, i11 %sext_ln70_258"   --->   Operation 3865 'add' 'r_V_905' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3866 [1/1] (0.00ns)   --->   "%mult_V_1093 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_905, i32 5, i32 10"   --->   Operation 3866 'partselect' 'mult_V_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln818_191 = sext i6 %mult_V_1093"   --->   Operation 3867 'sext' 'sext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (1.33ns)   --->   "%r_V_906 = sub i11 %r_V_900, i11 %sext_ln70_258"   --->   Operation 3868 'sub' 'r_V_906' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3869 [1/1] (0.00ns)   --->   "%mult_V_1094 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_906, i32 5, i32 10"   --->   Operation 3869 'partselect' 'mult_V_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln17_912 = sext i6 %mult_V_1094" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3870 'sext' 'sext_ln17_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%a_V_96 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_65"   --->   Operation 3871 'load' 'a_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i8 %a_V_96"   --->   Operation 3872 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i8 %a_V_96"   --->   Operation 3873 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_96, i2 0"   --->   Operation 3874 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i10 %shl_ln1273_296"   --->   Operation 3875 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3876 [1/1] (1.31ns)   --->   "%r_V_907 = sub i11 %sext_ln1273_407, i11 %sext_ln1273_406"   --->   Operation 3876 'sub' 'r_V_907' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3877 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_907, i32 5, i32 10"   --->   Operation 3877 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln17_913 = sext i6 %mult_V_1095" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3878 'sext' 'sext_ln17_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%mult_V_1096 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_96, i32 3, i32 7"   --->   Operation 3879 'partselect' 'mult_V_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (0.00ns)   --->   "%sext_ln17_914 = sext i5 %mult_V_1096" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3880 'sext' 'sext_ln17_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3881 [1/1] (1.31ns)   --->   "%r_V_908 = sub i11 0, i11 %sext_ln1273_407"   --->   Operation 3881 'sub' 'r_V_908' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3882 [1/1] (0.00ns)   --->   "%mult_V_1097 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_908, i32 5, i32 10"   --->   Operation 3882 'partselect' 'mult_V_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln17_915 = sext i6 %mult_V_1097" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3883 'sext' 'sext_ln17_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (1.31ns)   --->   "%r_V_909 = sub i11 %sext_ln1273_406, i11 %sext_ln1273_407"   --->   Operation 3884 'sub' 'r_V_909' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_909, i32 5, i32 10"   --->   Operation 3885 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln17_916 = sext i6 %mult_V_1098" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3886 'sext' 'sext_ln17_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_96, i32 4, i32 7"   --->   Operation 3887 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln17_917 = sext i4 %mult_V_1099" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3888 'sext' 'sext_ln17_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln17_918 = sext i4 %mult_V_1099" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3889 'sext' 'sext_ln17_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_96, i1 0"   --->   Operation 3890 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i9 %shl_ln1273_297"   --->   Operation 3891 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i9 %shl_ln1273_297"   --->   Operation 3892 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (1.30ns)   --->   "%r_V_910 = sub i10 0, i10 %sext_ln1273_409"   --->   Operation 3893 'sub' 'r_V_910' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3894 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_910, i32 5, i32 9"   --->   Operation 3894 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln17_919 = sext i5 %mult_V_1100" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3895 'sext' 'sext_ln17_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (1.28ns)   --->   "%r_V_911 = sub i9 0, i9 %sext_ln1273_405"   --->   Operation 3896 'sub' 'r_V_911' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.00ns)   --->   "%mult_V_1101 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_911, i32 5, i32 8"   --->   Operation 3897 'partselect' 'mult_V_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln17_920 = sext i4 %mult_V_1101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3898 'sext' 'sext_ln17_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_96, i3 0"   --->   Operation 3899 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i11 %shl_ln1273_298"   --->   Operation 3900 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (1.33ns)   --->   "%r_V_912 = sub i12 %sext_ln1273_410, i12 %sext_ln1273_408"   --->   Operation 3901 'sub' 'r_V_912' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%mult_V_1102 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_912, i32 5, i32 11"   --->   Operation 3902 'partselect' 'mult_V_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln818_192 = sext i7 %mult_V_1102"   --->   Operation 3903 'sext' 'sext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.00ns)   --->   "%a_V_235 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_64"   --->   Operation 3904 'load' 'a_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i8 %a_V_235"   --->   Operation 3905 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln70_260 = sext i8 %a_V_235" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3906 'sext' 'sext_ln70_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln70_261 = sext i8 %a_V_235" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3907 'sext' 'sext_ln70_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln70_262 = sext i8 %a_V_235" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3908 'sext' 'sext_ln70_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_235, i5 0"   --->   Operation 3909 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3910 [1/1] (1.36ns)   --->   "%r_V_914 = add i13 %shl_ln1273_299, i13 %sext_ln1270_6"   --->   Operation 3910 'add' 'r_V_914' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%mult_V_1103 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_914, i32 5, i32 12"   --->   Operation 3911 'partselect' 'mult_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_235, i2 0"   --->   Operation 3912 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i10 %shl_ln1273_300"   --->   Operation 3913 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i10 %shl_ln1273_300"   --->   Operation 3914 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (1.31ns)   --->   "%r_V_915 = sub i11 %sext_ln1273_412, i11 %sext_ln70_262"   --->   Operation 3915 'sub' 'r_V_915' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3916 [1/1] (0.00ns)   --->   "%mult_V_1104 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_915, i32 5, i32 10"   --->   Operation 3916 'partselect' 'mult_V_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln17_921 = sext i6 %mult_V_1104" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3917 'sext' 'sext_ln17_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3918 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_235, i1 0"   --->   Operation 3918 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i9 %shl_ln1273_301"   --->   Operation 3919 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i9 %shl_ln1273_301"   --->   Operation 3920 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (1.30ns)   --->   "%r_V_916 = sub i10 0, i10 %sext_ln1273_414"   --->   Operation 3921 'sub' 'r_V_916' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%mult_V_1105 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_916, i32 5, i32 9"   --->   Operation 3922 'partselect' 'mult_V_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln17_922 = sext i5 %mult_V_1105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3923 'sext' 'sext_ln17_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3924 [1/1] (2.44ns)   --->   "%r_V_917 = mul i13 %sext_ln1270_6, i13 8181"   --->   Operation 3924 'mul' 'r_V_917' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3925 [1/1] (0.00ns)   --->   "%mult_V_1106 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_917, i32 5, i32 12"   --->   Operation 3925 'partselect' 'mult_V_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3926 [1/1] (1.31ns)   --->   "%r_V_925 = sub i11 0, i11 %sext_ln1273_412"   --->   Operation 3926 'sub' 'r_V_925' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3927 [1/1] (1.33ns)   --->   "%r_V_918 = sub i11 %r_V_925, i11 %sext_ln70_262"   --->   Operation 3927 'sub' 'r_V_918' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3928 [1/1] (0.00ns)   --->   "%mult_V_1107 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_918, i32 5, i32 10"   --->   Operation 3928 'partselect' 'mult_V_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln17_923 = sext i6 %mult_V_1107" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3929 'sext' 'sext_ln17_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (1.28ns)   --->   "%r_V_919 = sub i9 0, i9 %sext_ln70_261"   --->   Operation 3930 'sub' 'r_V_919' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3931 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_919, i32 5, i32 8"   --->   Operation 3931 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln17_924 = sext i4 %mult_V_1108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3932 'sext' 'sext_ln17_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_235, i3 0"   --->   Operation 3933 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i11 %shl_ln1273_302"   --->   Operation 3934 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (1.33ns)   --->   "%r_V_920 = sub i12 %sext_ln70_260, i12 %sext_ln1273_415"   --->   Operation 3935 'sub' 'r_V_920' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3936 [1/1] (0.00ns)   --->   "%mult_V_1109 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_920, i32 5, i32 11"   --->   Operation 3936 'partselect' 'mult_V_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln818_193 = sext i7 %mult_V_1109"   --->   Operation 3937 'sext' 'sext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (1.31ns)   --->   "%r_V_921 = add i11 %sext_ln1273_412, i11 %sext_ln70_262"   --->   Operation 3938 'add' 'r_V_921' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%mult_V_1110 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_921, i32 5, i32 10"   --->   Operation 3939 'partselect' 'mult_V_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln17_925 = sext i6 %mult_V_1110" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3940 'sext' 'sext_ln17_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_764 = sub i12 0, i12 %sext_ln1273_415"   --->   Operation 3941 'sub' 'sub_ln1273_764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3942 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_922 = sub i12 %sub_ln1273_764, i12 %sext_ln70_260"   --->   Operation 3942 'sub' 'r_V_922' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3943 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_922, i32 5, i32 11"   --->   Operation 3943 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln818_194 = sext i7 %mult_V_1111"   --->   Operation 3944 'sext' 'sext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_235, i4 0"   --->   Operation 3945 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i12 %shl_ln1273_303"   --->   Operation 3946 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (1.35ns)   --->   "%r_V_923 = sub i13 %sext_ln1273_416, i13 %sext_ln1270_6"   --->   Operation 3947 'sub' 'r_V_923' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (0.00ns)   --->   "%mult_V_1112 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_923, i32 5, i32 12"   --->   Operation 3948 'partselect' 'mult_V_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3949 [1/1] (1.35ns)   --->   "%r_V_924 = sub i13 %sext_ln1273_416, i13 %sext_ln1273_411"   --->   Operation 3949 'sub' 'r_V_924' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3950 [1/1] (0.00ns)   --->   "%mult_V_1113 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_924, i32 5, i32 12"   --->   Operation 3950 'partselect' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%mult_V_1114 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_925, i32 5, i32 10"   --->   Operation 3951 'partselect' 'mult_V_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln17_926 = sext i6 %mult_V_1114" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3952 'sext' 'sext_ln17_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (0.00ns)   --->   "%mult_V_1115 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_235, i32 5, i32 7"   --->   Operation 3953 'partselect' 'mult_V_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln17_927 = sext i3 %mult_V_1115" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3954 'sext' 'sext_ln17_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (1.31ns)   --->   "%r_V_926 = sub i11 %sext_ln70_262, i11 %sext_ln1273_412"   --->   Operation 3955 'sub' 'r_V_926' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3956 [1/1] (0.00ns)   --->   "%mult_V_1116 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_926, i32 5, i32 10"   --->   Operation 3956 'partselect' 'mult_V_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln17_928 = sext i6 %mult_V_1116" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3957 'sext' 'sext_ln17_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.00ns)   --->   "%mult_V_1117 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_235, i32 3, i32 7"   --->   Operation 3958 'partselect' 'mult_V_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln17_929 = sext i5 %mult_V_1117" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3959 'sext' 'sext_ln17_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3960 [1/1] (1.33ns)   --->   "%r_V_927 = add i12 %sext_ln1273_415, i12 %sext_ln1273_413"   --->   Operation 3960 'add' 'r_V_927' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%mult_V_1118 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_927, i32 5, i32 11"   --->   Operation 3961 'partselect' 'mult_V_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln818_195 = sext i7 %mult_V_1118"   --->   Operation 3962 'sext' 'sext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%mult_V_1119 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_235, i32 4, i32 7"   --->   Operation 3963 'partselect' 'mult_V_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln17_930 = sext i4 %mult_V_1119" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3964 'sext' 'sext_ln17_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln17_931 = sext i4 %mult_V_1119" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3965 'sext' 'sext_ln17_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (2.44ns)   --->   "%mul_ln1270_16 = mul i13 %sext_ln1270_6, i13 19"   --->   Operation 3966 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%mult_V_1120 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_16, i32 5, i32 12"   --->   Operation 3967 'partselect' 'mult_V_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.00ns)   --->   "%a_V_236 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_63"   --->   Operation 3968 'load' 'a_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln70_263 = sext i8 %a_V_236" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3969 'sext' 'sext_ln70_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln70_264 = sext i8 %a_V_236" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3970 'sext' 'sext_ln70_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln70_265 = sext i8 %a_V_236" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3971 'sext' 'sext_ln70_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln70_266 = sext i8 %a_V_236" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3972 'sext' 'sext_ln70_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3973 [1/1] (0.00ns)   --->   "%mult_V_1121 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_236, i32 5, i32 7"   --->   Operation 3973 'partselect' 'mult_V_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln17_932 = sext i3 %mult_V_1121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3974 'sext' 'sext_ln17_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln17_933 = sext i3 %mult_V_1121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3975 'sext' 'sext_ln17_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_236, i2 0"   --->   Operation 3976 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i10 %shl_ln1273_304"   --->   Operation 3977 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3978 [1/1] (1.31ns)   --->   "%r_V_929 = sub i11 %sext_ln1273_417, i11 %sext_ln70_266"   --->   Operation 3978 'sub' 'r_V_929' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_929, i32 5, i32 10"   --->   Operation 3979 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln17_934 = sext i6 %mult_V_1122" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3980 'sext' 'sext_ln17_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (1.31ns)   --->   "%r_V_930 = sub i11 0, i11 %sext_ln1273_417"   --->   Operation 3981 'sub' 'r_V_930' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns)   --->   "%mult_V_1123 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_930, i32 5, i32 10"   --->   Operation 3982 'partselect' 'mult_V_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln17_935 = sext i6 %mult_V_1123" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3983 'sext' 'sext_ln17_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3984 [1/1] (0.00ns)   --->   "%mult_V_1124 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_236, i32 4, i32 7"   --->   Operation 3984 'partselect' 'mult_V_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln17_936 = sext i4 %mult_V_1124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3985 'sext' 'sext_ln17_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3986 [1/1] (1.31ns)   --->   "%r_V_931 = sub i11 %sext_ln70_266, i11 %sext_ln1273_417"   --->   Operation 3986 'sub' 'r_V_931' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3987 [1/1] (0.00ns)   --->   "%mult_V_1125 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_931, i32 5, i32 10"   --->   Operation 3987 'partselect' 'mult_V_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3988 [1/1] (0.00ns)   --->   "%mult_V_1126 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_236, i32 3, i32 7"   --->   Operation 3988 'partselect' 'mult_V_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln17_938 = sext i5 %mult_V_1126" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3989 'sext' 'sext_ln17_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (1.28ns)   --->   "%r_V_932 = sub i9 0, i9 %sext_ln70_265"   --->   Operation 3990 'sub' 'r_V_932' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_932, i32 5, i32 8"   --->   Operation 3991 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln17_939 = sext i4 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3992 'sext' 'sext_ln17_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (2.44ns)   --->   "%r_V_933 = mul i13 %sext_ln70_264, i13 8181"   --->   Operation 3993 'mul' 'r_V_933' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%mult_V_1128 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_933, i32 5, i32 12"   --->   Operation 3994 'partselect' 'mult_V_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_236, i3 0"   --->   Operation 3995 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i11 %shl_ln1273_305"   --->   Operation 3996 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3997 [1/1] (1.33ns)   --->   "%r_V_934 = sub i12 %sext_ln70_263, i12 %sext_ln1273_418"   --->   Operation 3997 'sub' 'r_V_934' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3998 [1/1] (0.00ns)   --->   "%mult_V_1129 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_934, i32 5, i32 11"   --->   Operation 3998 'partselect' 'mult_V_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln818_196 = sext i7 %mult_V_1129"   --->   Operation 3999 'sext' 'sext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4000 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_236, i1 0"   --->   Operation 4000 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i9 %shl_ln1273_306"   --->   Operation 4001 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i9 %shl_ln1273_306"   --->   Operation 4002 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4003 [1/1] (1.33ns)   --->   "%r_V_935 = sub i12 %sext_ln1273_420, i12 %sext_ln1273_418"   --->   Operation 4003 'sub' 'r_V_935' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%mult_V_1130 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_935, i32 5, i32 11"   --->   Operation 4004 'partselect' 'mult_V_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln818_197 = sext i7 %mult_V_1130"   --->   Operation 4005 'sext' 'sext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (1.30ns)   --->   "%r_V_936 = sub i10 0, i10 %sext_ln1273_419"   --->   Operation 4006 'sub' 'r_V_936' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4007 [1/1] (0.00ns)   --->   "%mult_V_1131 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_936, i32 5, i32 9"   --->   Operation 4007 'partselect' 'mult_V_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln17_940 = sext i5 %mult_V_1131" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4008 'sext' 'sext_ln17_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4009 [1/1] (0.00ns)   --->   "%a_V_237 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_62"   --->   Operation 4009 'load' 'a_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln70_267 = sext i8 %a_V_237" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4010 'sext' 'sext_ln70_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln70_268 = sext i8 %a_V_237" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4011 'sext' 'sext_ln70_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln70_269 = sext i8 %a_V_237" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4012 'sext' 'sext_ln70_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_237, i2 0"   --->   Operation 4013 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i10 %shl_ln1273_307"   --->   Operation 4014 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4015 [1/1] (1.31ns)   --->   "%r_V_938 = sub i11 %sext_ln1273_421, i11 %sext_ln70_269"   --->   Operation 4015 'sub' 'r_V_938' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4016 [1/1] (0.00ns)   --->   "%mult_V_1132 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_938, i32 5, i32 10"   --->   Operation 4016 'partselect' 'mult_V_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln17_941 = sext i6 %mult_V_1132" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4017 'sext' 'sext_ln17_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4018 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_237, i1 0"   --->   Operation 4018 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i9 %shl_ln1273_308"   --->   Operation 4019 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i9 %shl_ln1273_308"   --->   Operation 4020 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (1.30ns)   --->   "%r_V_939 = sub i10 0, i10 %sext_ln1273_423"   --->   Operation 4021 'sub' 'r_V_939' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%mult_V_1133 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_939, i32 5, i32 9"   --->   Operation 4022 'partselect' 'mult_V_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln17_942 = sext i5 %mult_V_1133" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4023 'sext' 'sext_ln17_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (1.31ns)   --->   "%r_V_941 = sub i11 0, i11 %sext_ln1273_421"   --->   Operation 4024 'sub' 'r_V_941' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (1.33ns)   --->   "%r_V_940 = sub i11 %r_V_941, i11 %sext_ln70_269"   --->   Operation 4025 'sub' 'r_V_940' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4026 [1/1] (0.00ns)   --->   "%mult_V_1134 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_940, i32 5, i32 10"   --->   Operation 4026 'partselect' 'mult_V_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln17_943 = sext i6 %mult_V_1134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4027 'sext' 'sext_ln17_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (0.00ns)   --->   "%mult_V_1135 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_237, i32 5, i32 7"   --->   Operation 4028 'partselect' 'mult_V_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln17_944 = sext i3 %mult_V_1135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4029 'sext' 'sext_ln17_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln17_945 = sext i3 %mult_V_1135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4030 'sext' 'sext_ln17_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4031 [1/1] (0.00ns)   --->   "%mult_V_1136 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_941, i32 5, i32 10"   --->   Operation 4031 'partselect' 'mult_V_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln17_946 = sext i6 %mult_V_1136" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4032 'sext' 'sext_ln17_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (1.28ns)   --->   "%r_V_942 = sub i9 0, i9 %sext_ln70_268"   --->   Operation 4033 'sub' 'r_V_942' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4034 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_942, i32 5, i32 8"   --->   Operation 4034 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln17_947 = sext i4 %mult_V_1137" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4035 'sext' 'sext_ln17_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4036 [1/1] (0.00ns)   --->   "%mult_V_1138 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_237, i32 3, i32 7"   --->   Operation 4036 'partselect' 'mult_V_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln17_948 = sext i5 %mult_V_1138" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4037 'sext' 'sext_ln17_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_237, i3 0"   --->   Operation 4038 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i11 %shl_ln1273_309"   --->   Operation 4039 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4040 [1/1] (1.33ns)   --->   "%r_V_943 = sub i12 %sext_ln70_267, i12 %sext_ln1273_424"   --->   Operation 4040 'sub' 'r_V_943' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4041 [1/1] (0.00ns)   --->   "%mult_V_1139 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_943, i32 5, i32 11"   --->   Operation 4041 'partselect' 'mult_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln818_198 = sext i7 %mult_V_1139"   --->   Operation 4042 'sext' 'sext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_237, i32 4, i32 7"   --->   Operation 4043 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln17_949 = sext i4 %mult_V_1140" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4044 'sext' 'sext_ln17_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4045 [1/1] (1.31ns)   --->   "%r_V_944 = sub i11 %sext_ln70_269, i11 %sext_ln1273_421"   --->   Operation 4045 'sub' 'r_V_944' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4046 [1/1] (0.00ns)   --->   "%mult_V_1141 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_944, i32 5, i32 10"   --->   Operation 4046 'partselect' 'mult_V_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln17_950 = sext i6 %mult_V_1141" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4047 'sext' 'sext_ln17_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4048 [1/1] (1.33ns)   --->   "%r_V_945 = sub i12 %sext_ln1273_422, i12 %sext_ln1273_424"   --->   Operation 4048 'sub' 'r_V_945' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4049 [1/1] (0.00ns)   --->   "%mult_V_1142 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_945, i32 5, i32 11"   --->   Operation 4049 'partselect' 'mult_V_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln818_199 = sext i7 %mult_V_1142"   --->   Operation 4050 'sext' 'sext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%a_V_238 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_196"   --->   Operation 4051 'load' 'a_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln70_270 = sext i8 %a_V_238" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4052 'sext' 'sext_ln70_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln70_271 = sext i8 %a_V_238" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4053 'sext' 'sext_ln70_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln70_272 = sext i8 %a_V_238" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4054 'sext' 'sext_ln70_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln70_273 = sext i8 %a_V_238" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4055 'sext' 'sext_ln70_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4056 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_238, i2 0"   --->   Operation 4056 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i10 %shl_ln1273_310"   --->   Operation 4057 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4058 [1/1] (1.31ns)   --->   "%r_V_947 = sub i11 %sext_ln70_273, i11 %sext_ln1273_425"   --->   Operation 4058 'sub' 'r_V_947' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4059 [1/1] (0.00ns)   --->   "%mult_V_1143 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_947, i32 5, i32 10"   --->   Operation 4059 'partselect' 'mult_V_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln818_200 = sext i6 %mult_V_1143"   --->   Operation 4060 'sext' 'sext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln17_951 = sext i6 %mult_V_1143" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4061 'sext' 'sext_ln17_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4062 [1/1] (1.28ns)   --->   "%r_V_948 = sub i9 0, i9 %sext_ln70_272"   --->   Operation 4062 'sub' 'r_V_948' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.00ns)   --->   "%mult_V_1144 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_948, i32 5, i32 8"   --->   Operation 4063 'partselect' 'mult_V_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln17_952 = sext i4 %mult_V_1144" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4064 'sext' 'sext_ln17_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_238, i1 0"   --->   Operation 4065 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i9 %shl_ln1273_311"   --->   Operation 4066 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4067 [1/1] (1.30ns)   --->   "%r_V_949 = sub i10 0, i10 %sext_ln1273_426"   --->   Operation 4067 'sub' 'r_V_949' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4068 [1/1] (0.00ns)   --->   "%mult_V_1145 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_949, i32 5, i32 9"   --->   Operation 4068 'partselect' 'mult_V_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln17_953 = sext i5 %mult_V_1145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4069 'sext' 'sext_ln17_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4070 [1/1] (2.44ns)   --->   "%r_V_950 = mul i13 %sext_ln70_271, i13 11"   --->   Operation 4070 'mul' 'r_V_950' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.00ns)   --->   "%mult_V_1146 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_950, i32 5, i32 12"   --->   Operation 4071 'partselect' 'mult_V_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4072 [1/1] (1.31ns)   --->   "%r_V_956 = sub i11 0, i11 %sext_ln1273_425"   --->   Operation 4072 'sub' 'r_V_956' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4073 [1/1] (1.33ns)   --->   "%r_V_951 = sub i11 %r_V_956, i11 %sext_ln70_273"   --->   Operation 4073 'sub' 'r_V_951' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4074 [1/1] (0.00ns)   --->   "%mult_V_1147 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_951, i32 5, i32 10"   --->   Operation 4074 'partselect' 'mult_V_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln17_954 = sext i6 %mult_V_1147" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4075 'sext' 'sext_ln17_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.00ns)   --->   "%mult_V_1148 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_238, i32 5, i32 7"   --->   Operation 4076 'partselect' 'mult_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4077 [1/1] (0.00ns)   --->   "%sext_ln17_955 = sext i3 %mult_V_1148" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4077 'sext' 'sext_ln17_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4078 [1/1] (0.00ns)   --->   "%mult_V_1149 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_238, i32 4, i32 7"   --->   Operation 4078 'partselect' 'mult_V_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln17_956 = sext i4 %mult_V_1149" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4079 'sext' 'sext_ln17_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (1.31ns)   --->   "%r_V_952 = sub i11 %sext_ln1273_425, i11 %sext_ln70_273"   --->   Operation 4080 'sub' 'r_V_952' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%mult_V_1150 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_952, i32 5, i32 10"   --->   Operation 4081 'partselect' 'mult_V_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln17_957 = sext i6 %mult_V_1150" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4082 'sext' 'sext_ln17_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (2.44ns)   --->   "%r_V_953 = mul i13 %sext_ln70_271, i13 8181"   --->   Operation 4083 'mul' 'r_V_953' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%mult_V_1151 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_953, i32 5, i32 12"   --->   Operation 4084 'partselect' 'mult_V_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_238, i32 2, i32 7"   --->   Operation 4085 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln17_958 = sext i6 %mult_V_1152" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4086 'sext' 'sext_ln17_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4087 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_238, i3 0"   --->   Operation 4087 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i11 %shl_ln1273_312"   --->   Operation 4088 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4089 [1/1] (1.33ns)   --->   "%r_V_954 = sub i12 0, i12 %sext_ln1273_427"   --->   Operation 4089 'sub' 'r_V_954' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4090 [1/1] (0.00ns)   --->   "%mult_V_1153 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_954, i32 5, i32 11"   --->   Operation 4090 'partselect' 'mult_V_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln818_201 = sext i7 %mult_V_1153"   --->   Operation 4091 'sext' 'sext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (1.33ns)   --->   "%r_V_955 = sub i12 %sext_ln70_270, i12 %sext_ln1273_427"   --->   Operation 4092 'sub' 'r_V_955' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4093 [1/1] (0.00ns)   --->   "%mult_V_1154 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_955, i32 5, i32 11"   --->   Operation 4093 'partselect' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln818_202 = sext i7 %mult_V_1154"   --->   Operation 4094 'sext' 'sext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4095 [1/1] (0.00ns)   --->   "%mult_V_1155 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_956, i32 5, i32 10"   --->   Operation 4095 'partselect' 'mult_V_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln17_959 = sext i6 %mult_V_1155" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4096 'sext' 'sext_ln17_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (0.00ns)   --->   "%mult_V_1156 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_238, i32 3, i32 7"   --->   Operation 4097 'partselect' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln17_960 = sext i5 %mult_V_1156" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4098 'sext' 'sext_ln17_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4099 [1/1] (0.00ns)   --->   "%a_V_239 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_197"   --->   Operation 4099 'load' 'a_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln70_274 = sext i8 %a_V_239" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4100 'sext' 'sext_ln70_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln70_275 = sext i8 %a_V_239" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4101 'sext' 'sext_ln70_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln70_276 = sext i8 %a_V_239" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4102 'sext' 'sext_ln70_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4103 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_239, i3 0"   --->   Operation 4103 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i11 %shl_ln1273_313"   --->   Operation 4104 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4105 [1/1] (1.33ns)   --->   "%r_V_958 = sub i12 %sext_ln70_275, i12 %sext_ln1273_428"   --->   Operation 4105 'sub' 'r_V_958' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4106 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_958, i32 5, i32 11"   --->   Operation 4106 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln818_203 = sext i7 %mult_V_1157"   --->   Operation 4107 'sext' 'sext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4108 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_239, i1 0"   --->   Operation 4108 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i9 %shl_ln1273_314"   --->   Operation 4109 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i9 %shl_ln1273_314"   --->   Operation 4110 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4111 [1/1] (1.33ns)   --->   "%r_V_959 = sub i12 %sext_ln1273_430, i12 %sext_ln1273_428"   --->   Operation 4111 'sub' 'r_V_959' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4112 [1/1] (0.00ns)   --->   "%mult_V_1158 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_959, i32 5, i32 11"   --->   Operation 4112 'partselect' 'mult_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4113 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_239, i2 0"   --->   Operation 4113 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i10 %shl_ln1273_315"   --->   Operation 4114 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (1.31ns)   --->   "%r_V_960 = sub i11 %sext_ln70_276, i11 %sext_ln1273_431"   --->   Operation 4115 'sub' 'r_V_960' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4116 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_960, i32 5, i32 10"   --->   Operation 4116 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln17_961 = sext i6 %mult_V_1159" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4117 'sext' 'sext_ln17_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_239, i32 4, i32 7"   --->   Operation 4118 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln17_962 = sext i4 %mult_V_1160" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4119 'sext' 'sext_ln17_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (1.28ns)   --->   "%r_V_961 = sub i9 0, i9 %sext_ln70_274"   --->   Operation 4120 'sub' 'r_V_961' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_961, i32 5, i32 8"   --->   Operation 4121 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln17_963 = sext i4 %mult_V_1161" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4122 'sext' 'sext_ln17_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4123 [1/1] (0.00ns)   --->   "%mult_V_1162 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_239, i32 3, i32 7"   --->   Operation 4123 'partselect' 'mult_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln17_964 = sext i5 %mult_V_1162" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4124 'sext' 'sext_ln17_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (1.30ns)   --->   "%r_V_962 = sub i10 0, i10 %sext_ln1273_429"   --->   Operation 4125 'sub' 'r_V_962' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (0.00ns)   --->   "%mult_V_1163 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_962, i32 5, i32 9"   --->   Operation 4126 'partselect' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln17_965 = sext i5 %mult_V_1163" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4127 'sext' 'sext_ln17_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4128 [1/1] (1.31ns)   --->   "%r_V_967 = sub i11 0, i11 %sext_ln1273_431"   --->   Operation 4128 'sub' 'r_V_967' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (1.33ns)   --->   "%r_V_963 = sub i11 %r_V_967, i11 %sext_ln70_276"   --->   Operation 4129 'sub' 'r_V_963' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%mult_V_1164 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_963, i32 5, i32 10"   --->   Operation 4130 'partselect' 'mult_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.00ns)   --->   "%sext_ln17_966 = sext i6 %mult_V_1164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4131 'sext' 'sext_ln17_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4132 [1/1] (1.33ns)   --->   "%r_V_964 = sub i12 %sext_ln1273_428, i12 %sext_ln1273_430"   --->   Operation 4132 'sub' 'r_V_964' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4133 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_964, i32 5, i32 11"   --->   Operation 4133 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln818_205 = sext i7 %mult_V_1165"   --->   Operation 4134 'sext' 'sext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4135 [1/1] (1.33ns)   --->   "%r_V_968 = sub i12 0, i12 %sext_ln1273_428"   --->   Operation 4135 'sub' 'r_V_968' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4136 [1/1] (1.35ns)   --->   "%r_V_965 = sub i12 %r_V_968, i12 %sext_ln1273_430"   --->   Operation 4136 'sub' 'r_V_965' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.00ns)   --->   "%mult_V_1166 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_965, i32 5, i32 11"   --->   Operation 4137 'partselect' 'mult_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln818_206 = sext i7 %mult_V_1166"   --->   Operation 4138 'sext' 'sext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (1.31ns)   --->   "%r_V_966 = sub i11 %sext_ln1273_431, i11 %sext_ln70_276"   --->   Operation 4139 'sub' 'r_V_966' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_966, i32 5, i32 10"   --->   Operation 4140 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln17_967 = sext i6 %mult_V_1167" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4141 'sext' 'sext_ln17_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4142 [1/1] (0.00ns)   --->   "%mult_V_1168 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_967, i32 5, i32 10"   --->   Operation 4142 'partselect' 'mult_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln17_968 = sext i6 %mult_V_1168" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4143 'sext' 'sext_ln17_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_239, i32 5, i32 7"   --->   Operation 4144 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln17_969 = sext i3 %mult_V_1169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4145 'sext' 'sext_ln17_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4146 [1/1] (0.00ns)   --->   "%mult_V_1170 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_968, i32 5, i32 11"   --->   Operation 4146 'partselect' 'mult_V_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln818_207 = sext i7 %mult_V_1170"   --->   Operation 4147 'sext' 'sext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (0.00ns)   --->   "%a_V_240 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_198"   --->   Operation 4148 'load' 'a_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln70_277 = sext i8 %a_V_240" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4149 'sext' 'sext_ln70_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln70_278 = sext i8 %a_V_240" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4150 'sext' 'sext_ln70_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln70_279 = sext i8 %a_V_240" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4151 'sext' 'sext_ln70_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln70_280 = sext i8 %a_V_240" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4152 'sext' 'sext_ln70_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4153 [1/1] (1.28ns)   --->   "%r_V_970 = sub i9 0, i9 %sext_ln70_280"   --->   Operation 4153 'sub' 'r_V_970' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4154 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_970, i32 5, i32 8"   --->   Operation 4154 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln17_970 = sext i4 %mult_V_1171" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4155 'sext' 'sext_ln17_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.00ns)   --->   "%mult_V_1172 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_240, i32 4, i32 7"   --->   Operation 4156 'partselect' 'mult_V_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln17_971 = sext i4 %mult_V_1172" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4157 'sext' 'sext_ln17_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_240, i2 0"   --->   Operation 4158 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i10 %shl_ln1273_316"   --->   Operation 4159 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i10 %shl_ln1273_316"   --->   Operation 4160 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4161 [1/1] (1.31ns)   --->   "%r_V_971 = add i11 %sext_ln1273_433, i11 %sext_ln70_279"   --->   Operation 4161 'add' 'r_V_971' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.00ns)   --->   "%mult_V_1173 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_971, i32 5, i32 10"   --->   Operation 4162 'partselect' 'mult_V_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln17_972 = sext i6 %mult_V_1173" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4163 'sext' 'sext_ln17_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_240, i3 0"   --->   Operation 4164 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i11 %shl_ln1273_317"   --->   Operation 4165 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (1.33ns)   --->   "%r_V_972 = sub i12 0, i12 %sext_ln1273_434"   --->   Operation 4166 'sub' 'r_V_972' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4167 [1/1] (0.00ns)   --->   "%mult_V_1174 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_972, i32 5, i32 11"   --->   Operation 4167 'partselect' 'mult_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln818_208 = sext i7 %mult_V_1174"   --->   Operation 4168 'sext' 'sext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4169 [1/1] (1.31ns)   --->   "%r_V_973 = sub i11 %sext_ln1273_433, i11 %sext_ln70_279"   --->   Operation 4169 'sub' 'r_V_973' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4170 [1/1] (0.00ns)   --->   "%mult_V_1175 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_973, i32 5, i32 10"   --->   Operation 4170 'partselect' 'mult_V_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln17_973 = sext i6 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4171 'sext' 'sext_ln17_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4172 [1/1] (0.00ns)   --->   "%mult_V_1176 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_240, i32 5, i32 7"   --->   Operation 4172 'partselect' 'mult_V_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln17_974 = sext i3 %mult_V_1176" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4173 'sext' 'sext_ln17_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln17_975 = sext i3 %mult_V_1176" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4174 'sext' 'sext_ln17_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4175 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_240, i1 0"   --->   Operation 4175 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i9 %shl_ln1273_318"   --->   Operation 4176 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4177 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i9 %shl_ln1273_318"   --->   Operation 4177 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4178 [1/1] (1.33ns)   --->   "%r_V_974 = sub i12 %sext_ln1273_434, i12 %sext_ln1273_436"   --->   Operation 4178 'sub' 'r_V_974' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4179 [1/1] (0.00ns)   --->   "%mult_V_1177 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_974, i32 5, i32 11"   --->   Operation 4179 'partselect' 'mult_V_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln818_209 = sext i7 %mult_V_1177"   --->   Operation 4180 'sext' 'sext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (2.44ns)   --->   "%r_V_975 = mul i13 %sext_ln70_278, i13 8181"   --->   Operation 4181 'mul' 'r_V_975' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (0.00ns)   --->   "%mult_V_1178 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_975, i32 5, i32 12"   --->   Operation 4182 'partselect' 'mult_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4183 [1/1] (1.33ns)   --->   "%r_V_976 = sub i12 %sext_ln70_277, i12 %sext_ln1273_434"   --->   Operation 4183 'sub' 'r_V_976' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4184 [1/1] (0.00ns)   --->   "%mult_V_1179 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_976, i32 5, i32 11"   --->   Operation 4184 'partselect' 'mult_V_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln818_210 = sext i7 %mult_V_1179"   --->   Operation 4185 'sext' 'sext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%mult_V_1180 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_240, i32 3, i32 7"   --->   Operation 4186 'partselect' 'mult_V_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln17_976 = sext i5 %mult_V_1180" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4187 'sext' 'sext_ln17_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4188 [1/1] (1.33ns)   --->   "%r_V_977 = add i12 %sext_ln1273_434, i12 %sext_ln70_277"   --->   Operation 4188 'add' 'r_V_977' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4189 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_977, i32 5, i32 11"   --->   Operation 4189 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln818_211 = sext i7 %mult_V_1181"   --->   Operation 4190 'sext' 'sext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4191 [1/1] (1.31ns)   --->   "%r_V_978 = sub i11 %sext_ln70_279, i11 %sext_ln1273_433"   --->   Operation 4191 'sub' 'r_V_978' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4192 [1/1] (0.00ns)   --->   "%mult_V_1182 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_978, i32 5, i32 10"   --->   Operation 4192 'partselect' 'mult_V_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln17_977 = sext i6 %mult_V_1182" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4193 'sext' 'sext_ln17_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4194 [1/1] (1.31ns)   --->   "%r_V_980 = sub i11 0, i11 %sext_ln1273_433"   --->   Operation 4194 'sub' 'r_V_980' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4195 [1/1] (1.33ns)   --->   "%r_V_979 = sub i11 %r_V_980, i11 %sext_ln70_279"   --->   Operation 4195 'sub' 'r_V_979' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%mult_V_1183 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_979, i32 5, i32 10"   --->   Operation 4196 'partselect' 'mult_V_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln17_978 = sext i6 %mult_V_1183" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4197 'sext' 'sext_ln17_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%mult_V_1184 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_980, i32 5, i32 10"   --->   Operation 4198 'partselect' 'mult_V_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln17_979 = sext i6 %mult_V_1184" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4199 'sext' 'sext_ln17_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4200 [1/1] (1.30ns)   --->   "%r_V_981 = sub i10 0, i10 %sext_ln1273_435"   --->   Operation 4200 'sub' 'r_V_981' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4201 [1/1] (0.00ns)   --->   "%mult_V_1185 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_981, i32 5, i32 9"   --->   Operation 4201 'partselect' 'mult_V_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln17_980 = sext i5 %mult_V_1185" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4202 'sext' 'sext_ln17_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4203 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_240, i4 0"   --->   Operation 4203 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i12 %shl_ln1273_319"   --->   Operation 4204 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (1.35ns)   --->   "%r_V_982 = sub i13 %sext_ln1273_437, i13 %sext_ln1273_432"   --->   Operation 4205 'sub' 'r_V_982' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%mult_V_1186 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_982, i32 5, i32 12"   --->   Operation 4206 'partselect' 'mult_V_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%a_V_241 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_199"   --->   Operation 4207 'load' 'a_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln70_281 = sext i8 %a_V_241" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4208 'sext' 'sext_ln70_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln70_282 = sext i8 %a_V_241" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4209 'sext' 'sext_ln70_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.00ns)   --->   "%sext_ln70_283 = sext i8 %a_V_241" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4210 'sext' 'sext_ln70_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4211 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_241, i3 0"   --->   Operation 4211 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i11 %shl_ln1273_320"   --->   Operation 4212 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_241, i1 0"   --->   Operation 4213 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i9 %shl_ln1273_321"   --->   Operation 4214 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i9 %shl_ln1273_321"   --->   Operation 4215 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (1.33ns)   --->   "%r_V_984 = sub i12 %sext_ln1273_438, i12 %sext_ln1273_440"   --->   Operation 4216 'sub' 'r_V_984' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%mult_V_1187 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_984, i32 5, i32 11"   --->   Operation 4217 'partselect' 'mult_V_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln818_212 = sext i7 %mult_V_1187"   --->   Operation 4218 'sext' 'sext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4219 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_241, i2 0"   --->   Operation 4219 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i10 %shl_ln1273_322"   --->   Operation 4220 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4221 [1/1] (1.31ns)   --->   "%r_V_985 = sub i11 0, i11 %sext_ln1273_441"   --->   Operation 4221 'sub' 'r_V_985' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (0.00ns)   --->   "%mult_V_1188 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_985, i32 5, i32 10"   --->   Operation 4222 'partselect' 'mult_V_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln17_981 = sext i6 %mult_V_1188" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4223 'sext' 'sext_ln17_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4224 [1/1] (1.28ns)   --->   "%r_V_986 = sub i9 0, i9 %sext_ln70_282"   --->   Operation 4224 'sub' 'r_V_986' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4225 [1/1] (0.00ns)   --->   "%mult_V_1189 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_986, i32 5, i32 8"   --->   Operation 4225 'partselect' 'mult_V_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln17_982 = sext i4 %mult_V_1189" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4226 'sext' 'sext_ln17_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (0.00ns)   --->   "%mult_V_1190 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_241, i32 4, i32 7"   --->   Operation 4227 'partselect' 'mult_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln17_983 = sext i4 %mult_V_1190" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4228 'sext' 'sext_ln17_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (0.00ns)   --->   "%mult_V_1191 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_241, i32 5, i32 7"   --->   Operation 4229 'partselect' 'mult_V_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln17_984 = sext i3 %mult_V_1191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4230 'sext' 'sext_ln17_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (1.31ns)   --->   "%r_V_987 = sub i11 %sext_ln1273_441, i11 %sext_ln70_283"   --->   Operation 4231 'sub' 'r_V_987' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4232 [1/1] (0.00ns)   --->   "%mult_V_1192 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_987, i32 5, i32 10"   --->   Operation 4232 'partselect' 'mult_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln17_985 = sext i6 %mult_V_1192" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4233 'sext' 'sext_ln17_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%mult_V_1193 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_241, i32 3, i32 7"   --->   Operation 4234 'partselect' 'mult_V_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln17_986 = sext i5 %mult_V_1193" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4235 'sext' 'sext_ln17_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (1.33ns)   --->   "%r_V_988 = sub i12 %sext_ln1273_440, i12 %sext_ln1273_438"   --->   Operation 4236 'sub' 'r_V_988' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4237 [1/1] (0.00ns)   --->   "%mult_V_1194 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_988, i32 5, i32 11"   --->   Operation 4237 'partselect' 'mult_V_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln818_213 = sext i7 %mult_V_1194"   --->   Operation 4238 'sext' 'sext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4239 [1/1] (1.31ns)   --->   "%r_V_989 = add i11 %sext_ln1273_441, i11 %sext_ln70_283"   --->   Operation 4239 'add' 'r_V_989' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%mult_V_1195 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_989, i32 5, i32 10"   --->   Operation 4240 'partselect' 'mult_V_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln17_987 = sext i6 %mult_V_1195" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4241 'sext' 'sext_ln17_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4242 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_241, i4 0"   --->   Operation 4242 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i12 %shl_ln1273_323"   --->   Operation 4243 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4244 [1/1] (1.35ns)   --->   "%r_V_990 = sub i13 %sext_ln70_281, i13 %sext_ln1273_442"   --->   Operation 4244 'sub' 'r_V_990' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4245 [1/1] (0.00ns)   --->   "%mult_V_1196 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_990, i32 5, i32 12"   --->   Operation 4245 'partselect' 'mult_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4246 [1/1] (1.30ns)   --->   "%r_V_991 = sub i10 0, i10 %sext_ln1273_439"   --->   Operation 4246 'sub' 'r_V_991' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4247 [1/1] (0.00ns)   --->   "%mult_V_1197 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_991, i32 5, i32 9"   --->   Operation 4247 'partselect' 'mult_V_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln17_988 = sext i5 %mult_V_1197" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4248 'sext' 'sext_ln17_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4249 [1/1] (1.33ns)   --->   "%r_V_992 = sub i11 %r_V_985, i11 %sext_ln70_283"   --->   Operation 4249 'sub' 'r_V_992' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4250 [1/1] (0.00ns)   --->   "%mult_V_1198 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_992, i32 5, i32 10"   --->   Operation 4250 'partselect' 'mult_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4251 [1/1] (0.00ns)   --->   "%a_V_242 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_200"   --->   Operation 4251 'load' 'a_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln70_284 = sext i8 %a_V_242" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4252 'sext' 'sext_ln70_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln70_285 = sext i8 %a_V_242" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4253 'sext' 'sext_ln70_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4254 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_242, i2 0"   --->   Operation 4254 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4255 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i10 %shl_ln1273_324"   --->   Operation 4255 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4256 [1/1] (1.31ns)   --->   "%r_V_994 = sub i11 0, i11 %sext_ln1273_443"   --->   Operation 4256 'sub' 'r_V_994' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4257 [1/1] (0.00ns)   --->   "%mult_V_1199 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_994, i32 5, i32 10"   --->   Operation 4257 'partselect' 'mult_V_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4258 [1/1] (0.00ns)   --->   "%sext_ln17_990 = sext i6 %mult_V_1199" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4258 'sext' 'sext_ln17_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4259 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_242, i1 0"   --->   Operation 4259 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i9 %shl_ln1273_325"   --->   Operation 4260 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4261 [1/1] (1.30ns)   --->   "%r_V_995 = sub i10 0, i10 %sext_ln1273_444"   --->   Operation 4261 'sub' 'r_V_995' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4262 [1/1] (0.00ns)   --->   "%mult_V_1200 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_995, i32 5, i32 9"   --->   Operation 4262 'partselect' 'mult_V_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln17_991 = sext i5 %mult_V_1200" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4263 'sext' 'sext_ln17_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4264 [1/1] (1.31ns)   --->   "%r_V_996 = sub i11 %sext_ln1273_443, i11 %sext_ln70_284"   --->   Operation 4264 'sub' 'r_V_996' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4265 [1/1] (0.00ns)   --->   "%mult_V_1201 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_996, i32 5, i32 10"   --->   Operation 4265 'partselect' 'mult_V_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln17_992 = sext i6 %mult_V_1201" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4266 'sext' 'sext_ln17_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4267 [1/1] (1.31ns)   --->   "%r_V_997 = sub i11 %sext_ln70_284, i11 %sext_ln1273_443"   --->   Operation 4267 'sub' 'r_V_997' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4268 [1/1] (0.00ns)   --->   "%mult_V_1202 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_997, i32 5, i32 10"   --->   Operation 4268 'partselect' 'mult_V_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln17_993 = sext i6 %mult_V_1202" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4269 'sext' 'sext_ln17_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4270 [1/1] (0.00ns)   --->   "%mult_V_1203 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_242, i32 4, i32 7"   --->   Operation 4270 'partselect' 'mult_V_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln17_994 = sext i4 %mult_V_1203" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4271 'sext' 'sext_ln17_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%mult_V_1204 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_242, i32 5, i32 7"   --->   Operation 4272 'partselect' 'mult_V_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln17_995 = sext i3 %mult_V_1204" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4273 'sext' 'sext_ln17_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4274 [1/1] (1.33ns)   --->   "%r_V_998 = sub i11 %r_V_994, i11 %sext_ln70_284"   --->   Operation 4274 'sub' 'r_V_998' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4275 [1/1] (0.00ns)   --->   "%mult_V_1205 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_998, i32 5, i32 10"   --->   Operation 4275 'partselect' 'mult_V_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln17_996 = sext i6 %mult_V_1205" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4276 'sext' 'sext_ln17_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4277 [1/1] (0.00ns)   --->   "%mult_V_1206 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_242, i32 3, i32 7"   --->   Operation 4277 'partselect' 'mult_V_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln17_997 = sext i5 %mult_V_1206" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4278 'sext' 'sext_ln17_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4279 [1/1] (1.28ns)   --->   "%r_V_999 = sub i9 0, i9 %sext_ln70_285"   --->   Operation 4279 'sub' 'r_V_999' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4280 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_999, i32 5, i32 8"   --->   Operation 4280 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln17_998 = sext i4 %mult_V_1207" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4281 'sext' 'sext_ln17_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (0.00ns)   --->   "%a_V_243 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_201"   --->   Operation 4282 'load' 'a_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln70_286 = sext i8 %a_V_243" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4283 'sext' 'sext_ln70_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln70_287 = sext i8 %a_V_243" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4284 'sext' 'sext_ln70_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln70_288 = sext i8 %a_V_243" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4285 'sext' 'sext_ln70_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln70_289 = sext i8 %a_V_243" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4286 'sext' 'sext_ln70_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4287 [1/1] (1.28ns)   --->   "%r_V_1001 = sub i9 0, i9 %sext_ln70_289"   --->   Operation 4287 'sub' 'r_V_1001' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4288 [1/1] (0.00ns)   --->   "%mult_V_1208 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1001, i32 5, i32 8"   --->   Operation 4288 'partselect' 'mult_V_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln17_999 = sext i4 %mult_V_1208" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4289 'sext' 'sext_ln17_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_243, i2 0"   --->   Operation 4290 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i10 %shl_ln1273_326"   --->   Operation 4291 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i10 %shl_ln1273_326"   --->   Operation 4292 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (1.31ns)   --->   "%r_V_1002 = sub i11 0, i11 %sext_ln1273_446"   --->   Operation 4293 'sub' 'r_V_1002' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4294 [1/1] (0.00ns)   --->   "%mult_V_1209 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1002, i32 5, i32 10"   --->   Operation 4294 'partselect' 'mult_V_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln17_1000 = sext i6 %mult_V_1209" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4295 'sext' 'sext_ln17_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (1.31ns)   --->   "%r_V_1003 = sub i11 %sext_ln70_288, i11 %sext_ln1273_446"   --->   Operation 4296 'sub' 'r_V_1003' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.00ns)   --->   "%mult_V_1210 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1003, i32 5, i32 10"   --->   Operation 4297 'partselect' 'mult_V_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln17_1001 = sext i6 %mult_V_1210" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4298 'sext' 'sext_ln17_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4299 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_243, i3 0"   --->   Operation 4299 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i11 %shl_ln1273_327"   --->   Operation 4300 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4301 [1/1] (1.33ns)   --->   "%r_V_1004 = sub i12 %sext_ln1273_447, i12 %sext_ln70_287"   --->   Operation 4301 'sub' 'r_V_1004' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4302 [1/1] (0.00ns)   --->   "%mult_V_1211 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1004, i32 5, i32 11"   --->   Operation 4302 'partselect' 'mult_V_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln818_214 = sext i7 %mult_V_1211"   --->   Operation 4303 'sext' 'sext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_831 = sub i12 0, i12 %sext_ln1273_447"   --->   Operation 4304 'sub' 'sub_ln1273_831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4305 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_1005 = sub i12 %sub_ln1273_831, i12 %sext_ln70_287"   --->   Operation 4305 'sub' 'r_V_1005' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4306 [1/1] (0.00ns)   --->   "%mult_V_1212 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1005, i32 5, i32 11"   --->   Operation 4306 'partselect' 'mult_V_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4307 [1/1] (0.00ns)   --->   "%sext_ln818_215 = sext i7 %mult_V_1212"   --->   Operation 4307 'sext' 'sext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4308 [1/1] (0.00ns)   --->   "%mult_V_1213 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_243, i32 4, i32 7"   --->   Operation 4308 'partselect' 'mult_V_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln17_1002 = sext i4 %mult_V_1213" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4309 'sext' 'sext_ln17_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln17_1003 = sext i4 %mult_V_1213" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4310 'sext' 'sext_ln17_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4311 [1/1] (1.31ns)   --->   "%r_V_1006 = sub i11 %sext_ln1273_446, i11 %sext_ln70_288"   --->   Operation 4311 'sub' 'r_V_1006' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4312 [1/1] (0.00ns)   --->   "%mult_V_1214 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1006, i32 5, i32 10"   --->   Operation 4312 'partselect' 'mult_V_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln17_1004 = sext i6 %mult_V_1214" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4313 'sext' 'sext_ln17_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4314 [1/1] (1.33ns)   --->   "%r_V_1007 = sub i12 %sext_ln70_287, i12 %sext_ln1273_447"   --->   Operation 4314 'sub' 'r_V_1007' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4315 [1/1] (0.00ns)   --->   "%mult_V_1215 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1007, i32 5, i32 11"   --->   Operation 4315 'partselect' 'mult_V_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln818_216 = sext i7 %mult_V_1215"   --->   Operation 4316 'sext' 'sext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_243, i1 0"   --->   Operation 4317 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i9 %shl_ln1273_328"   --->   Operation 4318 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (1.30ns)   --->   "%r_V_1008 = sub i10 0, i10 %sext_ln1273_448"   --->   Operation 4319 'sub' 'r_V_1008' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4320 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1008, i32 5, i32 9"   --->   Operation 4320 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln17_1005 = sext i5 %mult_V_1216" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4321 'sext' 'sext_ln17_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4322 [1/1] (1.31ns)   --->   "%r_V_1009 = add i11 %sext_ln1273_446, i11 %sext_ln70_288"   --->   Operation 4322 'add' 'r_V_1009' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4323 [1/1] (0.00ns)   --->   "%mult_V_1217 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1009, i32 5, i32 10"   --->   Operation 4323 'partselect' 'mult_V_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln17_1006 = sext i6 %mult_V_1217" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4324 'sext' 'sext_ln17_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4325 [1/1] (0.00ns)   --->   "%mult_V_1218 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_243, i32 2, i32 7"   --->   Operation 4325 'partselect' 'mult_V_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln17_1007 = sext i6 %mult_V_1218" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4326 'sext' 'sext_ln17_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (2.44ns)   --->   "%r_V_1010 = mul i13 %sext_ln70_286, i13 8181"   --->   Operation 4327 'mul' 'r_V_1010' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1010, i32 5, i32 12"   --->   Operation 4328 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4329 [1/1] (0.00ns)   --->   "%mult_V_1220 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_243, i32 3, i32 7"   --->   Operation 4329 'partselect' 'mult_V_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln17_1008 = sext i5 %mult_V_1220" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4330 'sext' 'sext_ln17_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_243, i4 0"   --->   Operation 4331 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i12 %shl_ln1273_329"   --->   Operation 4332 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (1.35ns)   --->   "%r_V_1011 = add i13 %sext_ln1273_449, i13 %sext_ln1273_445"   --->   Operation 4333 'add' 'r_V_1011' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.00ns)   --->   "%mult_V_1221 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1011, i32 5, i32 12"   --->   Operation 4334 'partselect' 'mult_V_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%mult_V_1222 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_243, i32 5, i32 7"   --->   Operation 4335 'partselect' 'mult_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln17_1009 = sext i3 %mult_V_1222" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4336 'sext' 'sext_ln17_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%a_V_244 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_202"   --->   Operation 4337 'load' 'a_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i8 %a_V_244"   --->   Operation 4338 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln70_290 = sext i8 %a_V_244" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4339 'sext' 'sext_ln70_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln70_291 = sext i8 %a_V_244" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4340 'sext' 'sext_ln70_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln70_292 = sext i8 %a_V_244" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4341 'sext' 'sext_ln70_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4342 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_244, i2 0"   --->   Operation 4342 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i10 %shl_ln1273_330"   --->   Operation 4343 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4344 [1/1] (1.31ns)   --->   "%r_V_1013 = sub i11 %sext_ln1273_450, i11 %sext_ln70_292"   --->   Operation 4344 'sub' 'r_V_1013' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4345 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1013, i32 5, i32 10"   --->   Operation 4345 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln17_1010 = sext i6 %mult_V_1223" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4346 'sext' 'sext_ln17_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%mult_V_1224 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_244, i32 3, i32 7"   --->   Operation 4347 'partselect' 'mult_V_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln17_1011 = sext i5 %mult_V_1224" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4348 'sext' 'sext_ln17_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4349 [1/1] (0.00ns)   --->   "%mult_V_1225 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_244, i32 4, i32 7"   --->   Operation 4349 'partselect' 'mult_V_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln17_1012 = sext i4 %mult_V_1225" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4350 'sext' 'sext_ln17_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_244, i3 0"   --->   Operation 4351 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i11 %shl_ln1273_331"   --->   Operation 4352 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4353 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_244, i1 0"   --->   Operation 4353 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i9 %shl_ln1273_332"   --->   Operation 4354 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i9 %shl_ln1273_332"   --->   Operation 4355 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4356 [1/1] (1.33ns)   --->   "%r_V_1014 = sub i12 %sext_ln1273_451, i12 %sext_ln1273_453"   --->   Operation 4356 'sub' 'r_V_1014' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4357 [1/1] (0.00ns)   --->   "%mult_V_1226 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1014, i32 5, i32 11"   --->   Operation 4357 'partselect' 'mult_V_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln818_217 = sext i7 %mult_V_1226"   --->   Operation 4358 'sext' 'sext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4359 [1/1] (1.31ns)   --->   "%r_V_1015 = sub i11 %sext_ln70_292, i11 %sext_ln1273_450"   --->   Operation 4359 'sub' 'r_V_1015' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4360 [1/1] (0.00ns)   --->   "%mult_V_1227 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1015, i32 5, i32 10"   --->   Operation 4360 'partselect' 'mult_V_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln17_1013 = sext i6 %mult_V_1227" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4361 'sext' 'sext_ln17_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (1.33ns)   --->   "%sub_ln1273_839 = sub i12 0, i12 %sext_ln1273_451"   --->   Operation 4362 'sub' 'sub_ln1273_839' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4363 [1/1] (1.35ns)   --->   "%r_V_1016 = sub i12 %sub_ln1273_839, i12 %sext_ln70_290"   --->   Operation 4363 'sub' 'r_V_1016' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4364 [1/1] (0.00ns)   --->   "%mult_V_1228 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1016, i32 5, i32 11"   --->   Operation 4364 'partselect' 'mult_V_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln818_218 = sext i7 %mult_V_1228"   --->   Operation 4365 'sext' 'sext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4366 [1/1] (1.31ns)   --->   "%r_V_1017 = sub i11 0, i11 %sext_ln1273_450"   --->   Operation 4366 'sub' 'r_V_1017' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4367 [1/1] (0.00ns)   --->   "%mult_V_1229 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1017, i32 5, i32 10"   --->   Operation 4367 'partselect' 'mult_V_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln17_1014 = sext i6 %mult_V_1229" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4368 'sext' 'sext_ln17_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4369 [1/1] (2.44ns)   --->   "%mul_ln1270_17 = mul i13 %sext_ln1270_7, i13 8169"   --->   Operation 4369 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4370 [1/1] (0.00ns)   --->   "%mult_V_1230 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_17, i32 5, i32 12"   --->   Operation 4370 'partselect' 'mult_V_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4371 [1/1] (1.35ns)   --->   "%r_V_1018 = sub i12 %sub_ln1273_839, i12 %sext_ln1273_453"   --->   Operation 4371 'sub' 'r_V_1018' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4372 [1/1] (0.00ns)   --->   "%mult_V_1231 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1018, i32 5, i32 11"   --->   Operation 4372 'partselect' 'mult_V_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln818_219 = sext i7 %mult_V_1231"   --->   Operation 4373 'sext' 'sext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4374 [1/1] (0.00ns)   --->   "%mult_V_1232 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_244, i32 5, i32 7"   --->   Operation 4374 'partselect' 'mult_V_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln17_1015 = sext i3 %mult_V_1232" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4375 'sext' 'sext_ln17_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4376 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_244, i4 0"   --->   Operation 4376 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i12 %shl_ln1273_333"   --->   Operation 4377 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4378 [1/1] (1.35ns)   --->   "%r_V_1019 = sub i13 0, i13 %sext_ln1273_454"   --->   Operation 4378 'sub' 'r_V_1019' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%mult_V_1233 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1019, i32 5, i32 12"   --->   Operation 4379 'partselect' 'mult_V_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (1.28ns)   --->   "%r_V_1020 = sub i9 0, i9 %sext_ln70_291"   --->   Operation 4380 'sub' 'r_V_1020' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4381 [1/1] (0.00ns)   --->   "%mult_V_1234 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1020, i32 5, i32 8"   --->   Operation 4381 'partselect' 'mult_V_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln17_1016 = sext i4 %mult_V_1234" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4382 'sext' 'sext_ln17_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (1.30ns)   --->   "%r_V_1021 = sub i10 0, i10 %sext_ln1273_452"   --->   Operation 4383 'sub' 'r_V_1021' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.00ns)   --->   "%mult_V_1235 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1021, i32 5, i32 9"   --->   Operation 4384 'partselect' 'mult_V_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln17_1017 = sext i5 %mult_V_1235" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4385 'sext' 'sext_ln17_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4386 [1/1] (0.00ns)   --->   "%a_V_245 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_203"   --->   Operation 4386 'load' 'a_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln70_293 = sext i8 %a_V_245" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4387 'sext' 'sext_ln70_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln70_294 = sext i8 %a_V_245" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4388 'sext' 'sext_ln70_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4389 [1/1] (0.00ns)   --->   "%mult_V_1236 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_245, i32 4, i32 7"   --->   Operation 4389 'partselect' 'mult_V_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln17_1018 = sext i4 %mult_V_1236" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4390 'sext' 'sext_ln17_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4391 [1/1] (0.00ns)   --->   "%mult_V_1237 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_245, i32 3, i32 7"   --->   Operation 4391 'partselect' 'mult_V_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln17_1019 = sext i5 %mult_V_1237" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4392 'sext' 'sext_ln17_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_245, i2 0"   --->   Operation 4393 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i10 %shl_ln1273_334"   --->   Operation 4394 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4395 [1/1] (1.31ns)   --->   "%r_V_1023 = sub i11 0, i11 %sext_ln1273_455"   --->   Operation 4395 'sub' 'r_V_1023' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4396 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1023, i32 5, i32 10"   --->   Operation 4396 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln17_1020 = sext i6 %mult_V_1238" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4397 'sext' 'sext_ln17_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (1.31ns)   --->   "%r_V_1024 = sub i11 %sext_ln1273_455, i11 %sext_ln70_294"   --->   Operation 4398 'sub' 'r_V_1024' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.00ns)   --->   "%mult_V_1239 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1024, i32 5, i32 10"   --->   Operation 4399 'partselect' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln17_1021 = sext i6 %mult_V_1239" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4400 'sext' 'sext_ln17_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4401 [1/1] (0.00ns)   --->   "%mult_V_1240 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_245, i32 5, i32 7"   --->   Operation 4401 'partselect' 'mult_V_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln17_1022 = sext i3 %mult_V_1240" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4402 'sext' 'sext_ln17_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (1.28ns)   --->   "%r_V_1025 = sub i9 0, i9 %sext_ln70_293"   --->   Operation 4403 'sub' 'r_V_1025' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1025, i32 5, i32 8"   --->   Operation 4404 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln17_1023 = sext i4 %mult_V_1241" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4405 'sext' 'sext_ln17_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4406 [1/1] (1.31ns)   --->   "%r_V_1026 = sub i11 %sext_ln70_294, i11 %sext_ln1273_455"   --->   Operation 4406 'sub' 'r_V_1026' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4407 [1/1] (0.00ns)   --->   "%mult_V_1242 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1026, i32 5, i32 10"   --->   Operation 4407 'partselect' 'mult_V_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln17_1024 = sext i6 %mult_V_1242" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4408 'sext' 'sext_ln17_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4409 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_245, i1 0"   --->   Operation 4409 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i9 %shl_ln1273_335"   --->   Operation 4410 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4411 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i9 %shl_ln1273_335"   --->   Operation 4411 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4412 [1/1] (1.30ns)   --->   "%r_V_1027 = sub i10 0, i10 %sext_ln1273_457"   --->   Operation 4412 'sub' 'r_V_1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4413 [1/1] (0.00ns)   --->   "%mult_V_1243 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1027, i32 5, i32 9"   --->   Operation 4413 'partselect' 'mult_V_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln17_1025 = sext i5 %mult_V_1243" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4414 'sext' 'sext_ln17_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4415 [1/1] (1.33ns)   --->   "%r_V_1028 = sub i11 %r_V_1023, i11 %sext_ln70_294"   --->   Operation 4415 'sub' 'r_V_1028' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4416 [1/1] (0.00ns)   --->   "%mult_V_1244 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1028, i32 5, i32 10"   --->   Operation 4416 'partselect' 'mult_V_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4417 [1/1] (0.00ns)   --->   "%sext_ln17_1026 = sext i6 %mult_V_1244" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4417 'sext' 'sext_ln17_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4418 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_245, i3 0"   --->   Operation 4418 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i11 %shl_ln1273_336"   --->   Operation 4419 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4420 [1/1] (1.33ns)   --->   "%r_V_1029 = sub i12 %sext_ln1273_456, i12 %sext_ln1273_458"   --->   Operation 4420 'sub' 'r_V_1029' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%mult_V_1245 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1029, i32 5, i32 11"   --->   Operation 4421 'partselect' 'mult_V_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln818_220 = sext i7 %mult_V_1245"   --->   Operation 4422 'sext' 'sext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4423 [1/1] (0.00ns)   --->   "%a_V_246 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_204"   --->   Operation 4423 'load' 'a_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i8 %a_V_246"   --->   Operation 4424 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln70_295 = sext i8 %a_V_246" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4425 'sext' 'sext_ln70_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln70_296 = sext i8 %a_V_246" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4426 'sext' 'sext_ln70_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4427 [1/1] (0.00ns)   --->   "%mult_V_1247 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_246, i32 4, i32 7"   --->   Operation 4427 'partselect' 'mult_V_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln17_1027 = sext i4 %mult_V_1247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4428 'sext' 'sext_ln17_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4429 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_246, i2 0"   --->   Operation 4429 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i10 %shl_ln1273_337"   --->   Operation 4430 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4431 [1/1] (1.31ns)   --->   "%r_V_1031 = sub i11 %sext_ln70_296, i11 %sext_ln1273_459"   --->   Operation 4431 'sub' 'r_V_1031' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (0.00ns)   --->   "%mult_V_1248 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1031, i32 5, i32 10"   --->   Operation 4432 'partselect' 'mult_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln17_1028 = sext i6 %mult_V_1248" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4433 'sext' 'sext_ln17_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4434 [1/1] (1.31ns)   --->   "%r_V_1034 = sub i11 0, i11 %sext_ln1273_459"   --->   Operation 4434 'sub' 'r_V_1034' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (1.33ns)   --->   "%r_V_1032 = sub i11 %r_V_1034, i11 %sext_ln70_296"   --->   Operation 4435 'sub' 'r_V_1032' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4436 [1/1] (0.00ns)   --->   "%mult_V_1249 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1032, i32 5, i32 10"   --->   Operation 4436 'partselect' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln17_1029 = sext i6 %mult_V_1249" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4437 'sext' 'sext_ln17_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_246, i4 0"   --->   Operation 4438 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i12 %shl_ln1273_338"   --->   Operation 4439 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4440 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_246, i1 0"   --->   Operation 4440 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i9 %shl_ln1273_339"   --->   Operation 4441 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i9 %shl_ln1273_339"   --->   Operation 4442 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i9 %shl_ln1273_339"   --->   Operation 4443 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (1.35ns)   --->   "%r_V_1033 = sub i13 %sext_ln1273_460, i13 %sext_ln1273_463"   --->   Operation 4444 'sub' 'r_V_1033' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4445 [1/1] (0.00ns)   --->   "%mult_V_1250 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1033, i32 5, i32 12"   --->   Operation 4445 'partselect' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4446 [1/1] (0.00ns)   --->   "%mult_V_1251 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1034, i32 5, i32 10"   --->   Operation 4446 'partselect' 'mult_V_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln17_1030 = sext i6 %mult_V_1251" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4447 'sext' 'sext_ln17_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_246, i3 0"   --->   Operation 4448 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i11 %shl_ln1273_340"   --->   Operation 4449 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i11 %shl_ln1273_340"   --->   Operation 4450 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4451 [1/1] (1.33ns)   --->   "%r_V_1035 = sub i12 %sext_ln1273_462, i12 %sext_ln1273_465"   --->   Operation 4451 'sub' 'r_V_1035' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4452 [1/1] (0.00ns)   --->   "%mult_V_1252 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1035, i32 5, i32 11"   --->   Operation 4452 'partselect' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4453 [1/1] (1.30ns)   --->   "%r_V_1036 = sub i10 0, i10 %sext_ln1273_461"   --->   Operation 4453 'sub' 'r_V_1036' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4454 [1/1] (0.00ns)   --->   "%mult_V_1253 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1036, i32 5, i32 9"   --->   Operation 4454 'partselect' 'mult_V_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln17_1031 = sext i5 %mult_V_1253" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4455 'sext' 'sext_ln17_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4456 [1/1] (2.44ns)   --->   "%r_V_1037 = mul i13 %sext_ln1270_8, i13 8179"   --->   Operation 4456 'mul' 'r_V_1037' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4457 [1/1] (0.00ns)   --->   "%mult_V_1254 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1037, i32 5, i32 12"   --->   Operation 4457 'partselect' 'mult_V_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4458 [1/1] (1.33ns)   --->   "%r_V_1038 = add i12 %sext_ln1273_465, i12 %sext_ln1273_462"   --->   Operation 4458 'add' 'r_V_1038' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4459 [1/1] (0.00ns)   --->   "%mult_V_1255 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1038, i32 5, i32 11"   --->   Operation 4459 'partselect' 'mult_V_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4460 [1/1] (0.00ns)   --->   "%sext_ln818_222 = sext i7 %mult_V_1255"   --->   Operation 4460 'sext' 'sext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4461 [1/1] (1.31ns)   --->   "%r_V_1039 = sub i11 %sext_ln1273_459, i11 %sext_ln70_296"   --->   Operation 4461 'sub' 'r_V_1039' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4462 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1039, i32 5, i32 10"   --->   Operation 4462 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln17_1032 = sext i6 %mult_V_1256" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4463 'sext' 'sext_ln17_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4464 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_246, i5 0"   --->   Operation 4464 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4465 [1/1] (1.36ns)   --->   "%r_V_1040 = sub i13 %shl_ln1273_341, i13 %sext_ln1273_464"   --->   Operation 4465 'sub' 'r_V_1040' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%mult_V_1257 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1040, i32 5, i32 12"   --->   Operation 4466 'partselect' 'mult_V_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (2.44ns)   --->   "%r_V_1041 = mul i13 %sext_ln1270_8, i13 8181"   --->   Operation 4467 'mul' 'r_V_1041' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4468 [1/1] (0.00ns)   --->   "%mult_V_1258 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1041, i32 5, i32 12"   --->   Operation 4468 'partselect' 'mult_V_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4469 [1/1] (0.00ns)   --->   "%mult_V_1259 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_246, i32 5, i32 7"   --->   Operation 4469 'partselect' 'mult_V_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4470 [1/1] (0.00ns)   --->   "%sext_ln17_1033 = sext i3 %mult_V_1259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4470 'sext' 'sext_ln17_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4471 [1/1] (0.00ns)   --->   "%mult_V_1260 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_246, i32 3, i32 7"   --->   Operation 4471 'partselect' 'mult_V_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln17_1034 = sext i5 %mult_V_1260" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4472 'sext' 'sext_ln17_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (1.28ns)   --->   "%r_V_1042 = sub i9 0, i9 %sext_ln70_295"   --->   Operation 4473 'sub' 'r_V_1042' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4474 [1/1] (0.00ns)   --->   "%mult_V_1261 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1042, i32 5, i32 8"   --->   Operation 4474 'partselect' 'mult_V_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln17_1035 = sext i4 %mult_V_1261" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4475 'sext' 'sext_ln17_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4476 [1/1] (2.44ns)   --->   "%mul_ln1270_18 = mul i13 %sext_ln1270_8, i13 26"   --->   Operation 4476 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4477 [1/1] (0.00ns)   --->   "%mult_V_1262 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_18, i32 5, i32 12"   --->   Operation 4477 'partselect' 'mult_V_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4478 [1/1] (0.00ns)   --->   "%a_V_247 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_205"   --->   Operation 4478 'load' 'a_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i8 %a_V_247"   --->   Operation 4479 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln70_297 = sext i8 %a_V_247" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4480 'sext' 'sext_ln70_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4481 [1/1] (0.00ns)   --->   "%sext_ln70_298 = sext i8 %a_V_247" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4481 'sext' 'sext_ln70_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln70_299 = sext i8 %a_V_247" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4482 'sext' 'sext_ln70_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_247, i2 0"   --->   Operation 4483 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i10 %shl_ln1273_342"   --->   Operation 4484 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (1.31ns)   --->   "%r_V_1044 = sub i11 %sext_ln1273_466, i11 %sext_ln70_299"   --->   Operation 4485 'sub' 'r_V_1044' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4486 [1/1] (0.00ns)   --->   "%mult_V_1263 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1044, i32 5, i32 10"   --->   Operation 4486 'partselect' 'mult_V_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln17_1036 = sext i6 %mult_V_1263" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4487 'sext' 'sext_ln17_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (0.00ns)   --->   "%mult_V_1264 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_247, i32 3, i32 7"   --->   Operation 4488 'partselect' 'mult_V_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln17_1037 = sext i5 %mult_V_1264" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4489 'sext' 'sext_ln17_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4490 [1/1] (1.28ns)   --->   "%r_V_1045 = sub i9 0, i9 %sext_ln70_298"   --->   Operation 4490 'sub' 'r_V_1045' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4491 [1/1] (0.00ns)   --->   "%mult_V_1265 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1045, i32 5, i32 8"   --->   Operation 4491 'partselect' 'mult_V_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln17_1038 = sext i4 %mult_V_1265" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4492 'sext' 'sext_ln17_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_247, i3 0"   --->   Operation 4493 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i11 %shl_ln1273_343"   --->   Operation 4494 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_247, i1 0"   --->   Operation 4495 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i9 %shl_ln1273_344"   --->   Operation 4496 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i9 %shl_ln1273_344"   --->   Operation 4497 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4498 [1/1] (1.33ns)   --->   "%r_V_1046 = sub i12 %sext_ln1273_467, i12 %sext_ln1273_469"   --->   Operation 4498 'sub' 'r_V_1046' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4499 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1046, i32 5, i32 11"   --->   Operation 4499 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln818_223 = sext i7 %mult_V_1266"   --->   Operation 4500 'sext' 'sext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (1.31ns)   --->   "%r_V_1048 = sub i11 0, i11 %sext_ln1273_466"   --->   Operation 4501 'sub' 'r_V_1048' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4502 [1/1] (1.33ns)   --->   "%r_V_1047 = sub i11 %r_V_1048, i11 %sext_ln70_299"   --->   Operation 4502 'sub' 'r_V_1047' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns)   --->   "%mult_V_1267 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1047, i32 5, i32 10"   --->   Operation 4503 'partselect' 'mult_V_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln818_224 = sext i6 %mult_V_1267"   --->   Operation 4504 'sext' 'sext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln17_1039 = sext i6 %mult_V_1267" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4505 'sext' 'sext_ln17_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4506 [1/1] (0.00ns)   --->   "%mult_V_1268 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1048, i32 5, i32 10"   --->   Operation 4506 'partselect' 'mult_V_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln17_1040 = sext i6 %mult_V_1268" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4507 'sext' 'sext_ln17_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4508 [1/1] (0.00ns)   --->   "%mult_V_1269 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_247, i32 4, i32 7"   --->   Operation 4508 'partselect' 'mult_V_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln17_1041 = sext i4 %mult_V_1269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4509 'sext' 'sext_ln17_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (1.33ns)   --->   "%r_V_1052 = sub i12 0, i12 %sext_ln1273_467"   --->   Operation 4510 'sub' 'r_V_1052' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4511 [1/1] (1.35ns)   --->   "%r_V_1049 = sub i12 %r_V_1052, i12 %sext_ln70_297"   --->   Operation 4511 'sub' 'r_V_1049' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%mult_V_1270 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1049, i32 5, i32 11"   --->   Operation 4512 'partselect' 'mult_V_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln818_225 = sext i7 %mult_V_1270"   --->   Operation 4513 'sext' 'sext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4514 [1/1] (1.31ns)   --->   "%r_V_1050 = sub i11 %sext_ln70_299, i11 %sext_ln1273_466"   --->   Operation 4514 'sub' 'r_V_1050' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4515 [1/1] (0.00ns)   --->   "%mult_V_1271 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1050, i32 5, i32 10"   --->   Operation 4515 'partselect' 'mult_V_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln17_1042 = sext i6 %mult_V_1271" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4516 'sext' 'sext_ln17_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4517 [1/1] (0.00ns)   --->   "%mult_V_1272 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_247, i32 2, i32 7"   --->   Operation 4517 'partselect' 'mult_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln17_1043 = sext i6 %mult_V_1272" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4518 'sext' 'sext_ln17_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4519 [1/1] (2.44ns)   --->   "%mul_ln1270_19 = mul i13 %sext_ln1270_9, i13 8173"   --->   Operation 4519 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4520 [1/1] (0.00ns)   --->   "%mult_V_1273 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_19, i32 5, i32 12"   --->   Operation 4520 'partselect' 'mult_V_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4521 [1/1] (1.30ns)   --->   "%r_V_1051 = sub i10 0, i10 %sext_ln1273_468"   --->   Operation 4521 'sub' 'r_V_1051' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4522 [1/1] (0.00ns)   --->   "%mult_V_1274 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1051, i32 5, i32 9"   --->   Operation 4522 'partselect' 'mult_V_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln17_1044 = sext i5 %mult_V_1274" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4523 'sext' 'sext_ln17_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.00ns)   --->   "%mult_V_1275 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_247, i32 5, i32 7"   --->   Operation 4524 'partselect' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln17_1045 = sext i3 %mult_V_1275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4525 'sext' 'sext_ln17_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4526 [1/1] (0.00ns)   --->   "%mult_V_1276 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1052, i32 5, i32 11"   --->   Operation 4526 'partselect' 'mult_V_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln818_226 = sext i7 %mult_V_1276"   --->   Operation 4527 'sext' 'sext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4528 [1/1] (1.31ns)   --->   "%r_V_1053 = add i11 %sext_ln1273_466, i11 %sext_ln70_299"   --->   Operation 4528 'add' 'r_V_1053' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%mult_V_1277 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1053, i32 5, i32 10"   --->   Operation 4529 'partselect' 'mult_V_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln818_227 = sext i6 %mult_V_1277"   --->   Operation 4530 'sext' 'sext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4531 [1/1] (0.00ns)   --->   "%a_V_248 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_207"   --->   Operation 4531 'load' 'a_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i8 %a_V_248"   --->   Operation 4532 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln70_300 = sext i8 %a_V_248" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4533 'sext' 'sext_ln70_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln70_301 = sext i8 %a_V_248" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4534 'sext' 'sext_ln70_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln70_302 = sext i8 %a_V_248" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4535 'sext' 'sext_ln70_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4536 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_248, i4 0"   --->   Operation 4536 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i12 %shl_ln1273_345"   --->   Operation 4537 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4538 [1/1] (1.35ns)   --->   "%r_V_1055 = add i13 %sext_ln1273_470, i13 %sext_ln1270_10"   --->   Operation 4538 'add' 'r_V_1055' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4539 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1055, i32 5, i32 12"   --->   Operation 4539 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4540 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_248, i2 0"   --->   Operation 4540 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i10 %shl_ln1273_346"   --->   Operation 4541 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4542 [1/1] (1.31ns)   --->   "%r_V_1056 = sub i11 %sext_ln1273_471, i11 %sext_ln70_301"   --->   Operation 4542 'sub' 'r_V_1056' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4543 [1/1] (0.00ns)   --->   "%mult_V_1279 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1056, i32 5, i32 10"   --->   Operation 4543 'partselect' 'mult_V_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln17_1046 = sext i6 %mult_V_1279" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4544 'sext' 'sext_ln17_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4545 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_248, i32 4, i32 7"   --->   Operation 4545 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln17_1047 = sext i4 %mult_V_1280" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4546 'sext' 'sext_ln17_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4547 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_248, i5 0"   --->   Operation 4547 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4548 [1/1] (1.36ns)   --->   "%r_V_1057 = sub i13 %sext_ln1270_10, i13 %p_shl"   --->   Operation 4548 'sub' 'r_V_1057' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4549 [1/1] (0.00ns)   --->   "%mult_V_1281 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1057, i32 5, i32 12"   --->   Operation 4549 'partselect' 'mult_V_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4550 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_248, i1 0"   --->   Operation 4550 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i9 %shl_ln1273_347"   --->   Operation 4551 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4552 [1/1] (1.30ns)   --->   "%r_V_1058 = sub i10 0, i10 %sext_ln1273_472"   --->   Operation 4552 'sub' 'r_V_1058' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4553 [1/1] (0.00ns)   --->   "%mult_V_1282 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1058, i32 5, i32 9"   --->   Operation 4553 'partselect' 'mult_V_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln17_1048 = sext i5 %mult_V_1282" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4554 'sext' 'sext_ln17_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4555 [1/1] (1.31ns)   --->   "%r_V_1064 = sub i11 0, i11 %sext_ln1273_471"   --->   Operation 4555 'sub' 'r_V_1064' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (1.33ns)   --->   "%r_V_1059 = sub i11 %r_V_1064, i11 %sext_ln70_301"   --->   Operation 4556 'sub' 'r_V_1059' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4557 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1059, i32 5, i32 10"   --->   Operation 4557 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln17_1049 = sext i6 %mult_V_1283" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4558 'sext' 'sext_ln17_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4559 [1/1] (2.44ns)   --->   "%mul_ln1270_20 = mul i13 %sext_ln1270_10, i13 8154"   --->   Operation 4559 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4560 [1/1] (0.00ns)   --->   "%mult_V_1284 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_20, i32 5, i32 12"   --->   Operation 4560 'partselect' 'mult_V_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4561 [1/1] (1.28ns)   --->   "%r_V_1060 = sub i9 0, i9 %sext_ln70_300"   --->   Operation 4561 'sub' 'r_V_1060' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4562 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1060, i32 5, i32 8"   --->   Operation 4562 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln17_1050 = sext i4 %mult_V_1285" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4563 'sext' 'sext_ln17_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4564 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_248, i32 3, i32 7"   --->   Operation 4564 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4565 [1/1] (0.00ns)   --->   "%sext_ln17_1051 = sext i5 %mult_V_1286" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4565 'sext' 'sext_ln17_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4566 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_248, i3 0"   --->   Operation 4566 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i11 %shl_ln1273_348"   --->   Operation 4567 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_876 = sub i12 0, i12 %sext_ln1273_473"   --->   Operation 4568 'sub' 'sub_ln1273_876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4569 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_1061 = sub i12 %sub_ln1273_876, i12 %sext_ln70_302"   --->   Operation 4569 'sub' 'r_V_1061' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4570 [1/1] (0.00ns)   --->   "%mult_V_1287 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1061, i32 5, i32 11"   --->   Operation 4570 'partselect' 'mult_V_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln818_228 = sext i7 %mult_V_1287"   --->   Operation 4571 'sext' 'sext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4572 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %a_V_248, i32 1, i32 7"   --->   Operation 4572 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln818_229 = sext i7 %mult_V_1288"   --->   Operation 4573 'sext' 'sext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4574 [1/1] (1.31ns)   --->   "%r_V_1062 = sub i11 %sext_ln70_301, i11 %sext_ln1273_471"   --->   Operation 4574 'sub' 'r_V_1062' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4575 [1/1] (0.00ns)   --->   "%mult_V_1289 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1062, i32 5, i32 10"   --->   Operation 4575 'partselect' 'mult_V_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln17_1052 = sext i6 %mult_V_1289" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4576 'sext' 'sext_ln17_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4577 [1/1] (1.35ns)   --->   "%r_V_1063 = sub i13 %sext_ln1273_470, i13 %sext_ln1270_10"   --->   Operation 4577 'sub' 'r_V_1063' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4578 [1/1] (0.00ns)   --->   "%mult_V_1290 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1063, i32 5, i32 12"   --->   Operation 4578 'partselect' 'mult_V_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4579 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1064, i32 5, i32 10"   --->   Operation 4579 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln17_1053 = sext i6 %mult_V_1291" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4580 'sext' 'sext_ln17_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4581 [1/1] (2.44ns)   --->   "%r_V_1065 = mul i13 %sext_ln1270_10, i13 8181"   --->   Operation 4581 'mul' 'r_V_1065' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4582 [1/1] (0.00ns)   --->   "%mult_V_1292 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1065, i32 5, i32 12"   --->   Operation 4582 'partselect' 'mult_V_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4583 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_248, i32 5, i32 7"   --->   Operation 4583 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln17_1054 = sext i3 %mult_V_1293" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4584 'sext' 'sext_ln17_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4585 [1/1] (1.33ns)   --->   "%r_V_1066 = add i12 %sext_ln1273_473, i12 %sext_ln70_302"   --->   Operation 4585 'add' 'r_V_1066' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4586 [1/1] (0.00ns)   --->   "%mult_V_1294 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1066, i32 5, i32 11"   --->   Operation 4586 'partselect' 'mult_V_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4587 [1/1] (0.00ns)   --->   "%a_V_249 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_208"   --->   Operation 4587 'load' 'a_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln70_303 = sext i8 %a_V_249" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4588 'sext' 'sext_ln70_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln70_304 = sext i8 %a_V_249" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4589 'sext' 'sext_ln70_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4590 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_249, i32 4, i32 7"   --->   Operation 4590 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4591 [1/1] (0.00ns)   --->   "%sext_ln17_1055 = sext i4 %mult_V_1295" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4591 'sext' 'sext_ln17_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4592 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_249, i1 0"   --->   Operation 4592 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i9 %shl_ln1273_349"   --->   Operation 4593 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4594 [1/1] (1.30ns)   --->   "%r_V_1068 = sub i10 0, i10 %sext_ln1273_474"   --->   Operation 4594 'sub' 'r_V_1068' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4595 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1068, i32 5, i32 9"   --->   Operation 4595 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln17_1056 = sext i5 %mult_V_1296" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4596 'sext' 'sext_ln17_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4597 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_249, i2 0"   --->   Operation 4597 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i10 %shl_ln1273_350"   --->   Operation 4598 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4599 [1/1] (1.31ns)   --->   "%r_V_1069 = sub i11 0, i11 %sext_ln1273_475"   --->   Operation 4599 'sub' 'r_V_1069' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4600 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1069, i32 5, i32 10"   --->   Operation 4600 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln17_1057 = sext i6 %mult_V_1297" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4601 'sext' 'sext_ln17_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4602 [1/1] (1.31ns)   --->   "%r_V_1070 = sub i11 %sext_ln1273_475, i11 %sext_ln70_303"   --->   Operation 4602 'sub' 'r_V_1070' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4603 [1/1] (0.00ns)   --->   "%mult_V_1298 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1070, i32 5, i32 10"   --->   Operation 4603 'partselect' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln17_1058 = sext i6 %mult_V_1298" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4604 'sext' 'sext_ln17_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4605 [1/1] (1.28ns)   --->   "%r_V_1071 = sub i9 0, i9 %sext_ln70_304"   --->   Operation 4605 'sub' 'r_V_1071' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4606 [1/1] (0.00ns)   --->   "%mult_V_1299 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1071, i32 5, i32 8"   --->   Operation 4606 'partselect' 'mult_V_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4607 [1/1] (0.00ns)   --->   "%sext_ln17_1059 = sext i4 %mult_V_1299" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4607 'sext' 'sext_ln17_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4608 [1/1] (1.31ns)   --->   "%r_V_1072 = sub i11 %sext_ln70_303, i11 %sext_ln1273_475"   --->   Operation 4608 'sub' 'r_V_1072' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4609 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1072, i32 5, i32 10"   --->   Operation 4609 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4610 [1/1] (0.00ns)   --->   "%sext_ln17_1060 = sext i6 %mult_V_1300" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4610 'sext' 'sext_ln17_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4611 [1/1] (0.00ns)   --->   "%mult_V_1301 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_249, i32 3, i32 7"   --->   Operation 4611 'partselect' 'mult_V_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln17_1061 = sext i5 %mult_V_1301" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4612 'sext' 'sext_ln17_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%mult_V_1302 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_249, i32 5, i32 7"   --->   Operation 4613 'partselect' 'mult_V_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln17_1062 = sext i3 %mult_V_1302" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4614 'sext' 'sext_ln17_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4615 [1/1] (0.00ns)   --->   "%a_V_250 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_209"   --->   Operation 4615 'load' 'a_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln70_305 = sext i8 %a_V_250" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4616 'sext' 'sext_ln70_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln70_306 = sext i8 %a_V_250" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4617 'sext' 'sext_ln70_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4618 [1/1] (0.00ns)   --->   "%mult_V_1303 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_250, i32 4, i32 7"   --->   Operation 4618 'partselect' 'mult_V_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4619 [1/1] (0.00ns)   --->   "%sext_ln17_1063 = sext i4 %mult_V_1303" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4619 'sext' 'sext_ln17_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_250, i1 0"   --->   Operation 4620 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i9 %shl_ln1273_351"   --->   Operation 4621 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4622 [1/1] (1.30ns)   --->   "%r_V_1074 = sub i10 0, i10 %sext_ln1273_476"   --->   Operation 4622 'sub' 'r_V_1074' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4623 [1/1] (0.00ns)   --->   "%mult_V_1304 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1074, i32 5, i32 9"   --->   Operation 4623 'partselect' 'mult_V_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln17_1064 = sext i5 %mult_V_1304" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4624 'sext' 'sext_ln17_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4625 [1/1] (0.00ns)   --->   "%mult_V_1305 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_250, i32 3, i32 7"   --->   Operation 4625 'partselect' 'mult_V_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln17_1065 = sext i5 %mult_V_1305" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4626 'sext' 'sext_ln17_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4627 [1/1] (0.00ns)   --->   "%mult_V_1306 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_250, i32 5, i32 7"   --->   Operation 4627 'partselect' 'mult_V_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln17_1066 = sext i3 %mult_V_1306" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4628 'sext' 'sext_ln17_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_250, i2 0"   --->   Operation 4629 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i10 %shl_ln1273_352"   --->   Operation 4630 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4631 [1/1] (1.31ns)   --->   "%r_V_1075 = sub i11 0, i11 %sext_ln1273_477"   --->   Operation 4631 'sub' 'r_V_1075' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4632 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1075, i32 5, i32 10"   --->   Operation 4632 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln17_1067 = sext i6 %mult_V_1307" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4633 'sext' 'sext_ln17_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4634 [1/1] (1.31ns)   --->   "%r_V_1076 = sub i11 %sext_ln1273_477, i11 %sext_ln70_305"   --->   Operation 4634 'sub' 'r_V_1076' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4635 [1/1] (0.00ns)   --->   "%mult_V_1308 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1076, i32 5, i32 10"   --->   Operation 4635 'partselect' 'mult_V_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln17_1068 = sext i6 %mult_V_1308" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4636 'sext' 'sext_ln17_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4637 [1/1] (1.28ns)   --->   "%r_V_1077 = sub i9 0, i9 %sext_ln70_306"   --->   Operation 4637 'sub' 'r_V_1077' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4638 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1077, i32 5, i32 8"   --->   Operation 4638 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln17_1069 = sext i4 %mult_V_1309" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4639 'sext' 'sext_ln17_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4640 [1/1] (1.31ns)   --->   "%r_V_1078 = sub i11 %sext_ln70_305, i11 %sext_ln1273_477"   --->   Operation 4640 'sub' 'r_V_1078' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4641 [1/1] (0.00ns)   --->   "%mult_V_1310 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1078, i32 5, i32 10"   --->   Operation 4641 'partselect' 'mult_V_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln17_1070 = sext i6 %mult_V_1310" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4642 'sext' 'sext_ln17_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4643 [1/1] (0.00ns)   --->   "%a_V_251 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_210"   --->   Operation 4643 'load' 'a_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4644 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i8 %a_V_251"   --->   Operation 4644 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln70_307 = sext i8 %a_V_251" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4645 'sext' 'sext_ln70_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln70_308 = sext i8 %a_V_251" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4646 'sext' 'sext_ln70_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4647 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_251, i1 0"   --->   Operation 4647 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i9 %shl_ln1273_353"   --->   Operation 4648 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i9 %shl_ln1273_353"   --->   Operation 4649 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i9 %shl_ln1273_353"   --->   Operation 4650 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4651 [1/1] (1.30ns)   --->   "%r_V_1080 = sub i10 0, i10 %sext_ln1273_480"   --->   Operation 4651 'sub' 'r_V_1080' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4652 [1/1] (0.00ns)   --->   "%mult_V_1311 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1080, i32 5, i32 9"   --->   Operation 4652 'partselect' 'mult_V_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln17_1071 = sext i5 %mult_V_1311" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4653 'sext' 'sext_ln17_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4654 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_251, i2 0"   --->   Operation 4654 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i10 %shl_ln1273_354"   --->   Operation 4655 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4656 [1/1] (1.31ns)   --->   "%r_V_1081 = sub i11 0, i11 %sext_ln1273_481"   --->   Operation 4656 'sub' 'r_V_1081' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4657 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1081, i32 5, i32 10"   --->   Operation 4657 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln17_1072 = sext i6 %mult_V_1312" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4658 'sext' 'sext_ln17_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4659 [1/1] (2.44ns)   --->   "%r_V_1082 = mul i13 %sext_ln1270_11, i13 8181"   --->   Operation 4659 'mul' 'r_V_1082' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4660 [1/1] (0.00ns)   --->   "%mult_V_1313 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1082, i32 5, i32 12"   --->   Operation 4660 'partselect' 'mult_V_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4661 [1/1] (1.31ns)   --->   "%r_V_1083 = sub i11 %sext_ln1273_481, i11 %sext_ln70_307"   --->   Operation 4661 'sub' 'r_V_1083' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4662 [1/1] (0.00ns)   --->   "%mult_V_1314 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1083, i32 5, i32 10"   --->   Operation 4662 'partselect' 'mult_V_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln17_1073 = sext i6 %mult_V_1314" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4663 'sext' 'sext_ln17_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4664 [1/1] (1.28ns)   --->   "%r_V_1084 = sub i9 0, i9 %sext_ln70_308"   --->   Operation 4664 'sub' 'r_V_1084' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4665 [1/1] (0.00ns)   --->   "%mult_V_1315 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1084, i32 5, i32 8"   --->   Operation 4665 'partselect' 'mult_V_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln17_1074 = sext i4 %mult_V_1315" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4666 'sext' 'sext_ln17_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%mult_V_1316 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_251, i32 5, i32 7"   --->   Operation 4667 'partselect' 'mult_V_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln17_1075 = sext i3 %mult_V_1316" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4668 'sext' 'sext_ln17_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln17_1076 = sext i3 %mult_V_1316" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4669 'sext' 'sext_ln17_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4670 [1/1] (0.00ns)   --->   "%mult_V_1317 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_251, i32 4, i32 7"   --->   Operation 4670 'partselect' 'mult_V_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln17_1077 = sext i4 %mult_V_1317" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4671 'sext' 'sext_ln17_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4672 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_251, i3 0"   --->   Operation 4672 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i11 %shl_ln1273_355"   --->   Operation 4673 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4674 [1/1] (1.33ns)   --->   "%r_V_1085 = sub i12 %sext_ln1273_479, i12 %sext_ln1273_482"   --->   Operation 4674 'sub' 'r_V_1085' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4675 [1/1] (0.00ns)   --->   "%mult_V_1318 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1085, i32 5, i32 11"   --->   Operation 4675 'partselect' 'mult_V_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln818_231 = sext i7 %mult_V_1318"   --->   Operation 4676 'sext' 'sext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4677 [1/1] (1.31ns)   --->   "%r_V_1086 = sub i11 %sext_ln70_307, i11 %sext_ln1273_481"   --->   Operation 4677 'sub' 'r_V_1086' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4678 [1/1] (0.00ns)   --->   "%mult_V_1319 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1086, i32 5, i32 10"   --->   Operation 4678 'partselect' 'mult_V_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln17_1078 = sext i6 %mult_V_1319" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4679 'sext' 'sext_ln17_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4680 [1/1] (2.44ns)   --->   "%mul_ln1270_21 = mul i13 %sext_ln1270_11, i13 8173"   --->   Operation 4680 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4681 [1/1] (0.00ns)   --->   "%mult_V_1320 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_21, i32 5, i32 12"   --->   Operation 4681 'partselect' 'mult_V_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4682 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_251, i5 0"   --->   Operation 4682 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4683 [1/1] (1.36ns)   --->   "%r_V_1087 = sub i13 %sext_ln1273_478, i13 %shl_ln1273_356"   --->   Operation 4683 'sub' 'r_V_1087' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4684 [1/1] (0.00ns)   --->   "%mult_V_1321 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1087, i32 5, i32 12"   --->   Operation 4684 'partselect' 'mult_V_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4685 [1/1] (0.00ns)   --->   "%mult_V_1322 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_251, i32 3, i32 7"   --->   Operation 4685 'partselect' 'mult_V_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln17_1079 = sext i5 %mult_V_1322" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4686 'sext' 'sext_ln17_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4687 [1/1] (0.00ns)   --->   "%a_V_252 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_211"   --->   Operation 4687 'load' 'a_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln70_309 = sext i8 %a_V_252" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4688 'sext' 'sext_ln70_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln70_310 = sext i8 %a_V_252" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4689 'sext' 'sext_ln70_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4690 [1/1] (0.00ns)   --->   "%mult_V_1323 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_252, i32 3, i32 7"   --->   Operation 4690 'partselect' 'mult_V_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4691 [1/1] (0.00ns)   --->   "%sext_ln17_1080 = sext i5 %mult_V_1323" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4691 'sext' 'sext_ln17_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4692 [1/1] (1.28ns)   --->   "%r_V_1089 = sub i9 0, i9 %sext_ln70_310"   --->   Operation 4692 'sub' 'r_V_1089' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4693 [1/1] (0.00ns)   --->   "%mult_V_1324 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1089, i32 5, i32 8"   --->   Operation 4693 'partselect' 'mult_V_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln17_1081 = sext i4 %mult_V_1324" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4694 'sext' 'sext_ln17_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln17_1082 = sext i4 %mult_V_1324" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4695 'sext' 'sext_ln17_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4696 [1/1] (0.00ns)   --->   "%mult_V_1325 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_252, i32 5, i32 7"   --->   Operation 4696 'partselect' 'mult_V_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln17_1083 = sext i3 %mult_V_1325" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4697 'sext' 'sext_ln17_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4698 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_252, i1 0"   --->   Operation 4698 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4699 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i9 %shl_ln1273_357"   --->   Operation 4699 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i9 %shl_ln1273_357"   --->   Operation 4700 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4701 [1/1] (1.30ns)   --->   "%r_V_1090 = sub i10 0, i10 %sext_ln1273_484"   --->   Operation 4701 'sub' 'r_V_1090' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4702 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1090, i32 5, i32 9"   --->   Operation 4702 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln17_1084 = sext i5 %mult_V_1326" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4703 'sext' 'sext_ln17_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4704 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_252, i2 0"   --->   Operation 4704 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i10 %shl_ln1273_358"   --->   Operation 4705 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4706 [1/1] (1.31ns)   --->   "%r_V_1093 = sub i11 0, i11 %sext_ln1273_485"   --->   Operation 4706 'sub' 'r_V_1093' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4707 [1/1] (1.33ns)   --->   "%r_V_1091 = sub i11 %r_V_1093, i11 %sext_ln70_309"   --->   Operation 4707 'sub' 'r_V_1091' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4708 [1/1] (0.00ns)   --->   "%mult_V_1327 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1091, i32 5, i32 10"   --->   Operation 4708 'partselect' 'mult_V_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln17_1085 = sext i6 %mult_V_1327" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4709 'sext' 'sext_ln17_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4710 [1/1] (0.00ns)   --->   "%mult_V_1328 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_252, i32 4, i32 7"   --->   Operation 4710 'partselect' 'mult_V_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln17_1086 = sext i4 %mult_V_1328" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4711 'sext' 'sext_ln17_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4712 [1/1] (1.31ns)   --->   "%r_V_1092 = sub i11 %sext_ln1273_485, i11 %sext_ln70_309"   --->   Operation 4712 'sub' 'r_V_1092' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4713 [1/1] (0.00ns)   --->   "%mult_V_1329 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1092, i32 5, i32 10"   --->   Operation 4713 'partselect' 'mult_V_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln17_1087 = sext i6 %mult_V_1329" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4714 'sext' 'sext_ln17_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4715 [1/1] (0.00ns)   --->   "%mult_V_1330 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1093, i32 5, i32 10"   --->   Operation 4715 'partselect' 'mult_V_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln17_1088 = sext i6 %mult_V_1330" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4716 'sext' 'sext_ln17_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_252, i3 0"   --->   Operation 4717 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i11 %shl_ln1273_359"   --->   Operation 4718 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4719 [1/1] (1.33ns)   --->   "%r_V_1094 = sub i12 %sext_ln1273_483, i12 %sext_ln1273_486"   --->   Operation 4719 'sub' 'r_V_1094' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4720 [1/1] (0.00ns)   --->   "%mult_V_1331 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1094, i32 5, i32 11"   --->   Operation 4720 'partselect' 'mult_V_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln818_232 = sext i7 %mult_V_1331"   --->   Operation 4721 'sext' 'sext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%a_V_253 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_212"   --->   Operation 4722 'load' 'a_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (0.00ns)   --->   "%sext_ln70_311 = sext i8 %a_V_253" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4723 'sext' 'sext_ln70_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln70_312 = sext i8 %a_V_253" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4724 'sext' 'sext_ln70_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln70_313 = sext i8 %a_V_253" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4725 'sext' 'sext_ln70_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4726 [1/1] (0.00ns)   --->   "%mult_V_1332 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_253, i32 3, i32 7"   --->   Operation 4726 'partselect' 'mult_V_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln17_1089 = sext i5 %mult_V_1332" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4727 'sext' 'sext_ln17_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4728 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_253, i2 0"   --->   Operation 4728 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4729 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i10 %shl_ln1273_360"   --->   Operation 4729 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4730 [1/1] (1.31ns)   --->   "%r_V_1096 = sub i11 %sext_ln70_313, i11 %sext_ln1273_487"   --->   Operation 4730 'sub' 'r_V_1096' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4731 [1/1] (0.00ns)   --->   "%mult_V_1333 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1096, i32 5, i32 10"   --->   Operation 4731 'partselect' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln17_1090 = sext i6 %mult_V_1333" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4732 'sext' 'sext_ln17_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4733 [1/1] (0.00ns)   --->   "%mult_V_1334 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_253, i32 5, i32 7"   --->   Operation 4733 'partselect' 'mult_V_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln17_1091 = sext i3 %mult_V_1334" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4734 'sext' 'sext_ln17_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln17_1092 = sext i3 %mult_V_1334" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4735 'sext' 'sext_ln17_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4736 [1/1] (1.31ns)   --->   "%r_V_1097 = sub i11 0, i11 %sext_ln1273_487"   --->   Operation 4736 'sub' 'r_V_1097' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4737 [1/1] (0.00ns)   --->   "%mult_V_1335 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1097, i32 5, i32 10"   --->   Operation 4737 'partselect' 'mult_V_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln17_1093 = sext i6 %mult_V_1335" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4738 'sext' 'sext_ln17_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%mult_V_1336 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_253, i32 4, i32 7"   --->   Operation 4739 'partselect' 'mult_V_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln17_1094 = sext i4 %mult_V_1336" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4740 'sext' 'sext_ln17_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4741 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_253, i3 0"   --->   Operation 4741 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i11 %shl_ln1273_361"   --->   Operation 4742 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4743 [1/1] (1.33ns)   --->   "%r_V_1098 = sub i12 %sext_ln1273_488, i12 %sext_ln70_312"   --->   Operation 4743 'sub' 'r_V_1098' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4744 [1/1] (0.00ns)   --->   "%mult_V_1337 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1098, i32 5, i32 11"   --->   Operation 4744 'partselect' 'mult_V_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln818_233 = sext i7 %mult_V_1337"   --->   Operation 4745 'sext' 'sext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4746 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_253, i1 0"   --->   Operation 4746 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i9 %shl_ln1273_362"   --->   Operation 4747 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4748 [1/1] (1.30ns)   --->   "%r_V_1099 = sub i10 0, i10 %sext_ln1273_489"   --->   Operation 4748 'sub' 'r_V_1099' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4749 [1/1] (0.00ns)   --->   "%mult_V_1338 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1099, i32 5, i32 9"   --->   Operation 4749 'partselect' 'mult_V_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln17_1095 = sext i5 %mult_V_1338" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4750 'sext' 'sext_ln17_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4751 [1/1] (1.33ns)   --->   "%r_V_1100 = sub i11 %r_V_1097, i11 %sext_ln70_313"   --->   Operation 4751 'sub' 'r_V_1100' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4752 [1/1] (0.00ns)   --->   "%mult_V_1339 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1100, i32 5, i32 10"   --->   Operation 4752 'partselect' 'mult_V_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4753 [1/1] (0.00ns)   --->   "%sext_ln17_1096 = sext i6 %mult_V_1339" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4753 'sext' 'sext_ln17_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4754 [1/1] (1.28ns)   --->   "%r_V_1101 = sub i9 0, i9 %sext_ln70_311"   --->   Operation 4754 'sub' 'r_V_1101' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4755 [1/1] (0.00ns)   --->   "%mult_V_1340 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1101, i32 5, i32 8"   --->   Operation 4755 'partselect' 'mult_V_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4756 [1/1] (0.00ns)   --->   "%sext_ln17_1097 = sext i4 %mult_V_1340" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4756 'sext' 'sext_ln17_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4757 [1/1] (1.31ns)   --->   "%r_V_1102 = sub i11 %sext_ln1273_487, i11 %sext_ln70_313"   --->   Operation 4757 'sub' 'r_V_1102' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4758 [1/1] (0.00ns)   --->   "%mult_V_1341 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1102, i32 5, i32 10"   --->   Operation 4758 'partselect' 'mult_V_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln17_1098 = sext i6 %mult_V_1341" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4759 'sext' 'sext_ln17_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4760 [1/1] (0.00ns)   --->   "%a_V_254 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_213"   --->   Operation 4760 'load' 'a_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln70_314 = sext i8 %a_V_254" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4761 'sext' 'sext_ln70_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln70_315 = sext i8 %a_V_254" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4762 'sext' 'sext_ln70_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln70_316 = sext i8 %a_V_254" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4763 'sext' 'sext_ln70_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_254, i3 0"   --->   Operation 4764 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i11 %shl_ln1273_363"   --->   Operation 4765 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4766 [1/1] (1.33ns)   --->   "%r_V_1104 = add i12 %sext_ln1273_490, i12 %sext_ln70_315"   --->   Operation 4766 'add' 'r_V_1104' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4767 [1/1] (0.00ns)   --->   "%mult_V_1342 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1104, i32 5, i32 11"   --->   Operation 4767 'partselect' 'mult_V_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln818_234 = sext i7 %mult_V_1342"   --->   Operation 4768 'sext' 'sext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4769 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_254, i2 0"   --->   Operation 4769 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i10 %shl_ln1273_364"   --->   Operation 4770 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4771 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i10 %shl_ln1273_364"   --->   Operation 4771 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4772 [1/1] (1.31ns)   --->   "%r_V_1105 = sub i11 0, i11 %sext_ln1273_492"   --->   Operation 4772 'sub' 'r_V_1105' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4773 [1/1] (0.00ns)   --->   "%mult_V_1343 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1105, i32 5, i32 10"   --->   Operation 4773 'partselect' 'mult_V_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln17_1099 = sext i6 %mult_V_1343" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4774 'sext' 'sext_ln17_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4775 [1/1] (1.31ns)   --->   "%r_V_1106 = sub i11 %sext_ln1273_492, i11 %sext_ln70_316"   --->   Operation 4775 'sub' 'r_V_1106' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4776 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1106, i32 5, i32 10"   --->   Operation 4776 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4777 [1/1] (0.00ns)   --->   "%sext_ln17_1100 = sext i6 %mult_V_1344" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4777 'sext' 'sext_ln17_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4778 [1/1] (0.00ns)   --->   "%mult_V_1345 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_254, i32 3, i32 7"   --->   Operation 4778 'partselect' 'mult_V_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln17_1101 = sext i5 %mult_V_1345" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4779 'sext' 'sext_ln17_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4780 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_254, i1 0"   --->   Operation 4780 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i9 %shl_ln1273_365"   --->   Operation 4781 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i9 %shl_ln1273_365"   --->   Operation 4782 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4783 [1/1] (1.33ns)   --->   "%r_V_1107 = add i12 %sext_ln1273_490, i12 %sext_ln1273_494"   --->   Operation 4783 'add' 'r_V_1107' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4784 [1/1] (0.00ns)   --->   "%mult_V_1346 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1107, i32 5, i32 11"   --->   Operation 4784 'partselect' 'mult_V_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4785 [1/1] (1.30ns)   --->   "%r_V_1108 = sub i10 0, i10 %sext_ln1273_493"   --->   Operation 4785 'sub' 'r_V_1108' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4786 [1/1] (0.00ns)   --->   "%mult_V_1347 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1108, i32 5, i32 9"   --->   Operation 4786 'partselect' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln17_1102 = sext i5 %mult_V_1347" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4787 'sext' 'sext_ln17_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4788 [1/1] (1.31ns)   --->   "%r_V_1109 = add i11 %sext_ln1273_492, i11 %sext_ln70_316"   --->   Operation 4788 'add' 'r_V_1109' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4789 [1/1] (0.00ns)   --->   "%mult_V_1348 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1109, i32 5, i32 10"   --->   Operation 4789 'partselect' 'mult_V_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln17_1103 = sext i6 %mult_V_1348" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4790 'sext' 'sext_ln17_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4791 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_254, i4 0"   --->   Operation 4791 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i12 %shl_ln1273_366"   --->   Operation 4792 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4793 [1/1] (1.35ns)   --->   "%r_V_1110 = sub i13 0, i13 %sext_ln1273_495"   --->   Operation 4793 'sub' 'r_V_1110' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4794 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1110, i32 5, i32 12"   --->   Operation 4794 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4795 [1/1] (0.00ns)   --->   "%mult_V_1350 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_254, i32 5, i32 7"   --->   Operation 4795 'partselect' 'mult_V_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln17_1104 = sext i3 %mult_V_1350" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4796 'sext' 'sext_ln17_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4797 [1/1] (1.33ns)   --->   "%r_V_1111 = sub i11 %r_V_1105, i11 %sext_ln70_316"   --->   Operation 4797 'sub' 'r_V_1111' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4798 [1/1] (0.00ns)   --->   "%mult_V_1351 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1111, i32 5, i32 10"   --->   Operation 4798 'partselect' 'mult_V_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln17_1105 = sext i6 %mult_V_1351" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4799 'sext' 'sext_ln17_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4800 [1/1] (1.28ns)   --->   "%r_V_1112 = sub i9 0, i9 %sext_ln70_314"   --->   Operation 4800 'sub' 'r_V_1112' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4801 [1/1] (0.00ns)   --->   "%mult_V_1352 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1112, i32 5, i32 8"   --->   Operation 4801 'partselect' 'mult_V_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln17_1106 = sext i4 %mult_V_1352" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4802 'sext' 'sext_ln17_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4803 [1/1] (1.31ns)   --->   "%r_V_1113 = sub i11 %sext_ln70_316, i11 %sext_ln1273_492"   --->   Operation 4803 'sub' 'r_V_1113' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4804 [1/1] (0.00ns)   --->   "%mult_V_1353 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1113, i32 5, i32 10"   --->   Operation 4804 'partselect' 'mult_V_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln17_1107 = sext i6 %mult_V_1353" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4805 'sext' 'sext_ln17_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4806 [1/1] (1.33ns)   --->   "%r_V_1114 = sub i12 %sext_ln1273_494, i12 %sext_ln1273_490"   --->   Operation 4806 'sub' 'r_V_1114' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4807 [1/1] (0.00ns)   --->   "%mult_V_1354 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1114, i32 5, i32 11"   --->   Operation 4807 'partselect' 'mult_V_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln818_236 = sext i7 %mult_V_1354"   --->   Operation 4808 'sext' 'sext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4809 [1/1] (0.00ns)   --->   "%mult_V_1355 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_254, i32 4, i32 7"   --->   Operation 4809 'partselect' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln17_1108 = sext i4 %mult_V_1355" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4810 'sext' 'sext_ln17_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4811 [1/1] (1.35ns)   --->   "%r_V_1115 = sub i13 %sext_ln1273_495, i13 %sext_ln1273_491"   --->   Operation 4811 'sub' 'r_V_1115' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4812 [1/1] (0.00ns)   --->   "%mult_V_1356 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1115, i32 5, i32 12"   --->   Operation 4812 'partselect' 'mult_V_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4813 [1/1] (0.00ns)   --->   "%a_V_255 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_214"   --->   Operation 4813 'load' 'a_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln70_317 = sext i8 %a_V_255" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4814 'sext' 'sext_ln70_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln70_318 = sext i8 %a_V_255" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4815 'sext' 'sext_ln70_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4816 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_255, i2 0"   --->   Operation 4816 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i10 %shl_ln1273_367"   --->   Operation 4817 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4818 [1/1] (1.31ns)   --->   "%r_V_1117 = sub i11 0, i11 %sext_ln1273_496"   --->   Operation 4818 'sub' 'r_V_1117' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4819 [1/1] (0.00ns)   --->   "%mult_V_1357 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1117, i32 5, i32 10"   --->   Operation 4819 'partselect' 'mult_V_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln17_1109 = sext i6 %mult_V_1357" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4820 'sext' 'sext_ln17_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4821 [1/1] (0.00ns)   --->   "%mult_V_1358 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_255, i32 4, i32 7"   --->   Operation 4821 'partselect' 'mult_V_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln17_1110 = sext i4 %mult_V_1358" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4822 'sext' 'sext_ln17_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4823 [1/1] (1.33ns)   --->   "%r_V_1118 = sub i11 %r_V_1117, i11 %sext_ln70_318"   --->   Operation 4823 'sub' 'r_V_1118' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4824 [1/1] (0.00ns)   --->   "%mult_V_1359 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1118, i32 5, i32 10"   --->   Operation 4824 'partselect' 'mult_V_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4825 [1/1] (0.00ns)   --->   "%sext_ln17_1111 = sext i6 %mult_V_1359" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4825 'sext' 'sext_ln17_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4826 [1/1] (1.31ns)   --->   "%r_V_1119 = sub i11 %sext_ln1273_496, i11 %sext_ln70_318"   --->   Operation 4826 'sub' 'r_V_1119' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4827 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1119, i32 5, i32 10"   --->   Operation 4827 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4828 [1/1] (0.00ns)   --->   "%sext_ln17_1112 = sext i6 %mult_V_1360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4828 'sext' 'sext_ln17_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4829 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_255, i1 0"   --->   Operation 4829 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4830 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i9 %shl_ln1273_368"   --->   Operation 4830 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4831 [1/1] (1.30ns)   --->   "%r_V_1120 = sub i10 0, i10 %sext_ln1273_497"   --->   Operation 4831 'sub' 'r_V_1120' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4832 [1/1] (0.00ns)   --->   "%mult_V_1361 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1120, i32 5, i32 9"   --->   Operation 4832 'partselect' 'mult_V_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4833 [1/1] (0.00ns)   --->   "%sext_ln17_1113 = sext i5 %mult_V_1361" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4833 'sext' 'sext_ln17_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4834 [1/1] (1.31ns)   --->   "%r_V_1121 = sub i11 %sext_ln70_318, i11 %sext_ln1273_496"   --->   Operation 4834 'sub' 'r_V_1121' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4835 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1121, i32 5, i32 10"   --->   Operation 4835 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln17_1114 = sext i6 %mult_V_1362" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4836 'sext' 'sext_ln17_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%mult_V_1363 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_255, i32 5, i32 7"   --->   Operation 4837 'partselect' 'mult_V_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln17_1115 = sext i3 %mult_V_1363" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4838 'sext' 'sext_ln17_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4839 [1/1] (1.28ns)   --->   "%r_V_1122 = sub i9 0, i9 %sext_ln70_317"   --->   Operation 4839 'sub' 'r_V_1122' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4840 [1/1] (0.00ns)   --->   "%mult_V_1364 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1122, i32 5, i32 8"   --->   Operation 4840 'partselect' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln17_1116 = sext i4 %mult_V_1364" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4841 'sext' 'sext_ln17_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4842 [1/1] (0.00ns)   --->   "%mult_V_1365 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_255, i32 3, i32 7"   --->   Operation 4842 'partselect' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln17_1117 = sext i5 %mult_V_1365" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4843 'sext' 'sext_ln17_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4844 [1/1] (0.00ns)   --->   "%a_V_256 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_215"   --->   Operation 4844 'load' 'a_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4845 [1/1] (0.00ns)   --->   "%sext_ln70_319 = sext i8 %a_V_256" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4845 'sext' 'sext_ln70_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln70_320 = sext i8 %a_V_256" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4846 'sext' 'sext_ln70_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4847 [1/1] (0.00ns)   --->   "%mult_V_1366 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_256, i32 5, i32 7"   --->   Operation 4847 'partselect' 'mult_V_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln17_1118 = sext i3 %mult_V_1366" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4848 'sext' 'sext_ln17_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4849 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_256, i2 0"   --->   Operation 4849 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i10 %shl_ln1273_369"   --->   Operation 4850 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4851 [1/1] (1.31ns)   --->   "%r_V_1124 = sub i11 %sext_ln70_320, i11 %sext_ln1273_498"   --->   Operation 4851 'sub' 'r_V_1124' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4852 [1/1] (0.00ns)   --->   "%mult_V_1367 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1124, i32 5, i32 10"   --->   Operation 4852 'partselect' 'mult_V_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4853 [1/1] (0.00ns)   --->   "%sext_ln17_1119 = sext i6 %mult_V_1367" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4853 'sext' 'sext_ln17_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4854 [1/1] (0.00ns)   --->   "%mult_V_1368 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_256, i32 3, i32 7"   --->   Operation 4854 'partselect' 'mult_V_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln17_1120 = sext i5 %mult_V_1368" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4855 'sext' 'sext_ln17_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4856 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_256, i1 0"   --->   Operation 4856 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i9 %shl_ln1273_370"   --->   Operation 4857 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4858 [1/1] (1.30ns)   --->   "%r_V_1125 = sub i10 0, i10 %sext_ln1273_499"   --->   Operation 4858 'sub' 'r_V_1125' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4859 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1125, i32 5, i32 9"   --->   Operation 4859 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln17_1121 = sext i5 %mult_V_1369" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4860 'sext' 'sext_ln17_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4861 [1/1] (1.28ns)   --->   "%r_V_1126 = sub i9 0, i9 %sext_ln70_319"   --->   Operation 4861 'sub' 'r_V_1126' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4862 [1/1] (0.00ns)   --->   "%mult_V_1370 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1126, i32 5, i32 8"   --->   Operation 4862 'partselect' 'mult_V_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln17_1122 = sext i4 %mult_V_1370" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4863 'sext' 'sext_ln17_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4864 [1/1] (1.31ns)   --->   "%r_V_1127 = sub i11 0, i11 %sext_ln1273_498"   --->   Operation 4864 'sub' 'r_V_1127' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%mult_V_1371 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1127, i32 5, i32 10"   --->   Operation 4865 'partselect' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln17_1123 = sext i6 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4866 'sext' 'sext_ln17_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4867 [1/1] (0.00ns)   --->   "%mult_V_1372 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_256, i32 4, i32 7"   --->   Operation 4867 'partselect' 'mult_V_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln17_1124 = sext i4 %mult_V_1372" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4868 'sext' 'sext_ln17_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4869 [1/1] (1.31ns)   --->   "%r_V_1128 = sub i11 %sext_ln1273_498, i11 %sext_ln70_320"   --->   Operation 4869 'sub' 'r_V_1128' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4870 [1/1] (0.00ns)   --->   "%mult_V_1373 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1128, i32 5, i32 10"   --->   Operation 4870 'partselect' 'mult_V_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln17_1125 = sext i6 %mult_V_1373" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4871 'sext' 'sext_ln17_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4872 [1/1] (0.00ns)   --->   "%a_V_257 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_216"   --->   Operation 4872 'load' 'a_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln70_321 = sext i8 %a_V_257" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4873 'sext' 'sext_ln70_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln70_322 = sext i8 %a_V_257" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4874 'sext' 'sext_ln70_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln70_323 = sext i8 %a_V_257" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4875 'sext' 'sext_ln70_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4876 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_257, i3 0"   --->   Operation 4876 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i11 %shl_ln1273_371"   --->   Operation 4877 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4878 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_257, i1 0"   --->   Operation 4878 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i9 %shl_ln1273_372"   --->   Operation 4879 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i9 %shl_ln1273_372"   --->   Operation 4880 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4881 [1/1] (1.33ns)   --->   "%r_V_1130 = add i12 %sext_ln1273_500, i12 %sext_ln1273_502"   --->   Operation 4881 'add' 'r_V_1130' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4882 [1/1] (0.00ns)   --->   "%mult_V_1374 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1130, i32 5, i32 11"   --->   Operation 4882 'partselect' 'mult_V_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln818_237 = sext i7 %mult_V_1374"   --->   Operation 4883 'sext' 'sext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4884 [1/1] (0.00ns)   --->   "%mult_V_1375 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_257, i32 5, i32 7"   --->   Operation 4884 'partselect' 'mult_V_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln17_1126 = sext i3 %mult_V_1375" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4885 'sext' 'sext_ln17_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln17_1127 = sext i3 %mult_V_1375" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4886 'sext' 'sext_ln17_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4887 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_257, i2 0"   --->   Operation 4887 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i10 %shl_ln1273_373"   --->   Operation 4888 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4889 [1/1] (1.31ns)   --->   "%r_V_1131 = sub i11 %sext_ln1273_503, i11 %sext_ln70_323"   --->   Operation 4889 'sub' 'r_V_1131' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4890 [1/1] (0.00ns)   --->   "%mult_V_1376 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1131, i32 5, i32 10"   --->   Operation 4890 'partselect' 'mult_V_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln17_1128 = sext i6 %mult_V_1376" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4891 'sext' 'sext_ln17_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4892 [1/1] (1.31ns)   --->   "%r_V_1132 = sub i11 0, i11 %sext_ln1273_503"   --->   Operation 4892 'sub' 'r_V_1132' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4893 [1/1] (0.00ns)   --->   "%mult_V_1377 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1132, i32 5, i32 10"   --->   Operation 4893 'partselect' 'mult_V_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln17_1129 = sext i6 %mult_V_1377" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4894 'sext' 'sext_ln17_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4895 [1/1] (1.28ns)   --->   "%r_V_1133 = sub i9 0, i9 %sext_ln70_322"   --->   Operation 4895 'sub' 'r_V_1133' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4896 [1/1] (0.00ns)   --->   "%mult_V_1378 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1133, i32 5, i32 8"   --->   Operation 4896 'partselect' 'mult_V_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln17_1130 = sext i4 %mult_V_1378" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4897 'sext' 'sext_ln17_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4898 [1/1] (1.30ns)   --->   "%r_V_1134 = sub i10 0, i10 %sext_ln1273_501"   --->   Operation 4898 'sub' 'r_V_1134' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4899 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1134, i32 5, i32 9"   --->   Operation 4899 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4900 [1/1] (0.00ns)   --->   "%sext_ln17_1131 = sext i5 %mult_V_1379" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4900 'sext' 'sext_ln17_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4901 [1/1] (1.33ns)   --->   "%r_V_1135 = sub i12 %sext_ln1273_500, i12 %sext_ln1273_502"   --->   Operation 4901 'sub' 'r_V_1135' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4902 [1/1] (0.00ns)   --->   "%mult_V_1380 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1135, i32 5, i32 11"   --->   Operation 4902 'partselect' 'mult_V_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4903 [1/1] (0.00ns)   --->   "%sext_ln818_238 = sext i7 %mult_V_1380"   --->   Operation 4903 'sext' 'sext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4904 [1/1] (0.00ns)   --->   "%mult_V_1381 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_257, i32 3, i32 7"   --->   Operation 4904 'partselect' 'mult_V_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln17_1132 = sext i5 %mult_V_1381" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4905 'sext' 'sext_ln17_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4906 [1/1] (1.33ns)   --->   "%r_V_1136 = sub i11 %r_V_1132, i11 %sext_ln70_323"   --->   Operation 4906 'sub' 'r_V_1136' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4907 [1/1] (0.00ns)   --->   "%mult_V_1382 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1136, i32 5, i32 10"   --->   Operation 4907 'partselect' 'mult_V_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln17_1133 = sext i6 %mult_V_1382" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4908 'sext' 'sext_ln17_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4909 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_257, i32 4, i32 7"   --->   Operation 4909 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln17_1134 = sext i4 %mult_V_1383" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4910 'sext' 'sext_ln17_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4911 [1/1] (1.33ns)   --->   "%r_V_1137 = sub i12 %sext_ln70_321, i12 %sext_ln1273_500"   --->   Operation 4911 'sub' 'r_V_1137' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4912 [1/1] (0.00ns)   --->   "%mult_V_1384 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1137, i32 5, i32 11"   --->   Operation 4912 'partselect' 'mult_V_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln818_239 = sext i7 %mult_V_1384"   --->   Operation 4913 'sext' 'sext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4914 [1/1] (1.31ns)   --->   "%r_V_1138 = sub i11 %sext_ln70_323, i11 %sext_ln1273_503"   --->   Operation 4914 'sub' 'r_V_1138' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4915 [1/1] (0.00ns)   --->   "%mult_V_1385 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1138, i32 5, i32 10"   --->   Operation 4915 'partselect' 'mult_V_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln17_1135 = sext i6 %mult_V_1385" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4916 'sext' 'sext_ln17_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4917 [1/1] (0.00ns)   --->   "%a_V_258 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_218"   --->   Operation 4917 'load' 'a_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln70_324 = sext i8 %a_V_258" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4918 'sext' 'sext_ln70_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln70_325 = sext i8 %a_V_258" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4919 'sext' 'sext_ln70_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4920 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_258, i2 0"   --->   Operation 4920 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i10 %shl_ln1273_374"   --->   Operation 4921 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4922 [1/1] (1.31ns)   --->   "%r_V_1144 = sub i11 0, i11 %sext_ln1273_504"   --->   Operation 4922 'sub' 'r_V_1144' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4923 [1/1] (1.33ns)   --->   "%r_V_1140 = sub i11 %r_V_1144, i11 %sext_ln70_325"   --->   Operation 4923 'sub' 'r_V_1140' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4924 [1/1] (0.00ns)   --->   "%mult_V_1386 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1140, i32 5, i32 10"   --->   Operation 4924 'partselect' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln17_1136 = sext i6 %mult_V_1386" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4925 'sext' 'sext_ln17_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4926 [1/1] (0.00ns)   --->   "%mult_V_1387 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_258, i32 4, i32 7"   --->   Operation 4926 'partselect' 'mult_V_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln17_1137 = sext i4 %mult_V_1387" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4927 'sext' 'sext_ln17_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4928 [1/1] (1.31ns)   --->   "%r_V_1141 = sub i11 %sext_ln1273_504, i11 %sext_ln70_325"   --->   Operation 4928 'sub' 'r_V_1141' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4929 [1/1] (0.00ns)   --->   "%mult_V_1388 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1141, i32 5, i32 10"   --->   Operation 4929 'partselect' 'mult_V_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4930 [1/1] (0.00ns)   --->   "%sext_ln17_1138 = sext i6 %mult_V_1388" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4930 'sext' 'sext_ln17_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4931 [1/1] (1.31ns)   --->   "%r_V_1142 = sub i11 %sext_ln70_325, i11 %sext_ln1273_504"   --->   Operation 4931 'sub' 'r_V_1142' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4932 [1/1] (0.00ns)   --->   "%mult_V_1389 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1142, i32 5, i32 10"   --->   Operation 4932 'partselect' 'mult_V_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4933 [1/1] (0.00ns)   --->   "%sext_ln17_1139 = sext i6 %mult_V_1389" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4933 'sext' 'sext_ln17_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4934 [1/1] (0.00ns)   --->   "%mult_V_1390 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_258, i32 5, i32 7"   --->   Operation 4934 'partselect' 'mult_V_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln17_1140 = sext i3 %mult_V_1390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4935 'sext' 'sext_ln17_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4936 [1/1] (0.00ns)   --->   "%mult_V_1391 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_258, i32 3, i32 7"   --->   Operation 4936 'partselect' 'mult_V_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln17_1141 = sext i5 %mult_V_1391" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4937 'sext' 'sext_ln17_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4938 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_258, i1 0"   --->   Operation 4938 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i9 %shl_ln1273_375"   --->   Operation 4939 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4940 [1/1] (1.30ns)   --->   "%r_V_1143 = sub i10 0, i10 %sext_ln1273_505"   --->   Operation 4940 'sub' 'r_V_1143' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4941 [1/1] (0.00ns)   --->   "%mult_V_1392 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1143, i32 5, i32 9"   --->   Operation 4941 'partselect' 'mult_V_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln17_1142 = sext i5 %mult_V_1392" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4942 'sext' 'sext_ln17_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4943 [1/1] (0.00ns)   --->   "%mult_V_1393 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1144, i32 5, i32 10"   --->   Operation 4943 'partselect' 'mult_V_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln17_1143 = sext i6 %mult_V_1393" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4944 'sext' 'sext_ln17_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4945 [1/1] (1.28ns)   --->   "%r_V_1145 = sub i9 0, i9 %sext_ln70_324"   --->   Operation 4945 'sub' 'r_V_1145' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4946 [1/1] (0.00ns)   --->   "%mult_V_1394 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1145, i32 5, i32 8"   --->   Operation 4946 'partselect' 'mult_V_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln17_1144 = sext i4 %mult_V_1394" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4947 'sext' 'sext_ln17_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4948 [1/1] (0.00ns)   --->   "%a_V_259 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_219"   --->   Operation 4948 'load' 'a_V_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln70_326 = sext i8 %a_V_259" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4949 'sext' 'sext_ln70_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln70_327 = sext i8 %a_V_259" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4950 'sext' 'sext_ln70_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4951 [1/1] (0.00ns)   --->   "%mult_V_1395 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_259, i32 2, i32 7"   --->   Operation 4951 'partselect' 'mult_V_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4952 [1/1] (0.00ns)   --->   "%sext_ln17_1145 = sext i6 %mult_V_1395" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4952 'sext' 'sext_ln17_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4953 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_259, i2 0"   --->   Operation 4953 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i10 %shl_ln1273_376"   --->   Operation 4954 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4955 [1/1] (1.31ns)   --->   "%r_V_1147 = sub i11 %sext_ln70_327, i11 %sext_ln1273_506"   --->   Operation 4955 'sub' 'r_V_1147' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4956 [1/1] (0.00ns)   --->   "%mult_V_1396 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1147, i32 5, i32 10"   --->   Operation 4956 'partselect' 'mult_V_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln17_1146 = sext i6 %mult_V_1396" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4957 'sext' 'sext_ln17_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4958 [1/1] (0.00ns)   --->   "%mult_V_1397 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_259, i32 5, i32 7"   --->   Operation 4958 'partselect' 'mult_V_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln17_1147 = sext i3 %mult_V_1397" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4959 'sext' 'sext_ln17_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4960 [1/1] (0.00ns)   --->   "%mult_V_1398 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_259, i32 3, i32 7"   --->   Operation 4960 'partselect' 'mult_V_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4961 [1/1] (0.00ns)   --->   "%sext_ln17_1148 = sext i5 %mult_V_1398" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4961 'sext' 'sext_ln17_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4962 [1/1] (1.31ns)   --->   "%r_V_1150 = sub i11 0, i11 %sext_ln1273_506"   --->   Operation 4962 'sub' 'r_V_1150' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4963 [1/1] (1.33ns)   --->   "%r_V_1148 = sub i11 %r_V_1150, i11 %sext_ln70_327"   --->   Operation 4963 'sub' 'r_V_1148' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4964 [1/1] (0.00ns)   --->   "%mult_V_1399 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1148, i32 5, i32 10"   --->   Operation 4964 'partselect' 'mult_V_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln17_1149 = sext i6 %mult_V_1399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4965 'sext' 'sext_ln17_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4966 [1/1] (1.28ns)   --->   "%r_V_1149 = sub i9 0, i9 %sext_ln70_326"   --->   Operation 4966 'sub' 'r_V_1149' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4967 [1/1] (0.00ns)   --->   "%mult_V_1400 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1149, i32 5, i32 8"   --->   Operation 4967 'partselect' 'mult_V_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4968 [1/1] (0.00ns)   --->   "%sext_ln17_1150 = sext i4 %mult_V_1400" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4968 'sext' 'sext_ln17_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4969 [1/1] (0.00ns)   --->   "%mult_V_1401 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_259, i32 4, i32 7"   --->   Operation 4969 'partselect' 'mult_V_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln17_1151 = sext i4 %mult_V_1401" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4970 'sext' 'sext_ln17_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4971 [1/1] (0.00ns)   --->   "%mult_V_1402 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1150, i32 5, i32 10"   --->   Operation 4971 'partselect' 'mult_V_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln17_1152 = sext i6 %mult_V_1402" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4972 'sext' 'sext_ln17_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4973 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_259, i3 0"   --->   Operation 4973 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i11 %shl_ln1273_377"   --->   Operation 4974 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4975 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_259, i1 0"   --->   Operation 4975 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i9 %shl_ln1273_378"   --->   Operation 4976 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4977 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i9 %shl_ln1273_378"   --->   Operation 4977 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4978 [1/1] (1.33ns)   --->   "%r_V_1151 = sub i12 %sext_ln1273_507, i12 %sext_ln1273_509"   --->   Operation 4978 'sub' 'r_V_1151' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4979 [1/1] (0.00ns)   --->   "%mult_V_1403 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1151, i32 5, i32 11"   --->   Operation 4979 'partselect' 'mult_V_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln818_241 = sext i7 %mult_V_1403"   --->   Operation 4980 'sext' 'sext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4981 [1/1] (1.33ns)   --->   "%r_V_1152 = sub i12 %sext_ln1273_509, i12 %sext_ln1273_507"   --->   Operation 4981 'sub' 'r_V_1152' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4982 [1/1] (0.00ns)   --->   "%mult_V_1404 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1152, i32 5, i32 11"   --->   Operation 4982 'partselect' 'mult_V_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln818_242 = sext i7 %mult_V_1404"   --->   Operation 4983 'sext' 'sext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4984 [1/1] (1.31ns)   --->   "%r_V_1153 = sub i11 %sext_ln1273_506, i11 %sext_ln70_327"   --->   Operation 4984 'sub' 'r_V_1153' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4985 [1/1] (0.00ns)   --->   "%mult_V_1405 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1153, i32 5, i32 10"   --->   Operation 4985 'partselect' 'mult_V_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln818_243 = sext i6 %mult_V_1405"   --->   Operation 4986 'sext' 'sext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln17_1153 = sext i6 %mult_V_1405" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4987 'sext' 'sext_ln17_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4988 [1/1] (1.30ns)   --->   "%r_V_1154 = sub i10 0, i10 %sext_ln1273_508"   --->   Operation 4988 'sub' 'r_V_1154' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4989 [1/1] (0.00ns)   --->   "%mult_V_1406 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1154, i32 5, i32 9"   --->   Operation 4989 'partselect' 'mult_V_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln17_1154 = sext i5 %mult_V_1406" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4990 'sext' 'sext_ln17_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4991 [1/1] (0.00ns)   --->   "%a_V_260 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_220"   --->   Operation 4991 'load' 'a_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln70_328 = sext i8 %a_V_260" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4992 'sext' 'sext_ln70_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4993 [1/1] (0.00ns)   --->   "%sext_ln70_329 = sext i8 %a_V_260" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4993 'sext' 'sext_ln70_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln70_330 = sext i8 %a_V_260" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4994 'sext' 'sext_ln70_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4995 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_260, i1 0"   --->   Operation 4995 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i9 %shl_ln1273_379"   --->   Operation 4996 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4997 [1/1] (1.30ns)   --->   "%r_V_1156 = sub i10 0, i10 %sext_ln1273_510"   --->   Operation 4997 'sub' 'r_V_1156' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4998 [1/1] (0.00ns)   --->   "%mult_V_1407 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1156, i32 5, i32 9"   --->   Operation 4998 'partselect' 'mult_V_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln17_1155 = sext i5 %mult_V_1407" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4999 'sext' 'sext_ln17_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5000 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_260, i32 5, i32 7"   --->   Operation 5000 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln17_1156 = sext i3 %mult_V_1408" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5001 'sext' 'sext_ln17_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5002 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_260, i2 0"   --->   Operation 5002 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i10 %shl_ln1273_380"   --->   Operation 5003 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5004 [1/1] (1.31ns)   --->   "%r_V_1157 = sub i11 %sext_ln1273_511, i11 %sext_ln70_329"   --->   Operation 5004 'sub' 'r_V_1157' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5005 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1157, i32 5, i32 10"   --->   Operation 5005 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln17_1157 = sext i6 %mult_V_1409" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5006 'sext' 'sext_ln17_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5007 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_260, i32 4, i32 7"   --->   Operation 5007 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln17_1158 = sext i4 %mult_V_1410" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5008 'sext' 'sext_ln17_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5009 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_260, i32 3, i32 7"   --->   Operation 5009 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln17_1159 = sext i5 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5010 'sext' 'sext_ln17_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5011 [1/1] (1.31ns)   --->   "%r_V_1158 = sub i11 %sext_ln70_329, i11 %sext_ln1273_511"   --->   Operation 5011 'sub' 'r_V_1158' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5012 [1/1] (0.00ns)   --->   "%mult_V_1412 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1158, i32 5, i32 10"   --->   Operation 5012 'partselect' 'mult_V_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln17_1160 = sext i6 %mult_V_1412" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5013 'sext' 'sext_ln17_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5014 [1/1] (1.31ns)   --->   "%r_V_1159 = sub i11 0, i11 %sext_ln1273_511"   --->   Operation 5014 'sub' 'r_V_1159' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5015 [1/1] (0.00ns)   --->   "%mult_V_1413 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1159, i32 5, i32 10"   --->   Operation 5015 'partselect' 'mult_V_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln17_1161 = sext i6 %mult_V_1413" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5016 'sext' 'sext_ln17_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5017 [1/1] (2.44ns)   --->   "%r_V_1160 = mul i13 %sext_ln70_328, i13 8179"   --->   Operation 5017 'mul' 'r_V_1160' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5018 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1160, i32 5, i32 12"   --->   Operation 5018 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5019 [1/1] (1.28ns)   --->   "%r_V_1161 = sub i9 0, i9 %sext_ln70_330"   --->   Operation 5019 'sub' 'r_V_1161' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5020 [1/1] (0.00ns)   --->   "%mult_V_1415 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1161, i32 5, i32 8"   --->   Operation 5020 'partselect' 'mult_V_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5021 [1/1] (0.00ns)   --->   "%sext_ln17_1162 = sext i4 %mult_V_1415" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5021 'sext' 'sext_ln17_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%a_V_261 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_221"   --->   Operation 5022 'load' 'a_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.00ns)   --->   "%sext_ln70_331 = sext i8 %a_V_261" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5023 'sext' 'sext_ln70_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5024 [1/1] (0.00ns)   --->   "%sext_ln70_332 = sext i8 %a_V_261" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5024 'sext' 'sext_ln70_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5025 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_261, i2 0"   --->   Operation 5025 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i10 %shl_ln1273_381"   --->   Operation 5026 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5027 [1/1] (1.31ns)   --->   "%r_V_1163 = sub i11 %sext_ln70_332, i11 %sext_ln1273_512"   --->   Operation 5027 'sub' 'r_V_1163' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5028 [1/1] (0.00ns)   --->   "%mult_V_1416 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1163, i32 5, i32 10"   --->   Operation 5028 'partselect' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln17_1163 = sext i6 %mult_V_1416" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5029 'sext' 'sext_ln17_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5030 [1/1] (0.00ns)   --->   "%mult_V_1417 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_261, i32 5, i32 7"   --->   Operation 5030 'partselect' 'mult_V_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5031 [1/1] (0.00ns)   --->   "%sext_ln17_1164 = sext i3 %mult_V_1417" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5031 'sext' 'sext_ln17_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln17_1165 = sext i3 %mult_V_1417" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5032 'sext' 'sext_ln17_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5033 [1/1] (1.31ns)   --->   "%r_V_1164 = sub i11 %sext_ln1273_512, i11 %sext_ln70_332"   --->   Operation 5033 'sub' 'r_V_1164' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5034 [1/1] (0.00ns)   --->   "%mult_V_1418 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1164, i32 5, i32 10"   --->   Operation 5034 'partselect' 'mult_V_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln17_1166 = sext i6 %mult_V_1418" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5035 'sext' 'sext_ln17_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5036 [1/1] (1.28ns)   --->   "%r_V_1165 = sub i9 0, i9 %sext_ln70_331"   --->   Operation 5036 'sub' 'r_V_1165' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5037 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1165, i32 5, i32 8"   --->   Operation 5037 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5038 [1/1] (0.00ns)   --->   "%sext_ln17_1167 = sext i4 %mult_V_1419" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5038 'sext' 'sext_ln17_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5039 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_261, i1 0"   --->   Operation 5039 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5040 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i9 %shl_ln1273_382"   --->   Operation 5040 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5041 [1/1] (1.30ns)   --->   "%r_V_1166 = sub i10 0, i10 %sext_ln1273_513"   --->   Operation 5041 'sub' 'r_V_1166' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5042 [1/1] (0.00ns)   --->   "%mult_V_1420 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1166, i32 5, i32 9"   --->   Operation 5042 'partselect' 'mult_V_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln17_1168 = sext i5 %mult_V_1420" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5043 'sext' 'sext_ln17_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5044 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_261, i32 4, i32 7"   --->   Operation 5044 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5045 [1/1] (0.00ns)   --->   "%sext_ln17_1169 = sext i4 %mult_V_1421" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5045 'sext' 'sext_ln17_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5046 [1/1] (1.31ns)   --->   "%r_V_1167 = sub i11 0, i11 %sext_ln1273_512"   --->   Operation 5046 'sub' 'r_V_1167' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5047 [1/1] (0.00ns)   --->   "%mult_V_1422 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1167, i32 5, i32 10"   --->   Operation 5047 'partselect' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln17_1170 = sext i6 %mult_V_1422" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5048 'sext' 'sext_ln17_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5049 [1/1] (0.00ns)   --->   "%mult_V_1423 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_261, i32 3, i32 7"   --->   Operation 5049 'partselect' 'mult_V_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln17_1171 = sext i5 %mult_V_1423" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5050 'sext' 'sext_ln17_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5051 [1/1] (0.00ns)   --->   "%a_V_262 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_222"   --->   Operation 5051 'load' 'a_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i8 %a_V_262"   --->   Operation 5052 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln70_333 = sext i8 %a_V_262" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5053 'sext' 'sext_ln70_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln70_334 = sext i8 %a_V_262" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5054 'sext' 'sext_ln70_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln70_335 = sext i8 %a_V_262" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5055 'sext' 'sext_ln70_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5056 [1/1] (2.44ns)   --->   "%r_V_1169 = mul i13 %sext_ln1270_12, i13 11"   --->   Operation 5056 'mul' 'r_V_1169' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5057 [1/1] (0.00ns)   --->   "%mult_V_1424 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1169, i32 5, i32 12"   --->   Operation 5057 'partselect' 'mult_V_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5058 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_262, i2 0"   --->   Operation 5058 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5059 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i10 %shl_ln1273_383"   --->   Operation 5059 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5060 [1/1] (1.31ns)   --->   "%r_V_1170 = sub i11 0, i11 %sext_ln1273_514"   --->   Operation 5060 'sub' 'r_V_1170' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5061 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1170, i32 5, i32 10"   --->   Operation 5061 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln17_1172 = sext i6 %mult_V_1425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5062 'sext' 'sext_ln17_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5063 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_262, i32 5, i32 7"   --->   Operation 5063 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln17_1173 = sext i3 %mult_V_1426" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5064 'sext' 'sext_ln17_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln17_1174 = sext i3 %mult_V_1426" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5065 'sext' 'sext_ln17_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5066 [1/1] (1.31ns)   --->   "%r_V_1171 = sub i11 %sext_ln1273_514, i11 %sext_ln70_335"   --->   Operation 5066 'sub' 'r_V_1171' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5067 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1171, i32 5, i32 10"   --->   Operation 5067 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5068 [1/1] (0.00ns)   --->   "%sext_ln17_1175 = sext i6 %mult_V_1427" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5068 'sext' 'sext_ln17_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5069 [1/1] (1.28ns)   --->   "%r_V_1172 = sub i9 0, i9 %sext_ln70_334"   --->   Operation 5069 'sub' 'r_V_1172' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5070 [1/1] (0.00ns)   --->   "%mult_V_1428 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1172, i32 5, i32 8"   --->   Operation 5070 'partselect' 'mult_V_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5071 [1/1] (0.00ns)   --->   "%sext_ln17_1176 = sext i4 %mult_V_1428" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5071 'sext' 'sext_ln17_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5072 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_262, i3 0"   --->   Operation 5072 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i11 %shl_ln1273_384"   --->   Operation 5073 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5074 [1/1] (1.33ns)   --->   "%r_V_1173 = add i12 %sext_ln1273_515, i12 %sext_ln70_333"   --->   Operation 5074 'add' 'r_V_1173' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5075 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1173, i32 5, i32 11"   --->   Operation 5075 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5076 [1/1] (1.31ns)   --->   "%r_V_1174 = add i11 %sext_ln1273_514, i11 %sext_ln70_335"   --->   Operation 5076 'add' 'r_V_1174' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5077 [1/1] (0.00ns)   --->   "%mult_V_1430 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1174, i32 5, i32 10"   --->   Operation 5077 'partselect' 'mult_V_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln17_1177 = sext i6 %mult_V_1430" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5078 'sext' 'sext_ln17_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5079 [1/1] (0.00ns)   --->   "%mult_V_1431 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_262, i32 4, i32 7"   --->   Operation 5079 'partselect' 'mult_V_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5080 [1/1] (0.00ns)   --->   "%sext_ln17_1178 = sext i4 %mult_V_1431" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5080 'sext' 'sext_ln17_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5081 [1/1] (0.00ns)   --->   "%mult_V_1432 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_262, i32 3, i32 7"   --->   Operation 5081 'partselect' 'mult_V_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5082 [1/1] (0.00ns)   --->   "%sext_ln17_1179 = sext i5 %mult_V_1432" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5082 'sext' 'sext_ln17_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5083 [1/1] (1.31ns)   --->   "%r_V_1175 = sub i11 %sext_ln70_335, i11 %sext_ln1273_514"   --->   Operation 5083 'sub' 'r_V_1175' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5084 [1/1] (0.00ns)   --->   "%mult_V_1433 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1175, i32 5, i32 10"   --->   Operation 5084 'partselect' 'mult_V_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5085 [1/1] (0.00ns)   --->   "%sext_ln17_1180 = sext i6 %mult_V_1433" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5085 'sext' 'sext_ln17_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_966 = sub i12 0, i12 %sext_ln1273_515"   --->   Operation 5086 'sub' 'sub_ln1273_966' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5087 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_1176 = sub i12 %sub_ln1273_966, i12 %sext_ln70_333"   --->   Operation 5087 'sub' 'r_V_1176' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5088 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1176, i32 5, i32 11"   --->   Operation 5088 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5089 [1/1] (0.00ns)   --->   "%sext_ln818_245 = sext i7 %mult_V_1434"   --->   Operation 5089 'sext' 'sext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5090 [1/1] (2.44ns)   --->   "%mul_ln1270_22 = mul i13 %sext_ln1270_12, i13 25"   --->   Operation 5090 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5091 [1/1] (0.00ns)   --->   "%mult_V_1435 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_22, i32 5, i32 12"   --->   Operation 5091 'partselect' 'mult_V_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5092 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_262, i1 0"   --->   Operation 5092 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5093 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i9 %shl_ln1273_385"   --->   Operation 5093 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5094 [1/1] (1.30ns)   --->   "%r_V_1177 = sub i10 0, i10 %sext_ln1273_516"   --->   Operation 5094 'sub' 'r_V_1177' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5095 [1/1] (0.00ns)   --->   "%mult_V_1436 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1177, i32 5, i32 9"   --->   Operation 5095 'partselect' 'mult_V_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln17_1181 = sext i5 %mult_V_1436" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5096 'sext' 'sext_ln17_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5097 [1/1] (1.33ns)   --->   "%r_V_1178 = sub i12 %sext_ln70_333, i12 %sext_ln1273_515"   --->   Operation 5097 'sub' 'r_V_1178' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5098 [1/1] (0.00ns)   --->   "%mult_V_1437 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1178, i32 5, i32 11"   --->   Operation 5098 'partselect' 'mult_V_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln818_246 = sext i7 %mult_V_1437"   --->   Operation 5099 'sext' 'sext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5100 [1/1] (0.00ns)   --->   "%a_V_263 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_223"   --->   Operation 5100 'load' 'a_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln70_336 = sext i8 %a_V_263" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5101 'sext' 'sext_ln70_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5102 [1/1] (0.00ns)   --->   "%sext_ln70_337 = sext i8 %a_V_263" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5102 'sext' 'sext_ln70_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5103 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_263, i3 0"   --->   Operation 5103 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i11 %shl_ln1273_386"   --->   Operation 5104 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5105 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_263, i1 0"   --->   Operation 5105 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i9 %shl_ln1273_387"   --->   Operation 5106 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5107 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i9 %shl_ln1273_387"   --->   Operation 5107 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5108 [1/1] (1.33ns)   --->   "%r_V_1180 = sub i12 %sext_ln1273_517, i12 %sext_ln1273_519"   --->   Operation 5108 'sub' 'r_V_1180' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5109 [1/1] (0.00ns)   --->   "%mult_V_1438 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1180, i32 5, i32 11"   --->   Operation 5109 'partselect' 'mult_V_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln818_247 = sext i7 %mult_V_1438"   --->   Operation 5110 'sext' 'sext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5111 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_263, i2 0"   --->   Operation 5111 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5112 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i10 %shl_ln1273_388"   --->   Operation 5112 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5113 [1/1] (1.31ns)   --->   "%r_V_1181 = sub i11 %sext_ln70_337, i11 %sext_ln1273_520"   --->   Operation 5113 'sub' 'r_V_1181' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5114 [1/1] (0.00ns)   --->   "%mult_V_1439 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1181, i32 5, i32 10"   --->   Operation 5114 'partselect' 'mult_V_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln17_1182 = sext i6 %mult_V_1439" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5115 'sext' 'sext_ln17_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5116 [1/1] (1.31ns)   --->   "%r_V_1185 = sub i11 0, i11 %sext_ln1273_520"   --->   Operation 5116 'sub' 'r_V_1185' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5117 [1/1] (1.33ns)   --->   "%r_V_1182 = sub i11 %r_V_1185, i11 %sext_ln70_337"   --->   Operation 5117 'sub' 'r_V_1182' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5118 [1/1] (0.00ns)   --->   "%mult_V_1440 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1182, i32 5, i32 10"   --->   Operation 5118 'partselect' 'mult_V_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5119 [1/1] (0.00ns)   --->   "%sext_ln17_1183 = sext i6 %mult_V_1440" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5119 'sext' 'sext_ln17_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5120 [1/1] (0.00ns)   --->   "%mult_V_1441 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_263, i32 4, i32 7"   --->   Operation 5120 'partselect' 'mult_V_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5121 [1/1] (0.00ns)   --->   "%sext_ln17_1184 = sext i4 %mult_V_1441" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5121 'sext' 'sext_ln17_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5122 [1/1] (1.31ns)   --->   "%r_V_1183 = sub i11 %sext_ln1273_520, i11 %sext_ln70_337"   --->   Operation 5122 'sub' 'r_V_1183' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5123 [1/1] (0.00ns)   --->   "%mult_V_1442 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1183, i32 5, i32 10"   --->   Operation 5123 'partselect' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln17_1185 = sext i6 %mult_V_1442" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5124 'sext' 'sext_ln17_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5125 [1/1] (0.00ns)   --->   "%mult_V_1443 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_263, i32 5, i32 7"   --->   Operation 5125 'partselect' 'mult_V_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5126 [1/1] (0.00ns)   --->   "%sext_ln17_1186 = sext i3 %mult_V_1443" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5126 'sext' 'sext_ln17_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5127 [1/1] (1.30ns)   --->   "%r_V_1184 = sub i10 0, i10 %sext_ln1273_518"   --->   Operation 5127 'sub' 'r_V_1184' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5128 [1/1] (0.00ns)   --->   "%mult_V_1444 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1184, i32 5, i32 9"   --->   Operation 5128 'partselect' 'mult_V_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5129 [1/1] (0.00ns)   --->   "%sext_ln17_1187 = sext i5 %mult_V_1444" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5129 'sext' 'sext_ln17_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5130 [1/1] (0.00ns)   --->   "%mult_V_1445 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1185, i32 5, i32 10"   --->   Operation 5130 'partselect' 'mult_V_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5131 [1/1] (0.00ns)   --->   "%sext_ln17_1188 = sext i6 %mult_V_1445" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5131 'sext' 'sext_ln17_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5132 [1/1] (1.28ns)   --->   "%r_V_1186 = sub i9 0, i9 %sext_ln70_336"   --->   Operation 5132 'sub' 'r_V_1186' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5133 [1/1] (0.00ns)   --->   "%mult_V_1446 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1186, i32 5, i32 8"   --->   Operation 5133 'partselect' 'mult_V_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5134 [1/1] (0.00ns)   --->   "%sext_ln17_1189 = sext i4 %mult_V_1446" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5134 'sext' 'sext_ln17_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5135 [1/1] (0.00ns)   --->   "%mult_V_1447 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_263, i32 3, i32 7"   --->   Operation 5135 'partselect' 'mult_V_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln17_1190 = sext i5 %mult_V_1447" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5136 'sext' 'sext_ln17_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5137 [1/1] (0.00ns)   --->   "%a_V_264 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_224"   --->   Operation 5137 'load' 'a_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln70_338 = sext i8 %a_V_264" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5138 'sext' 'sext_ln70_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5139 [1/1] (0.00ns)   --->   "%sext_ln70_339 = sext i8 %a_V_264" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5139 'sext' 'sext_ln70_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5140 [1/1] (0.00ns)   --->   "%sext_ln70_340 = sext i8 %a_V_264" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5140 'sext' 'sext_ln70_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5141 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_264, i1 0"   --->   Operation 5141 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i9 %shl_ln1273_389"   --->   Operation 5142 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i9 %shl_ln1273_389"   --->   Operation 5143 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i9 %shl_ln1273_389"   --->   Operation 5144 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5145 [1/1] (1.30ns)   --->   "%r_V_1188 = sub i10 0, i10 %sext_ln1273_523"   --->   Operation 5145 'sub' 'r_V_1188' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5146 [1/1] (0.00ns)   --->   "%mult_V_1448 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1188, i32 5, i32 9"   --->   Operation 5146 'partselect' 'mult_V_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln17_1191 = sext i5 %mult_V_1448" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5147 'sext' 'sext_ln17_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5148 [1/1] (0.00ns)   --->   "%mult_V_1449 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_264, i32 3, i32 7"   --->   Operation 5148 'partselect' 'mult_V_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln17_1192 = sext i5 %mult_V_1449" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5149 'sext' 'sext_ln17_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5150 [1/1] (0.00ns)   --->   "%mult_V_1450 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_264, i32 4, i32 7"   --->   Operation 5150 'partselect' 'mult_V_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln17_1193 = sext i4 %mult_V_1450" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5151 'sext' 'sext_ln17_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5152 [1/1] (2.44ns)   --->   "%r_V_1189 = mul i13 %sext_ln70_339, i13 8179"   --->   Operation 5152 'mul' 'r_V_1189' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5153 [1/1] (0.00ns)   --->   "%mult_V_1451 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1189, i32 5, i32 12"   --->   Operation 5153 'partselect' 'mult_V_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5154 [1/1] (0.00ns)   --->   "%mult_V_1452 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_264, i32 5, i32 7"   --->   Operation 5154 'partselect' 'mult_V_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln17_1194 = sext i3 %mult_V_1452" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5155 'sext' 'sext_ln17_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5156 [1/1] (1.28ns)   --->   "%r_V_1190 = sub i9 0, i9 %sext_ln70_340"   --->   Operation 5156 'sub' 'r_V_1190' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5157 [1/1] (0.00ns)   --->   "%mult_V_1453 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1190, i32 5, i32 8"   --->   Operation 5157 'partselect' 'mult_V_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln17_1195 = sext i4 %mult_V_1453" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5158 'sext' 'sext_ln17_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_264, i2 0"   --->   Operation 5159 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i10 %shl_ln1273_390"   --->   Operation 5160 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5161 [1/1] (1.31ns)   --->   "%r_V_1191 = sub i11 %sext_ln1273_524, i11 %sext_ln70_338"   --->   Operation 5161 'sub' 'r_V_1191' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5162 [1/1] (0.00ns)   --->   "%mult_V_1454 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1191, i32 5, i32 10"   --->   Operation 5162 'partselect' 'mult_V_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln17_1196 = sext i6 %mult_V_1454" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5163 'sext' 'sext_ln17_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5164 [1/1] (1.31ns)   --->   "%r_V_1192 = sub i11 %sext_ln70_338, i11 %sext_ln1273_524"   --->   Operation 5164 'sub' 'r_V_1192' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5165 [1/1] (0.00ns)   --->   "%mult_V_1455 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1192, i32 5, i32 10"   --->   Operation 5165 'partselect' 'mult_V_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5166 [1/1] (0.00ns)   --->   "%sext_ln17_1197 = sext i6 %mult_V_1455" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5166 'sext' 'sext_ln17_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5167 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_264, i3 0"   --->   Operation 5167 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5168 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i11 %shl_ln1273_391"   --->   Operation 5168 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5169 [1/1] (1.33ns)   --->   "%r_V_1193 = sub i12 %sext_ln1273_522, i12 %sext_ln1273_525"   --->   Operation 5169 'sub' 'r_V_1193' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5170 [1/1] (0.00ns)   --->   "%mult_V_1456 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1193, i32 5, i32 11"   --->   Operation 5170 'partselect' 'mult_V_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln818_249 = sext i7 %mult_V_1456"   --->   Operation 5171 'sext' 'sext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5172 [1/1] (1.31ns)   --->   "%r_V_1194 = sub i11 0, i11 %sext_ln1273_524"   --->   Operation 5172 'sub' 'r_V_1194' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5173 [1/1] (0.00ns)   --->   "%mult_V_1457 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1194, i32 5, i32 10"   --->   Operation 5173 'partselect' 'mult_V_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln17_1198 = sext i6 %mult_V_1457" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5174 'sext' 'sext_ln17_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5175 [1/1] (1.33ns)   --->   "%r_V_1195 = sub i11 %r_V_1194, i11 %sext_ln70_338"   --->   Operation 5175 'sub' 'r_V_1195' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5176 [1/1] (0.00ns)   --->   "%mult_V_1458 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1195, i32 5, i32 10"   --->   Operation 5176 'partselect' 'mult_V_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln17_1199 = sext i6 %mult_V_1458" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5177 'sext' 'sext_ln17_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5178 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_264, i4 0"   --->   Operation 5178 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i12 %shl_ln1273_392"   --->   Operation 5179 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5180 [1/1] (1.35ns)   --->   "%r_V_1196 = sub i13 %sext_ln1273_521, i13 %sext_ln1273_526"   --->   Operation 5180 'sub' 'r_V_1196' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5181 [1/1] (0.00ns)   --->   "%mult_V_1459 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1196, i32 5, i32 12"   --->   Operation 5181 'partselect' 'mult_V_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5182 [1/1] (2.44ns)   --->   "%r_V_1197 = mul i13 %sext_ln70_339, i13 8181"   --->   Operation 5182 'mul' 'r_V_1197' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5183 [1/1] (0.00ns)   --->   "%mult_V_1460 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1197, i32 5, i32 12"   --->   Operation 5183 'partselect' 'mult_V_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5184 [1/1] (0.00ns)   --->   "%a_V_265 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_225"   --->   Operation 5184 'load' 'a_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5185 [1/1] (0.00ns)   --->   "%sext_ln70_341 = sext i8 %a_V_265" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5185 'sext' 'sext_ln70_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln70_342 = sext i8 %a_V_265" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5186 'sext' 'sext_ln70_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5187 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_265, i1 0"   --->   Operation 5187 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5188 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i9 %shl_ln1273_393"   --->   Operation 5188 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5189 [1/1] (1.30ns)   --->   "%r_V_1199 = sub i10 0, i10 %sext_ln1273_527"   --->   Operation 5189 'sub' 'r_V_1199' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5190 [1/1] (0.00ns)   --->   "%mult_V_1461 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1199, i32 5, i32 9"   --->   Operation 5190 'partselect' 'mult_V_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln17_1200 = sext i5 %mult_V_1461" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5191 'sext' 'sext_ln17_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5192 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_265, i2 0"   --->   Operation 5192 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i10 %shl_ln1273_394"   --->   Operation 5193 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5194 [1/1] (1.31ns)   --->   "%r_V_1200 = sub i11 0, i11 %sext_ln1273_528"   --->   Operation 5194 'sub' 'r_V_1200' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5195 [1/1] (0.00ns)   --->   "%mult_V_1462 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1200, i32 5, i32 10"   --->   Operation 5195 'partselect' 'mult_V_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5196 [1/1] (0.00ns)   --->   "%sext_ln17_1201 = sext i6 %mult_V_1462" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5196 'sext' 'sext_ln17_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5197 [1/1] (1.31ns)   --->   "%r_V_1201 = sub i11 %sext_ln70_341, i11 %sext_ln1273_528"   --->   Operation 5197 'sub' 'r_V_1201' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5198 [1/1] (0.00ns)   --->   "%mult_V_1463 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1201, i32 5, i32 10"   --->   Operation 5198 'partselect' 'mult_V_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5199 [1/1] (0.00ns)   --->   "%sext_ln17_1202 = sext i6 %mult_V_1463" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5199 'sext' 'sext_ln17_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5200 [1/1] (1.28ns)   --->   "%r_V_1202 = sub i9 0, i9 %sext_ln70_342"   --->   Operation 5200 'sub' 'r_V_1202' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5201 [1/1] (0.00ns)   --->   "%mult_V_1464 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1202, i32 5, i32 8"   --->   Operation 5201 'partselect' 'mult_V_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5202 [1/1] (0.00ns)   --->   "%sext_ln17_1203 = sext i4 %mult_V_1464" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5202 'sext' 'sext_ln17_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5203 [1/1] (0.00ns)   --->   "%mult_V_1465 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_265, i32 4, i32 7"   --->   Operation 5203 'partselect' 'mult_V_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5204 [1/1] (0.00ns)   --->   "%sext_ln17_1204 = sext i4 %mult_V_1465" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5204 'sext' 'sext_ln17_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5205 [1/1] (1.31ns)   --->   "%r_V_1203 = sub i11 %sext_ln1273_528, i11 %sext_ln70_341"   --->   Operation 5205 'sub' 'r_V_1203' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5206 [1/1] (0.00ns)   --->   "%mult_V_1466 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1203, i32 5, i32 10"   --->   Operation 5206 'partselect' 'mult_V_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln818_250 = sext i6 %mult_V_1466"   --->   Operation 5207 'sext' 'sext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5208 [1/1] (0.00ns)   --->   "%sext_ln17_1205 = sext i6 %mult_V_1466" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5208 'sext' 'sext_ln17_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5209 [1/1] (0.00ns)   --->   "%mult_V_1467 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_265, i32 5, i32 7"   --->   Operation 5209 'partselect' 'mult_V_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln17_1206 = sext i3 %mult_V_1467" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5210 'sext' 'sext_ln17_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5211 [1/1] (1.33ns)   --->   "%r_V_1204 = sub i11 %r_V_1200, i11 %sext_ln70_341"   --->   Operation 5211 'sub' 'r_V_1204' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5212 [1/1] (0.00ns)   --->   "%mult_V_1468 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1204, i32 5, i32 10"   --->   Operation 5212 'partselect' 'mult_V_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5213 [1/1] (0.00ns)   --->   "%sext_ln17_1207 = sext i6 %mult_V_1468" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5213 'sext' 'sext_ln17_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5214 [1/1] (0.00ns)   --->   "%mult_V_1469 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_265, i32 3, i32 7"   --->   Operation 5214 'partselect' 'mult_V_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5215 [1/1] (0.00ns)   --->   "%sext_ln17_1208 = sext i5 %mult_V_1469" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5215 'sext' 'sext_ln17_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5216 [1/1] (0.00ns)   --->   "%a_V_128 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_226"   --->   Operation 5216 'load' 'a_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i8 %a_V_128"   --->   Operation 5217 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5218 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i8 %a_V_128"   --->   Operation 5218 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5219 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_128, i2 0"   --->   Operation 5219 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5220 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i10 %shl_ln1273_395"   --->   Operation 5220 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5221 [1/1] (1.31ns)   --->   "%r_V_1205 = sub i11 %sext_ln1273_531, i11 %sext_ln1273_530"   --->   Operation 5221 'sub' 'r_V_1205' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5222 [1/1] (0.00ns)   --->   "%mult_V_1470 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1205, i32 5, i32 10"   --->   Operation 5222 'partselect' 'mult_V_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5223 [1/1] (0.00ns)   --->   "%sext_ln17_1209 = sext i6 %mult_V_1470" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5223 'sext' 'sext_ln17_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5224 [1/1] (1.31ns)   --->   "%r_V_1206 = sub i11 0, i11 %sext_ln1273_531"   --->   Operation 5224 'sub' 'r_V_1206' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5225 [1/1] (0.00ns)   --->   "%mult_V_1471 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1206, i32 5, i32 10"   --->   Operation 5225 'partselect' 'mult_V_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5226 [1/1] (0.00ns)   --->   "%sext_ln17_1210 = sext i6 %mult_V_1471" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5226 'sext' 'sext_ln17_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5227 [1/1] (1.31ns)   --->   "%r_V_1207 = sub i11 %sext_ln1273_530, i11 %sext_ln1273_531"   --->   Operation 5227 'sub' 'r_V_1207' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5228 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1207, i32 5, i32 10"   --->   Operation 5228 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5229 [1/1] (0.00ns)   --->   "%sext_ln17_1211 = sext i6 %mult_V_1472" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5229 'sext' 'sext_ln17_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5230 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_128, i1 0"   --->   Operation 5230 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i9 %shl_ln1273_396"   --->   Operation 5231 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5232 [1/1] (1.30ns)   --->   "%r_V_1208 = sub i10 0, i10 %sext_ln1273_532"   --->   Operation 5232 'sub' 'r_V_1208' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5233 [1/1] (0.00ns)   --->   "%mult_V_1473 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1208, i32 5, i32 9"   --->   Operation 5233 'partselect' 'mult_V_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln17_1212 = sext i5 %mult_V_1473" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5234 'sext' 'sext_ln17_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5235 [1/1] (0.00ns)   --->   "%mult_V_1474 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_128, i32 3, i32 7"   --->   Operation 5235 'partselect' 'mult_V_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln17_1213 = sext i5 %mult_V_1474" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5236 'sext' 'sext_ln17_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5237 [1/1] (1.28ns)   --->   "%r_V_1209 = sub i9 0, i9 %sext_ln1273_529"   --->   Operation 5237 'sub' 'r_V_1209' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5238 [1/1] (0.00ns)   --->   "%mult_V_1475 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1209, i32 5, i32 8"   --->   Operation 5238 'partselect' 'mult_V_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5239 [1/1] (0.00ns)   --->   "%sext_ln17_1214 = sext i4 %mult_V_1475" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5239 'sext' 'sext_ln17_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5240 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_128, i32 4, i32 7"   --->   Operation 5240 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5241 [1/1] (0.00ns)   --->   "%sext_ln17_1215 = sext i4 %mult_V_1476" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5241 'sext' 'sext_ln17_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5242 [1/1] (1.31ns)   --->   "%r_V_1210 = add i11 %sext_ln1273_531, i11 %sext_ln1273_530"   --->   Operation 5242 'add' 'r_V_1210' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5243 [1/1] (0.00ns)   --->   "%mult_V_1477 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1210, i32 5, i32 10"   --->   Operation 5243 'partselect' 'mult_V_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5244 [1/1] (0.00ns)   --->   "%sext_ln17_1216 = sext i6 %mult_V_1477" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5244 'sext' 'sext_ln17_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5245 [1/1] (0.00ns)   --->   "%a_V_266 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_227"   --->   Operation 5245 'load' 'a_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5246 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i8 %a_V_266"   --->   Operation 5246 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln70_343 = sext i8 %a_V_266" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5247 'sext' 'sext_ln70_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5248 [1/1] (0.00ns)   --->   "%sext_ln70_344 = sext i8 %a_V_266" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5248 'sext' 'sext_ln70_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5249 [1/1] (0.00ns)   --->   "%mult_V_1478 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_266, i32 2, i32 7"   --->   Operation 5249 'partselect' 'mult_V_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5250 [1/1] (0.00ns)   --->   "%sext_ln17_1217 = sext i6 %mult_V_1478" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5250 'sext' 'sext_ln17_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5251 [1/1] (0.00ns)   --->   "%mult_V_1479 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_266, i32 5, i32 7"   --->   Operation 5251 'partselect' 'mult_V_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln17_1218 = sext i3 %mult_V_1479" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5252 'sext' 'sext_ln17_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5253 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_266, i1 0"   --->   Operation 5253 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i9 %shl_ln1273_397"   --->   Operation 5254 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i9 %shl_ln1273_397"   --->   Operation 5255 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5256 [1/1] (1.30ns)   --->   "%r_V_1212 = sub i10 0, i10 %sext_ln1273_534"   --->   Operation 5256 'sub' 'r_V_1212' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5257 [1/1] (0.00ns)   --->   "%mult_V_1480 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1212, i32 5, i32 9"   --->   Operation 5257 'partselect' 'mult_V_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5258 [1/1] (0.00ns)   --->   "%sext_ln17_1219 = sext i5 %mult_V_1480" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5258 'sext' 'sext_ln17_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5259 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_266, i4 0"   --->   Operation 5259 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5260 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i12 %shl_ln1273_398"   --->   Operation 5260 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5261 [1/1] (1.35ns)   --->   "%r_V_1213 = sub i13 %sext_ln1270_13, i13 %sext_ln1273_535"   --->   Operation 5261 'sub' 'r_V_1213' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5262 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1213, i32 5, i32 12"   --->   Operation 5262 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5263 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_266, i2 0"   --->   Operation 5263 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5264 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i10 %shl_ln1273_399"   --->   Operation 5264 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5265 [1/1] (1.31ns)   --->   "%r_V_1214 = sub i11 %sext_ln70_343, i11 %sext_ln1273_536"   --->   Operation 5265 'sub' 'r_V_1214' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5266 [1/1] (0.00ns)   --->   "%mult_V_1482 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1214, i32 5, i32 10"   --->   Operation 5266 'partselect' 'mult_V_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5267 [1/1] (0.00ns)   --->   "%sext_ln17_1220 = sext i6 %mult_V_1482" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5267 'sext' 'sext_ln17_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5268 [1/1] (0.00ns)   --->   "%mult_V_1483 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_266, i32 3, i32 7"   --->   Operation 5268 'partselect' 'mult_V_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5269 [1/1] (0.00ns)   --->   "%sext_ln17_1221 = sext i5 %mult_V_1483" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5269 'sext' 'sext_ln17_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5270 [1/1] (2.44ns)   --->   "%r_V_1215 = mul i13 %sext_ln1270_13, i13 8181"   --->   Operation 5270 'mul' 'r_V_1215' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5271 [1/1] (0.00ns)   --->   "%mult_V_1484 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1215, i32 5, i32 12"   --->   Operation 5271 'partselect' 'mult_V_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5272 [1/1] (1.31ns)   --->   "%r_V_1216 = sub i11 %sext_ln1273_536, i11 %sext_ln70_343"   --->   Operation 5272 'sub' 'r_V_1216' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5273 [1/1] (0.00ns)   --->   "%mult_V_1485 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1216, i32 5, i32 10"   --->   Operation 5273 'partselect' 'mult_V_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5274 [1/1] (0.00ns)   --->   "%sext_ln17_1222 = sext i6 %mult_V_1485" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5274 'sext' 'sext_ln17_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5275 [1/1] (1.28ns)   --->   "%r_V_1217 = sub i9 0, i9 %sext_ln70_344"   --->   Operation 5275 'sub' 'r_V_1217' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5276 [1/1] (0.00ns)   --->   "%mult_V_1486 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1217, i32 5, i32 8"   --->   Operation 5276 'partselect' 'mult_V_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln17_1223 = sext i4 %mult_V_1486" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5277 'sext' 'sext_ln17_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5278 [1/1] (2.44ns)   --->   "%mul_ln1270_23 = mul i13 %sext_ln1270_13, i13 21"   --->   Operation 5278 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5279 [1/1] (0.00ns)   --->   "%mult_V_1487 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_23, i32 5, i32 12"   --->   Operation 5279 'partselect' 'mult_V_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5280 [1/1] (0.00ns)   --->   "%mult_V_1488 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_266, i32 4, i32 7"   --->   Operation 5280 'partselect' 'mult_V_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5281 [1/1] (0.00ns)   --->   "%sext_ln17_1224 = sext i4 %mult_V_1488" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5281 'sext' 'sext_ln17_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5282 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_266, i3 0"   --->   Operation 5282 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5283 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i11 %shl_ln1273_400"   --->   Operation 5283 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5284 [1/1] (1.33ns)   --->   "%r_V_1218 = sub i12 %sext_ln1273_537, i12 %sext_ln1273_533"   --->   Operation 5284 'sub' 'r_V_1218' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5285 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1218, i32 5, i32 11"   --->   Operation 5285 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5286 [1/1] (1.33ns)   --->   "%r_V_1220 = sub i12 0, i12 %sext_ln1273_537"   --->   Operation 5286 'sub' 'r_V_1220' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5287 [1/1] (1.35ns)   --->   "%r_V_1219 = sub i12 %r_V_1220, i12 %sext_ln1273_533"   --->   Operation 5287 'sub' 'r_V_1219' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5288 [1/1] (0.00ns)   --->   "%mult_V_1490 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1219, i32 5, i32 11"   --->   Operation 5288 'partselect' 'mult_V_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5289 [1/1] (0.00ns)   --->   "%sext_ln818_252 = sext i7 %mult_V_1490"   --->   Operation 5289 'sext' 'sext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5290 [1/1] (0.00ns)   --->   "%mult_V_1491 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1220, i32 5, i32 11"   --->   Operation 5290 'partselect' 'mult_V_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5291 [1/1] (0.00ns)   --->   "%sext_ln818_253 = sext i7 %mult_V_1491"   --->   Operation 5291 'sext' 'sext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1004 = sub i11 0, i11 %sext_ln1273_536"   --->   Operation 5292 'sub' 'sub_ln1273_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5293 [1/1] (1.13ns) (root node of TernaryAdder)   --->   "%r_V_1221 = sub i11 %sub_ln1273_1004, i11 %sext_ln70_343"   --->   Operation 5293 'sub' 'r_V_1221' <Predicate = true> <Delay = 1.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5294 [1/1] (0.00ns)   --->   "%mult_V_1492 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1221, i32 5, i32 10"   --->   Operation 5294 'partselect' 'mult_V_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln17_1225 = sext i6 %mult_V_1492" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5295 'sext' 'sext_ln17_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5296 [1/1] (0.00ns)   --->   "%a_V_267 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_229"   --->   Operation 5296 'load' 'a_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln70_345 = sext i8 %a_V_267" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5297 'sext' 'sext_ln70_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln70_346 = sext i8 %a_V_267" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5298 'sext' 'sext_ln70_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5299 [1/1] (0.00ns)   --->   "%mult_V_1493 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_267, i32 5, i32 7"   --->   Operation 5299 'partselect' 'mult_V_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5300 [1/1] (0.00ns)   --->   "%sext_ln17_1226 = sext i3 %mult_V_1493" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5300 'sext' 'sext_ln17_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln17_1227 = sext i3 %mult_V_1493" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5301 'sext' 'sext_ln17_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5302 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_267, i2 0"   --->   Operation 5302 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5303 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i10 %shl_ln1273_401"   --->   Operation 5303 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5304 [1/1] (1.31ns)   --->   "%r_V_1223 = sub i11 0, i11 %sext_ln1273_538"   --->   Operation 5304 'sub' 'r_V_1223' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5305 [1/1] (0.00ns)   --->   "%mult_V_1494 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1223, i32 5, i32 10"   --->   Operation 5305 'partselect' 'mult_V_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln17_1228 = sext i6 %mult_V_1494" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5306 'sext' 'sext_ln17_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5307 [1/1] (1.31ns)   --->   "%r_V_1224 = sub i11 %sext_ln1273_538, i11 %sext_ln70_346"   --->   Operation 5307 'sub' 'r_V_1224' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5308 [1/1] (0.00ns)   --->   "%mult_V_1495 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1224, i32 5, i32 10"   --->   Operation 5308 'partselect' 'mult_V_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln17_1229 = sext i6 %mult_V_1495" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5309 'sext' 'sext_ln17_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5310 [1/1] (1.31ns)   --->   "%r_V_1225 = sub i11 %sext_ln70_346, i11 %sext_ln1273_538"   --->   Operation 5310 'sub' 'r_V_1225' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5311 [1/1] (0.00ns)   --->   "%mult_V_1496 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1225, i32 5, i32 10"   --->   Operation 5311 'partselect' 'mult_V_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5312 [1/1] (0.00ns)   --->   "%sext_ln17_1230 = sext i6 %mult_V_1496" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5312 'sext' 'sext_ln17_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5313 [1/1] (0.00ns)   --->   "%mult_V_1497 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_267, i32 4, i32 7"   --->   Operation 5313 'partselect' 'mult_V_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln17_1231 = sext i4 %mult_V_1497" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5314 'sext' 'sext_ln17_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5315 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_267, i4 0"   --->   Operation 5315 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i12 %shl_ln1273_402"   --->   Operation 5316 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5317 [1/1] (1.35ns)   --->   "%r_V_1226 = sub i13 0, i13 %sext_ln1273_539"   --->   Operation 5317 'sub' 'r_V_1226' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5318 [1/1] (0.00ns)   --->   "%mult_V_1498 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1226, i32 5, i32 12"   --->   Operation 5318 'partselect' 'mult_V_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5319 [1/1] (0.00ns)   --->   "%mult_V_1499 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_267, i32 3, i32 7"   --->   Operation 5319 'partselect' 'mult_V_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln17_1232 = sext i5 %mult_V_1499" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5320 'sext' 'sext_ln17_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5321 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_267, i3 0"   --->   Operation 5321 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5322 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i11 %shl_ln1273_403"   --->   Operation 5322 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5323 [1/1] (1.33ns)   --->   "%r_V_1227 = sub i12 0, i12 %sext_ln1273_540"   --->   Operation 5323 'sub' 'r_V_1227' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5324 [1/1] (0.00ns)   --->   "%mult_V_1500 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1227, i32 5, i32 11"   --->   Operation 5324 'partselect' 'mult_V_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln818_255 = sext i7 %mult_V_1500"   --->   Operation 5325 'sext' 'sext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5326 [1/1] (1.33ns)   --->   "%r_V_1228 = sub i11 %r_V_1223, i11 %sext_ln70_346"   --->   Operation 5326 'sub' 'r_V_1228' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5327 [1/1] (0.00ns)   --->   "%mult_V_1501 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1228, i32 5, i32 10"   --->   Operation 5327 'partselect' 'mult_V_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln17_1233 = sext i6 %mult_V_1501" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5328 'sext' 'sext_ln17_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5329 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_267, i1 0"   --->   Operation 5329 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i9 %shl_ln1273_404"   --->   Operation 5330 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5331 [1/1] (1.30ns)   --->   "%r_V_1229 = sub i10 0, i10 %sext_ln1273_541"   --->   Operation 5331 'sub' 'r_V_1229' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5332 [1/1] (0.00ns)   --->   "%mult_V_1502 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1229, i32 5, i32 9"   --->   Operation 5332 'partselect' 'mult_V_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln17_1234 = sext i5 %mult_V_1502" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5333 'sext' 'sext_ln17_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5334 [1/1] (1.28ns)   --->   "%r_V_1230 = sub i9 0, i9 %sext_ln70_345"   --->   Operation 5334 'sub' 'r_V_1230' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5335 [1/1] (0.00ns)   --->   "%mult_V_1503 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1230, i32 5, i32 8"   --->   Operation 5335 'partselect' 'mult_V_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln17_1235 = sext i4 %mult_V_1503" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5336 'sext' 'sext_ln17_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5337 [1/1] (0.00ns)   --->   "%a_V_268 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_230"   --->   Operation 5337 'load' 'a_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln70_347 = sext i8 %a_V_268" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5338 'sext' 'sext_ln70_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln70_348 = sext i8 %a_V_268" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5339 'sext' 'sext_ln70_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln70_349 = sext i8 %a_V_268" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5340 'sext' 'sext_ln70_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5341 [1/1] (2.44ns)   --->   "%r_V_1232 = mul i13 %sext_ln70_349, i13 8181"   --->   Operation 5341 'mul' 'r_V_1232' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5342 [1/1] (0.00ns)   --->   "%mult_V_1504 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1232, i32 5, i32 12"   --->   Operation 5342 'partselect' 'mult_V_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5343 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_268, i2 0"   --->   Operation 5343 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i10 %shl_ln1273_405"   --->   Operation 5344 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5345 [1/1] (1.31ns)   --->   "%r_V_1233 = sub i11 0, i11 %sext_ln1273_542"   --->   Operation 5345 'sub' 'r_V_1233' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5346 [1/1] (0.00ns)   --->   "%mult_V_1505 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1233, i32 5, i32 10"   --->   Operation 5346 'partselect' 'mult_V_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5347 [1/1] (0.00ns)   --->   "%sext_ln17_1236 = sext i6 %mult_V_1505" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5347 'sext' 'sext_ln17_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5348 [1/1] (0.00ns)   --->   "%mult_V_1506 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_268, i32 4, i32 7"   --->   Operation 5348 'partselect' 'mult_V_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln17_1237 = sext i4 %mult_V_1506" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5349 'sext' 'sext_ln17_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5350 [1/1] (1.28ns)   --->   "%r_V_1234 = sub i9 0, i9 %sext_ln70_348"   --->   Operation 5350 'sub' 'r_V_1234' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5351 [1/1] (0.00ns)   --->   "%mult_V_1507 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1234, i32 5, i32 8"   --->   Operation 5351 'partselect' 'mult_V_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5352 [1/1] (0.00ns)   --->   "%sext_ln17_1238 = sext i4 %mult_V_1507" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5352 'sext' 'sext_ln17_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5353 [1/1] (1.31ns)   --->   "%r_V_1235 = sub i11 %sext_ln1273_542, i11 %sext_ln70_347"   --->   Operation 5353 'sub' 'r_V_1235' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5354 [1/1] (0.00ns)   --->   "%mult_V_1508 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1235, i32 5, i32 10"   --->   Operation 5354 'partselect' 'mult_V_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5355 [1/1] (0.00ns)   --->   "%sext_ln17_1239 = sext i6 %mult_V_1508" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5355 'sext' 'sext_ln17_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5356 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_268, i4 0"   --->   Operation 5356 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5357 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i12 %shl_ln1273_406"   --->   Operation 5357 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5358 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_268, i1 0"   --->   Operation 5358 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i9 %shl_ln1273_407"   --->   Operation 5359 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i9 %shl_ln1273_407"   --->   Operation 5360 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i9 %shl_ln1273_407"   --->   Operation 5361 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5362 [1/1] (1.35ns)   --->   "%r_V_1236 = sub i13 %sext_ln1273_546, i13 %sext_ln1273_543"   --->   Operation 5362 'sub' 'r_V_1236' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5363 [1/1] (0.00ns)   --->   "%mult_V_1509 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1236, i32 5, i32 12"   --->   Operation 5363 'partselect' 'mult_V_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5364 [1/1] (1.31ns)   --->   "%r_V_1237 = sub i11 %sext_ln70_347, i11 %sext_ln1273_542"   --->   Operation 5364 'sub' 'r_V_1237' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5365 [1/1] (0.00ns)   --->   "%mult_V_1510 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1237, i32 5, i32 10"   --->   Operation 5365 'partselect' 'mult_V_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5366 [1/1] (0.00ns)   --->   "%sext_ln17_1240 = sext i6 %mult_V_1510" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5366 'sext' 'sext_ln17_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5367 [1/1] (1.33ns)   --->   "%r_V_1238 = sub i11 %r_V_1233, i11 %sext_ln70_347"   --->   Operation 5367 'sub' 'r_V_1238' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5368 [1/1] (0.00ns)   --->   "%mult_V_1511 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1238, i32 5, i32 10"   --->   Operation 5368 'partselect' 'mult_V_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln17_1241 = sext i6 %mult_V_1511" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5369 'sext' 'sext_ln17_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5370 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_268, i3 0"   --->   Operation 5370 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i11 %shl_ln1273_408"   --->   Operation 5371 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5372 [1/1] (1.33ns)   --->   "%r_V_1239 = sub i12 %sext_ln1273_547, i12 %sext_ln1273_545"   --->   Operation 5372 'sub' 'r_V_1239' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5373 [1/1] (0.00ns)   --->   "%mult_V_1512 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1239, i32 5, i32 11"   --->   Operation 5373 'partselect' 'mult_V_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5374 [1/1] (0.00ns)   --->   "%sext_ln818_256 = sext i7 %mult_V_1512"   --->   Operation 5374 'sext' 'sext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5375 [1/1] (1.33ns)   --->   "%r_V_1240 = sub i12 %sext_ln1273_545, i12 %sext_ln1273_547"   --->   Operation 5375 'sub' 'r_V_1240' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5376 [1/1] (0.00ns)   --->   "%mult_V_1513 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1240, i32 5, i32 11"   --->   Operation 5376 'partselect' 'mult_V_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln818_257 = sext i7 %mult_V_1513"   --->   Operation 5377 'sext' 'sext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5378 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_268, i32 5, i32 7"   --->   Operation 5378 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln17_1242 = sext i3 %mult_V_1514" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5379 'sext' 'sext_ln17_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5380 [1/1] (1.30ns)   --->   "%r_V_1241 = sub i10 0, i10 %sext_ln1273_544"   --->   Operation 5380 'sub' 'r_V_1241' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5381 [1/1] (0.00ns)   --->   "%mult_V_1515 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1241, i32 5, i32 9"   --->   Operation 5381 'partselect' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln17_1243 = sext i5 %mult_V_1515" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5382 'sext' 'sext_ln17_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5383 [1/1] (0.00ns)   --->   "%a_V_269 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_231"   --->   Operation 5383 'load' 'a_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5384 [1/1] (0.00ns)   --->   "%sext_ln70_350 = sext i8 %a_V_269" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5384 'sext' 'sext_ln70_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln70_351 = sext i8 %a_V_269" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5385 'sext' 'sext_ln70_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln70_352 = sext i8 %a_V_269" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5386 'sext' 'sext_ln70_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5387 [1/1] (0.00ns)   --->   "%mult_V_1516 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %a_V_269, i32 2, i32 7"   --->   Operation 5387 'partselect' 'mult_V_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5388 [1/1] (0.00ns)   --->   "%sext_ln17_1244 = sext i6 %mult_V_1516" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5388 'sext' 'sext_ln17_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5389 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_269, i2 0"   --->   Operation 5389 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i10 %shl_ln1273_409"   --->   Operation 5390 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5391 [1/1] (1.31ns)   --->   "%r_V_1243 = sub i11 0, i11 %sext_ln1273_548"   --->   Operation 5391 'sub' 'r_V_1243' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5392 [1/1] (0.00ns)   --->   "%mult_V_1517 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1243, i32 5, i32 10"   --->   Operation 5392 'partselect' 'mult_V_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln17_1245 = sext i6 %mult_V_1517" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5393 'sext' 'sext_ln17_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5394 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_269, i1 0"   --->   Operation 5394 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5395 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i9 %shl_ln1273_410"   --->   Operation 5395 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5396 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i9 %shl_ln1273_410"   --->   Operation 5396 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5397 [1/1] (1.30ns)   --->   "%r_V_1244 = sub i10 0, i10 %sext_ln1273_550"   --->   Operation 5397 'sub' 'r_V_1244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5398 [1/1] (0.00ns)   --->   "%mult_V_1518 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1244, i32 5, i32 9"   --->   Operation 5398 'partselect' 'mult_V_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln17_1246 = sext i5 %mult_V_1518" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5399 'sext' 'sext_ln17_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5400 [1/1] (0.00ns)   --->   "%mult_V_1519 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_269, i32 5, i32 7"   --->   Operation 5400 'partselect' 'mult_V_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln17_1247 = sext i3 %mult_V_1519" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5401 'sext' 'sext_ln17_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5402 [1/1] (0.00ns)   --->   "%sext_ln17_1248 = sext i3 %mult_V_1519" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5402 'sext' 'sext_ln17_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5403 [1/1] (0.00ns)   --->   "%mult_V_1520 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_269, i32 3, i32 7"   --->   Operation 5403 'partselect' 'mult_V_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5404 [1/1] (0.00ns)   --->   "%sext_ln17_1249 = sext i5 %mult_V_1520" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5404 'sext' 'sext_ln17_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5405 [1/1] (1.33ns)   --->   "%r_V_1245 = sub i11 %r_V_1243, i11 %sext_ln70_351"   --->   Operation 5405 'sub' 'r_V_1245' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5406 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1245, i32 5, i32 10"   --->   Operation 5406 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5407 [1/1] (0.00ns)   --->   "%sext_ln17_1250 = sext i6 %mult_V_1521" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5407 'sext' 'sext_ln17_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5408 [1/1] (1.31ns)   --->   "%r_V_1246 = sub i11 %sext_ln70_351, i11 %sext_ln1273_548"   --->   Operation 5408 'sub' 'r_V_1246' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5409 [1/1] (0.00ns)   --->   "%mult_V_1522 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1246, i32 5, i32 10"   --->   Operation 5409 'partselect' 'mult_V_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln17_1251 = sext i6 %mult_V_1522" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5410 'sext' 'sext_ln17_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5411 [1/1] (1.31ns)   --->   "%r_V_1247 = add i11 %sext_ln1273_548, i11 %sext_ln70_351"   --->   Operation 5411 'add' 'r_V_1247' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5412 [1/1] (0.00ns)   --->   "%mult_V_1523 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1247, i32 5, i32 10"   --->   Operation 5412 'partselect' 'mult_V_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln17_1252 = sext i6 %mult_V_1523" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5413 'sext' 'sext_ln17_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5414 [1/1] (1.31ns)   --->   "%r_V_1248 = sub i11 %sext_ln1273_548, i11 %sext_ln70_351"   --->   Operation 5414 'sub' 'r_V_1248' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5415 [1/1] (0.00ns)   --->   "%mult_V_1524 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1248, i32 5, i32 10"   --->   Operation 5415 'partselect' 'mult_V_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln818_258 = sext i6 %mult_V_1524"   --->   Operation 5416 'sext' 'sext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5417 [1/1] (0.00ns)   --->   "%sext_ln17_1253 = sext i6 %mult_V_1524" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5417 'sext' 'sext_ln17_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5418 [1/1] (1.28ns)   --->   "%r_V_1249 = sub i9 0, i9 %sext_ln70_352"   --->   Operation 5418 'sub' 'r_V_1249' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5419 [1/1] (0.00ns)   --->   "%mult_V_1525 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1249, i32 5, i32 8"   --->   Operation 5419 'partselect' 'mult_V_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln17_1254 = sext i4 %mult_V_1525" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5420 'sext' 'sext_ln17_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5421 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_269, i3 0"   --->   Operation 5421 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5422 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i11 %shl_ln1273_411"   --->   Operation 5422 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5423 [1/1] (1.33ns)   --->   "%r_V_1250 = sub i12 %sext_ln1273_549, i12 %sext_ln1273_551"   --->   Operation 5423 'sub' 'r_V_1250' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5424 [1/1] (0.00ns)   --->   "%mult_V_1526 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1250, i32 5, i32 11"   --->   Operation 5424 'partselect' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5425 [1/1] (0.00ns)   --->   "%sext_ln818_259 = sext i7 %mult_V_1526"   --->   Operation 5425 'sext' 'sext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5426 [1/1] (2.44ns)   --->   "%r_V_1251 = mul i13 %sext_ln70_350, i13 8181"   --->   Operation 5426 'mul' 'r_V_1251' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5427 [1/1] (0.00ns)   --->   "%mult_V_1527 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1251, i32 5, i32 12"   --->   Operation 5427 'partselect' 'mult_V_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5428 [1/1] (0.00ns)   --->   "%a_V_270 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_232"   --->   Operation 5428 'load' 'a_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5429 [1/1] (0.00ns)   --->   "%sext_ln70_353 = sext i8 %a_V_270" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5429 'sext' 'sext_ln70_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln70_354 = sext i8 %a_V_270" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5430 'sext' 'sext_ln70_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5431 [1/1] (0.00ns)   --->   "%mult_V_1528 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_270, i32 4, i32 7"   --->   Operation 5431 'partselect' 'mult_V_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5432 [1/1] (0.00ns)   --->   "%sext_ln17_1255 = sext i4 %mult_V_1528" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5432 'sext' 'sext_ln17_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5433 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_270, i3 0"   --->   Operation 5433 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i11 %shl_ln1273_412"   --->   Operation 5434 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5435 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_270, i1 0"   --->   Operation 5435 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5436 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i9 %shl_ln1273_413"   --->   Operation 5436 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5437 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i9 %shl_ln1273_413"   --->   Operation 5437 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5438 [1/1] (1.33ns)   --->   "%r_V_1253 = sub i12 %sext_ln1273_554, i12 %sext_ln1273_552"   --->   Operation 5438 'sub' 'r_V_1253' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5439 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1253, i32 5, i32 11"   --->   Operation 5439 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5440 [1/1] (0.00ns)   --->   "%sext_ln818_260 = sext i7 %mult_V_1529"   --->   Operation 5440 'sext' 'sext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5441 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_270, i2 0"   --->   Operation 5441 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5442 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i10 %shl_ln1273_414"   --->   Operation 5442 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5443 [1/1] (1.31ns)   --->   "%r_V_1254 = sub i11 %sext_ln1273_555, i11 %sext_ln70_354"   --->   Operation 5443 'sub' 'r_V_1254' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5444 [1/1] (0.00ns)   --->   "%mult_V_1530 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1254, i32 5, i32 10"   --->   Operation 5444 'partselect' 'mult_V_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln17_1256 = sext i6 %mult_V_1530" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5445 'sext' 'sext_ln17_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5446 [1/1] (1.31ns)   --->   "%r_V_1255 = sub i11 0, i11 %sext_ln1273_555"   --->   Operation 5446 'sub' 'r_V_1255' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5447 [1/1] (0.00ns)   --->   "%mult_V_1531 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1255, i32 5, i32 10"   --->   Operation 5447 'partselect' 'mult_V_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5448 [1/1] (0.00ns)   --->   "%sext_ln17_1257 = sext i6 %mult_V_1531" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5448 'sext' 'sext_ln17_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5449 [1/1] (1.31ns)   --->   "%r_V_1256 = sub i11 %sext_ln70_354, i11 %sext_ln1273_555"   --->   Operation 5449 'sub' 'r_V_1256' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5450 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1256, i32 5, i32 10"   --->   Operation 5450 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln17_1258 = sext i6 %mult_V_1532" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5451 'sext' 'sext_ln17_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5452 [1/1] (1.30ns)   --->   "%r_V_1257 = sub i10 0, i10 %sext_ln1273_553"   --->   Operation 5452 'sub' 'r_V_1257' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5453 [1/1] (0.00ns)   --->   "%mult_V_1533 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1257, i32 5, i32 9"   --->   Operation 5453 'partselect' 'mult_V_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5454 [1/1] (0.00ns)   --->   "%sext_ln17_1259 = sext i5 %mult_V_1533" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5454 'sext' 'sext_ln17_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5455 [1/1] (1.28ns)   --->   "%r_V_1258 = sub i9 0, i9 %sext_ln70_353"   --->   Operation 5455 'sub' 'r_V_1258' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5456 [1/1] (0.00ns)   --->   "%mult_V_1534 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1258, i32 5, i32 8"   --->   Operation 5456 'partselect' 'mult_V_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln17_1260 = sext i4 %mult_V_1534" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5457 'sext' 'sext_ln17_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1036 = sub i12 0, i12 %sext_ln1273_552"   --->   Operation 5458 'sub' 'sub_ln1273_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5459 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_1259 = sub i12 %sub_ln1273_1036, i12 %sext_ln1273_554"   --->   Operation 5459 'sub' 'r_V_1259' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5460 [1/1] (0.00ns)   --->   "%mult_V_1535 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1259, i32 5, i32 11"   --->   Operation 5460 'partselect' 'mult_V_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln818_261 = sext i7 %mult_V_1535"   --->   Operation 5461 'sext' 'sext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5462 [1/1] (1.33ns)   --->   "%r_V_1260 = sub i11 %r_V_1255, i11 %sext_ln70_354"   --->   Operation 5462 'sub' 'r_V_1260' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5463 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1260, i32 5, i32 10"   --->   Operation 5463 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5464 [1/1] (0.00ns)   --->   "%sext_ln17_1261 = sext i6 %mult_V_1536" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5464 'sext' 'sext_ln17_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5465 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_270, i32 5, i32 7"   --->   Operation 5465 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5466 [1/1] (0.00ns)   --->   "%sext_ln17_1262 = sext i3 %mult_V_1537" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5466 'sext' 'sext_ln17_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5467 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_270, i32 3, i32 7"   --->   Operation 5467 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5468 [1/1] (0.00ns)   --->   "%sext_ln17_1263 = sext i5 %mult_V_1538" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5468 'sext' 'sext_ln17_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5469 [1/1] (0.00ns)   --->   "%a_V_271 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_233"   --->   Operation 5469 'load' 'a_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln70_355 = sext i8 %a_V_271" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5470 'sext' 'sext_ln70_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5471 [1/1] (0.00ns)   --->   "%sext_ln70_356 = sext i8 %a_V_271" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5471 'sext' 'sext_ln70_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5472 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_271, i2 0"   --->   Operation 5472 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5473 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i10 %shl_ln1273_415"   --->   Operation 5473 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5474 [1/1] (1.31ns)   --->   "%r_V_1262 = sub i11 0, i11 %sext_ln1273_556"   --->   Operation 5474 'sub' 'r_V_1262' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5475 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1262, i32 5, i32 10"   --->   Operation 5475 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5476 [1/1] (0.00ns)   --->   "%sext_ln17_1264 = sext i6 %mult_V_1539" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5476 'sext' 'sext_ln17_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5477 [1/1] (1.33ns)   --->   "%r_V_1263 = sub i11 %r_V_1262, i11 %sext_ln70_356"   --->   Operation 5477 'sub' 'r_V_1263' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5478 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1263, i32 5, i32 10"   --->   Operation 5478 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5479 [1/1] (0.00ns)   --->   "%sext_ln17_1265 = sext i6 %mult_V_1540" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5479 'sext' 'sext_ln17_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5480 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_271, i1 0"   --->   Operation 5480 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5481 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i9 %shl_ln1273_416"   --->   Operation 5481 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5482 [1/1] (1.30ns)   --->   "%r_V_1264 = sub i10 0, i10 %sext_ln1273_557"   --->   Operation 5482 'sub' 'r_V_1264' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5483 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1264, i32 5, i32 9"   --->   Operation 5483 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5484 [1/1] (0.00ns)   --->   "%sext_ln17_1266 = sext i5 %mult_V_1541" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5484 'sext' 'sext_ln17_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5485 [1/1] (1.28ns)   --->   "%r_V_1265 = sub i9 0, i9 %sext_ln70_355"   --->   Operation 5485 'sub' 'r_V_1265' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5486 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1265, i32 5, i32 8"   --->   Operation 5486 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5487 [1/1] (0.00ns)   --->   "%sext_ln17_1267 = sext i4 %mult_V_1542" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5487 'sext' 'sext_ln17_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5488 [1/1] (0.00ns)   --->   "%mult_V_1543 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_271, i32 3, i32 7"   --->   Operation 5488 'partselect' 'mult_V_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln17_1268 = sext i5 %mult_V_1543" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5489 'sext' 'sext_ln17_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5490 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_271, i32 5, i32 7"   --->   Operation 5490 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln17_1269 = sext i3 %mult_V_1544" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5491 'sext' 'sext_ln17_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5492 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_271, i32 4, i32 7"   --->   Operation 5492 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln17_1270 = sext i4 %mult_V_1545" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5493 'sext' 'sext_ln17_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5494 [1/1] (1.31ns)   --->   "%r_V_1266 = sub i11 %sext_ln70_356, i11 %sext_ln1273_556"   --->   Operation 5494 'sub' 'r_V_1266' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5495 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1266, i32 5, i32 10"   --->   Operation 5495 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5496 [1/1] (0.00ns)   --->   "%sext_ln17_1271 = sext i6 %mult_V_1546" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5496 'sext' 'sext_ln17_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5497 [1/1] (1.31ns)   --->   "%r_V_1267 = sub i11 %sext_ln1273_556, i11 %sext_ln70_356"   --->   Operation 5497 'sub' 'r_V_1267' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5498 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1267, i32 5, i32 10"   --->   Operation 5498 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln17_1272 = sext i6 %mult_V_1547" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5499 'sext' 'sext_ln17_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5500 [1/1] (0.00ns)   --->   "%a_V_272 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_234"   --->   Operation 5500 'load' 'a_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln70_357 = sext i8 %a_V_272" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5501 'sext' 'sext_ln70_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5502 [1/1] (0.00ns)   --->   "%sext_ln70_358 = sext i8 %a_V_272" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5502 'sext' 'sext_ln70_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5503 [1/1] (0.00ns)   --->   "%sext_ln70_359 = sext i8 %a_V_272" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5503 'sext' 'sext_ln70_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5504 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_272, i3 0"   --->   Operation 5504 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i11 %shl_ln1273_417"   --->   Operation 5505 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5506 [1/1] (1.33ns)   --->   "%r_V_1269 = sub i12 %sext_ln70_358, i12 %sext_ln1273_558"   --->   Operation 5506 'sub' 'r_V_1269' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5507 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1269, i32 5, i32 11"   --->   Operation 5507 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln818_262 = sext i7 %mult_V_1548"   --->   Operation 5508 'sext' 'sext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5509 [1/1] (1.28ns)   --->   "%r_V_1270 = sub i9 0, i9 %sext_ln70_357"   --->   Operation 5509 'sub' 'r_V_1270' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5510 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1270, i32 5, i32 8"   --->   Operation 5510 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln17_1273 = sext i4 %mult_V_1549" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5511 'sext' 'sext_ln17_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5512 [1/1] (1.33ns)   --->   "%r_V_1271 = sub i12 %sext_ln1273_558, i12 %sext_ln70_358"   --->   Operation 5512 'sub' 'r_V_1271' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5513 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1271, i32 5, i32 11"   --->   Operation 5513 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln818_263 = sext i7 %mult_V_1550"   --->   Operation 5514 'sext' 'sext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5515 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_272, i32 5, i32 7"   --->   Operation 5515 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln17_1274 = sext i3 %mult_V_1551" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5516 'sext' 'sext_ln17_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5517 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_272, i2 0"   --->   Operation 5517 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i10 %shl_ln1273_418"   --->   Operation 5518 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5519 [1/1] (1.31ns)   --->   "%r_V_1272 = sub i11 0, i11 %sext_ln1273_559"   --->   Operation 5519 'sub' 'r_V_1272' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5520 [1/1] (0.00ns)   --->   "%mult_V_1552 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1272, i32 5, i32 10"   --->   Operation 5520 'partselect' 'mult_V_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln17_1275 = sext i6 %mult_V_1552" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5521 'sext' 'sext_ln17_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5522 [1/1] (1.31ns)   --->   "%r_V_1273 = sub i11 %sext_ln1273_559, i11 %sext_ln70_359"   --->   Operation 5522 'sub' 'r_V_1273' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5523 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1273, i32 5, i32 10"   --->   Operation 5523 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln17_1276 = sext i6 %mult_V_1553" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5524 'sext' 'sext_ln17_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5525 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_272, i32 4, i32 7"   --->   Operation 5525 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln17_1277 = sext i4 %mult_V_1554" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5526 'sext' 'sext_ln17_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5527 [1/1] (1.31ns)   --->   "%r_V_1274 = sub i11 %sext_ln70_359, i11 %sext_ln1273_559"   --->   Operation 5527 'sub' 'r_V_1274' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5528 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1274, i32 5, i32 10"   --->   Operation 5528 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln17_1278 = sext i6 %mult_V_1555" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5529 'sext' 'sext_ln17_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5530 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_272, i1 0"   --->   Operation 5530 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5531 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i9 %shl_ln1273_419"   --->   Operation 5531 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i9 %shl_ln1273_419"   --->   Operation 5532 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i9 %shl_ln1273_419"   --->   Operation 5533 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5534 [1/1] (1.33ns)   --->   "%r_V_1275 = sub i12 %sext_ln1273_562, i12 %sext_ln1273_558"   --->   Operation 5534 'sub' 'r_V_1275' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5535 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1275, i32 5, i32 11"   --->   Operation 5535 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln818_264 = sext i7 %mult_V_1556"   --->   Operation 5536 'sext' 'sext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5537 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %a_V_272, i5 0"   --->   Operation 5537 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5538 [1/1] (1.36ns)   --->   "%r_V_1276 = sub i13 %sext_ln1273_561, i13 %shl_ln1273_420"   --->   Operation 5538 'sub' 'r_V_1276' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5539 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1276, i32 5, i32 12"   --->   Operation 5539 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5540 [1/1] (1.30ns)   --->   "%r_V_1277 = sub i10 0, i10 %sext_ln1273_560"   --->   Operation 5540 'sub' 'r_V_1277' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5541 [1/1] (0.00ns)   --->   "%mult_V_1558 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1277, i32 5, i32 9"   --->   Operation 5541 'partselect' 'mult_V_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln17_1279 = sext i5 %mult_V_1558" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5542 'sext' 'sext_ln17_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5543 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_272, i32 3, i32 7"   --->   Operation 5543 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln17_1280 = sext i5 %mult_V_1559" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5544 'sext' 'sext_ln17_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5545 [1/1] (1.33ns)   --->   "%r_V_1278 = sub i11 %r_V_1272, i11 %sext_ln70_359"   --->   Operation 5545 'sub' 'r_V_1278' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5546 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1278, i32 5, i32 10"   --->   Operation 5546 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln17_1281 = sext i6 %mult_V_1560" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5547 'sext' 'sext_ln17_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5548 [1/1] (0.00ns)   --->   "%a_V_273 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_235"   --->   Operation 5548 'load' 'a_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln70_360 = sext i8 %a_V_273" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5549 'sext' 'sext_ln70_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5550 [1/1] (0.00ns)   --->   "%sext_ln70_361 = sext i8 %a_V_273" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5550 'sext' 'sext_ln70_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5551 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_273, i32 4, i32 7"   --->   Operation 5551 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5552 [1/1] (0.00ns)   --->   "%sext_ln17_1282 = sext i4 %mult_V_1561" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5552 'sext' 'sext_ln17_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5553 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_273, i2 0"   --->   Operation 5553 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i10 %shl_ln1273_421"   --->   Operation 5554 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5555 [1/1] (1.31ns)   --->   "%r_V_1280 = sub i11 %sext_ln1273_563, i11 %sext_ln70_361"   --->   Operation 5555 'sub' 'r_V_1280' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5556 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1280, i32 5, i32 10"   --->   Operation 5556 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln17_1283 = sext i6 %mult_V_1562" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5557 'sext' 'sext_ln17_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5558 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_273, i32 5, i32 7"   --->   Operation 5558 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln17_1284 = sext i3 %mult_V_1563" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5559 'sext' 'sext_ln17_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5560 [1/1] (1.31ns)   --->   "%r_V_1281 = sub i11 0, i11 %sext_ln1273_563"   --->   Operation 5560 'sub' 'r_V_1281' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5561 [1/1] (0.00ns)   --->   "%mult_V_1564 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1281, i32 5, i32 10"   --->   Operation 5561 'partselect' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln17_1285 = sext i6 %mult_V_1564" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5562 'sext' 'sext_ln17_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5563 [1/1] (1.31ns)   --->   "%r_V_1282 = sub i11 %sext_ln70_361, i11 %sext_ln1273_563"   --->   Operation 5563 'sub' 'r_V_1282' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5564 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1282, i32 5, i32 10"   --->   Operation 5564 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln17_1286 = sext i6 %mult_V_1565" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5565 'sext' 'sext_ln17_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5566 [1/1] (1.28ns)   --->   "%r_V_1283 = sub i9 0, i9 %sext_ln70_360"   --->   Operation 5566 'sub' 'r_V_1283' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5567 [1/1] (0.00ns)   --->   "%mult_V_1566 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1283, i32 5, i32 8"   --->   Operation 5567 'partselect' 'mult_V_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln17_1287 = sext i4 %mult_V_1566" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5568 'sext' 'sext_ln17_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5569 [1/1] (1.33ns)   --->   "%r_V_1284 = sub i11 %r_V_1281, i11 %sext_ln70_361"   --->   Operation 5569 'sub' 'r_V_1284' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5570 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1284, i32 5, i32 10"   --->   Operation 5570 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln17_1288 = sext i6 %mult_V_1567" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5571 'sext' 'sext_ln17_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5572 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_273, i32 3, i32 7"   --->   Operation 5572 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln17_1289 = sext i5 %mult_V_1568" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5573 'sext' 'sext_ln17_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5574 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_273, i1 0"   --->   Operation 5574 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i9 %shl_ln1273_422"   --->   Operation 5575 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5576 [1/1] (1.30ns)   --->   "%r_V_1285 = sub i10 0, i10 %sext_ln1273_564"   --->   Operation 5576 'sub' 'r_V_1285' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5577 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1285, i32 5, i32 9"   --->   Operation 5577 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln17_1290 = sext i5 %mult_V_1569" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5578 'sext' 'sext_ln17_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5579 [1/1] (0.00ns)   --->   "%a_V_274 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_236"   --->   Operation 5579 'load' 'a_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln70_362 = sext i8 %a_V_274" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5580 'sext' 'sext_ln70_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5581 [1/1] (0.00ns)   --->   "%mult_V_1570 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_274, i32 5, i32 7"   --->   Operation 5581 'partselect' 'mult_V_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln17_1291 = sext i3 %mult_V_1570" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5582 'sext' 'sext_ln17_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln17_1292 = sext i3 %mult_V_1570" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5583 'sext' 'sext_ln17_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5584 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_274, i2 0"   --->   Operation 5584 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5585 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i10 %shl_ln1273_423"   --->   Operation 5585 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5586 [1/1] (1.31ns)   --->   "%r_V_1289 = sub i11 0, i11 %sext_ln1273_565"   --->   Operation 5586 'sub' 'r_V_1289' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5587 [1/1] (1.33ns)   --->   "%r_V_1287 = sub i11 %r_V_1289, i11 %sext_ln70_362"   --->   Operation 5587 'sub' 'r_V_1287' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5588 [1/1] (0.00ns)   --->   "%mult_V_1571 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1287, i32 5, i32 10"   --->   Operation 5588 'partselect' 'mult_V_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln17_1293 = sext i6 %mult_V_1571" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5589 'sext' 'sext_ln17_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5590 [1/1] (0.00ns)   --->   "%mult_V_1572 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_274, i32 4, i32 7"   --->   Operation 5590 'partselect' 'mult_V_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln17_1294 = sext i4 %mult_V_1572" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5591 'sext' 'sext_ln17_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5592 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_274, i1 0"   --->   Operation 5592 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i9 %shl_ln1273_424"   --->   Operation 5593 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5594 [1/1] (1.30ns)   --->   "%r_V_1288 = sub i10 0, i10 %sext_ln1273_566"   --->   Operation 5594 'sub' 'r_V_1288' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5595 [1/1] (0.00ns)   --->   "%mult_V_1573 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1288, i32 5, i32 9"   --->   Operation 5595 'partselect' 'mult_V_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln17_1295 = sext i5 %mult_V_1573" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5596 'sext' 'sext_ln17_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5597 [1/1] (0.00ns)   --->   "%sext_ln17_1296 = sext i5 %mult_V_1573" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5597 'sext' 'sext_ln17_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5598 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1289, i32 5, i32 10"   --->   Operation 5598 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5599 [1/1] (0.00ns)   --->   "%sext_ln17_1297 = sext i6 %mult_V_1574" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5599 'sext' 'sext_ln17_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5600 [1/1] (1.31ns)   --->   "%r_V_1290 = sub i11 %sext_ln70_362, i11 %sext_ln1273_565"   --->   Operation 5600 'sub' 'r_V_1290' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5601 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1290, i32 5, i32 10"   --->   Operation 5601 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5602 [1/1] (0.00ns)   --->   "%sext_ln17_1298 = sext i6 %mult_V_1575" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5602 'sext' 'sext_ln17_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5603 [1/1] (1.31ns)   --->   "%r_V_1291 = sub i11 %sext_ln1273_565, i11 %sext_ln70_362"   --->   Operation 5603 'sub' 'r_V_1291' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5604 [1/1] (0.00ns)   --->   "%mult_V_1576 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1291, i32 5, i32 10"   --->   Operation 5604 'partselect' 'mult_V_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln17_1299 = sext i6 %mult_V_1576" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5605 'sext' 'sext_ln17_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5606 [1/1] (1.31ns)   --->   "%r_V_1292 = add i11 %sext_ln1273_565, i11 %sext_ln70_362"   --->   Operation 5606 'add' 'r_V_1292' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5607 [1/1] (0.00ns)   --->   "%mult_V_1577 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1292, i32 5, i32 10"   --->   Operation 5607 'partselect' 'mult_V_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln17_1300 = sext i6 %mult_V_1577" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5608 'sext' 'sext_ln17_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5609 [1/1] (0.00ns)   --->   "%a_V_275 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_237"   --->   Operation 5609 'load' 'a_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln70_363 = sext i8 %a_V_275" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5610 'sext' 'sext_ln70_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln70_364 = sext i8 %a_V_275" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5611 'sext' 'sext_ln70_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln70_365 = sext i8 %a_V_275" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5612 'sext' 'sext_ln70_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5613 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_275, i3 0"   --->   Operation 5613 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i11 %shl_ln1273_425"   --->   Operation 5614 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5615 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_275, i1 0"   --->   Operation 5615 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5616 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i9 %shl_ln1273_426"   --->   Operation 5616 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i9 %shl_ln1273_426"   --->   Operation 5617 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5618 [1/1] (1.33ns)   --->   "%r_V_1294 = sub i12 %sext_ln1273_567, i12 %sext_ln1273_569"   --->   Operation 5618 'sub' 'r_V_1294' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5619 [1/1] (0.00ns)   --->   "%mult_V_1578 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1294, i32 5, i32 11"   --->   Operation 5619 'partselect' 'mult_V_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln818_266 = sext i7 %mult_V_1578"   --->   Operation 5620 'sext' 'sext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5621 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_275, i32 5, i32 7"   --->   Operation 5621 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln17_1301 = sext i3 %mult_V_1579" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5622 'sext' 'sext_ln17_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5623 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_275, i2 0"   --->   Operation 5623 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5624 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i10 %shl_ln1273_427"   --->   Operation 5624 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5625 [1/1] (1.31ns)   --->   "%r_V_1295 = sub i11 %sext_ln1273_570, i11 %sext_ln70_365"   --->   Operation 5625 'sub' 'r_V_1295' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5626 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1295, i32 5, i32 10"   --->   Operation 5626 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5627 [1/1] (0.00ns)   --->   "%sext_ln17_1302 = sext i6 %mult_V_1580" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5627 'sext' 'sext_ln17_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5628 [1/1] (0.00ns)   --->   "%mult_V_1581 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_275, i32 4, i32 7"   --->   Operation 5628 'partselect' 'mult_V_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln17_1303 = sext i4 %mult_V_1581" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5629 'sext' 'sext_ln17_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5630 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_275, i32 3, i32 7"   --->   Operation 5630 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln17_1304 = sext i5 %mult_V_1582" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5631 'sext' 'sext_ln17_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5632 [1/1] (1.31ns)   --->   "%r_V_1296 = sub i11 0, i11 %sext_ln1273_570"   --->   Operation 5632 'sub' 'r_V_1296' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5633 [1/1] (0.00ns)   --->   "%mult_V_1583 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1296, i32 5, i32 10"   --->   Operation 5633 'partselect' 'mult_V_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5634 [1/1] (0.00ns)   --->   "%sext_ln17_1305 = sext i6 %mult_V_1583" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5634 'sext' 'sext_ln17_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5635 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_275, i4 0"   --->   Operation 5635 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i12 %shl_ln1273_428"   --->   Operation 5636 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5637 [1/1] (1.35ns)   --->   "%r_V_1297 = sub i13 %sext_ln1273_568, i13 %sext_ln1273_571"   --->   Operation 5637 'sub' 'r_V_1297' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5638 [1/1] (0.00ns)   --->   "%mult_V_1584 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1297, i32 5, i32 12"   --->   Operation 5638 'partselect' 'mult_V_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5639 [1/1] (1.33ns)   --->   "%r_V_1298 = sub i12 0, i12 %sext_ln1273_567"   --->   Operation 5639 'sub' 'r_V_1298' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5640 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1298, i32 5, i32 11"   --->   Operation 5640 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln818_268 = sext i7 %mult_V_1585"   --->   Operation 5641 'sext' 'sext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5642 [1/1] (1.31ns)   --->   "%r_V_1299 = sub i11 %sext_ln70_365, i11 %sext_ln1273_570"   --->   Operation 5642 'sub' 'r_V_1299' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5643 [1/1] (0.00ns)   --->   "%mult_V_1586 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1299, i32 5, i32 10"   --->   Operation 5643 'partselect' 'mult_V_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5644 [1/1] (0.00ns)   --->   "%sext_ln17_1306 = sext i6 %mult_V_1586" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5644 'sext' 'sext_ln17_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5645 [1/1] (1.31ns)   --->   "%r_V_1300 = add i11 %sext_ln1273_570, i11 %sext_ln70_365"   --->   Operation 5645 'add' 'r_V_1300' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5646 [1/1] (0.00ns)   --->   "%mult_V_1587 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1300, i32 5, i32 10"   --->   Operation 5646 'partselect' 'mult_V_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln17_1307 = sext i6 %mult_V_1587" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5647 'sext' 'sext_ln17_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5648 [1/1] (1.35ns)   --->   "%r_V_1301 = sub i12 %r_V_1298, i12 %sext_ln70_363"   --->   Operation 5648 'sub' 'r_V_1301' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5649 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1301, i32 5, i32 11"   --->   Operation 5649 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5650 [1/1] (0.00ns)   --->   "%sext_ln818_269 = sext i7 %mult_V_1588"   --->   Operation 5650 'sext' 'sext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5651 [1/1] (1.28ns)   --->   "%r_V_1302 = sub i9 0, i9 %sext_ln70_364"   --->   Operation 5651 'sub' 'r_V_1302' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5652 [1/1] (0.00ns)   --->   "%mult_V_1589 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1302, i32 5, i32 8"   --->   Operation 5652 'partselect' 'mult_V_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln17_1308 = sext i4 %mult_V_1589" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5653 'sext' 'sext_ln17_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5654 [1/1] (0.00ns)   --->   "%a_V_276 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_238"   --->   Operation 5654 'load' 'a_V_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5655 [1/1] (0.00ns)   --->   "%sext_ln70_366 = sext i8 %a_V_276" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5655 'sext' 'sext_ln70_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln70_367 = sext i8 %a_V_276" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5656 'sext' 'sext_ln70_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5657 [1/1] (0.00ns)   --->   "%mult_V_1590 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_276, i32 5, i32 7"   --->   Operation 5657 'partselect' 'mult_V_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5658 [1/1] (0.00ns)   --->   "%sext_ln17_1309 = sext i3 %mult_V_1590" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5658 'sext' 'sext_ln17_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5659 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_276, i2 0"   --->   Operation 5659 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i10 %shl_ln1273_429"   --->   Operation 5660 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5661 [1/1] (1.31ns)   --->   "%r_V_1304 = sub i11 %sext_ln1273_572, i11 %sext_ln70_367"   --->   Operation 5661 'sub' 'r_V_1304' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5662 [1/1] (0.00ns)   --->   "%mult_V_1591 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1304, i32 5, i32 10"   --->   Operation 5662 'partselect' 'mult_V_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln17_1310 = sext i6 %mult_V_1591" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5663 'sext' 'sext_ln17_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5664 [1/1] (0.00ns)   --->   "%mult_V_1592 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_276, i32 4, i32 7"   --->   Operation 5664 'partselect' 'mult_V_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln17_1311 = sext i4 %mult_V_1592" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5665 'sext' 'sext_ln17_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5666 [1/1] (1.31ns)   --->   "%r_V_1305 = sub i11 0, i11 %sext_ln1273_572"   --->   Operation 5666 'sub' 'r_V_1305' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5667 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1305, i32 5, i32 10"   --->   Operation 5667 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5668 [1/1] (0.00ns)   --->   "%sext_ln17_1312 = sext i6 %mult_V_1593" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5668 'sext' 'sext_ln17_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5669 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_276, i1 0"   --->   Operation 5669 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5670 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i9 %shl_ln1273_430"   --->   Operation 5670 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5671 [1/1] (1.30ns)   --->   "%r_V_1306 = sub i10 0, i10 %sext_ln1273_573"   --->   Operation 5671 'sub' 'r_V_1306' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5672 [1/1] (0.00ns)   --->   "%mult_V_1594 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1306, i32 5, i32 9"   --->   Operation 5672 'partselect' 'mult_V_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln17_1313 = sext i5 %mult_V_1594" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5673 'sext' 'sext_ln17_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5674 [1/1] (1.31ns)   --->   "%r_V_1307 = add i11 %sext_ln1273_572, i11 %sext_ln70_367"   --->   Operation 5674 'add' 'r_V_1307' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5675 [1/1] (0.00ns)   --->   "%mult_V_1595 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1307, i32 5, i32 10"   --->   Operation 5675 'partselect' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5676 [1/1] (0.00ns)   --->   "%sext_ln17_1314 = sext i6 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5676 'sext' 'sext_ln17_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5677 [1/1] (1.31ns)   --->   "%r_V_1308 = sub i11 %sext_ln70_367, i11 %sext_ln1273_572"   --->   Operation 5677 'sub' 'r_V_1308' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5678 [1/1] (0.00ns)   --->   "%mult_V_1596 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1308, i32 5, i32 10"   --->   Operation 5678 'partselect' 'mult_V_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5679 [1/1] (0.00ns)   --->   "%sext_ln818_270 = sext i6 %mult_V_1596"   --->   Operation 5679 'sext' 'sext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5680 [1/1] (0.00ns)   --->   "%sext_ln17_1315 = sext i6 %mult_V_1596" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5680 'sext' 'sext_ln17_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5681 [1/1] (0.00ns)   --->   "%mult_V_1597 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_276, i32 3, i32 7"   --->   Operation 5681 'partselect' 'mult_V_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln17_1316 = sext i5 %mult_V_1597" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5682 'sext' 'sext_ln17_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5683 [1/1] (1.28ns)   --->   "%r_V_1309 = sub i9 0, i9 %sext_ln70_366"   --->   Operation 5683 'sub' 'r_V_1309' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5684 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1309, i32 5, i32 8"   --->   Operation 5684 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5685 [1/1] (0.00ns)   --->   "%sext_ln17_1317 = sext i4 %mult_V_1598" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5685 'sext' 'sext_ln17_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5686 [1/1] (0.00ns)   --->   "%a_V_277 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_240"   --->   Operation 5686 'load' 'a_V_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5687 [1/1] (0.00ns)   --->   "%sext_ln70_368 = sext i8 %a_V_277" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5687 'sext' 'sext_ln70_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5688 [1/1] (0.00ns)   --->   "%sext_ln70_369 = sext i8 %a_V_277" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5688 'sext' 'sext_ln70_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln70_370 = sext i8 %a_V_277" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5689 'sext' 'sext_ln70_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5690 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_277, i2 0"   --->   Operation 5690 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i10 %shl_ln1273_431"   --->   Operation 5691 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5692 [1/1] (1.31ns)   --->   "%r_V_1311 = add i11 %sext_ln1273_574, i11 %sext_ln70_370"   --->   Operation 5692 'add' 'r_V_1311' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5693 [1/1] (0.00ns)   --->   "%mult_V_1599 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1311, i32 5, i32 10"   --->   Operation 5693 'partselect' 'mult_V_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln17_1318 = sext i6 %mult_V_1599" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5694 'sext' 'sext_ln17_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5695 [1/1] (1.31ns)   --->   "%r_V_1312 = sub i11 %sext_ln70_370, i11 %sext_ln1273_574"   --->   Operation 5695 'sub' 'r_V_1312' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5696 [1/1] (0.00ns)   --->   "%mult_V_1600 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1312, i32 5, i32 10"   --->   Operation 5696 'partselect' 'mult_V_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5697 [1/1] (0.00ns)   --->   "%sext_ln17_1319 = sext i6 %mult_V_1600" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5697 'sext' 'sext_ln17_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5698 [1/1] (1.31ns)   --->   "%r_V_1315 = sub i11 0, i11 %sext_ln1273_574"   --->   Operation 5698 'sub' 'r_V_1315' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5699 [1/1] (1.33ns)   --->   "%r_V_1313 = sub i11 %r_V_1315, i11 %sext_ln70_370"   --->   Operation 5699 'sub' 'r_V_1313' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5700 [1/1] (0.00ns)   --->   "%mult_V_1601 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1313, i32 5, i32 10"   --->   Operation 5700 'partselect' 'mult_V_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln17_1320 = sext i6 %mult_V_1601" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5701 'sext' 'sext_ln17_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5702 [1/1] (1.28ns)   --->   "%r_V_1314 = sub i9 0, i9 %sext_ln70_369"   --->   Operation 5702 'sub' 'r_V_1314' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5703 [1/1] (0.00ns)   --->   "%mult_V_1602 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1314, i32 5, i32 8"   --->   Operation 5703 'partselect' 'mult_V_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln17_1321 = sext i4 %mult_V_1602" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5704 'sext' 'sext_ln17_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5705 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_277, i32 5, i32 7"   --->   Operation 5705 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5706 [1/1] (0.00ns)   --->   "%sext_ln17_1322 = sext i3 %mult_V_1603" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5706 'sext' 'sext_ln17_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5707 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1315, i32 5, i32 10"   --->   Operation 5707 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5708 [1/1] (0.00ns)   --->   "%sext_ln17_1323 = sext i6 %mult_V_1604" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5708 'sext' 'sext_ln17_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5709 [1/1] (1.31ns)   --->   "%r_V_1316 = sub i11 %sext_ln1273_574, i11 %sext_ln70_370"   --->   Operation 5709 'sub' 'r_V_1316' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5710 [1/1] (0.00ns)   --->   "%mult_V_1605 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1316, i32 5, i32 10"   --->   Operation 5710 'partselect' 'mult_V_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5711 [1/1] (0.00ns)   --->   "%sext_ln17_1324 = sext i6 %mult_V_1605" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5711 'sext' 'sext_ln17_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5712 [1/1] (0.00ns)   --->   "%mult_V_1606 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_277, i32 3, i32 7"   --->   Operation 5712 'partselect' 'mult_V_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5713 [1/1] (0.00ns)   --->   "%sext_ln17_1325 = sext i5 %mult_V_1606" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5713 'sext' 'sext_ln17_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5714 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_277, i32 4, i32 7"   --->   Operation 5714 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5715 [1/1] (0.00ns)   --->   "%sext_ln17_1326 = sext i4 %mult_V_1607" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5715 'sext' 'sext_ln17_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5716 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_277, i3 0"   --->   Operation 5716 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i11 %shl_ln1273_432"   --->   Operation 5717 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5718 [1/1] (1.33ns)   --->   "%r_V_1317 = sub i12 %sext_ln70_368, i12 %sext_ln1273_575"   --->   Operation 5718 'sub' 'r_V_1317' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5719 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1317, i32 5, i32 11"   --->   Operation 5719 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln818_271 = sext i7 %mult_V_1608"   --->   Operation 5720 'sext' 'sext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5721 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_277, i1 0"   --->   Operation 5721 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5722 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i9 %shl_ln1273_433"   --->   Operation 5722 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5723 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i9 %shl_ln1273_433"   --->   Operation 5723 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5724 [1/1] (1.30ns)   --->   "%r_V_1318 = sub i10 0, i10 %sext_ln1273_577"   --->   Operation 5724 'sub' 'r_V_1318' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5725 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1318, i32 5, i32 9"   --->   Operation 5725 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5726 [1/1] (0.00ns)   --->   "%sext_ln17_1327 = sext i5 %mult_V_1609" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5726 'sext' 'sext_ln17_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5727 [1/1] (1.33ns)   --->   "%r_V_1319 = sub i12 0, i12 %sext_ln1273_575"   --->   Operation 5727 'sub' 'r_V_1319' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5728 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1319, i32 5, i32 11"   --->   Operation 5728 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln818_272 = sext i7 %mult_V_1610"   --->   Operation 5729 'sext' 'sext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5730 [1/1] (1.33ns)   --->   "%r_V_1320 = sub i12 %sext_ln1273_576, i12 %sext_ln1273_575"   --->   Operation 5730 'sub' 'r_V_1320' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5731 [1/1] (0.00ns)   --->   "%mult_V_1611 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1320, i32 5, i32 11"   --->   Operation 5731 'partselect' 'mult_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln818_273 = sext i7 %mult_V_1611"   --->   Operation 5732 'sext' 'sext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5733 [1/1] (0.00ns)   --->   "%a_V_278 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_241"   --->   Operation 5733 'load' 'a_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5734 [1/1] (0.00ns)   --->   "%sext_ln70_371 = sext i8 %a_V_278" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5734 'sext' 'sext_ln70_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5735 [1/1] (0.00ns)   --->   "%sext_ln70_372 = sext i8 %a_V_278" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5735 'sext' 'sext_ln70_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln70_373 = sext i8 %a_V_278" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5736 'sext' 'sext_ln70_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5737 [1/1] (0.00ns)   --->   "%sext_ln70_374 = sext i8 %a_V_278" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5737 'sext' 'sext_ln70_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5738 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_278, i2 0"   --->   Operation 5738 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i10 %shl_ln1273_434"   --->   Operation 5739 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5740 [1/1] (1.31ns)   --->   "%r_V_1328 = sub i11 0, i11 %sext_ln1273_578"   --->   Operation 5740 'sub' 'r_V_1328' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5741 [1/1] (1.33ns)   --->   "%r_V_1322 = sub i11 %r_V_1328, i11 %sext_ln70_374"   --->   Operation 5741 'sub' 'r_V_1322' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5742 [1/1] (0.00ns)   --->   "%mult_V_1612 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1322, i32 5, i32 10"   --->   Operation 5742 'partselect' 'mult_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln17_1328 = sext i6 %mult_V_1612" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5743 'sext' 'sext_ln17_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5744 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_278, i32 5, i32 7"   --->   Operation 5744 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5745 [1/1] (0.00ns)   --->   "%sext_ln17_1329 = sext i3 %mult_V_1613" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5745 'sext' 'sext_ln17_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5746 [1/1] (1.31ns)   --->   "%r_V_1323 = add i11 %sext_ln1273_578, i11 %sext_ln70_374"   --->   Operation 5746 'add' 'r_V_1323' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5747 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1323, i32 5, i32 10"   --->   Operation 5747 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5748 [1/1] (0.00ns)   --->   "%sext_ln17_1330 = sext i6 %mult_V_1614" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5748 'sext' 'sext_ln17_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5749 [1/1] (0.00ns)   --->   "%mult_V_1615 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_278, i32 3, i32 7"   --->   Operation 5749 'partselect' 'mult_V_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5750 [1/1] (0.00ns)   --->   "%sext_ln17_1331 = sext i5 %mult_V_1615" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5750 'sext' 'sext_ln17_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5751 [1/1] (1.31ns)   --->   "%r_V_1324 = sub i11 %sext_ln70_374, i11 %sext_ln1273_578"   --->   Operation 5751 'sub' 'r_V_1324' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5752 [1/1] (0.00ns)   --->   "%mult_V_1616 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1324, i32 5, i32 10"   --->   Operation 5752 'partselect' 'mult_V_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5753 [1/1] (0.00ns)   --->   "%sext_ln17_1332 = sext i6 %mult_V_1616" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5753 'sext' 'sext_ln17_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5754 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_278, i32 4, i32 7"   --->   Operation 5754 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5755 [1/1] (0.00ns)   --->   "%sext_ln17_1333 = sext i4 %mult_V_1617" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5755 'sext' 'sext_ln17_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5756 [1/1] (1.31ns)   --->   "%r_V_1325 = sub i11 %sext_ln1273_578, i11 %sext_ln70_374"   --->   Operation 5756 'sub' 'r_V_1325' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5757 [1/1] (0.00ns)   --->   "%mult_V_1618 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1325, i32 5, i32 10"   --->   Operation 5757 'partselect' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln17_1334 = sext i6 %mult_V_1618" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5758 'sext' 'sext_ln17_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5759 [1/1] (1.28ns)   --->   "%r_V_1326 = sub i9 0, i9 %sext_ln70_373"   --->   Operation 5759 'sub' 'r_V_1326' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5760 [1/1] (0.00ns)   --->   "%mult_V_1619 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1326, i32 5, i32 8"   --->   Operation 5760 'partselect' 'mult_V_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln17_1335 = sext i4 %mult_V_1619" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5761 'sext' 'sext_ln17_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5762 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_278, i3 0"   --->   Operation 5762 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5763 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i11 %shl_ln1273_435"   --->   Operation 5763 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1093 = sub i12 0, i12 %sext_ln1273_579"   --->   Operation 5764 'sub' 'sub_ln1273_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5765 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_278, i1 0"   --->   Operation 5765 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i9 %shl_ln1273_436"   --->   Operation 5766 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5767 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i9 %shl_ln1273_436"   --->   Operation 5767 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5768 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%r_V_1327 = sub i12 %sub_ln1273_1093, i12 %sext_ln1273_581"   --->   Operation 5768 'sub' 'r_V_1327' <Predicate = true> <Delay = 1.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5769 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1327, i32 5, i32 11"   --->   Operation 5769 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5770 [1/1] (0.00ns)   --->   "%sext_ln818_274 = sext i7 %mult_V_1620"   --->   Operation 5770 'sext' 'sext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5771 [1/1] (0.00ns)   --->   "%mult_V_1621 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1328, i32 5, i32 10"   --->   Operation 5771 'partselect' 'mult_V_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5772 [1/1] (0.00ns)   --->   "%sext_ln17_1336 = sext i6 %mult_V_1621" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5772 'sext' 'sext_ln17_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5773 [1/1] (1.33ns)   --->   "%r_V_1329 = sub i12 %sext_ln1273_581, i12 %sext_ln1273_579"   --->   Operation 5773 'sub' 'r_V_1329' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5774 [1/1] (0.00ns)   --->   "%mult_V_1622 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1329, i32 5, i32 11"   --->   Operation 5774 'partselect' 'mult_V_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln818_275 = sext i7 %mult_V_1622"   --->   Operation 5775 'sext' 'sext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5776 [1/1] (1.30ns)   --->   "%r_V_1330 = sub i10 0, i10 %sext_ln1273_580"   --->   Operation 5776 'sub' 'r_V_1330' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5777 [1/1] (0.00ns)   --->   "%mult_V_1623 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1330, i32 5, i32 9"   --->   Operation 5777 'partselect' 'mult_V_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln17_1337 = sext i5 %mult_V_1623" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5778 'sext' 'sext_ln17_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5779 [1/1] (1.33ns)   --->   "%r_V_1331 = sub i12 %sext_ln1273_579, i12 %sext_ln70_372"   --->   Operation 5779 'sub' 'r_V_1331' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5780 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1331, i32 5, i32 11"   --->   Operation 5780 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln818_276 = sext i7 %mult_V_1624"   --->   Operation 5781 'sext' 'sext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5782 [1/1] (2.44ns)   --->   "%r_V_1332 = mul i13 %sext_ln70_371, i13 8181"   --->   Operation 5782 'mul' 'r_V_1332' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5783 [1/1] (0.00ns)   --->   "%mult_V_1625 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1332, i32 5, i32 12"   --->   Operation 5783 'partselect' 'mult_V_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5784 [1/1] (0.00ns)   --->   "%a_V_279 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_242"   --->   Operation 5784 'load' 'a_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5785 [1/1] (0.00ns)   --->   "%sext_ln70_375 = sext i8 %a_V_279" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5785 'sext' 'sext_ln70_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5786 [1/1] (0.00ns)   --->   "%sext_ln70_376 = sext i8 %a_V_279" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5786 'sext' 'sext_ln70_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5787 [1/1] (0.00ns)   --->   "%sext_ln70_377 = sext i8 %a_V_279" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5787 'sext' 'sext_ln70_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5788 [1/1] (0.00ns)   --->   "%sext_ln70_378 = sext i8 %a_V_279" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5788 'sext' 'sext_ln70_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5789 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %a_V_279, i3 0"   --->   Operation 5789 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i11 %shl_ln1273_437"   --->   Operation 5790 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5791 [1/1] (1.33ns)   --->   "%r_V_1334 = add i12 %sext_ln1273_582, i12 %sext_ln70_377"   --->   Operation 5791 'add' 'r_V_1334' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5792 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1334, i32 5, i32 11"   --->   Operation 5792 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5793 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_279, i2 0"   --->   Operation 5793 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5794 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i10 %shl_ln1273_438"   --->   Operation 5794 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i10 %shl_ln1273_438"   --->   Operation 5795 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5796 [1/1] (1.31ns)   --->   "%r_V_1335 = sub i11 0, i11 %sext_ln1273_584"   --->   Operation 5796 'sub' 'r_V_1335' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5797 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1335, i32 5, i32 10"   --->   Operation 5797 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5798 [1/1] (0.00ns)   --->   "%sext_ln17_1338 = sext i6 %mult_V_1627" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5798 'sext' 'sext_ln17_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5799 [1/1] (0.00ns)   --->   "%mult_V_1628 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_279, i32 4, i32 7"   --->   Operation 5799 'partselect' 'mult_V_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln17_1339 = sext i4 %mult_V_1628" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5800 'sext' 'sext_ln17_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5801 [1/1] (1.33ns)   --->   "%r_V_1336 = sub i12 %sext_ln70_377, i12 %sext_ln1273_582"   --->   Operation 5801 'sub' 'r_V_1336' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5802 [1/1] (0.00ns)   --->   "%mult_V_1629 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1336, i32 5, i32 11"   --->   Operation 5802 'partselect' 'mult_V_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln818_278 = sext i7 %mult_V_1629"   --->   Operation 5803 'sext' 'sext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5804 [1/1] (1.31ns)   --->   "%r_V_1337 = sub i11 %sext_ln1273_584, i11 %sext_ln70_378"   --->   Operation 5804 'sub' 'r_V_1337' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5805 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1337, i32 5, i32 10"   --->   Operation 5805 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln17_1340 = sext i6 %mult_V_1630" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5806 'sext' 'sext_ln17_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5807 [1/1] (1.31ns)   --->   "%r_V_1338 = sub i11 %sext_ln70_378, i11 %sext_ln1273_584"   --->   Operation 5807 'sub' 'r_V_1338' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5808 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1338, i32 5, i32 10"   --->   Operation 5808 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5809 [1/1] (0.00ns)   --->   "%sext_ln17_1341 = sext i6 %mult_V_1631" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5809 'sext' 'sext_ln17_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5810 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_279, i1 0"   --->   Operation 5810 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5811 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i9 %shl_ln1273_439"   --->   Operation 5811 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5812 [1/1] (1.30ns)   --->   "%r_V_1339 = sub i10 0, i10 %sext_ln1273_585"   --->   Operation 5812 'sub' 'r_V_1339' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5813 [1/1] (0.00ns)   --->   "%mult_V_1632 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1339, i32 5, i32 9"   --->   Operation 5813 'partselect' 'mult_V_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5814 [1/1] (0.00ns)   --->   "%sext_ln17_1342 = sext i5 %mult_V_1632" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5814 'sext' 'sext_ln17_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5815 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_279, i4 0"   --->   Operation 5815 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i12 %shl_ln1273_440"   --->   Operation 5816 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5817 [1/1] (1.35ns)   --->   "%r_V_1340 = sub i13 %sext_ln1273_586, i13 %sext_ln1273_583"   --->   Operation 5817 'sub' 'r_V_1340' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5818 [1/1] (0.00ns)   --->   "%mult_V_1633 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1340, i32 5, i32 12"   --->   Operation 5818 'partselect' 'mult_V_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5819 [1/1] (1.31ns)   --->   "%r_V_1341 = add i11 %sext_ln1273_584, i11 %sext_ln70_378"   --->   Operation 5819 'add' 'r_V_1341' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5820 [1/1] (0.00ns)   --->   "%mult_V_1634 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1341, i32 5, i32 10"   --->   Operation 5820 'partselect' 'mult_V_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5821 [1/1] (0.00ns)   --->   "%sext_ln17_1343 = sext i6 %mult_V_1634" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5821 'sext' 'sext_ln17_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5822 [1/1] (1.28ns)   --->   "%r_V_1342 = sub i9 0, i9 %sext_ln70_376"   --->   Operation 5822 'sub' 'r_V_1342' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5823 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1342, i32 5, i32 8"   --->   Operation 5823 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5824 [1/1] (0.00ns)   --->   "%sext_ln17_1344 = sext i4 %mult_V_1635" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5824 'sext' 'sext_ln17_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5825 [1/1] (1.33ns)   --->   "%r_V_1343 = sub i11 %r_V_1335, i11 %sext_ln70_378"   --->   Operation 5825 'sub' 'r_V_1343' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5826 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1343, i32 5, i32 10"   --->   Operation 5826 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5827 [1/1] (0.00ns)   --->   "%sext_ln17_1345 = sext i6 %mult_V_1636" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5827 'sext' 'sext_ln17_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5828 [1/1] (1.35ns)   --->   "%r_V_1344 = sub i13 %sext_ln1273_583, i13 %sext_ln1273_586"   --->   Operation 5828 'sub' 'r_V_1344' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5829 [1/1] (0.00ns)   --->   "%mult_V_1637 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1344, i32 5, i32 12"   --->   Operation 5829 'partselect' 'mult_V_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5830 [1/1] (2.44ns)   --->   "%r_V_1345 = mul i13 %sext_ln70_375, i13 8181"   --->   Operation 5830 'mul' 'r_V_1345' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5831 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1345, i32 5, i32 12"   --->   Operation 5831 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5832 [1/1] (1.35ns)   --->   "%r_V_1346 = add i13 %sext_ln1273_586, i13 %sext_ln70_375"   --->   Operation 5832 'add' 'r_V_1346' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5833 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_1346, i32 5, i32 12"   --->   Operation 5833 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5834 [1/1] (1.33ns)   --->   "%r_V_1347 = sub i12 0, i12 %sext_ln1273_582"   --->   Operation 5834 'sub' 'r_V_1347' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5835 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_1347, i32 5, i32 11"   --->   Operation 5835 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5836 [1/1] (0.00ns)   --->   "%sext_ln818_279 = sext i7 %mult_V_1640"   --->   Operation 5836 'sext' 'sext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5837 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_279, i32 5, i32 7"   --->   Operation 5837 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5838 [1/1] (0.00ns)   --->   "%sext_ln17_1346 = sext i3 %mult_V_1641" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5838 'sext' 'sext_ln17_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5839 [1/1] (0.00ns)   --->   "%a_V_280 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_243"   --->   Operation 5839 'load' 'a_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5840 [1/1] (0.00ns)   --->   "%sext_ln70_379 = sext i8 %a_V_280" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5840 'sext' 'sext_ln70_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5841 [1/1] (0.00ns)   --->   "%sext_ln70_380 = sext i8 %a_V_280" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5841 'sext' 'sext_ln70_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5842 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_V_280, i2 0"   --->   Operation 5842 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5843 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i10 %shl_ln1273_441"   --->   Operation 5843 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5844 [1/1] (1.31ns)   --->   "%r_V_1349 = sub i11 %sext_ln70_380, i11 %sext_ln1273_587"   --->   Operation 5844 'sub' 'r_V_1349' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5845 [1/1] (0.00ns)   --->   "%mult_V_1642 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1349, i32 5, i32 10"   --->   Operation 5845 'partselect' 'mult_V_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5846 [1/1] (0.00ns)   --->   "%sext_ln17_1347 = sext i6 %mult_V_1642" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5846 'sext' 'sext_ln17_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5847 [1/1] (0.00ns)   --->   "%mult_V_1643 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %a_V_280, i32 5, i32 7"   --->   Operation 5847 'partselect' 'mult_V_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5848 [1/1] (0.00ns)   --->   "%sext_ln17_1348 = sext i3 %mult_V_1643" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5848 'sext' 'sext_ln17_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5849 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_V_280, i1 0"   --->   Operation 5849 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5850 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i9 %shl_ln1273_442"   --->   Operation 5850 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5851 [1/1] (1.30ns)   --->   "%r_V_1350 = sub i10 0, i10 %sext_ln1273_588"   --->   Operation 5851 'sub' 'r_V_1350' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5852 [1/1] (0.00ns)   --->   "%mult_V_1644 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_1350, i32 5, i32 9"   --->   Operation 5852 'partselect' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5853 [1/1] (0.00ns)   --->   "%sext_ln17_1349 = sext i5 %mult_V_1644" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5853 'sext' 'sext_ln17_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln17_1350 = sext i5 %mult_V_1644" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5854 'sext' 'sext_ln17_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5855 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %a_V_280, i32 4, i32 7"   --->   Operation 5855 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5856 [1/1] (0.00ns)   --->   "%sext_ln17_1351 = sext i4 %mult_V_1645" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5856 'sext' 'sext_ln17_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5857 [1/1] (1.31ns)   --->   "%r_V_1351 = sub i11 %sext_ln1273_587, i11 %sext_ln70_380"   --->   Operation 5857 'sub' 'r_V_1351' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5858 [1/1] (0.00ns)   --->   "%mult_V_1646 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1351, i32 5, i32 10"   --->   Operation 5858 'partselect' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5859 [1/1] (0.00ns)   --->   "%sext_ln17_1352 = sext i6 %mult_V_1646" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5859 'sext' 'sext_ln17_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5860 [1/1] (0.00ns)   --->   "%mult_V_1647 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %a_V_280, i32 3, i32 7"   --->   Operation 5860 'partselect' 'mult_V_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5861 [1/1] (0.00ns)   --->   "%sext_ln17_1353 = sext i5 %mult_V_1647" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5861 'sext' 'sext_ln17_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5862 [1/1] (1.31ns)   --->   "%r_V_1352 = add i11 %sext_ln1273_587, i11 %sext_ln70_380"   --->   Operation 5862 'add' 'r_V_1352' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5863 [1/1] (0.00ns)   --->   "%mult_V_1648 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1352, i32 5, i32 10"   --->   Operation 5863 'partselect' 'mult_V_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5864 [1/1] (0.00ns)   --->   "%sext_ln17_1354 = sext i6 %mult_V_1648" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5864 'sext' 'sext_ln17_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5865 [1/1] (1.28ns)   --->   "%r_V_1353 = sub i9 0, i9 %sext_ln70_379"   --->   Operation 5865 'sub' 'r_V_1353' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5866 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %r_V_1353, i32 5, i32 8"   --->   Operation 5866 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5867 [1/1] (0.00ns)   --->   "%sext_ln17_1355 = sext i4 %mult_V_1649" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5867 'sext' 'sext_ln17_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5868 [1/1] (1.31ns)   --->   "%r_V_1354 = sub i11 0, i11 %sext_ln1273_587"   --->   Operation 5868 'sub' 'r_V_1354' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5869 [1/1] (0.00ns)   --->   "%mult_V_1650 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_1354, i32 5, i32 10"   --->   Operation 5869 'partselect' 'mult_V_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5870 [1/1] (0.00ns)   --->   "%sext_ln17_1356 = sext i6 %mult_V_1650" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5870 'sext' 'sext_ln17_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5871 [1/1] (1.11ns)   --->   "%add_ln813_15 = add i7 %sext_ln17_247, i7 %sext_ln17_266"   --->   Operation 5871 'add' 'add_ln813_15' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i7 %add_ln813_15"   --->   Operation 5872 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5873 [1/1] (1.11ns)   --->   "%add_ln813_16 = add i7 %sext_ln17_275, i7 %sext_ln17_282"   --->   Operation 5873 'add' 'add_ln813_16' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5874 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i7 %add_ln813_16"   --->   Operation 5874 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5875 [1/1] (1.20ns)   --->   "%add_ln813_17 = add i8 %sext_ln813_39, i8 %sext_ln813_38"   --->   Operation 5875 'add' 'add_ln813_17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5876 [1/1] (1.11ns)   --->   "%add_ln813_27 = add i7 %sext_ln17_578, i7 %sext_ln17_587"   --->   Operation 5876 'add' 'add_ln813_27' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5877 [1/1] (1.11ns)   --->   "%add_ln813_30 = add i7 %sext_ln17_646, i7 %sext_ln17_677"   --->   Operation 5877 'add' 'add_ln813_30' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5878 [1/1] (1.11ns)   --->   "%add_ln813_31 = add i7 %sext_ln17_696, i7 %sext_ln17_740"   --->   Operation 5878 'add' 'add_ln813_31' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5879 [1/1] (1.11ns)   --->   "%add_ln813_37 = add i7 %sext_ln17_815, i7 %sext_ln17_833"   --->   Operation 5879 'add' 'add_ln813_37' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5880 [1/1] (1.11ns)   --->   "%add_ln813_39 = add i7 %sext_ln17_851, i7 %sext_ln17_860"   --->   Operation 5880 'add' 'add_ln813_39' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5881 [1/1] (1.11ns)   --->   "%add_ln813_44 = add i7 %sext_ln17_935, i7 %sext_ln17_943"   --->   Operation 5881 'add' 'add_ln813_44' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5882 [1/1] (1.11ns)   --->   "%add_ln813_46 = add i7 %sext_ln17_961, i7 %sext_ln17_981"   --->   Operation 5882 'add' 'add_ln813_46' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i7 %add_ln813_46"   --->   Operation 5883 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5884 [1/1] (1.11ns)   --->   "%add_ln813_47 = add i7 %sext_ln17_1001, i7 %sext_ln17_1020"   --->   Operation 5884 'add' 'add_ln813_47' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i7 %add_ln813_47"   --->   Operation 5885 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5886 [1/1] (1.20ns)   --->   "%add_ln813_48 = add i8 %sext_ln813_55, i8 %sext_ln813_54"   --->   Operation 5886 'add' 'add_ln813_48' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5887 [1/1] (1.11ns)   --->   "%add_ln813_51 = add i7 %sext_ln17_1028, i7 %sext_ln17_1057"   --->   Operation 5887 'add' 'add_ln813_51' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5888 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i7 %add_ln813_51"   --->   Operation 5888 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5889 [1/1] (1.11ns)   --->   "%add_ln813_52 = add i7 %sext_ln17_1072, i7 %sext_ln17_1100"   --->   Operation 5889 'add' 'add_ln813_52' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i7 %add_ln813_52"   --->   Operation 5890 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5891 [1/1] (1.20ns)   --->   "%add_ln813_53 = add i8 %sext_ln813_57, i8 %sext_ln813_56"   --->   Operation 5891 'add' 'add_ln813_53' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5892 [1/1] (1.11ns)   --->   "%add_ln813_54 = add i7 %sext_ln17_1119, i7 %sext_ln17_1128"   --->   Operation 5892 'add' 'add_ln813_54' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i7 %add_ln813_54"   --->   Operation 5893 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5894 [1/1] (1.11ns)   --->   "%add_ln813_55 = add i7 %sext_ln17_1138, i7 %sext_ln17_1157"   --->   Operation 5894 'add' 'add_ln813_55' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5895 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i7 %add_ln813_55"   --->   Operation 5895 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5896 [1/1] (1.20ns)   --->   "%add_ln813_56 = add i8 %sext_ln813_59, i8 %sext_ln813_58"   --->   Operation 5896 'add' 'add_ln813_56' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5897 [1/1] (1.11ns)   --->   "%add_ln813_58 = add i7 %sext_ln17_1182, i7 %sext_ln17_1211"   --->   Operation 5897 'add' 'add_ln813_58' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5898 [1/1] (1.11ns)   --->   "%add_ln813_59 = add i7 %sext_ln17_1245, i7 %sext_ln17_1264"   --->   Operation 5898 'add' 'add_ln813_59' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5899 [1/1] (1.11ns)   --->   "%add_ln813_61 = add i7 %sext_ln17_1320, i7 %sext_ln17_170"   --->   Operation 5899 'add' 'add_ln813_61' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5900 [1/1] (1.03ns)   --->   "%add_ln813_62 = add i6 %sext_ln17_303, i6 %sext_ln17_348"   --->   Operation 5900 'add' 'add_ln813_62' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5901 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i6 %add_ln813_62"   --->   Operation 5901 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5902 [1/1] (1.11ns)   --->   "%add_ln813_63 = add i7 %sext_ln813_63, i7 %sext_ln17_228"   --->   Operation 5902 'add' 'add_ln813_63' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5903 [1/1] (1.03ns)   --->   "%add_ln813_69 = add i6 %sext_ln17_357, i6 %sext_ln17_457"   --->   Operation 5903 'add' 'add_ln813_69' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5904 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i6 %add_ln813_69"   --->   Operation 5904 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5905 [1/1] (1.03ns)   --->   "%add_ln813_70 = add i6 %sext_ln17_509, i6 %sext_ln17_546"   --->   Operation 5905 'add' 'add_ln813_70' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5906 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i6 %add_ln813_70"   --->   Operation 5906 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5907 [1/1] (1.11ns)   --->   "%add_ln813_71 = add i7 %sext_ln813_66, i7 %sext_ln813_65"   --->   Operation 5907 'add' 'add_ln813_71' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5908 [1/1] (1.03ns)   --->   "%add_ln813_72 = add i6 %sext_ln17_598, i6 %sext_ln17_636"   --->   Operation 5908 'add' 'add_ln813_72' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i6 %add_ln813_72"   --->   Operation 5909 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5910 [1/1] (1.03ns)   --->   "%add_ln813_73 = add i6 %sext_ln17_687, i6 %sext_ln17_766"   --->   Operation 5910 'add' 'add_ln813_73' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5911 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i6 %add_ln813_73"   --->   Operation 5911 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5912 [1/1] (1.11ns)   --->   "%add_ln813_74 = add i7 %sext_ln813_69, i7 %sext_ln813_68"   --->   Operation 5912 'add' 'add_ln813_74' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5913 [1/1] (1.03ns)   --->   "%add_ln813_76 = add i6 %sext_ln17_826, i6 %sext_ln17_868"   --->   Operation 5913 'add' 'add_ln813_76' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5914 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i6 %add_ln813_76"   --->   Operation 5914 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5915 [1/1] (1.03ns)   --->   "%add_ln813_77 = add i6 %sext_ln17_922, i6 %sext_ln17_953"   --->   Operation 5915 'add' 'add_ln813_77' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i6 %add_ln813_77"   --->   Operation 5916 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5917 [1/1] (1.11ns)   --->   "%add_ln813_78 = add i7 %sext_ln813_72, i7 %sext_ln813_71"   --->   Operation 5917 'add' 'add_ln813_78' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5918 [1/1] (1.03ns)   --->   "%add_ln813_79 = add i6 %sext_ln17_991, i6 %sext_ln17_1064"   --->   Operation 5918 'add' 'add_ln813_79' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5919 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i6 %add_ln813_79"   --->   Operation 5919 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5920 [1/1] (1.03ns)   --->   "%add_ln813_80 = add i6 %sext_ln17_1219, i6 %sext_ln17_26"   --->   Operation 5920 'add' 'add_ln813_80' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5921 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i6 %add_ln813_80"   --->   Operation 5921 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5922 [1/1] (1.11ns)   --->   "%add_ln813_81 = add i7 %sext_ln813_75, i7 %sext_ln813_74"   --->   Operation 5922 'add' 'add_ln813_81' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5923 [1/1] (0.94ns)   --->   "%add_ln813_84 = add i5 %sext_ln17_81, i5 %sext_ln17_103"   --->   Operation 5923 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5924 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i5 %add_ln813_84"   --->   Operation 5924 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5925 [1/1] (0.94ns)   --->   "%add_ln813_85 = add i5 %sext_ln17_146, i5 %sext_ln17_158"   --->   Operation 5925 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i5 %add_ln813_85"   --->   Operation 5926 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5927 [1/1] (1.03ns)   --->   "%add_ln813_86 = add i6 %sext_ln813_78, i6 %sext_ln813_77"   --->   Operation 5927 'add' 'add_ln813_86' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5928 [1/1] (0.94ns)   --->   "%add_ln813_87 = add i5 %sext_ln17_237, i5 %sext_ln17_256"   --->   Operation 5928 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5929 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i5 %add_ln813_87"   --->   Operation 5929 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5930 [1/1] (0.94ns)   --->   "%add_ln813_88 = add i5 %sext_ln17_332, i5 %sext_ln17_385"   --->   Operation 5930 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i5 %add_ln813_88"   --->   Operation 5931 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5932 [1/1] (1.03ns)   --->   "%add_ln813_89 = add i6 %sext_ln813_81, i6 %sext_ln813_80"   --->   Operation 5932 'add' 'add_ln813_89' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5933 [1/1] (0.94ns)   --->   "%add_ln813_91 = add i5 %sext_ln17_466, i5 %sext_ln17_500"   --->   Operation 5933 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i5 %add_ln813_91"   --->   Operation 5934 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5935 [1/1] (0.94ns)   --->   "%add_ln813_92 = add i5 %sext_ln17_530, i5 %sext_ln17_566"   --->   Operation 5935 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5936 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i5 %add_ln813_92"   --->   Operation 5936 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5937 [1/1] (1.03ns)   --->   "%add_ln813_93 = add i6 %sext_ln813_85, i6 %sext_ln813_84"   --->   Operation 5937 'add' 'add_ln813_93' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5938 [1/1] (0.94ns)   --->   "%add_ln813_94 = add i5 %sext_ln17_662, i5 %sext_ln17_707"   --->   Operation 5938 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5939 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i5 %add_ln813_94"   --->   Operation 5939 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5940 [1/1] (0.94ns)   --->   "%add_ln813_95 = add i5 %sext_ln17_715, i5 %sext_ln17_723"   --->   Operation 5940 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i5 %add_ln813_95"   --->   Operation 5941 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5942 [1/1] (1.03ns)   --->   "%add_ln813_96 = add i6 %sext_ln813_88, i6 %sext_ln813_87"   --->   Operation 5942 'add' 'add_ln813_96' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5943 [1/1] (0.94ns)   --->   "%add_ln813_100 = add i5 %sext_ln17_731, i5 %sext_ln17_756"   --->   Operation 5943 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5944 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i5 %add_ln813_100"   --->   Operation 5944 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5945 [1/1] (0.94ns)   --->   "%add_ln813_101 = add i5 %sext_ln17_840, i5 %sext_ln17_906"   --->   Operation 5945 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5946 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i5 %add_ln813_101"   --->   Operation 5946 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5947 [1/1] (1.03ns)   --->   "%add_ln813_102 = add i6 %sext_ln813_92, i6 %sext_ln813_91"   --->   Operation 5947 'add' 'add_ln813_102' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5948 [1/1] (0.94ns)   --->   "%add_ln813_103 = add i5 %sext_ln17_971, i5 %sext_ln17_1012"   --->   Operation 5948 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5949 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i5 %add_ln813_103"   --->   Operation 5949 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5950 [1/1] (0.94ns)   --->   "%add_ln813_104 = add i5 %sext_ln17_1038, i5 %sext_ln17_1047"   --->   Operation 5950 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5951 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i5 %add_ln813_104"   --->   Operation 5951 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5952 [1/1] (1.03ns)   --->   "%add_ln813_105 = add i6 %sext_ln813_95, i6 %sext_ln813_94"   --->   Operation 5952 'add' 'add_ln813_105' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5953 [1/1] (0.94ns)   --->   "%add_ln813_107 = add i5 %sext_ln17_1110, i5 %sext_ln17_1193"   --->   Operation 5953 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5954 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i5 %add_ln813_107"   --->   Operation 5954 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5955 [1/1] (0.94ns)   --->   "%add_ln813_108 = add i5 %sext_ln17_1237, i5 %sext_ln17_1255"   --->   Operation 5955 'add' 'add_ln813_108' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5956 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i5 %add_ln813_108"   --->   Operation 5956 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5957 [1/1] (1.03ns)   --->   "%add_ln813_109 = add i6 %sext_ln813_99, i6 %sext_ln813_98"   --->   Operation 5957 'add' 'add_ln813_109' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5958 [1/1] (0.94ns)   --->   "%add_ln813_110 = add i5 %sext_ln17_1273, i5 %sext_ln17_1282"   --->   Operation 5958 'add' 'add_ln813_110' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i5 %add_ln813_110"   --->   Operation 5959 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5960 [1/1] (0.94ns)   --->   "%add_ln813_111 = add i5 %sext_ln17_1294, i5 %sext_ln17_1311"   --->   Operation 5960 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5961 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i5 %add_ln813_111"   --->   Operation 5961 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5962 [1/1] (1.03ns)   --->   "%add_ln813_112 = add i6 %sext_ln813_102, i6 %sext_ln813_101"   --->   Operation 5962 'add' 'add_ln813_112' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5963 [1/1] (0.94ns)   --->   "%add_ln813_115 = add i5 %sext_ln17_1339, i5 %sext_ln17_38"   --->   Operation 5963 'add' 'add_ln813_115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5964 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i5 %add_ln813_115"   --->   Operation 5964 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5965 [1/1] (0.83ns)   --->   "%add_ln813_116 = add i4 %sext_ln17_179, i4 %sext_ln17_208"   --->   Operation 5965 'add' 'add_ln813_116' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5966 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i4 %add_ln813_116"   --->   Operation 5966 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5967 [1/1] (1.03ns)   --->   "%add_ln813_117 = add i6 %sext_ln813_106, i6 %sext_ln813_105"   --->   Operation 5967 'add' 'add_ln813_117' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5968 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i6 %add_ln813_117"   --->   Operation 5968 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5969 [1/1] (0.83ns)   --->   "%add_ln813_118 = add i4 %sext_ln17_294, i4 %sext_ln17_376"   --->   Operation 5969 'add' 'add_ln813_118' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i4 %add_ln813_118"   --->   Operation 5970 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5971 [1/1] (0.83ns)   --->   "%add_ln813_119 = add i4 %sext_ln17_423, i4 %sext_ln17_431"   --->   Operation 5971 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5972 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i4 %add_ln813_119"   --->   Operation 5972 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5973 [1/1] (0.94ns)   --->   "%add_ln813_120 = add i5 %sext_ln813_109, i5 %sext_ln813_108"   --->   Operation 5973 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i5 %add_ln813_120"   --->   Operation 5974 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5975 [1/1] (1.11ns)   --->   "%add_ln813_121 = add i7 %sext_ln813_110, i7 %sext_ln813_107"   --->   Operation 5975 'add' 'add_ln813_121' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5976 [1/1] (0.83ns)   --->   "%add_ln813_122 = add i4 %sext_ln17_473, i4 %sext_ln17_481"   --->   Operation 5976 'add' 'add_ln813_122' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5977 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i4 %add_ln813_122"   --->   Operation 5977 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5978 [1/1] (0.83ns)   --->   "%add_ln813_123 = add i4 %sext_ln17_519, i4 %sext_ln17_669"   --->   Operation 5978 'add' 'add_ln813_123' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5979 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i4 %add_ln813_123"   --->   Operation 5979 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5980 [1/1] (0.94ns)   --->   "%add_ln813_124 = add i5 %sext_ln813_113, i5 %sext_ln813_112"   --->   Operation 5980 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5981 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i5 %add_ln813_124"   --->   Operation 5981 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5982 [1/1] (0.83ns)   --->   "%add_ln813_125 = add i4 %sext_ln17_1083, i4 %sext_ln17_1147"   --->   Operation 5982 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5983 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i4 %add_ln813_125"   --->   Operation 5983 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5984 [1/1] (0.83ns)   --->   "%add_ln813_126 = add i4 %sext_ln17_1301, i4 %sext_ln17_1329"   --->   Operation 5984 'add' 'add_ln813_126' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5985 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i4 %add_ln813_126"   --->   Operation 5985 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5986 [1/1] (0.94ns)   --->   "%add_ln813_127 = add i5 %sext_ln813_116, i5 %sext_ln17_1174"   --->   Operation 5986 'add' 'add_ln813_127' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5987 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i5 %add_ln813_127"   --->   Operation 5987 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5988 [1/1] (1.03ns)   --->   "%add_ln813_128 = add i6 %sext_ln813_117, i6 %sext_ln813_115"   --->   Operation 5988 'add' 'add_ln813_128' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i6 %add_ln813_128"   --->   Operation 5989 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5990 [1/1] (1.11ns)   --->   "%add_ln813_129 = add i7 %sext_ln813_118, i7 %sext_ln813_114"   --->   Operation 5990 'add' 'add_ln813_129' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5991 [1/1] (1.28ns)   --->   "%add_ln813_134 = add i8 %mult_V_311, i8 %mult_V_417"   --->   Operation 5991 'add' 'add_ln813_134' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5992 [1/1] (1.28ns)   --->   "%add_ln813_135 = add i8 %mult_V_483, i8 %mult_V_703"   --->   Operation 5992 'add' 'add_ln813_135' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_137 = add i8 %mult_V_1029, i8 %mult_V_1065"   --->   Operation 5993 'add' 'add_ln813_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5994 [1/1] (1.28ns)   --->   "%add_ln813_138 = add i8 %mult_V_1498, i8 %mult_V_1509"   --->   Operation 5994 'add' 'add_ln813_138' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5995 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_139 = add i8 %add_ln813_138, i8 %add_ln813_137"   --->   Operation 5995 'add' 'add_ln813_139' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5996 [1/1] (1.28ns)   --->   "%add_ln813_141 = add i8 %mult_V_1584, i8 %sext_ln818_60"   --->   Operation 5996 'add' 'add_ln813_141' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5997 [1/1] (1.20ns)   --->   "%add_ln813_142 = add i8 %sext_ln818_70, i8 %sext_ln818_74"   --->   Operation 5997 'add' 'add_ln813_142' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_144 = add i8 %sext_ln818_87, i8 %sext_ln818_104"   --->   Operation 5998 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5999 [1/1] (1.20ns)   --->   "%add_ln813_145 = add i8 %sext_ln818_110, i8 %sext_ln818_113"   --->   Operation 5999 'add' 'add_ln813_145' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6000 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_146 = add i8 %add_ln813_145, i8 %add_ln813_144"   --->   Operation 6000 'add' 'add_ln813_146' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_149 = add i8 %sext_ln818_116, i8 %sext_ln818_132"   --->   Operation 6001 'add' 'add_ln813_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6002 [1/1] (1.20ns)   --->   "%add_ln813_150 = add i8 %sext_ln818_136, i8 %sext_ln818_148"   --->   Operation 6002 'add' 'add_ln813_150' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6003 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_151 = add i8 %add_ln813_150, i8 %add_ln813_149"   --->   Operation 6003 'add' 'add_ln813_151' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_152 = add i8 %sext_ln818_162, i8 %sext_ln818_164"   --->   Operation 6004 'add' 'add_ln813_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6005 [1/1] (1.20ns)   --->   "%add_ln813_153 = add i8 %sext_ln818_171, i8 %sext_ln818_184"   --->   Operation 6005 'add' 'add_ln813_153' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6006 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_154 = add i8 %add_ln813_153, i8 %add_ln813_152"   --->   Operation 6006 'add' 'add_ln813_154' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6007 [1/1] (1.20ns)   --->   "%add_ln813_156 = add i8 %sext_ln818_189, i8 %sext_ln818_194"   --->   Operation 6007 'add' 'add_ln813_156' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6008 [1/1] (1.20ns)   --->   "%add_ln813_157 = add i8 %sext_ln818_205, i8 %sext_ln818_210"   --->   Operation 6008 'add' 'add_ln813_157' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_159 = add i8 %sext_ln818_228, i8 %sext_ln818_264"   --->   Operation 6009 'add' 'add_ln813_159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6010 [1/1] (1.20ns)   --->   "%add_ln813_160 = add i8 %sext_ln818_274, i8 %sext_ln818_5"   --->   Operation 6010 'add' 'add_ln813_160' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6011 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_161 = add i8 %add_ln813_160, i8 %add_ln813_159"   --->   Operation 6011 'add' 'add_ln813_161' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6012 [1/1] (1.11ns)   --->   "%add_ln813_168 = add i7 %sext_ln17_99, i7 %sext_ln17_141"   --->   Operation 6012 'add' 'add_ln813_168' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6013 [1/1] (1.11ns)   --->   "%add_ln813_184 = add i7 %sext_ln17_486, i7 %sext_ln17_520"   --->   Operation 6013 'add' 'add_ln813_184' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6014 [1/1] (1.11ns)   --->   "%add_ln813_187 = add i7 %sext_ln17_571, i7 %sext_ln17_601"   --->   Operation 6014 'add' 'add_ln813_187' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6015 [1/1] (1.11ns)   --->   "%add_ln813_190 = add i7 %sext_ln17_673, i7 %sext_ln17_696"   --->   Operation 6015 'add' 'add_ln813_190' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i7 %add_ln813_190"   --->   Operation 6016 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6017 [1/1] (1.11ns)   --->   "%add_ln813_191 = add i7 %sext_ln17_743, i7 %sext_ln17_807"   --->   Operation 6017 'add' 'add_ln813_191' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i7 %add_ln813_191"   --->   Operation 6018 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6019 [1/1] (1.20ns)   --->   "%add_ln813_192 = add i8 %sext_ln813_135, i8 %sext_ln813_134"   --->   Operation 6019 'add' 'add_ln813_192' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6020 [1/1] (1.11ns)   --->   "%add_ln813_197 = add i7 %sext_ln17_821, i7 %sext_ln17_855"   --->   Operation 6020 'add' 'add_ln813_197' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6021 [1/1] (1.11ns)   --->   "%add_ln813_198 = add i7 %sext_ln17_871, i7 %sext_ln17_910"   --->   Operation 6021 'add' 'add_ln813_198' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6022 [1/1] (1.11ns)   --->   "%add_ln813_200 = add i7 %sext_ln17_915, i7 %sext_ln17_981"   --->   Operation 6022 'add' 'add_ln813_200' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6023 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i7 %add_ln813_200"   --->   Operation 6023 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6024 [1/1] (1.11ns)   --->   "%add_ln813_201 = add i7 %sext_ln17_993, i7 %sext_ln17_1032"   --->   Operation 6024 'add' 'add_ln813_201' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i7 %add_ln813_201"   --->   Operation 6025 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6026 [1/1] (1.20ns)   --->   "%add_ln813_202 = add i8 %sext_ln813_139, i8 %sext_ln813_138"   --->   Operation 6026 'add' 'add_ln813_202' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6027 [1/1] (1.11ns)   --->   "%add_ln813_204 = add i7 %sext_ln17_1099, i7 %sext_ln17_1112"   --->   Operation 6027 'add' 'add_ln813_204' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6028 [1/1] (1.11ns)   --->   "%add_ln813_205 = add i7 %sext_ln17_1129, i7 %sext_ln17_1160"   --->   Operation 6028 'add' 'add_ln813_205' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6029 [1/1] (1.11ns)   --->   "%add_ln813_207 = add i7 %sext_ln17_1177, i7 %sext_ln17_1250"   --->   Operation 6029 'add' 'add_ln813_207' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6030 [1/1] (1.11ns)   --->   "%add_ln813_208 = add i7 %sext_ln17_1257, i7 %sext_ln17_1271"   --->   Operation 6030 'add' 'add_ln813_208' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6031 [1/1] (1.11ns)   --->   "%add_ln813_212 = add i7 %sext_ln17_1283, i7 %sext_ln17_1293"   --->   Operation 6031 'add' 'add_ln813_212' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6032 [1/1] (1.11ns)   --->   "%add_ln813_213 = add i7 %sext_ln17_1314, i7 %sext_ln17_1343"   --->   Operation 6032 'add' 'add_ln813_213' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6033 [1/1] (1.03ns)   --->   "%add_ln813_215 = add i6 %sext_ln17_104, i6 %sext_ln17_132"   --->   Operation 6033 'add' 'add_ln813_215' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6034 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i6 %add_ln813_215"   --->   Operation 6034 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6035 [1/1] (1.03ns)   --->   "%add_ln813_216 = add i6 %sext_ln17_324, i6 %sext_ln17_443"   --->   Operation 6035 'add' 'add_ln813_216' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6036 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i6 %add_ln813_216"   --->   Operation 6036 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6037 [1/1] (1.11ns)   --->   "%add_ln813_217 = add i7 %sext_ln813_147, i7 %sext_ln813_146"   --->   Operation 6037 'add' 'add_ln813_217' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6038 [1/1] (1.03ns)   --->   "%add_ln813_219 = add i6 %sext_ln17_464, i6 %sext_ln17_538"   --->   Operation 6038 'add' 'add_ln813_219' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6039 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i6 %add_ln813_219"   --->   Operation 6039 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6040 [1/1] (1.03ns)   --->   "%add_ln813_220 = add i6 %sext_ln17_654, i6 %sext_ln17_711"   --->   Operation 6040 'add' 'add_ln813_220' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6041 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i6 %add_ln813_220"   --->   Operation 6041 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6042 [1/1] (1.11ns)   --->   "%add_ln813_221 = add i7 %sext_ln813_150, i7 %sext_ln813_149"   --->   Operation 6042 'add' 'add_ln813_221' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6043 [1/1] (1.03ns)   --->   "%add_ln813_222 = add i6 %sext_ln17_953, i6 %sext_ln17_1005"   --->   Operation 6043 'add' 'add_ln813_222' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6044 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i6 %add_ln813_222"   --->   Operation 6044 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6045 [1/1] (1.03ns)   --->   "%add_ln813_223 = add i6 %sext_ln17_1025, i6 %sext_ln17_1056"   --->   Operation 6045 'add' 'add_ln813_223' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6046 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i6 %add_ln813_223"   --->   Operation 6046 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6047 [1/1] (1.11ns)   --->   "%add_ln813_224 = add i7 %sext_ln813_153, i7 %sext_ln813_152"   --->   Operation 6047 'add' 'add_ln813_224' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6048 [1/1] (1.03ns)   --->   "%add_ln813_228 = add i6 %sext_ln17_1219, i6 %sext_ln17_1325"   --->   Operation 6048 'add' 'add_ln813_228' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6049 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i6 %add_ln813_228"   --->   Operation 6049 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6050 [1/1] (0.94ns)   --->   "%add_ln813_229 = add i5 %sext_ln17_74, i5 28"   --->   Operation 6050 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6051 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i5 %add_ln813_229"   --->   Operation 6051 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6052 [1/1] (1.11ns)   --->   "%add_ln813_230 = add i7 %sext_ln813_156, i7 %sext_ln813_155"   --->   Operation 6052 'add' 'add_ln813_230' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6053 [1/1] (0.94ns)   --->   "%add_ln813_231 = add i5 %sext_ln17_119, i5 %sext_ln17_577"   --->   Operation 6053 'add' 'add_ln813_231' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6054 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i5 %add_ln813_231"   --->   Operation 6054 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6055 [1/1] (0.94ns)   --->   "%add_ln813_232 = add i5 %sext_ln17_662, i5 %sext_ln17_683"   --->   Operation 6055 'add' 'add_ln813_232' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6056 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i5 %add_ln813_232"   --->   Operation 6056 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6057 [1/1] (1.03ns)   --->   "%add_ln813_233 = add i6 %sext_ln813_159, i6 %sext_ln813_158"   --->   Operation 6057 'add' 'add_ln813_233' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6058 [1/1] (0.94ns)   --->   "%add_ln813_235 = add i5 %sext_ln17_688, i5 %sext_ln17_723"   --->   Operation 6058 'add' 'add_ln813_235' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6059 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i5 %add_ln813_235"   --->   Operation 6059 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6060 [1/1] (0.94ns)   --->   "%add_ln813_236 = add i5 %sext_ln17_747, i5 %sext_ln17_767"   --->   Operation 6060 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i5 %add_ln813_236"   --->   Operation 6061 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6062 [1/1] (1.03ns)   --->   "%add_ln813_237 = add i6 %sext_ln813_162, i6 %sext_ln813_161"   --->   Operation 6062 'add' 'add_ln813_237' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6063 [1/1] (0.94ns)   --->   "%add_ln813_238 = add i5 %sext_ln17_776, i5 %sext_ln17_844"   --->   Operation 6063 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6064 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i5 %add_ln813_238"   --->   Operation 6064 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6065 [1/1] (0.94ns)   --->   "%add_ln813_239 = add i5 %sext_ln17_947, i5 %sext_ln17_1041"   --->   Operation 6065 'add' 'add_ln813_239' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6066 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i5 %add_ln813_239"   --->   Operation 6066 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6067 [1/1] (1.03ns)   --->   "%add_ln813_240 = add i6 %sext_ln813_165, i6 %sext_ln813_164"   --->   Operation 6067 'add' 'add_ln813_240' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6068 [1/1] (0.94ns)   --->   "%add_ln813_243 = add i5 %sext_ln17_1077, i5 %sext_ln17_1124"   --->   Operation 6068 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6069 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i5 %add_ln813_243"   --->   Operation 6069 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6070 [1/1] (0.94ns)   --->   "%add_ln813_244 = add i5 %sext_ln17_1169, i5 %sext_ln17_1184"   --->   Operation 6070 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6071 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i5 %add_ln813_244"   --->   Operation 6071 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6072 [1/1] (1.03ns)   --->   "%add_ln813_245 = add i6 %sext_ln813_169, i6 %sext_ln813_168"   --->   Operation 6072 'add' 'add_ln813_245' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6073 [1/1] (0.94ns)   --->   "%add_ln813_246 = add i5 %sext_ln17_1195, i5 %sext_ln17_1204"   --->   Operation 6073 'add' 'add_ln813_246' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i5 %add_ln813_246"   --->   Operation 6074 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6075 [1/1] (0.83ns)   --->   "%add_ln813_247 = add i4 %sext_ln17_87, i4 %sext_ln17_160"   --->   Operation 6075 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6076 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i4 %add_ln813_247"   --->   Operation 6076 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6077 [1/1] (1.03ns)   --->   "%add_ln813_248 = add i6 %sext_ln813_172, i6 %sext_ln813_171"   --->   Operation 6077 'add' 'add_ln813_248' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6078 [1/1] (0.83ns)   --->   "%add_ln813_250 = add i4 %sext_ln17_173, i4 %sext_ln17_200"   --->   Operation 6078 'add' 'add_ln813_250' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6079 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i4 %add_ln813_250"   --->   Operation 6079 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6080 [1/1] (0.83ns)   --->   "%add_ln813_251 = add i4 %sext_ln17_265, i4 %sext_ln17_294"   --->   Operation 6080 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i4 %add_ln813_251"   --->   Operation 6081 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6082 [1/1] (0.94ns)   --->   "%add_ln813_252 = add i5 %sext_ln813_176, i5 %sext_ln813_175"   --->   Operation 6082 'add' 'add_ln813_252' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6083 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i5 %add_ln813_252"   --->   Operation 6083 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6084 [1/1] (0.83ns)   --->   "%add_ln813_253 = add i4 %sext_ln17_547, i4 %sext_ln17_635"   --->   Operation 6084 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i4 %add_ln813_253"   --->   Operation 6085 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6086 [1/1] (0.83ns)   --->   "%add_ln813_254 = add i4 %sext_ln17_834, i4 %sext_ln17_1147"   --->   Operation 6086 'add' 'add_ln813_254' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6087 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i4 %add_ln813_254"   --->   Operation 6087 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6088 [1/1] (0.94ns)   --->   "%add_ln813_255 = add i5 %sext_ln813_179, i5 %sext_ln17_760"   --->   Operation 6088 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i5 %add_ln813_255"   --->   Operation 6089 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6090 [1/1] (1.03ns)   --->   "%add_ln813_256 = add i6 %sext_ln813_180, i6 %sext_ln813_178"   --->   Operation 6090 'add' 'add_ln813_256' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6091 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i6 %add_ln813_256"   --->   Operation 6091 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6092 [1/1] (1.11ns)   --->   "%add_ln813_257 = add i7 %sext_ln813_181, i7 %sext_ln813_177"   --->   Operation 6092 'add' 'add_ln813_257' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6093 [1/1] (1.11ns)   --->   "%add_ln813_265 = add i7 %sext_ln17_106, i7 %sext_ln17_174"   --->   Operation 6093 'add' 'add_ln813_265' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6094 [1/1] (1.11ns)   --->   "%add_ln813_285 = add i7 %sext_ln17_717, i7 %sext_ln17_732"   --->   Operation 6094 'add' 'add_ln813_285' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6095 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i7 %add_ln813_285"   --->   Operation 6095 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6096 [1/1] (1.11ns)   --->   "%add_ln813_286 = add i7 %sext_ln17_745, i7 %sext_ln17_798"   --->   Operation 6096 'add' 'add_ln813_286' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6097 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i7 %add_ln813_286"   --->   Operation 6097 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6098 [1/1] (1.20ns)   --->   "%add_ln813_287 = add i8 %sext_ln813_196, i8 %sext_ln813_195"   --->   Operation 6098 'add' 'add_ln813_287' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6099 [1/1] (1.11ns)   --->   "%add_ln813_293 = add i7 %sext_ln17_957, i7 %sext_ln17_1068"   --->   Operation 6099 'add' 'add_ln813_293' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6100 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i7 %add_ln813_293"   --->   Operation 6100 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6101 [1/1] (1.11ns)   --->   "%add_ln813_294 = add i7 %sext_ln17_1125, i7 %sext_ln17_1129"   --->   Operation 6101 'add' 'add_ln813_294' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6102 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i7 %add_ln813_294"   --->   Operation 6102 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6103 [1/1] (1.20ns)   --->   "%add_ln813_295 = add i8 %sext_ln813_199, i8 %sext_ln813_198"   --->   Operation 6103 'add' 'add_ln813_295' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6104 [1/1] (1.11ns)   --->   "%add_ln813_297 = add i7 %sext_ln17_1138, i7 %sext_ln17_1152"   --->   Operation 6104 'add' 'add_ln813_297' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6105 [1/1] (1.11ns)   --->   "%add_ln813_298 = add i7 %sext_ln17_1166, i7 %sext_ln17_1188"   --->   Operation 6105 'add' 'add_ln813_298' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6106 [1/1] (1.11ns)   --->   "%add_ln813_300 = add i7 %sext_ln17_1197, i7 %sext_ln17_1209"   --->   Operation 6106 'add' 'add_ln813_300' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6107 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i7 %add_ln813_300"   --->   Operation 6107 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6108 [1/1] (1.11ns)   --->   "%add_ln813_301 = add i7 %sext_ln17_1230, i7 %sext_ln17_1236"   --->   Operation 6108 'add' 'add_ln813_301' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6109 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i7 %add_ln813_301"   --->   Operation 6109 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6110 [1/1] (1.20ns)   --->   "%add_ln813_302 = add i8 %sext_ln813_203, i8 %sext_ln813_202"   --->   Operation 6110 'add' 'add_ln813_302' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6111 [1/1] (1.11ns)   --->   "%add_ln813_305 = add i7 %sext_ln17_1253, i7 %sext_ln17_1275"   --->   Operation 6111 'add' 'add_ln813_305' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6112 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i7 %add_ln813_305"   --->   Operation 6112 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6113 [1/1] (1.11ns)   --->   "%add_ln813_306 = add i7 %sext_ln17_1298, i7 %sext_ln17_1312"   --->   Operation 6113 'add' 'add_ln813_306' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6114 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i7 %add_ln813_306"   --->   Operation 6114 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6115 [1/1] (1.20ns)   --->   "%add_ln813_307 = add i8 %sext_ln813_205, i8 %sext_ln813_204"   --->   Operation 6115 'add' 'add_ln813_307' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6116 [1/1] (1.11ns)   --->   "%add_ln813_308 = add i7 %sext_ln17_1336, i7 %sext_ln17_76"   --->   Operation 6116 'add' 'add_ln813_308' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6117 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i7 %add_ln813_308"   --->   Operation 6117 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6118 [1/1] (1.03ns)   --->   "%add_ln813_309 = add i6 %sext_ln17_120, i6 %sext_ln17_185"   --->   Operation 6118 'add' 'add_ln813_309' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6119 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i6 %add_ln813_309"   --->   Operation 6119 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6120 [1/1] (1.20ns)   --->   "%add_ln813_310 = add i8 %sext_ln813_207, i8 %sext_ln813_206"   --->   Operation 6120 'add' 'add_ln813_310' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6121 [1/1] (1.03ns)   --->   "%add_ln813_312 = add i6 %sext_ln17_380, i6 %sext_ln17_483"   --->   Operation 6121 'add' 'add_ln813_312' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6122 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i6 %add_ln813_312"   --->   Operation 6122 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6123 [1/1] (1.03ns)   --->   "%add_ln813_313 = add i6 %sext_ln17_505, i6 %sext_ln17_527"   --->   Operation 6123 'add' 'add_ln813_313' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6124 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i6 %add_ln813_313"   --->   Operation 6124 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6125 [1/1] (1.11ns)   --->   "%add_ln813_314 = add i7 %sext_ln813_209, i7 %sext_ln813_208"   --->   Operation 6125 'add' 'add_ln813_314' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6126 [1/1] (1.03ns)   --->   "%add_ln813_315 = add i6 %sext_ln17_687, i6 %sext_ln17_727"   --->   Operation 6126 'add' 'add_ln813_315' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6127 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i6 %add_ln813_315"   --->   Operation 6127 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6128 [1/1] (1.03ns)   --->   "%add_ln813_316 = add i6 %sext_ln17_749, i6 %sext_ln17_762"   --->   Operation 6128 'add' 'add_ln813_316' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i6 %add_ln813_316"   --->   Operation 6129 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6130 [1/1] (1.11ns)   --->   "%add_ln813_317 = add i7 %sext_ln813_212, i7 %sext_ln813_211"   --->   Operation 6130 'add' 'add_ln813_317' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6131 [1/1] (1.03ns)   --->   "%add_ln813_322 = add i6 %sext_ln17_845, i6 %sext_ln17_901"   --->   Operation 6131 'add' 'add_ln813_322' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6132 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i6 %add_ln813_322"   --->   Operation 6132 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6133 [1/1] (1.11ns)   --->   "%add_ln813_323 = add i7 %sext_ln813_214, i7 %sext_ln17_775"   --->   Operation 6133 'add' 'add_ln813_323' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6134 [1/1] (1.03ns)   --->   "%add_ln813_324 = add i6 %sext_ln17_965, i6 %sext_ln17_976"   --->   Operation 6134 'add' 'add_ln813_324' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6135 [1/1] (1.03ns)   --->   "%add_ln813_325 = add i6 %sext_ln17_1031, i6 %sext_ln17_1037"   --->   Operation 6135 'add' 'add_ln813_325' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6136 [1/1] (1.03ns)   --->   "%add_ln813_328 = add i6 %sext_ln17_1051, i6 %sext_ln17_1101"   --->   Operation 6136 'add' 'add_ln813_328' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i6 %add_ln813_328"   --->   Operation 6137 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6138 [1/1] (1.03ns)   --->   "%add_ln813_329 = add i6 %sext_ln17_1266, i6 %sext_ln17_42"   --->   Operation 6138 'add' 'add_ln813_329' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6139 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i6 %add_ln813_329"   --->   Operation 6139 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6140 [1/1] (1.11ns)   --->   "%add_ln813_330 = add i7 %sext_ln813_220, i7 %sext_ln813_219"   --->   Operation 6140 'add' 'add_ln813_330' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6141 [1/1] (0.94ns)   --->   "%add_ln813_331 = add i5 %sext_ln17_130, i5 %sext_ln17_153"   --->   Operation 6141 'add' 'add_ln813_331' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6142 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i5 %add_ln813_331"   --->   Operation 6142 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6143 [1/1] (0.94ns)   --->   "%add_ln813_332 = add i5 %sext_ln17_195, i5 %sext_ln17_198"   --->   Operation 6143 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6144 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i5 %add_ln813_332"   --->   Operation 6144 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6145 [1/1] (1.03ns)   --->   "%add_ln813_333 = add i6 %sext_ln813_223, i6 %sext_ln813_222"   --->   Operation 6145 'add' 'add_ln813_333' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6146 [1/1] (0.94ns)   --->   "%add_ln813_336 = add i5 %sext_ln17_225, i5 %sext_ln17_287"   --->   Operation 6146 'add' 'add_ln813_336' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6147 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i5 %add_ln813_336"   --->   Operation 6147 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6148 [1/1] (0.94ns)   --->   "%add_ln813_337 = add i5 %sext_ln17_297, i5 %sext_ln17_332"   --->   Operation 6148 'add' 'add_ln813_337' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6149 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i5 %add_ln813_337"   --->   Operation 6149 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6150 [1/1] (1.03ns)   --->   "%add_ln813_338 = add i6 %sext_ln813_226, i6 %sext_ln813_225"   --->   Operation 6150 'add' 'add_ln813_338' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6151 [1/1] (0.94ns)   --->   "%add_ln813_339 = add i5 %sext_ln17_361, i5 %sext_ln17_387"   --->   Operation 6151 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6152 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i5 %add_ln813_339"   --->   Operation 6152 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6153 [1/1] (0.94ns)   --->   "%add_ln813_340 = add i5 %sext_ln17_397, i5 %sext_ln17_416"   --->   Operation 6153 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6154 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i5 %add_ln813_340"   --->   Operation 6154 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6155 [1/1] (1.03ns)   --->   "%add_ln813_341 = add i6 %sext_ln813_229, i6 %sext_ln813_228"   --->   Operation 6155 'add' 'add_ln813_341' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6156 [1/1] (0.94ns)   --->   "%add_ln813_343 = add i5 %sext_ln17_435, i5 %sext_ln17_475"   --->   Operation 6156 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6157 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i5 %add_ln813_343"   --->   Operation 6157 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6158 [1/1] (0.94ns)   --->   "%add_ln813_344 = add i5 %sext_ln17_533, i5 %sext_ln17_540"   --->   Operation 6158 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6159 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i5 %add_ln813_344"   --->   Operation 6159 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6160 [1/1] (1.03ns)   --->   "%add_ln813_345 = add i6 %sext_ln813_233, i6 %sext_ln813_232"   --->   Operation 6160 'add' 'add_ln813_345' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6161 [1/1] (0.94ns)   --->   "%add_ln813_346 = add i5 %sext_ln17_550, i5 %sext_ln17_572"   --->   Operation 6161 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6162 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i5 %add_ln813_346"   --->   Operation 6162 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6163 [1/1] (0.94ns)   --->   "%add_ln813_347 = add i5 %sext_ln17_645, i5 %sext_ln17_702"   --->   Operation 6163 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i5 %add_ln813_347"   --->   Operation 6164 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6165 [1/1] (1.03ns)   --->   "%add_ln813_348 = add i6 %sext_ln813_236, i6 %sext_ln813_235"   --->   Operation 6165 'add' 'add_ln813_348' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6166 [1/1] (0.94ns)   --->   "%add_ln813_352 = add i5 %sext_ln17_828, i5 %sext_ln17_853"   --->   Operation 6166 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6167 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i5 %add_ln813_352"   --->   Operation 6167 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6168 [1/1] (1.03ns)   --->   "%add_ln813_353 = add i6 %sext_ln813_239, i6 %sext_ln17_806"   --->   Operation 6168 'add' 'add_ln813_353' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6169 [1/1] (0.94ns)   --->   "%add_ln813_354 = add i5 %sext_ln17_861, i5 %sext_ln17_920"   --->   Operation 6169 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6170 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i5 %add_ln813_354"   --->   Operation 6170 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6171 [1/1] (0.94ns)   --->   "%add_ln813_355 = add i5 %sext_ln17_947, i5 %sext_ln17_983"   --->   Operation 6171 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i5 %add_ln813_355"   --->   Operation 6172 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6173 [1/1] (1.03ns)   --->   "%add_ln813_356 = add i6 %sext_ln813_242, i6 %sext_ln813_241"   --->   Operation 6173 'add' 'add_ln813_356' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6174 [1/1] (0.94ns)   --->   "%add_ln813_358 = add i5 %sext_ln17_994, i5 %sext_ln17_1003"   --->   Operation 6174 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i5 %add_ln813_358"   --->   Operation 6175 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6176 [1/1] (0.94ns)   --->   "%add_ln813_359 = add i5 %sext_ln17_1018, i5 %sext_ln17_1055"   --->   Operation 6176 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6177 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i5 %add_ln813_359"   --->   Operation 6177 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6178 [1/1] (1.03ns)   --->   "%add_ln813_360 = add i6 %sext_ln813_246, i6 %sext_ln813_245"   --->   Operation 6178 'add' 'add_ln813_360' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6179 [1/1] (0.94ns)   --->   "%add_ln813_361 = add i5 %sext_ln17_1082, i5 %sext_ln17_1158"   --->   Operation 6179 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6180 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i5 %add_ln813_361"   --->   Operation 6180 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6181 [1/1] (0.94ns)   --->   "%add_ln813_362 = add i5 %sext_ln17_1178, i5 %sext_ln17_1203"   --->   Operation 6181 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6182 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i5 %add_ln813_362"   --->   Operation 6182 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6183 [1/1] (1.03ns)   --->   "%add_ln813_363 = add i6 %sext_ln813_249, i6 %sext_ln813_248"   --->   Operation 6183 'add' 'add_ln813_363' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6184 [1/1] (0.94ns)   --->   "%add_ln813_366 = add i5 %sext_ln17_1260, i5 %sext_ln17_1326"   --->   Operation 6184 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6185 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i5 %add_ln813_366"   --->   Operation 6185 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6186 [1/1] (0.94ns)   --->   "%add_ln813_367 = add i5 %sext_ln17_1339, i5 %sext_ln17_22"   --->   Operation 6186 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6187 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i5 %add_ln813_367"   --->   Operation 6187 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6188 [1/1] (1.03ns)   --->   "%add_ln813_368 = add i6 %sext_ln813_253, i6 %sext_ln813_252"   --->   Operation 6188 'add' 'add_ln813_368' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6189 [1/1] (0.83ns)   --->   "%add_ln813_369 = add i4 %sext_ln17_160, i4 %sext_ln17_222"   --->   Operation 6189 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6190 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i4 %add_ln813_369"   --->   Operation 6190 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6191 [1/1] (0.83ns)   --->   "%add_ln813_370 = add i4 %sext_ln17_274, i4 %sext_ln17_326"   --->   Operation 6191 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6192 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i4 %add_ln813_370"   --->   Operation 6192 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6193 [1/1] (0.94ns)   --->   "%add_ln813_371 = add i5 %sext_ln813_256, i5 %sext_ln813_255"   --->   Operation 6193 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6194 [1/1] (0.83ns)   --->   "%add_ln813_373 = add i4 %sext_ln17_341, i4 %sext_ln17_439"   --->   Operation 6194 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6195 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i4 %add_ln813_373"   --->   Operation 6195 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6196 [1/1] (0.83ns)   --->   "%add_ln813_374 = add i4 %sext_ln17_789, i4 %sext_ln17_834"   --->   Operation 6196 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6197 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i4 %add_ln813_374"   --->   Operation 6197 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6198 [1/1] (0.94ns)   --->   "%add_ln813_375 = add i5 %sext_ln813_260, i5 %sext_ln813_259"   --->   Operation 6198 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6199 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i5 %add_ln813_375"   --->   Operation 6199 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6200 [1/1] (0.83ns)   --->   "%add_ln813_376 = add i4 %sext_ln17_911, i4 %sext_ln17_933"   --->   Operation 6200 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6201 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i4 %add_ln813_376"   --->   Operation 6201 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6202 [1/1] (0.83ns)   --->   "%add_ln813_377 = add i4 %sext_ln17_1076, i4 %sext_ln17_1115"   --->   Operation 6202 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6203 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i4 %add_ln813_377"   --->   Operation 6203 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6204 [1/1] (0.94ns)   --->   "%add_ln813_378 = add i5 %sext_ln813_263, i5 %sext_ln813_262"   --->   Operation 6204 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6205 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i5 %add_ln813_378"   --->   Operation 6205 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6206 [1/1] (1.03ns)   --->   "%add_ln813_379 = add i6 %sext_ln813_264, i6 %sext_ln813_261"   --->   Operation 6206 'add' 'add_ln813_379' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6207 [1/1] (1.20ns)   --->   "%add_ln813_384 = add i8 %sext_ln818_24, i8 %sext_ln818_109"   --->   Operation 6207 'add' 'add_ln813_384' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6208 [1/1] (1.11ns)   --->   "%add_ln813_407 = add i7 %sext_ln17_755, i7 %sext_ln17_771"   --->   Operation 6208 'add' 'add_ln813_407' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6209 [1/1] (1.11ns)   --->   "%add_ln813_409 = add i7 %sext_ln17_779, i7 %sext_ln17_794"   --->   Operation 6209 'add' 'add_ln813_409' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6210 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i7 %add_ln813_409"   --->   Operation 6210 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6211 [1/1] (1.11ns)   --->   "%add_ln813_410 = add i7 %sext_ln17_808, i7 %sext_ln17_815"   --->   Operation 6211 'add' 'add_ln813_410' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6212 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i7 %add_ln813_410"   --->   Operation 6212 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6213 [1/1] (1.20ns)   --->   "%add_ln813_411 = add i8 %sext_ln813_280, i8 %sext_ln813_279"   --->   Operation 6213 'add' 'add_ln813_411' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6214 [1/1] (1.11ns)   --->   "%add_ln813_418 = add i7 %sext_ln17_968, i7 %sext_ln17_978"   --->   Operation 6214 'add' 'add_ln813_418' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6215 [1/1] (1.11ns)   --->   "%add_ln813_419 = add i7 %sext_ln17_993, i7 %sext_ln17_1014"   --->   Operation 6215 'add' 'add_ln813_419' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6216 [1/1] (1.11ns)   --->   "%add_ln813_422 = add i7 %sext_ln17_1024, i7 %sext_ln17_1036"   --->   Operation 6216 'add' 'add_ln813_422' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6217 [1/1] (1.11ns)   --->   "%add_ln813_423 = add i7 %sext_ln17_1052, i7 %sext_ln17_1078"   --->   Operation 6217 'add' 'add_ln813_423' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6218 [1/1] (1.11ns)   --->   "%add_ln813_425 = add i7 %sext_ln17_1093, i7 %sext_ln17_1105"   --->   Operation 6218 'add' 'add_ln813_425' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6219 [1/1] (1.11ns)   --->   "%add_ln813_426 = add i7 %sext_ln17_1123, i7 %sext_ln17_1133"   --->   Operation 6219 'add' 'add_ln813_426' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6220 [1/1] (1.11ns)   --->   "%add_ln813_430 = add i7 %sext_ln17_1139, i7 %sext_ln17_1161"   --->   Operation 6220 'add' 'add_ln813_430' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6221 [1/1] (1.11ns)   --->   "%add_ln813_431 = add i7 %sext_ln17_1185, i7 %sext_ln17_1233"   --->   Operation 6221 'add' 'add_ln813_431' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6222 [1/1] (1.11ns)   --->   "%add_ln813_433 = add i7 %sext_ln17_1236, i7 %sext_ln17_1245"   --->   Operation 6222 'add' 'add_ln813_433' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6223 [1/1] (1.11ns)   --->   "%add_ln813_434 = add i7 %sext_ln17_1261, i7 %sext_ln17_1272"   --->   Operation 6223 'add' 'add_ln813_434' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6224 [1/1] (1.11ns)   --->   "%add_ln813_437 = add i7 %sext_ln17_1283, i7 %sext_ln17_1328"   --->   Operation 6224 'add' 'add_ln813_437' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6225 [1/1] (1.11ns)   --->   "%add_ln813_438 = add i7 %sext_ln17_1345, i7 %sext_ln17_32"   --->   Operation 6225 'add' 'add_ln813_438' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6226 [1/1] (1.03ns)   --->   "%add_ln813_440 = add i6 %sext_ln17_75, i6 %sext_ln17_135"   --->   Operation 6226 'add' 'add_ln813_440' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i6 %add_ln813_440"   --->   Operation 6227 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6228 [1/1] (1.03ns)   --->   "%add_ln813_441 = add i6 %sext_ln17_201, i6 %sext_ln17_269"   --->   Operation 6228 'add' 'add_ln813_441' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6229 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i6 %add_ln813_441"   --->   Operation 6229 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6230 [1/1] (1.11ns)   --->   "%add_ln813_442 = add i7 %sext_ln813_296, i7 %sext_ln813_295"   --->   Operation 6230 'add' 'add_ln813_442' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6231 [1/1] (1.03ns)   --->   "%add_ln813_447 = add i6 %sext_ln17_298, i6 %sext_ln17_384"   --->   Operation 6231 'add' 'add_ln813_447' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6232 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i6 %add_ln813_447"   --->   Operation 6232 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6233 [1/1] (1.03ns)   --->   "%add_ln813_448 = add i6 %sext_ln17_420, i6 %sext_ln17_502"   --->   Operation 6233 'add' 'add_ln813_448' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6234 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i6 %add_ln813_448"   --->   Operation 6234 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6235 [1/1] (1.11ns)   --->   "%add_ln813_449 = add i7 %sext_ln813_299, i7 %sext_ln813_298"   --->   Operation 6235 'add' 'add_ln813_449' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6236 [1/1] (1.03ns)   --->   "%add_ln813_450 = add i6 %sext_ln17_513, i6 %sext_ln17_622"   --->   Operation 6236 'add' 'add_ln813_450' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6237 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i6 %add_ln813_450"   --->   Operation 6237 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6238 [1/1] (1.03ns)   --->   "%add_ln813_451 = add i6 %sext_ln17_636, i6 %sext_ln17_668"   --->   Operation 6238 'add' 'add_ln813_451' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6239 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i6 %add_ln813_451"   --->   Operation 6239 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6240 [1/1] (1.11ns)   --->   "%add_ln813_452 = add i7 %sext_ln813_302, i7 %sext_ln813_301"   --->   Operation 6240 'add' 'add_ln813_452' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6241 [1/1] (1.03ns)   --->   "%add_ln813_454 = add i6 %sext_ln17_718, i6 %sext_ln17_867"   --->   Operation 6241 'add' 'add_ln813_454' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6242 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i6 %add_ln813_454"   --->   Operation 6242 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6243 [1/1] (1.03ns)   --->   "%add_ln813_455 = add i6 %sext_ln17_901, i6 %sext_ln17_942"   --->   Operation 6243 'add' 'add_ln813_455' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6244 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i6 %add_ln813_455"   --->   Operation 6244 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6245 [1/1] (1.11ns)   --->   "%add_ln813_456 = add i7 %sext_ln813_305, i7 %sext_ln813_304"   --->   Operation 6245 'add' 'add_ln813_456' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6246 [1/1] (1.03ns)   --->   "%add_ln813_457 = add i6 %sext_ln17_953, i6 %sext_ln17_1056"   --->   Operation 6246 'add' 'add_ln813_457' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6247 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i6 %add_ln813_457"   --->   Operation 6247 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6248 [1/1] (1.03ns)   --->   "%add_ln813_458 = add i6 %sext_ln17_1168, i6 %sext_ln17_1200"   --->   Operation 6248 'add' 'add_ln813_458' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6249 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i6 %add_ln813_458"   --->   Operation 6249 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6250 [1/1] (1.11ns)   --->   "%add_ln813_459 = add i7 %sext_ln813_308, i7 %sext_ln813_307"   --->   Operation 6250 'add' 'add_ln813_459' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6251 [1/1] (1.03ns)   --->   "%add_ln813_462 = add i6 %sext_ln17_1279, i6 %sext_ln17_1296"   --->   Operation 6251 'add' 'add_ln813_462' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6252 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i6 %add_ln813_462"   --->   Operation 6252 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6253 [1/1] (1.03ns)   --->   "%add_ln813_463 = add i6 %sext_ln17_1316, i6 %sext_ln17_118"   --->   Operation 6253 'add' 'add_ln813_463' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6254 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i6 %add_ln813_463"   --->   Operation 6254 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6255 [1/1] (1.11ns)   --->   "%add_ln813_464 = add i7 %sext_ln813_311, i7 %sext_ln813_310"   --->   Operation 6255 'add' 'add_ln813_464' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6256 [1/1] (0.94ns)   --->   "%add_ln813_465 = add i5 %sext_ln17_153, i5 %sext_ln17_177"   --->   Operation 6256 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6257 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i5 %add_ln813_465"   --->   Operation 6257 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6258 [1/1] (0.94ns)   --->   "%add_ln813_466 = add i5 %sext_ln17_225, i5 %sext_ln17_253"   --->   Operation 6258 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6259 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i5 %add_ln813_466"   --->   Operation 6259 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6260 [1/1] (1.03ns)   --->   "%add_ln813_467 = add i6 %sext_ln813_314, i6 %sext_ln813_313"   --->   Operation 6260 'add' 'add_ln813_467' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6261 [1/1] (0.94ns)   --->   "%add_ln813_469 = add i5 %sext_ln17_287, i5 %sext_ln17_316"   --->   Operation 6261 'add' 'add_ln813_469' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6262 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i5 %add_ln813_469"   --->   Operation 6262 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6263 [1/1] (0.94ns)   --->   "%add_ln813_470 = add i5 %sext_ln17_379, i5 %sext_ln17_394"   --->   Operation 6263 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6264 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i5 %add_ln813_470"   --->   Operation 6264 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6265 [1/1] (1.03ns)   --->   "%add_ln813_471 = add i6 %sext_ln813_317, i6 %sext_ln813_316"   --->   Operation 6265 'add' 'add_ln813_471' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6266 [1/1] (0.94ns)   --->   "%add_ln813_472 = add i5 %sext_ln17_406, i5 %sext_ln17_433"   --->   Operation 6266 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6267 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i5 %add_ln813_472"   --->   Operation 6267 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6268 [1/1] (0.94ns)   --->   "%add_ln813_473 = add i5 %sext_ln17_444, i5 %sext_ln17_452"   --->   Operation 6268 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i5 %add_ln813_473"   --->   Operation 6269 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6270 [1/1] (1.03ns)   --->   "%add_ln813_474 = add i6 %sext_ln813_320, i6 %sext_ln813_319"   --->   Operation 6270 'add' 'add_ln813_474' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6271 [1/1] (0.94ns)   --->   "%add_ln813_478 = add i5 %sext_ln17_566, i5 %sext_ln17_628"   --->   Operation 6271 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6272 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i5 %add_ln813_478"   --->   Operation 6272 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6273 [1/1] (0.94ns)   --->   "%add_ln813_479 = add i5 %sext_ln17_825, i5 %sext_ln17_850"   --->   Operation 6273 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6274 [1/1] (0.00ns)   --->   "%sext_ln813_324 = sext i5 %add_ln813_479"   --->   Operation 6274 'sext' 'sext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6275 [1/1] (1.03ns)   --->   "%add_ln813_480 = add i6 %sext_ln813_324, i6 %sext_ln813_323"   --->   Operation 6275 'add' 'add_ln813_480' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6276 [1/1] (0.94ns)   --->   "%add_ln813_481 = add i5 %sext_ln17_892, i5 %sext_ln17_924"   --->   Operation 6276 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6277 [1/1] (0.00ns)   --->   "%sext_ln813_326 = sext i5 %add_ln813_481"   --->   Operation 6277 'sext' 'sext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6278 [1/1] (0.94ns)   --->   "%add_ln813_482 = add i5 %sext_ln17_983, i5 %sext_ln17_999"   --->   Operation 6278 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6279 [1/1] (0.00ns)   --->   "%sext_ln813_327 = sext i5 %add_ln813_482"   --->   Operation 6279 'sext' 'sext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6280 [1/1] (1.03ns)   --->   "%add_ln813_483 = add i6 %sext_ln813_327, i6 %sext_ln813_326"   --->   Operation 6280 'add' 'add_ln813_483' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6281 [1/1] (0.94ns)   --->   "%add_ln813_485 = add i5 %sext_ln17_1116, i5 %sext_ln17_1178"   --->   Operation 6281 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6282 [1/1] (0.00ns)   --->   "%sext_ln813_330 = sext i5 %add_ln813_485"   --->   Operation 6282 'sext' 'sext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6283 [1/1] (0.94ns)   --->   "%add_ln813_486 = add i5 %sext_ln17_1193, i5 30"   --->   Operation 6283 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6284 [1/1] (0.00ns)   --->   "%sext_ln813_331 = sext i5 %add_ln813_486"   --->   Operation 6284 'sext' 'sext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6285 [1/1] (1.03ns)   --->   "%add_ln813_487 = add i6 %sext_ln813_331, i6 %sext_ln813_330"   --->   Operation 6285 'add' 'add_ln813_487' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6286 [1/1] (0.83ns)   --->   "%add_ln813_488 = add i4 %sext_ln17_37, i4 %sext_ln17_125"   --->   Operation 6286 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln813_333 = sext i4 %add_ln813_488"   --->   Operation 6287 'sext' 'sext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6288 [1/1] (0.83ns)   --->   "%add_ln813_489 = add i4 %sext_ln17_208, i4 %sext_ln17_242"   --->   Operation 6288 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6289 [1/1] (0.00ns)   --->   "%sext_ln813_334 = sext i4 %add_ln813_489"   --->   Operation 6289 'sext' 'sext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6290 [1/1] (0.94ns)   --->   "%add_ln813_490 = add i5 %sext_ln813_334, i5 %sext_ln813_333"   --->   Operation 6290 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6291 [1/1] (0.83ns)   --->   "%add_ln813_493 = add i4 %sext_ln17_347, i4 %sext_ln17_359"   --->   Operation 6291 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6292 [1/1] (0.00ns)   --->   "%sext_ln813_337 = sext i4 %add_ln813_493"   --->   Operation 6292 'sext' 'sext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6293 [1/1] (0.94ns)   --->   "%add_ln813_494 = add i5 %sext_ln813_337, i5 %sext_ln813_256"   --->   Operation 6293 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln813_338 = sext i5 %add_ln813_494"   --->   Operation 6294 'sext' 'sext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6295 [1/1] (0.83ns)   --->   "%add_ln813_495 = add i4 %sext_ln17_370, i4 %sext_ln17_560"   --->   Operation 6295 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln813_339 = sext i4 %add_ln813_495"   --->   Operation 6296 'sext' 'sext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6297 [1/1] (0.83ns)   --->   "%add_ln813_496 = add i4 %sext_ln17_590, i4 %sext_ln17_648"   --->   Operation 6297 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6298 [1/1] (0.00ns)   --->   "%sext_ln813_340 = sext i4 %add_ln813_496"   --->   Operation 6298 'sext' 'sext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6299 [1/1] (0.94ns)   --->   "%add_ln813_497 = add i5 %sext_ln813_340, i5 %sext_ln813_339"   --->   Operation 6299 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln813_341 = sext i5 %add_ln813_497"   --->   Operation 6300 'sext' 'sext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6301 [1/1] (1.03ns)   --->   "%add_ln813_498 = add i6 %sext_ln813_341, i6 %sext_ln813_338"   --->   Operation 6301 'add' 'add_ln813_498' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6302 [1/1] (0.00ns)   --->   "%sext_ln813_342 = sext i6 %add_ln813_498"   --->   Operation 6302 'sext' 'sext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6303 [1/1] (0.83ns)   --->   "%add_ln813_499 = add i4 %sext_ln17_704, i4 %sext_ln17_713"   --->   Operation 6303 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6304 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i4 %add_ln813_499"   --->   Operation 6304 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6305 [1/1] (0.94ns)   --->   "%add_ln813_500 = add i5 %sext_ln813_260, i5 %sext_ln813_343"   --->   Operation 6305 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6306 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i5 %add_ln813_500"   --->   Operation 6306 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6307 [1/1] (0.83ns)   --->   "%add_ln813_501 = add i4 %sext_ln17_1033, i4 %sext_ln17_1066"   --->   Operation 6307 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6308 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i4 %add_ln813_501"   --->   Operation 6308 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6309 [1/1] (0.83ns)   --->   "%add_ln813_502 = add i4 %sext_ln17_1083, i4 %sext_ln17_1322"   --->   Operation 6309 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6310 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i4 %add_ln813_502"   --->   Operation 6310 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6311 [1/1] (0.94ns)   --->   "%add_ln813_503 = add i5 %sext_ln813_346, i5 %sext_ln813_345"   --->   Operation 6311 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6312 [1/1] (0.00ns)   --->   "%sext_ln813_347 = sext i5 %add_ln813_503"   --->   Operation 6312 'sext' 'sext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6313 [1/1] (1.03ns)   --->   "%add_ln813_504 = add i6 %sext_ln813_347, i6 %sext_ln813_344"   --->   Operation 6313 'add' 'add_ln813_504' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6314 [1/1] (0.00ns)   --->   "%sext_ln813_348 = sext i6 %add_ln813_504"   --->   Operation 6314 'sext' 'sext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6315 [1/1] (1.11ns)   --->   "%add_ln813_505 = add i7 %sext_ln813_348, i7 %sext_ln813_342"   --->   Operation 6315 'add' 'add_ln813_505' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6316 [1/1] (1.11ns)   --->   "%add_ln813_534 = add i7 %sext_ln17_569, i7 %sext_ln17_587"   --->   Operation 6316 'add' 'add_ln813_534' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6317 [1/1] (1.11ns)   --->   "%add_ln813_535 = add i7 %sext_ln17_643, i7 %sext_ln17_650"   --->   Operation 6317 'add' 'add_ln813_535' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6318 [1/1] (1.11ns)   --->   "%add_ln813_541 = add i7 %sext_ln17_696, i7 %sext_ln17_719"   --->   Operation 6318 'add' 'add_ln813_541' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6319 [1/1] (1.11ns)   --->   "%add_ln813_543 = add i7 %sext_ln17_754, i7 %sext_ln17_781"   --->   Operation 6319 'add' 'add_ln813_543' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6320 [1/1] (0.00ns)   --->   "%sext_ln813_368 = sext i7 %add_ln813_543"   --->   Operation 6320 'sext' 'sext_ln813_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6321 [1/1] (1.11ns)   --->   "%add_ln813_544 = add i7 %sext_ln17_792, i7 %sext_ln17_847"   --->   Operation 6321 'add' 'add_ln813_544' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6322 [1/1] (0.00ns)   --->   "%sext_ln813_369 = sext i7 %add_ln813_544"   --->   Operation 6322 'sext' 'sext_ln813_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6323 [1/1] (1.20ns)   --->   "%add_ln813_545 = add i8 %sext_ln813_369, i8 %sext_ln813_368"   --->   Operation 6323 'add' 'add_ln813_545' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6324 [1/1] (1.11ns)   --->   "%add_ln813_550 = add i7 %sext_ln17_894, i7 %sext_ln17_912"   --->   Operation 6324 'add' 'add_ln813_550' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6325 [1/1] (1.11ns)   --->   "%add_ln813_551 = add i7 %sext_ln17_1030, i7 %sext_ln17_1052"   --->   Operation 6325 'add' 'add_ln813_551' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6326 [1/1] (1.11ns)   --->   "%add_ln813_555 = add i7 %sext_ln17_1088, i7 %sext_ln17_1093"   --->   Operation 6326 'add' 'add_ln813_555' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6327 [1/1] (0.00ns)   --->   "%sext_ln813_374 = sext i7 %add_ln813_555"   --->   Operation 6327 'sext' 'sext_ln813_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6328 [1/1] (1.11ns)   --->   "%add_ln813_556 = add i7 %sext_ln17_1099, i7 %sext_ln17_1114"   --->   Operation 6328 'add' 'add_ln813_556' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6329 [1/1] (0.00ns)   --->   "%sext_ln813_375 = sext i7 %add_ln813_556"   --->   Operation 6329 'sext' 'sext_ln813_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6330 [1/1] (1.20ns)   --->   "%add_ln813_557 = add i8 %sext_ln813_375, i8 %sext_ln813_374"   --->   Operation 6330 'add' 'add_ln813_557' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6331 [1/1] (1.11ns)   --->   "%add_ln813_558 = add i7 %sext_ln17_1152, i7 %sext_ln17_1160"   --->   Operation 6331 'add' 'add_ln813_558' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6332 [1/1] (0.00ns)   --->   "%sext_ln813_376 = sext i7 %add_ln813_558"   --->   Operation 6332 'sext' 'sext_ln813_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6333 [1/1] (1.11ns)   --->   "%add_ln813_559 = add i7 %sext_ln17_1220, i7 %sext_ln17_1240"   --->   Operation 6333 'add' 'add_ln813_559' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6334 [1/1] (0.00ns)   --->   "%sext_ln813_377 = sext i7 %add_ln813_559"   --->   Operation 6334 'sext' 'sext_ln813_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6335 [1/1] (1.20ns)   --->   "%add_ln813_560 = add i8 %sext_ln813_377, i8 %sext_ln813_376"   --->   Operation 6335 'add' 'add_ln813_560' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6336 [1/1] (1.11ns)   --->   "%add_ln813_562 = add i7 %sext_ln17_1257, i7 %sext_ln17_1276"   --->   Operation 6336 'add' 'add_ln813_562' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6337 [1/1] (1.11ns)   --->   "%add_ln813_563 = add i7 %sext_ln17_1285, i7 %sext_ln17_1297"   --->   Operation 6337 'add' 'add_ln813_563' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6338 [1/1] (1.11ns)   --->   "%add_ln813_565 = add i7 %sext_ln17_1312, i7 %sext_ln17_16"   --->   Operation 6338 'add' 'add_ln813_565' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6339 [1/1] (1.03ns)   --->   "%add_ln813_566 = add i6 %sext_ln17_63, i6 %sext_ln17_80"   --->   Operation 6339 'add' 'add_ln813_566' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6340 [1/1] (0.00ns)   --->   "%sext_ln813_381 = sext i6 %add_ln813_566"   --->   Operation 6340 'sext' 'sext_ln813_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6341 [1/1] (1.11ns)   --->   "%add_ln813_567 = add i7 %sext_ln813_381, i7 %sext_ln17_51"   --->   Operation 6341 'add' 'add_ln813_567' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6342 [1/1] (1.03ns)   --->   "%add_ln813_573 = add i6 %sext_ln17_96, i6 %sext_ln17_165"   --->   Operation 6342 'add' 'add_ln813_573' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6343 [1/1] (0.00ns)   --->   "%sext_ln813_383 = sext i6 %add_ln813_573"   --->   Operation 6343 'sext' 'sext_ln813_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6344 [1/1] (1.03ns)   --->   "%add_ln813_574 = add i6 %sext_ln17_279, i6 %sext_ln17_298"   --->   Operation 6344 'add' 'add_ln813_574' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln813_384 = sext i6 %add_ln813_574"   --->   Operation 6345 'sext' 'sext_ln813_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6346 [1/1] (1.11ns)   --->   "%add_ln813_575 = add i7 %sext_ln813_384, i7 %sext_ln813_383"   --->   Operation 6346 'add' 'add_ln813_575' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6347 [1/1] (1.03ns)   --->   "%add_ln813_576 = add i6 %sext_ln17_319, i6 %sext_ln17_344"   --->   Operation 6347 'add' 'add_ln813_576' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6348 [1/1] (0.00ns)   --->   "%sext_ln813_386 = sext i6 %add_ln813_576"   --->   Operation 6348 'sext' 'sext_ln813_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6349 [1/1] (1.03ns)   --->   "%add_ln813_577 = add i6 %sext_ln17_420, i6 %sext_ln17_497"   --->   Operation 6349 'add' 'add_ln813_577' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6350 [1/1] (0.00ns)   --->   "%sext_ln813_387 = sext i6 %add_ln813_577"   --->   Operation 6350 'sext' 'sext_ln813_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6351 [1/1] (1.11ns)   --->   "%add_ln813_578 = add i7 %sext_ln813_387, i7 %sext_ln813_386"   --->   Operation 6351 'add' 'add_ln813_578' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6352 [1/1] (1.03ns)   --->   "%add_ln813_580 = add i6 %sext_ln17_614, i6 %sext_ln17_620"   --->   Operation 6352 'add' 'add_ln813_580' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6353 [1/1] (0.00ns)   --->   "%sext_ln813_389 = sext i6 %add_ln813_580"   --->   Operation 6353 'sext' 'sext_ln813_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6354 [1/1] (1.03ns)   --->   "%add_ln813_581 = add i6 %sext_ln17_687, i6 %sext_ln17_753"   --->   Operation 6354 'add' 'add_ln813_581' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6355 [1/1] (0.00ns)   --->   "%sext_ln813_390 = sext i6 %add_ln813_581"   --->   Operation 6355 'sext' 'sext_ln813_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6356 [1/1] (1.11ns)   --->   "%add_ln813_582 = add i7 %sext_ln813_390, i7 %sext_ln813_389"   --->   Operation 6356 'add' 'add_ln813_582' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6357 [1/1] (1.03ns)   --->   "%add_ln813_583 = add i6 %sext_ln17_814, i6 %sext_ln17_877"   --->   Operation 6357 'add' 'add_ln813_583' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6358 [1/1] (0.00ns)   --->   "%sext_ln813_392 = sext i6 %add_ln813_583"   --->   Operation 6358 'sext' 'sext_ln813_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6359 [1/1] (1.03ns)   --->   "%add_ln813_584 = add i6 %sext_ln17_914, i6 %sext_ln17_980"   --->   Operation 6359 'add' 'add_ln813_584' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6360 [1/1] (0.00ns)   --->   "%sext_ln813_393 = sext i6 %add_ln813_584"   --->   Operation 6360 'sext' 'sext_ln813_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6361 [1/1] (1.11ns)   --->   "%add_ln813_585 = add i7 %sext_ln813_393, i7 %sext_ln813_392"   --->   Operation 6361 'add' 'add_ln813_585' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6362 [1/1] (1.03ns)   --->   "%add_ln813_588 = add i6 %sext_ln17_1025, i6 %sext_ln17_1079"   --->   Operation 6362 'add' 'add_ln813_588' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln813_395 = sext i6 %add_ln813_588"   --->   Operation 6363 'sext' 'sext_ln813_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6364 [1/1] (1.03ns)   --->   "%add_ln813_589 = add i6 %sext_ln17_1142, i6 %sext_ln17_1171"   --->   Operation 6364 'add' 'add_ln813_589' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6365 [1/1] (0.00ns)   --->   "%sext_ln813_396 = sext i6 %add_ln813_589"   --->   Operation 6365 'sext' 'sext_ln813_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6366 [1/1] (1.11ns)   --->   "%add_ln813_590 = add i7 %sext_ln813_396, i7 %sext_ln813_395"   --->   Operation 6366 'add' 'add_ln813_590' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6367 [1/1] (1.03ns)   --->   "%add_ln813_591 = add i6 %sext_ln17_1179, i6 %sext_ln17_1212"   --->   Operation 6367 'add' 'add_ln813_591' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6368 [1/1] (0.00ns)   --->   "%sext_ln813_398 = sext i6 %add_ln813_591"   --->   Operation 6368 'sext' 'sext_ln813_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6369 [1/1] (1.03ns)   --->   "%add_ln813_592 = add i6 %sext_ln17_1325, i6 %sext_ln17_1342"   --->   Operation 6369 'add' 'add_ln813_592' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6370 [1/1] (0.00ns)   --->   "%sext_ln813_399 = sext i6 %add_ln813_592"   --->   Operation 6370 'sext' 'sext_ln813_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6371 [1/1] (1.11ns)   --->   "%add_ln813_593 = add i7 %sext_ln813_399, i7 %sext_ln813_398"   --->   Operation 6371 'add' 'add_ln813_593' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6372 [1/1] (0.00ns)   --->   "%sext_ln813_401 = sext i5 %add_ln813_229"   --->   Operation 6372 'sext' 'sext_ln813_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6373 [1/1] (0.94ns)   --->   "%add_ln813_595 = add i5 %sext_ln17_182, i5 %sext_ln17_254"   --->   Operation 6373 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6374 [1/1] (0.00ns)   --->   "%sext_ln813_402 = sext i5 %add_ln813_595"   --->   Operation 6374 'sext' 'sext_ln813_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6375 [1/1] (1.03ns)   --->   "%add_ln813_596 = add i6 %sext_ln813_402, i6 %sext_ln813_401"   --->   Operation 6375 'add' 'add_ln813_596' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6376 [1/1] (0.94ns)   --->   "%add_ln813_597 = add i5 %sext_ln17_408, i5 %sext_ln17_508"   --->   Operation 6376 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6377 [1/1] (0.94ns)   --->   "%add_ln813_598 = add i5 %sext_ln17_580, i5 %sext_ln17_628"   --->   Operation 6377 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6378 [1/1] (0.00ns)   --->   "%sext_ln813_405 = sext i5 %add_ln813_598"   --->   Operation 6378 'sext' 'sext_ln813_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6379 [1/1] (1.03ns)   --->   "%add_ln813_599 = add i6 %sext_ln813_405, i6 %sext_ln17_523"   --->   Operation 6379 'add' 'add_ln813_599' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6380 [1/1] (0.94ns)   --->   "%add_ln813_604 = add i5 %sext_ln17_655, i5 %sext_ln17_707"   --->   Operation 6380 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6381 [1/1] (0.00ns)   --->   "%sext_ln813_408 = sext i5 %add_ln813_604"   --->   Operation 6381 'sext' 'sext_ln813_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6382 [1/1] (0.94ns)   --->   "%add_ln813_605 = add i5 %sext_ln17_742, i5 %sext_ln17_805"   --->   Operation 6382 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6383 [1/1] (0.00ns)   --->   "%sext_ln813_409 = sext i5 %add_ln813_605"   --->   Operation 6383 'sext' 'sext_ln813_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6384 [1/1] (1.03ns)   --->   "%add_ln813_606 = add i6 %sext_ln813_409, i6 %sext_ln813_408"   --->   Operation 6384 'add' 'add_ln813_606' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6385 [1/1] (0.94ns)   --->   "%add_ln813_607 = add i5 %sext_ln17_828, i5 %sext_ln17_832"   --->   Operation 6385 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6386 [1/1] (0.00ns)   --->   "%sext_ln813_411 = sext i5 %add_ln813_607"   --->   Operation 6386 'sext' 'sext_ln813_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6387 [1/1] (0.94ns)   --->   "%add_ln813_608 = add i5 %sext_ln17_931, i5 %sext_ln17_949"   --->   Operation 6387 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6388 [1/1] (0.00ns)   --->   "%sext_ln813_412 = sext i5 %add_ln813_608"   --->   Operation 6388 'sext' 'sext_ln813_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6389 [1/1] (1.03ns)   --->   "%add_ln813_609 = add i6 %sext_ln813_412, i6 %sext_ln813_411"   --->   Operation 6389 'add' 'add_ln813_609' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6390 [1/1] (0.94ns)   --->   "%add_ln813_611 = add i5 %sext_ln17_962, i5 %sext_ln17_982"   --->   Operation 6390 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6391 [1/1] (0.00ns)   --->   "%sext_ln813_415 = sext i5 %add_ln813_611"   --->   Operation 6391 'sext' 'sext_ln813_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6392 [1/1] (0.94ns)   --->   "%add_ln813_612 = add i5 %sext_ln17_998, i5 %sext_ln17_1012"   --->   Operation 6392 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6393 [1/1] (0.00ns)   --->   "%sext_ln813_416 = sext i5 %add_ln813_612"   --->   Operation 6393 'sext' 'sext_ln813_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6394 [1/1] (1.03ns)   --->   "%add_ln813_613 = add i6 %sext_ln813_416, i6 %sext_ln813_415"   --->   Operation 6394 'add' 'add_ln813_613' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6395 [1/1] (0.94ns)   --->   "%add_ln813_614 = add i5 %sext_ln17_1041, i5 %sext_ln17_1069"   --->   Operation 6395 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln813_418 = sext i5 %add_ln813_614"   --->   Operation 6396 'sext' 'sext_ln813_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6397 [1/1] (0.94ns)   --->   "%add_ln813_615 = add i5 %sext_ln17_1195, i5 %sext_ln17_1231"   --->   Operation 6397 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6398 [1/1] (0.00ns)   --->   "%sext_ln813_419 = sext i5 %add_ln813_615"   --->   Operation 6398 'sext' 'sext_ln813_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6399 [1/1] (1.03ns)   --->   "%add_ln813_616 = add i6 %sext_ln813_419, i6 %sext_ln813_418"   --->   Operation 6399 'add' 'add_ln813_616' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6400 [1/1] (0.94ns)   --->   "%add_ln813_619 = add i5 %sext_ln17_1270, i5 %sext_ln17_1308"   --->   Operation 6400 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln813_422 = sext i5 %add_ln813_619"   --->   Operation 6401 'sext' 'sext_ln813_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6402 [1/1] (0.94ns)   --->   "%add_ln813_620 = add i5 %sext_ln17_1335, i5 %sext_ln17_33"   --->   Operation 6402 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln813_423 = sext i5 %add_ln813_620"   --->   Operation 6403 'sext' 'sext_ln813_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6404 [1/1] (1.03ns)   --->   "%add_ln813_621 = add i6 %sext_ln813_423, i6 %sext_ln813_422"   --->   Operation 6404 'add' 'add_ln813_621' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6405 [1/1] (0.83ns)   --->   "%add_ln813_622 = add i4 %sext_ln17_125, i4 %sext_ln17_226"   --->   Operation 6405 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6406 [1/1] (0.00ns)   --->   "%sext_ln813_425 = sext i4 %add_ln813_622"   --->   Operation 6406 'sext' 'sext_ln813_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6407 [1/1] (0.83ns)   --->   "%add_ln813_623 = add i4 %sext_ln17_264, i4 %sext_ln17_431"   --->   Operation 6407 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln813_426 = sext i4 %add_ln813_623"   --->   Operation 6408 'sext' 'sext_ln813_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6409 [1/1] (0.94ns)   --->   "%add_ln813_624 = add i5 %sext_ln813_426, i5 %sext_ln813_425"   --->   Operation 6409 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6410 [1/1] (0.83ns)   --->   "%add_ln813_626 = add i4 %sext_ln17_450, i4 %sext_ln17_456"   --->   Operation 6410 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6411 [1/1] (0.00ns)   --->   "%sext_ln813_429 = sext i4 %add_ln813_626"   --->   Operation 6411 'sext' 'sext_ln813_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6412 [1/1] (0.83ns)   --->   "%add_ln813_627 = add i4 %sext_ln17_529, i4 %sext_ln17_669"   --->   Operation 6412 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6413 [1/1] (0.00ns)   --->   "%sext_ln813_430 = sext i4 %add_ln813_627"   --->   Operation 6413 'sext' 'sext_ln813_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6414 [1/1] (0.94ns)   --->   "%add_ln813_628 = add i5 %sext_ln813_430, i5 %sext_ln813_429"   --->   Operation 6414 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6415 [1/1] (0.00ns)   --->   "%sext_ln813_431 = sext i5 %add_ln813_628"   --->   Operation 6415 'sext' 'sext_ln813_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6416 [1/1] (0.83ns)   --->   "%add_ln813_629 = add i4 %sext_ln17_769, i4 %sext_ln17_797"   --->   Operation 6416 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6417 [1/1] (0.00ns)   --->   "%sext_ln813_432 = sext i4 %add_ln813_629"   --->   Operation 6417 'sext' 'sext_ln813_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6418 [1/1] (0.83ns)   --->   "%add_ln813_630 = add i4 %sext_ln17_1009, i4 %sext_ln17_1206"   --->   Operation 6418 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6419 [1/1] (0.00ns)   --->   "%sext_ln813_433 = sext i4 %add_ln813_630"   --->   Operation 6419 'sext' 'sext_ln813_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6420 [1/1] (0.94ns)   --->   "%add_ln813_631 = add i5 %sext_ln813_433, i5 %sext_ln17_932"   --->   Operation 6420 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6421 [1/1] (0.00ns)   --->   "%sext_ln813_434 = sext i5 %add_ln813_631"   --->   Operation 6421 'sext' 'sext_ln813_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6422 [1/1] (1.03ns)   --->   "%add_ln813_632 = add i6 %sext_ln813_434, i6 %sext_ln813_432"   --->   Operation 6422 'add' 'add_ln813_632' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6423 [1/1] (0.00ns)   --->   "%sext_ln813_435 = sext i6 %add_ln813_632"   --->   Operation 6423 'sext' 'sext_ln813_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6424 [1/1] (1.11ns)   --->   "%add_ln813_633 = add i7 %sext_ln813_435, i7 %sext_ln813_431"   --->   Operation 6424 'add' 'add_ln813_633' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6425 [1/1] (1.28ns)   --->   "%add_ln813_638 = add i8 %a_V_246, i8 %mult_V_159"   --->   Operation 6425 'add' 'add_ln813_638' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6426 [1/1] (1.28ns)   --->   "%add_ln813_639 = add i8 %mult_V_410, i8 %mult_V_476"   --->   Operation 6426 'add' 'add_ln813_639' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6427 [1/1] (1.28ns)   --->   "%add_ln813_642 = add i8 %mult_V_1059, i8 %mult_V_1103"   --->   Operation 6427 'add' 'add_ln813_642' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6428 [1/1] (1.28ns)   --->   "%add_ln813_645 = add i8 %mult_V_1278, i8 %mult_V_1424"   --->   Operation 6428 'add' 'add_ln813_645' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6429 [1/1] (1.28ns)   --->   "%add_ln813_646 = add i8 %mult_V_1504, i8 %sext_ln818_7"   --->   Operation 6429 'add' 'add_ln813_646' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_648 = add i8 %sext_ln818_28, i8 %sext_ln818_103"   --->   Operation 6430 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6431 [1/1] (1.20ns)   --->   "%add_ln813_649 = add i8 %sext_ln818_112, i8 %sext_ln818_124"   --->   Operation 6431 'add' 'add_ln813_649' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6432 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_650 = add i8 %add_ln813_649, i8 %add_ln813_648"   --->   Operation 6432 'add' 'add_ln813_650' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_653 = add i8 %sext_ln818_146, i8 %sext_ln818_162"   --->   Operation 6433 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6434 [1/1] (1.20ns)   --->   "%add_ln813_654 = add i8 %sext_ln818_187, i8 %sext_ln818_203"   --->   Operation 6434 'add' 'add_ln813_654' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6435 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_655 = add i8 %add_ln813_654, i8 %add_ln813_653"   --->   Operation 6435 'add' 'add_ln813_655' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_656 = add i8 %sext_ln818_212, i8 %sext_ln818_234"   --->   Operation 6436 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6437 [1/1] (1.20ns)   --->   "%add_ln813_657 = add i8 %sext_ln818_237, i8 %sext_ln818_247"   --->   Operation 6437 'add' 'add_ln813_657' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6438 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_658 = add i8 %add_ln813_657, i8 %add_ln813_656"   --->   Operation 6438 'add' 'add_ln813_658' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6439 [1/1] (1.20ns)   --->   "%add_ln813_660 = add i8 %sext_ln818_262, i8 %sext_ln818_266"   --->   Operation 6439 'add' 'add_ln813_660' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6440 [1/1] (1.11ns)   --->   "%add_ln813_663 = add i7 %sext_ln17_90, i7 %sext_ln17_134"   --->   Operation 6440 'add' 'add_ln813_663' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6441 [1/1] (1.11ns)   --->   "%add_ln813_664 = add i7 %sext_ln17_188, i7 %sext_ln17_235"   --->   Operation 6441 'add' 'add_ln813_664' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6442 [1/1] (1.11ns)   --->   "%add_ln813_669 = add i7 %sext_ln17_245, i7 %sext_ln17_282"   --->   Operation 6442 'add' 'add_ln813_669' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6443 [1/1] (1.11ns)   --->   "%add_ln813_684 = add i7 %sext_ln17_695, i7 %sext_ln17_705"   --->   Operation 6443 'add' 'add_ln813_684' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6444 [1/1] (1.11ns)   --->   "%add_ln813_686 = add i7 %sext_ln17_754, i7 %sext_ln17_764"   --->   Operation 6444 'add' 'add_ln813_686' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6445 [1/1] (0.00ns)   --->   "%sext_ln813_448 = sext i7 %add_ln813_686"   --->   Operation 6445 'sext' 'sext_ln813_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6446 [1/1] (1.11ns)   --->   "%add_ln813_687 = add i7 %sext_ln17_772, i7 %sext_ln17_824"   --->   Operation 6446 'add' 'add_ln813_687' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6447 [1/1] (0.00ns)   --->   "%sext_ln813_449 = sext i7 %add_ln813_687"   --->   Operation 6447 'sext' 'sext_ln813_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6448 [1/1] (1.20ns)   --->   "%add_ln813_688 = add i8 %sext_ln813_449, i8 %sext_ln813_448"   --->   Operation 6448 'add' 'add_ln813_688' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6449 [1/1] (1.11ns)   --->   "%add_ln813_693 = add i7 %sext_ln17_913, i7 %sext_ln17_941"   --->   Operation 6449 'add' 'add_ln813_693' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6450 [1/1] (0.00ns)   --->   "%sext_ln813_452 = sext i7 %add_ln813_693"   --->   Operation 6450 'sext' 'sext_ln813_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6451 [1/1] (1.11ns)   --->   "%add_ln813_694 = add i7 %sext_ln17_990, i7 %sext_ln17_1010"   --->   Operation 6451 'add' 'add_ln813_694' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln813_453 = sext i7 %add_ln813_694"   --->   Operation 6452 'sext' 'sext_ln813_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_695 = add i8 %sext_ln813_453, i8 %sext_ln818_200"   --->   Operation 6453 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6454 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_696 = add i8 %add_ln813_695, i8 %sext_ln813_452"   --->   Operation 6454 'add' 'add_ln813_696' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6455 [1/1] (1.11ns)   --->   "%add_ln813_701 = add i7 %sext_ln17_1036, i7 %sext_ln17_1109"   --->   Operation 6455 'add' 'add_ln813_701' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6456 [1/1] (1.11ns)   --->   "%add_ln813_702 = add i7 %sext_ln17_1136, i7 %sext_ln17_1145"   --->   Operation 6456 'add' 'add_ln813_702' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6457 [1/1] (1.11ns)   --->   "%add_ln813_704 = add i7 %sext_ln17_1163, i7 %sext_ln17_1209"   --->   Operation 6457 'add' 'add_ln813_704' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6458 [1/1] (0.00ns)   --->   "%sext_ln813_456 = sext i7 %add_ln813_704"   --->   Operation 6458 'sext' 'sext_ln813_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6459 [1/1] (1.11ns)   --->   "%add_ln813_705 = add i7 %sext_ln17_1217, i7 %sext_ln17_1244"   --->   Operation 6459 'add' 'add_ln813_705' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6460 [1/1] (0.00ns)   --->   "%sext_ln813_457 = sext i7 %add_ln813_705"   --->   Operation 6460 'sext' 'sext_ln813_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6461 [1/1] (1.20ns)   --->   "%add_ln813_706 = add i8 %sext_ln813_457, i8 %sext_ln813_456"   --->   Operation 6461 'add' 'add_ln813_706' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6462 [1/1] (1.11ns)   --->   "%add_ln813_708 = add i7 %sext_ln17_1264, i7 %sext_ln17_1318"   --->   Operation 6462 'add' 'add_ln813_708' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6463 [1/1] (1.11ns)   --->   "%add_ln813_709 = add i7 %sext_ln17_1328, i7 %sext_ln17_1347"   --->   Operation 6463 'add' 'add_ln813_709' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6464 [1/1] (1.03ns)   --->   "%add_ln813_711 = add i6 %sext_ln17_15, i6 %sext_ln17_34"   --->   Operation 6464 'add' 'add_ln813_711' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6465 [1/1] (0.00ns)   --->   "%sext_ln813_460 = sext i6 %add_ln813_711"   --->   Operation 6465 'sext' 'sext_ln813_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6466 [1/1] (1.03ns)   --->   "%add_ln813_712 = add i6 %sext_ln17_156, i6 %sext_ln17_309"   --->   Operation 6466 'add' 'add_ln813_712' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6467 [1/1] (0.00ns)   --->   "%sext_ln813_461 = sext i6 %add_ln813_712"   --->   Operation 6467 'sext' 'sext_ln813_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6468 [1/1] (1.11ns)   --->   "%add_ln813_713 = add i7 %sext_ln813_461, i7 %sext_ln813_460"   --->   Operation 6468 'add' 'add_ln813_713' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6469 [1/1] (1.03ns)   --->   "%add_ln813_716 = add i6 %sext_ln17_319, i6 %sext_ln17_330"   --->   Operation 6469 'add' 'add_ln813_716' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6470 [1/1] (0.00ns)   --->   "%sext_ln813_463 = sext i6 %add_ln813_716"   --->   Operation 6470 'sext' 'sext_ln813_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6471 [1/1] (1.03ns)   --->   "%add_ln813_717 = add i6 %sext_ln17_401, i6 %sext_ln17_464"   --->   Operation 6471 'add' 'add_ln813_717' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln813_464 = sext i6 %add_ln813_717"   --->   Operation 6472 'sext' 'sext_ln813_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6473 [1/1] (1.11ns)   --->   "%add_ln813_718 = add i7 %sext_ln813_464, i7 %sext_ln813_463"   --->   Operation 6473 'add' 'add_ln813_718' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6474 [1/1] (1.03ns)   --->   "%add_ln813_719 = add i6 %sext_ln17_585, i6 %sext_ln17_596"   --->   Operation 6474 'add' 'add_ln813_719' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6475 [1/1] (0.00ns)   --->   "%sext_ln813_466 = sext i6 %add_ln813_719"   --->   Operation 6475 'sext' 'sext_ln813_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6476 [1/1] (1.03ns)   --->   "%add_ln813_720 = add i6 %sext_ln17_738, i6 %sext_ln17_814"   --->   Operation 6476 'add' 'add_ln813_720' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6477 [1/1] (0.00ns)   --->   "%sext_ln813_467 = sext i6 %add_ln813_720"   --->   Operation 6477 'sext' 'sext_ln813_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6478 [1/1] (1.11ns)   --->   "%add_ln813_721 = add i7 %sext_ln813_467, i7 %sext_ln813_466"   --->   Operation 6478 'add' 'add_ln813_721' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6479 [1/1] (1.03ns)   --->   "%add_ln813_723 = add i6 %sext_ln17_1071, i6 %sext_ln17_1080"   --->   Operation 6479 'add' 'add_ln813_723' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6480 [1/1] (0.00ns)   --->   "%sext_ln813_469 = sext i6 %add_ln813_723"   --->   Operation 6480 'sext' 'sext_ln813_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6481 [1/1] (1.03ns)   --->   "%add_ln813_724 = add i6 %sext_ln17_1089, i6 %sext_ln17_1155"   --->   Operation 6481 'add' 'add_ln813_724' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6482 [1/1] (0.00ns)   --->   "%sext_ln813_470 = sext i6 %add_ln813_724"   --->   Operation 6482 'sext' 'sext_ln813_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6483 [1/1] (1.11ns)   --->   "%add_ln813_725 = add i7 %sext_ln813_470, i7 %sext_ln813_469"   --->   Operation 6483 'add' 'add_ln813_725' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6484 [1/1] (1.03ns)   --->   "%add_ln813_726 = add i6 %sext_ln17_1191, i6 %sext_ln17_1200"   --->   Operation 6484 'add' 'add_ln813_726' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6485 [1/1] (0.94ns)   --->   "%add_ln813_727 = add i5 %sext_ln17_47, i5 %sext_ln17_59"   --->   Operation 6485 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6486 [1/1] (0.00ns)   --->   "%sext_ln813_473 = sext i5 %add_ln813_727"   --->   Operation 6486 'sext' 'sext_ln813_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6487 [1/1] (1.03ns)   --->   "%add_ln813_728 = add i6 %sext_ln813_473, i6 12"   --->   Operation 6487 'add' 'add_ln813_728' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6488 [1/1] (0.94ns)   --->   "%add_ln813_733 = add i5 %sext_ln17_101, i5 %sext_ln17_113"   --->   Operation 6488 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6489 [1/1] (0.00ns)   --->   "%sext_ln813_476 = sext i5 %add_ln813_733"   --->   Operation 6489 'sext' 'sext_ln813_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6490 [1/1] (0.94ns)   --->   "%add_ln813_734 = add i5 %sext_ln17_198, i5 %sext_ln17_225"   --->   Operation 6490 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6491 [1/1] (0.00ns)   --->   "%sext_ln813_477 = sext i5 %add_ln813_734"   --->   Operation 6491 'sext' 'sext_ln813_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6492 [1/1] (1.03ns)   --->   "%add_ln813_735 = add i6 %sext_ln813_477, i6 %sext_ln813_476"   --->   Operation 6492 'add' 'add_ln813_735' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6493 [1/1] (0.94ns)   --->   "%add_ln813_736 = add i5 %sext_ln17_256, i5 %sext_ln17_339"   --->   Operation 6493 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6494 [1/1] (0.00ns)   --->   "%sext_ln813_479 = sext i5 %add_ln813_736"   --->   Operation 6494 'sext' 'sext_ln813_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6495 [1/1] (0.94ns)   --->   "%add_ln813_737 = add i5 %sext_ln17_421, i5 %sext_ln17_498"   --->   Operation 6495 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6496 [1/1] (0.00ns)   --->   "%sext_ln813_480 = sext i5 %add_ln813_737"   --->   Operation 6496 'sext' 'sext_ln813_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6497 [1/1] (1.03ns)   --->   "%add_ln813_738 = add i6 %sext_ln813_480, i6 %sext_ln813_479"   --->   Operation 6497 'add' 'add_ln813_738' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6498 [1/1] (0.94ns)   --->   "%add_ln813_740 = add i5 %sext_ln17_517, i5 %sext_ln17_577"   --->   Operation 6498 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln813_483 = sext i5 %add_ln813_740"   --->   Operation 6499 'sext' 'sext_ln813_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6500 [1/1] (0.94ns)   --->   "%add_ln813_741 = add i5 %sext_ln17_606, i5 %sext_ln17_634"   --->   Operation 6500 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6501 [1/1] (0.00ns)   --->   "%sext_ln813_484 = sext i5 %add_ln813_741"   --->   Operation 6501 'sext' 'sext_ln813_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6502 [1/1] (1.03ns)   --->   "%add_ln813_742 = add i6 %sext_ln813_484, i6 %sext_ln813_483"   --->   Operation 6502 'add' 'add_ln813_742' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6503 [1/1] (0.94ns)   --->   "%add_ln813_743 = add i5 %sext_ln17_644, i5 %sext_ln17_667"   --->   Operation 6503 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln813_486 = sext i5 %add_ln813_743"   --->   Operation 6504 'sext' 'sext_ln813_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6505 [1/1] (0.94ns)   --->   "%add_ln813_744 = add i5 %sext_ln17_803, i5 %sext_ln17_866"   --->   Operation 6505 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6506 [1/1] (0.00ns)   --->   "%sext_ln813_487 = sext i5 %add_ln813_744"   --->   Operation 6506 'sext' 'sext_ln813_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6507 [1/1] (1.03ns)   --->   "%add_ln813_745 = add i6 %sext_ln813_487, i6 %sext_ln813_486"   --->   Operation 6507 'add' 'add_ln813_745' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6508 [1/1] (0.94ns)   --->   "%add_ln813_748 = add i5 %sext_ln17_970, i5 %sext_ln17_999"   --->   Operation 6508 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6509 [1/1] (0.00ns)   --->   "%sext_ln813_490 = sext i5 %add_ln813_748"   --->   Operation 6509 'sext' 'sext_ln813_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6510 [1/1] (1.03ns)   --->   "%add_ln813_749 = add i6 %sext_ln813_246, i6 %sext_ln813_490"   --->   Operation 6510 'add' 'add_ln813_749' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6511 [1/1] (0.94ns)   --->   "%add_ln813_750 = add i5 %sext_ln17_1063, i5 %sext_ln17_1282"   --->   Operation 6511 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6512 [1/1] (0.00ns)   --->   "%sext_ln813_492 = sext i5 %add_ln813_750"   --->   Operation 6512 'sext' 'sext_ln813_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6513 [1/1] (0.83ns)   --->   "%add_ln813_751 = add i4 %sext_ln17_125, i4 %sext_ln17_179"   --->   Operation 6513 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6514 [1/1] (0.00ns)   --->   "%sext_ln813_493 = sext i4 %add_ln813_751"   --->   Operation 6514 'sext' 'sext_ln813_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6515 [1/1] (1.03ns)   --->   "%add_ln813_752 = add i6 %sext_ln813_493, i6 %sext_ln813_492"   --->   Operation 6515 'add' 'add_ln813_752' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6516 [1/1] (0.83ns)   --->   "%add_ln813_754 = add i4 %sext_ln17_274, i4 %sext_ln17_347"   --->   Operation 6516 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6517 [1/1] (0.00ns)   --->   "%sext_ln813_496 = sext i4 %add_ln813_754"   --->   Operation 6517 'sext' 'sext_ln813_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6518 [1/1] (0.83ns)   --->   "%add_ln813_755 = add i4 %sext_ln17_489, i4 %sext_ln17_746"   --->   Operation 6518 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6519 [1/1] (0.00ns)   --->   "%sext_ln813_497 = sext i4 %add_ln813_755"   --->   Operation 6519 'sext' 'sext_ln813_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6520 [1/1] (0.94ns)   --->   "%add_ln813_756 = add i5 %sext_ln813_497, i5 %sext_ln813_496"   --->   Operation 6520 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6521 [1/1] (0.00ns)   --->   "%sext_ln813_498 = sext i5 %add_ln813_756"   --->   Operation 6521 'sext' 'sext_ln813_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6522 [1/1] (0.83ns)   --->   "%add_ln813_757 = add i4 %sext_ln17_933, i4 %sext_ln17_1118"   --->   Operation 6522 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6523 [1/1] (0.00ns)   --->   "%sext_ln813_499 = sext i4 %add_ln813_757"   --->   Operation 6523 'sext' 'sext_ln813_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6524 [1/1] (0.83ns)   --->   "%add_ln813_758 = add i4 %sext_ln17_1292, i4 %sext_ln17_1309"   --->   Operation 6524 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln813_500 = sext i4 %add_ln813_758"   --->   Operation 6525 'sext' 'sext_ln813_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6526 [1/1] (0.94ns)   --->   "%add_ln813_759 = add i5 %sext_ln813_500, i5 %sext_ln17_1227"   --->   Operation 6526 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6527 [1/1] (0.00ns)   --->   "%sext_ln813_501 = sext i5 %add_ln813_759"   --->   Operation 6527 'sext' 'sext_ln813_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6528 [1/1] (1.03ns)   --->   "%add_ln813_760 = add i6 %sext_ln813_501, i6 %sext_ln813_499"   --->   Operation 6528 'add' 'add_ln813_760' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6529 [1/1] (0.00ns)   --->   "%sext_ln813_502 = sext i6 %add_ln813_760"   --->   Operation 6529 'sext' 'sext_ln813_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6530 [1/1] (1.11ns)   --->   "%add_ln813_761 = add i7 %sext_ln813_502, i7 %sext_ln813_498"   --->   Operation 6530 'add' 'add_ln813_761' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6531 [1/1] (0.94ns)   --->   "%add_ln813_766 = add i5 %sext_ln17_1, i5 24"   --->   Operation 6531 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6532 [1/1] (0.00ns)   --->   "%sext_ln813_504 = sext i5 %add_ln813_766"   --->   Operation 6532 'sext' 'sext_ln813_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6533 [1/1] (1.11ns)   --->   "%add_ln813_782 = add i7 %sext_ln17_302, i7 %sext_ln17_310"   --->   Operation 6533 'add' 'add_ln813_782' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6534 [1/1] (1.11ns)   --->   "%add_ln813_792 = add i7 %sext_ln17_480, i7 %sext_ln17_490"   --->   Operation 6534 'add' 'add_ln813_792' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6535 [1/1] (0.00ns)   --->   "%sext_ln813_518 = sext i7 %add_ln813_792"   --->   Operation 6535 'sext' 'sext_ln813_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6536 [1/1] (1.11ns)   --->   "%add_ln813_793 = add i7 %sext_ln17_518, i7 %sext_ln17_555"   --->   Operation 6536 'add' 'add_ln813_793' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6537 [1/1] (0.00ns)   --->   "%sext_ln813_519 = sext i7 %add_ln813_793"   --->   Operation 6537 'sext' 'sext_ln813_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6538 [1/1] (1.20ns)   --->   "%add_ln813_794 = add i8 %sext_ln813_519, i8 %sext_ln813_518"   --->   Operation 6538 'add' 'add_ln813_794' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6539 [1/1] (1.11ns)   --->   "%add_ln813_801 = add i7 %sext_ln17_696, i7 %sext_ln17_706"   --->   Operation 6539 'add' 'add_ln813_801' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6540 [1/1] (0.00ns)   --->   "%sext_ln813_522 = sext i7 %add_ln813_801"   --->   Operation 6540 'sext' 'sext_ln813_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6541 [1/1] (1.11ns)   --->   "%add_ln813_802 = add i7 %sext_ln17_739, i7 %sext_ln17_755"   --->   Operation 6541 'add' 'add_ln813_802' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6542 [1/1] (0.00ns)   --->   "%sext_ln813_523 = sext i7 %add_ln813_802"   --->   Operation 6542 'sext' 'sext_ln813_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6543 [1/1] (1.20ns)   --->   "%add_ln813_803 = add i8 %sext_ln813_523, i8 %sext_ln813_522"   --->   Operation 6543 'add' 'add_ln813_803' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6544 [1/1] (1.11ns)   --->   "%add_ln813_805 = add i7 %sext_ln17_773, i7 %sext_ln17_783"   --->   Operation 6544 'add' 'add_ln813_805' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6545 [1/1] (1.11ns)   --->   "%add_ln813_806 = add i7 %sext_ln17_793, i7 %sext_ln17_885"   --->   Operation 6545 'add' 'add_ln813_806' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6546 [1/1] (1.11ns)   --->   "%add_ln813_808 = add i7 %sext_ln17_894, i7 %sext_ln17_921"   --->   Operation 6546 'add' 'add_ln813_808' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln813_526 = sext i7 %add_ln813_808"   --->   Operation 6547 'sext' 'sext_ln813_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6548 [1/1] (1.11ns)   --->   "%add_ln813_809 = add i7 %sext_ln17_934, i7 %sext_ln17_981"   --->   Operation 6548 'add' 'add_ln813_809' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6549 [1/1] (0.00ns)   --->   "%sext_ln813_527 = sext i7 %add_ln813_809"   --->   Operation 6549 'sext' 'sext_ln813_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6550 [1/1] (1.20ns)   --->   "%add_ln813_810 = add i8 %sext_ln813_527, i8 %sext_ln813_526"   --->   Operation 6550 'add' 'add_ln813_810' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6551 [1/1] (1.11ns)   --->   "%add_ln813_813 = add i7 %sext_ln17_1000, i7 %sext_ln17_1046"   --->   Operation 6551 'add' 'add_ln813_813' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6552 [1/1] (0.00ns)   --->   "%sext_ln813_528 = sext i7 %add_ln813_813"   --->   Operation 6552 'sext' 'sext_ln813_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6553 [1/1] (1.11ns)   --->   "%add_ln813_814 = add i7 %sext_ln17_1090, i7 %sext_ln17_1099"   --->   Operation 6553 'add' 'add_ln813_814' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6554 [1/1] (0.00ns)   --->   "%sext_ln813_529 = sext i7 %add_ln813_814"   --->   Operation 6554 'sext' 'sext_ln813_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6555 [1/1] (1.20ns)   --->   "%add_ln813_815 = add i8 %sext_ln813_529, i8 %sext_ln813_528"   --->   Operation 6555 'add' 'add_ln813_815' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6556 [1/1] (1.11ns)   --->   "%add_ln813_816 = add i7 %sext_ln17_1109, i7 %sext_ln17_1119"   --->   Operation 6556 'add' 'add_ln813_816' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6557 [1/1] (0.00ns)   --->   "%sext_ln813_530 = sext i7 %add_ln813_816"   --->   Operation 6557 'sext' 'sext_ln813_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6558 [1/1] (1.11ns)   --->   "%add_ln813_817 = add i7 %sext_ln17_1146, i7 %sext_ln17_1172"   --->   Operation 6558 'add' 'add_ln813_817' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6559 [1/1] (0.00ns)   --->   "%sext_ln813_531 = sext i7 %add_ln813_817"   --->   Operation 6559 'sext' 'sext_ln813_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6560 [1/1] (1.20ns)   --->   "%add_ln813_818 = add i8 %sext_ln813_531, i8 %sext_ln813_530"   --->   Operation 6560 'add' 'add_ln813_818' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6561 [1/1] (1.11ns)   --->   "%add_ln813_820 = add i7 %sext_ln17_1182, i7 %sext_ln17_1210"   --->   Operation 6561 'add' 'add_ln813_820' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6562 [1/1] (1.11ns)   --->   "%add_ln813_821 = add i7 %sext_ln17_1228, i7 %sext_ln17_1236"   --->   Operation 6562 'add' 'add_ln813_821' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6563 [1/1] (1.11ns)   --->   "%add_ln813_823 = add i7 %sext_ln17_1265, i7 %sext_ln17_1283"   --->   Operation 6563 'add' 'add_ln813_823' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6564 [1/1] (1.11ns)   --->   "%add_ln813_824 = add i7 %sext_ln17_1293, i7 %sext_ln17_1310"   --->   Operation 6564 'add' 'add_ln813_824' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6565 [1/1] (1.11ns)   --->   "%add_ln813_830 = add i7 %sext_ln17_1319, i7 %sext_ln17_1338"   --->   Operation 6565 'add' 'add_ln813_830' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6566 [1/1] (0.00ns)   --->   "%sext_ln813_536 = sext i7 %add_ln813_830"   --->   Operation 6566 'sext' 'sext_ln813_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6567 [1/1] (1.03ns)   --->   "%add_ln813_831 = add i6 %sext_ln813_504, i6 %sext_ln17_80"   --->   Operation 6567 'add' 'add_ln813_831' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6568 [1/1] (0.00ns)   --->   "%sext_ln813_537 = sext i6 %add_ln813_831"   --->   Operation 6568 'sext' 'sext_ln813_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6569 [1/1] (1.20ns)   --->   "%add_ln813_832 = add i8 %sext_ln813_537, i8 %sext_ln813_536"   --->   Operation 6569 'add' 'add_ln813_832' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6570 [1/1] (1.03ns)   --->   "%add_ln813_833 = add i6 %sext_ln17_135, i6 %sext_ln17_168"   --->   Operation 6570 'add' 'add_ln813_833' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6571 [1/1] (0.00ns)   --->   "%sext_ln813_538 = sext i6 %add_ln813_833"   --->   Operation 6571 'sext' 'sext_ln813_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6572 [1/1] (1.03ns)   --->   "%add_ln813_834 = add i6 %sext_ln17_284, i6 %sext_ln17_348"   --->   Operation 6572 'add' 'add_ln813_834' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6573 [1/1] (0.00ns)   --->   "%sext_ln813_539 = sext i6 %add_ln813_834"   --->   Operation 6573 'sext' 'sext_ln813_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6574 [1/1] (1.11ns)   --->   "%add_ln813_835 = add i7 %sext_ln813_539, i7 %sext_ln813_538"   --->   Operation 6574 'add' 'add_ln813_835' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6575 [1/1] (1.03ns)   --->   "%add_ln813_837 = add i6 %sext_ln17_384, i6 %sext_ln17_668"   --->   Operation 6575 'add' 'add_ln813_837' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6576 [1/1] (0.00ns)   --->   "%sext_ln813_541 = sext i6 %add_ln813_837"   --->   Operation 6576 'sext' 'sext_ln813_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6577 [1/1] (1.03ns)   --->   "%add_ln813_838 = add i6 %sext_ln17_687, i6 %sext_ln17_867"   --->   Operation 6577 'add' 'add_ln813_838' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6578 [1/1] (0.00ns)   --->   "%sext_ln813_542 = sext i6 %add_ln813_838"   --->   Operation 6578 'sext' 'sext_ln813_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6579 [1/1] (1.11ns)   --->   "%add_ln813_839 = add i7 %sext_ln813_542, i7 %sext_ln813_541"   --->   Operation 6579 'add' 'add_ln813_839' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6580 [1/1] (1.03ns)   --->   "%add_ln813_840 = add i6 %sext_ln17_914, i6 %sext_ln17_942"   --->   Operation 6580 'add' 'add_ln813_840' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln813_544 = sext i6 %add_ln813_840"   --->   Operation 6581 'sext' 'sext_ln813_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6582 [1/1] (1.03ns)   --->   "%add_ln813_841 = add i6 %sext_ln17_991, i6 %sext_ln17_1011"   --->   Operation 6582 'add' 'add_ln813_841' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6583 [1/1] (0.00ns)   --->   "%sext_ln813_545 = sext i6 %add_ln813_841"   --->   Operation 6583 'sext' 'sext_ln813_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6584 [1/1] (1.11ns)   --->   "%add_ln813_842 = add i7 %sext_ln813_545, i7 %sext_ln813_544"   --->   Operation 6584 'add' 'add_ln813_842' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6585 [1/1] (1.03ns)   --->   "%add_ln813_845 = add i6 %sext_ln17_1019, i6 %sext_ln17_1037"   --->   Operation 6585 'add' 'add_ln813_845' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6586 [1/1] (0.00ns)   --->   "%sext_ln813_547 = sext i6 %add_ln813_845"   --->   Operation 6586 'sext' 'sext_ln813_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6587 [1/1] (1.03ns)   --->   "%add_ln813_846 = add i6 %sext_ln17_1056, i6 %sext_ln17_1192"   --->   Operation 6587 'add' 'add_ln813_846' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6588 [1/1] (0.00ns)   --->   "%sext_ln813_548 = sext i6 %add_ln813_846"   --->   Operation 6588 'sext' 'sext_ln813_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6589 [1/1] (1.11ns)   --->   "%add_ln813_847 = add i7 %sext_ln813_548, i7 %sext_ln813_547"   --->   Operation 6589 'add' 'add_ln813_847' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6590 [1/1] (0.94ns)   --->   "%add_ln813_848 = add i5 %sext_ln17_36, i5 %sext_ln17_59"   --->   Operation 6590 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6591 [1/1] (0.00ns)   --->   "%sext_ln813_550 = sext i5 %add_ln813_848"   --->   Operation 6591 'sext' 'sext_ln813_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6592 [1/1] (0.94ns)   --->   "%add_ln813_849 = add i5 %sext_ln17_126, i5 %sext_ln17_257"   --->   Operation 6592 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6593 [1/1] (0.00ns)   --->   "%sext_ln813_551 = sext i5 %add_ln813_849"   --->   Operation 6593 'sext' 'sext_ln813_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6594 [1/1] (1.03ns)   --->   "%add_ln813_850 = add i6 %sext_ln813_551, i6 %sext_ln813_550"   --->   Operation 6594 'add' 'add_ln813_850' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6595 [1/1] (0.94ns)   --->   "%add_ln813_852 = add i5 %sext_ln17_422, i5 %sext_ln17_508"   --->   Operation 6595 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6596 [1/1] (0.00ns)   --->   "%sext_ln813_553 = sext i5 %add_ln813_852"   --->   Operation 6596 'sext' 'sext_ln813_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6597 [1/1] (0.94ns)   --->   "%add_ln813_853 = add i5 %sext_ln17_536, i5 %sext_ln17_545"   --->   Operation 6597 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6598 [1/1] (0.00ns)   --->   "%sext_ln813_554 = sext i5 %add_ln813_853"   --->   Operation 6598 'sext' 'sext_ln813_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6599 [1/1] (1.03ns)   --->   "%add_ln813_854 = add i6 %sext_ln813_554, i6 %sext_ln813_553"   --->   Operation 6599 'add' 'add_ln813_854' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6600 [1/1] (0.94ns)   --->   "%add_ln813_855 = add i5 %sext_ln17_586, i5 %sext_ln17_597"   --->   Operation 6600 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6601 [1/1] (0.00ns)   --->   "%sext_ln813_556 = sext i5 %add_ln813_855"   --->   Operation 6601 'sext' 'sext_ln813_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6602 [1/1] (0.94ns)   --->   "%add_ln813_856 = add i5 %sext_ln17_645, i5 %sext_ln17_653"   --->   Operation 6602 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6603 [1/1] (0.00ns)   --->   "%sext_ln813_557 = sext i5 %add_ln813_856"   --->   Operation 6603 'sext' 'sext_ln813_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6604 [1/1] (1.03ns)   --->   "%add_ln813_857 = add i6 %sext_ln813_557, i6 %sext_ln813_556"   --->   Operation 6604 'add' 'add_ln813_857' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6605 [1/1] (0.94ns)   --->   "%add_ln813_861 = add i5 %sext_ln17_747, i5 %sext_ln17_765"   --->   Operation 6605 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6606 [1/1] (0.00ns)   --->   "%sext_ln813_560 = sext i5 %add_ln813_861"   --->   Operation 6606 'sext' 'sext_ln813_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6607 [1/1] (0.94ns)   --->   "%add_ln813_862 = add i5 %sext_ln17_803, i5 %sext_ln17_825"   --->   Operation 6607 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6608 [1/1] (0.00ns)   --->   "%sext_ln813_561 = sext i5 %add_ln813_862"   --->   Operation 6608 'sext' 'sext_ln813_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6609 [1/1] (1.03ns)   --->   "%add_ln813_863 = add i6 %sext_ln813_561, i6 %sext_ln813_560"   --->   Operation 6609 'add' 'add_ln813_863' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6610 [1/1] (0.94ns)   --->   "%add_ln813_864 = add i5 %sext_ln17_832, i5 %sext_ln17_840"   --->   Operation 6610 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6611 [1/1] (0.00ns)   --->   "%sext_ln813_563 = sext i5 %add_ln813_864"   --->   Operation 6611 'sext' 'sext_ln813_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6612 [1/1] (0.94ns)   --->   "%add_ln813_865 = add i5 %sext_ln17_850, i5 %sext_ln17_905"   --->   Operation 6612 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6613 [1/1] (0.00ns)   --->   "%sext_ln813_564 = sext i5 %add_ln813_865"   --->   Operation 6613 'sext' 'sext_ln813_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6614 [1/1] (1.03ns)   --->   "%add_ln813_866 = add i6 %sext_ln813_564, i6 %sext_ln813_563"   --->   Operation 6614 'add' 'add_ln813_866' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6615 [1/1] (0.94ns)   --->   "%add_ln813_868 = add i5 %sext_ln17_952, i5 %sext_ln17_970"   --->   Operation 6615 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln813_567 = sext i5 %add_ln813_868"   --->   Operation 6616 'sext' 'sext_ln813_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6617 [1/1] (0.94ns)   --->   "%add_ln813_869 = add i5 %sext_ln17_1027, i5 %sext_ln17_1082"   --->   Operation 6617 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6618 [1/1] (0.00ns)   --->   "%sext_ln813_568 = sext i5 %add_ln813_869"   --->   Operation 6618 'sext' 'sext_ln813_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6619 [1/1] (1.03ns)   --->   "%add_ln813_870 = add i6 %sext_ln813_568, i6 %sext_ln813_567"   --->   Operation 6619 'add' 'add_ln813_870' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6620 [1/1] (0.94ns)   --->   "%add_ln813_871 = add i5 %sext_ln17_1137, i5 %sext_ln17_1273"   --->   Operation 6620 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6621 [1/1] (0.00ns)   --->   "%sext_ln813_570 = sext i5 %add_ln813_871"   --->   Operation 6621 'sext' 'sext_ln813_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6622 [1/1] (0.83ns)   --->   "%add_ln813_872 = add i4 %sext_ln17_189, i4 %sext_ln17_226"   --->   Operation 6622 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6623 [1/1] (0.00ns)   --->   "%sext_ln813_571 = sext i4 %add_ln813_872"   --->   Operation 6623 'sext' 'sext_ln813_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6624 [1/1] (1.03ns)   --->   "%add_ln813_873 = add i6 %sext_ln813_571, i6 %sext_ln813_570"   --->   Operation 6624 'add' 'add_ln813_873' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6625 [1/1] (0.83ns)   --->   "%add_ln813_876 = add i4 %sext_ln17_265, i4 %sext_ln17_413"   --->   Operation 6625 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6626 [1/1] (0.00ns)   --->   "%sext_ln813_574 = sext i4 %add_ln813_876"   --->   Operation 6626 'sext' 'sext_ln813_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6627 [1/1] (0.83ns)   --->   "%add_ln813_877 = add i4 %sext_ln17_439, i4 %sext_ln17_456"   --->   Operation 6627 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6628 [1/1] (0.00ns)   --->   "%sext_ln813_575 = sext i4 %add_ln813_877"   --->   Operation 6628 'sext' 'sext_ln813_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6629 [1/1] (0.94ns)   --->   "%add_ln813_878 = add i5 %sext_ln813_575, i5 %sext_ln813_574"   --->   Operation 6629 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6630 [1/1] (0.00ns)   --->   "%sext_ln813_576 = sext i5 %add_ln813_878"   --->   Operation 6630 'sext' 'sext_ln813_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6631 [1/1] (0.83ns)   --->   "%add_ln813_879 = add i4 %sext_ln17_499, i4 %sext_ln17_529"   --->   Operation 6631 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6632 [1/1] (0.00ns)   --->   "%sext_ln813_577 = sext i4 %add_ln813_879"   --->   Operation 6632 'sext' 'sext_ln813_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6633 [1/1] (0.83ns)   --->   "%add_ln813_880 = add i4 %sext_ln17_616, i4 %sext_ln17_635"   --->   Operation 6633 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6634 [1/1] (0.00ns)   --->   "%sext_ln813_578 = sext i4 %add_ln813_880"   --->   Operation 6634 'sext' 'sext_ln813_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6635 [1/1] (0.94ns)   --->   "%add_ln813_881 = add i5 %sext_ln813_578, i5 %sext_ln813_577"   --->   Operation 6635 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6636 [1/1] (0.00ns)   --->   "%sext_ln813_579 = sext i5 %add_ln813_881"   --->   Operation 6636 'sext' 'sext_ln813_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6637 [1/1] (1.03ns)   --->   "%add_ln813_882 = add i6 %sext_ln813_579, i6 %sext_ln813_576"   --->   Operation 6637 'add' 'add_ln813_882' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6638 [1/1] (0.83ns)   --->   "%add_ln813_883 = add i4 %sext_ln17_714, i4 %sext_ln17_722"   --->   Operation 6638 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6639 [1/1] (0.00ns)   --->   "%sext_ln813_581 = sext i4 %add_ln813_883"   --->   Operation 6639 'sext' 'sext_ln813_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6640 [1/1] (0.83ns)   --->   "%add_ln813_884 = add i4 %sext_ln17_730, i4 %sext_ln17_859"   --->   Operation 6640 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6641 [1/1] (0.00ns)   --->   "%sext_ln813_582 = sext i4 %add_ln813_884"   --->   Operation 6641 'sext' 'sext_ln813_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6642 [1/1] (0.94ns)   --->   "%add_ln813_885 = add i5 %sext_ln813_582, i5 %sext_ln813_581"   --->   Operation 6642 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6643 [1/1] (0.00ns)   --->   "%sext_ln813_583 = sext i5 %add_ln813_885"   --->   Operation 6643 'sext' 'sext_ln813_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6644 [1/1] (0.83ns)   --->   "%add_ln813_886 = add i4 %sext_ln17_1127, i4 %sext_ln17_1156"   --->   Operation 6644 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6645 [1/1] (0.00ns)   --->   "%sext_ln813_584 = sext i4 %add_ln813_886"   --->   Operation 6645 'sext' 'sext_ln813_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6646 [1/1] (0.83ns)   --->   "%add_ln813_887 = add i4 %sext_ln17_1218, i4 %sext_ln17_1348"   --->   Operation 6646 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6647 [1/1] (0.00ns)   --->   "%sext_ln813_585 = sext i4 %add_ln813_887"   --->   Operation 6647 'sext' 'sext_ln813_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6648 [1/1] (0.94ns)   --->   "%add_ln813_888 = add i5 %sext_ln813_585, i5 %sext_ln17_1165"   --->   Operation 6648 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6649 [1/1] (0.00ns)   --->   "%sext_ln813_586 = sext i5 %add_ln813_888"   --->   Operation 6649 'sext' 'sext_ln813_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6650 [1/1] (1.03ns)   --->   "%add_ln813_889 = add i6 %sext_ln813_586, i6 %sext_ln813_584"   --->   Operation 6650 'add' 'add_ln813_889' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6651 [1/1] (0.00ns)   --->   "%sext_ln813_587 = sext i6 %add_ln813_889"   --->   Operation 6651 'sext' 'sext_ln813_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6652 [1/1] (1.11ns)   --->   "%add_ln813_890 = add i7 %sext_ln813_587, i7 %sext_ln813_583"   --->   Operation 6652 'add' 'add_ln813_890' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6653 [1/1] (1.03ns)   --->   "%add_ln813_895 = add i5 %sext_ln17_2, i5 12"   --->   Operation 6653 'add' 'add_ln813_895' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6654 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %add_ln813_895"   --->   Operation 6654 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6655 [1/1] (1.28ns)   --->   "%add_ln813_896 = add i8 %mult_V_126, i8 %mult_V_161"   --->   Operation 6655 'add' 'add_ln813_896' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6656 [1/1] (1.28ns)   --->   "%add_ln813_897 = add i8 %mult_V_260, i8 %mult_V_329"   --->   Operation 6656 'add' 'add_ln813_897' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_899 = add i8 %mult_V_525, i8 %mult_V_721"   --->   Operation 6657 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6658 [1/1] (1.28ns)   --->   "%add_ln813_900 = add i8 %mult_V_755, i8 %mult_V_793"   --->   Operation 6658 'add' 'add_ln813_900' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6659 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_901 = add i8 %add_ln813_900, i8 %add_ln813_899"   --->   Operation 6659 'add' 'add_ln813_901' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6660 [1/1] (1.28ns)   --->   "%add_ln813_903 = add i8 %mult_V_919, i8 %mult_V_970"   --->   Operation 6660 'add' 'add_ln813_903' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6661 [1/1] (1.28ns)   --->   "%add_ln813_904 = add i8 %mult_V_983, i8 %mult_V_1074"   --->   Operation 6661 'add' 'add_ln813_904' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6662 [1/1] (1.28ns)   --->   "%add_ln813_907 = add i8 %mult_V_1281, i8 %mult_V_1313"   --->   Operation 6662 'add' 'add_ln813_907' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_911 = add i8 %mult_V_1451, i8 %mult_V_1481"   --->   Operation 6663 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6664 [1/1] (1.20ns)   --->   "%add_ln813_912 = add i8 %sext_ln818_15, i8 %sext_ln818_22"   --->   Operation 6664 'add' 'add_ln813_912' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6665 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_913 = add i8 %add_ln813_912, i8 %add_ln813_911"   --->   Operation 6665 'add' 'add_ln813_913' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_914 = add i8 %sext_ln818_25, i8 %sext_ln818_12"   --->   Operation 6666 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6667 [1/1] (1.20ns)   --->   "%add_ln813_915 = add i8 %sext_ln818_33, i8 %sext_ln818_37"   --->   Operation 6667 'add' 'add_ln813_915' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6668 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_916 = add i8 %add_ln813_915, i8 %add_ln813_914"   --->   Operation 6668 'add' 'add_ln813_916' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6669 [1/1] (1.20ns)   --->   "%add_ln813_918 = add i8 %sext_ln818_44, i8 %sext_ln818_47"   --->   Operation 6669 'add' 'add_ln813_918' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_922 = add i8 %sext_ln818_81, i8 %sext_ln818_83"   --->   Operation 6670 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6671 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_923 = add i8 %add_ln813_922, i8 %sext_ln818_71"   --->   Operation 6671 'add' 'add_ln813_923' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6672 [1/1] (1.20ns)   --->   "%add_ln813_928 = add i8 %sext_ln818_94, i8 %sext_ln818_98"   --->   Operation 6672 'add' 'add_ln813_928' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6673 [1/1] (1.20ns)   --->   "%add_ln813_929 = add i8 %sext_ln818_105, i8 %sext_ln818_108"   --->   Operation 6673 'add' 'add_ln813_929' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_931 = add i8 %sext_ln818_151, i8 %sext_ln818_155"   --->   Operation 6674 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6675 [1/1] (1.20ns)   --->   "%add_ln813_932 = add i8 %sext_ln818_173, i8 %sext_ln818_176"   --->   Operation 6675 'add' 'add_ln813_932' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6676 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_933 = add i8 %add_ln813_932, i8 %add_ln813_931"   --->   Operation 6676 'add' 'add_ln813_933' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6677 [1/1] (1.20ns)   --->   "%add_ln813_935 = add i8 %sext_ln818_214, i8 %sext_ln818_217"   --->   Operation 6677 'add' 'add_ln813_935' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6678 [1/1] (1.20ns)   --->   "%add_ln813_936 = add i8 %sext_ln818_223, i8 %sext_ln818_260"   --->   Operation 6678 'add' 'add_ln813_936' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6679 [1/1] (1.11ns)   --->   "%add_ln813_939 = add i7 %sext_ln17_128, i7 %sext_ln17_181"   --->   Operation 6679 'add' 'add_ln813_939' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6680 [1/1] (1.11ns)   --->   "%add_ln813_951 = add i7 %sext_ln17_520, i7 %sext_ln17_531"   --->   Operation 6680 'add' 'add_ln813_951' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6681 [1/1] (1.11ns)   --->   "%add_ln813_954 = add i7 %sext_ln17_579, i7 %sext_ln17_588"   --->   Operation 6681 'add' 'add_ln813_954' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6682 [1/1] (1.11ns)   --->   "%add_ln813_955 = add i7 %sext_ln17_647, i7 %sext_ln17_697"   --->   Operation 6682 'add' 'add_ln813_955' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6683 [1/1] (1.11ns)   --->   "%add_ln813_962 = add i7 %sext_ln17_716, i7 %sext_ln17_724"   --->   Operation 6683 'add' 'add_ln813_962' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6684 [1/1] (1.11ns)   --->   "%add_ln813_965 = add i7 %sext_ln17_764, i7 %sext_ln17_785"   --->   Operation 6684 'add' 'add_ln813_965' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6685 [1/1] (0.00ns)   --->   "%sext_ln813_600 = sext i7 %add_ln813_965"   --->   Operation 6685 'sext' 'sext_ln813_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6686 [1/1] (1.11ns)   --->   "%add_ln813_966 = add i7 %sext_ln17_841, i7 %sext_ln17_869"   --->   Operation 6686 'add' 'add_ln813_966' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6687 [1/1] (0.00ns)   --->   "%sext_ln813_601 = sext i7 %add_ln813_966"   --->   Operation 6687 'sext' 'sext_ln813_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6688 [1/1] (1.20ns)   --->   "%add_ln813_967 = add i8 %sext_ln813_601, i8 %sext_ln813_600"   --->   Operation 6688 'add' 'add_ln813_967' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6689 [1/1] (1.11ns)   --->   "%add_ln813_970 = add i7 %sext_ln17_935, i7 %sext_ln17_972"   --->   Operation 6689 'add' 'add_ln813_970' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6690 [1/1] (1.11ns)   --->   "%add_ln813_972 = add i7 %sext_ln17_1021, i7 %sext_ln17_1029"   --->   Operation 6690 'add' 'add_ln813_972' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6691 [1/1] (1.11ns)   --->   "%add_ln813_973 = add i7 %sext_ln17_1111, i7 %sext_ln17_1119"   --->   Operation 6691 'add' 'add_ln813_973' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6692 [1/1] (1.11ns)   --->   "%add_ln813_977 = add i7 %sext_ln17_1129, i7 %sext_ln17_1139"   --->   Operation 6692 'add' 'add_ln813_977' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6693 [1/1] (1.11ns)   --->   "%add_ln813_978 = add i7 %sext_ln17_1166, i7 %sext_ln17_1183"   --->   Operation 6693 'add' 'add_ln813_978' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6694 [1/1] (1.11ns)   --->   "%add_ln813_980 = add i7 %sext_ln17_1201, i7 %sext_ln17_1283"   --->   Operation 6694 'add' 'add_ln813_980' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6695 [1/1] (0.00ns)   --->   "%sext_ln813_608 = sext i7 %add_ln813_980"   --->   Operation 6695 'sext' 'sext_ln813_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6696 [1/1] (1.11ns)   --->   "%add_ln813_981 = add i7 %sext_ln17_1302, i7 %sext_ln17_1310"   --->   Operation 6696 'add' 'add_ln813_981' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6697 [1/1] (0.00ns)   --->   "%sext_ln813_609 = sext i7 %add_ln813_981"   --->   Operation 6697 'sext' 'sext_ln813_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6698 [1/1] (1.20ns)   --->   "%add_ln813_982 = add i8 %sext_ln813_609, i8 %sext_ln813_608"   --->   Operation 6698 'add' 'add_ln813_982' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6699 [1/1] (1.11ns)   --->   "%add_ln813_984 = add i7 %sext_ln17_1319, i7 %sext_ln17_1330"   --->   Operation 6699 'add' 'add_ln813_984' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6700 [1/1] (1.03ns)   --->   "%add_ln813_987 = add i6 %sext_ln17_191, i6 %sext_ln17_267"   --->   Operation 6700 'add' 'add_ln813_987' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6701 [1/1] (1.03ns)   --->   "%add_ln813_988 = add i6 %sext_ln17_596, i6 %sext_ln17_654"   --->   Operation 6701 'add' 'add_ln813_988' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6702 [1/1] (0.00ns)   --->   "%sext_ln813_613 = sext i6 %add_ln813_988"   --->   Operation 6702 'sext' 'sext_ln813_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6703 [1/1] (1.11ns)   --->   "%add_ln813_989 = add i7 %sext_ln813_613, i7 %sext_ln17_286"   --->   Operation 6703 'add' 'add_ln813_989' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6704 [1/1] (1.03ns)   --->   "%add_ln813_994 = add i6 %sext_ln17_795, i6 %sext_ln17_877"   --->   Operation 6704 'add' 'add_ln813_994' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6705 [1/1] (0.00ns)   --->   "%sext_ln813_615 = sext i6 %add_ln813_994"   --->   Operation 6705 'sext' 'sext_ln813_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6706 [1/1] (1.03ns)   --->   "%add_ln813_995 = add i6 %sext_ln17_1056, i6 %sext_ln17_1065"   --->   Operation 6706 'add' 'add_ln813_995' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6707 [1/1] (0.00ns)   --->   "%sext_ln813_616 = sext i6 %add_ln813_995"   --->   Operation 6707 'sext' 'sext_ln813_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6708 [1/1] (1.11ns)   --->   "%add_ln813_996 = add i7 %sext_ln813_616, i7 %sext_ln813_615"   --->   Operation 6708 'add' 'add_ln813_996' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6709 [1/1] (1.03ns)   --->   "%add_ln813_997 = add i6 %sext_ln17_1101, i6 %sext_ln17_1148"   --->   Operation 6709 'add' 'add_ln813_997' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6710 [1/1] (0.00ns)   --->   "%sext_ln813_618 = sext i6 %add_ln813_997"   --->   Operation 6710 'sext' 'sext_ln813_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6711 [1/1] (1.03ns)   --->   "%add_ln813_998 = add i6 %sext_ln17_1212, i6 %sext_ln17_1246"   --->   Operation 6711 'add' 'add_ln813_998' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6712 [1/1] (0.00ns)   --->   "%sext_ln813_619 = sext i6 %add_ln813_998"   --->   Operation 6712 'sext' 'sext_ln813_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6713 [1/1] (1.11ns)   --->   "%add_ln813_999 = add i7 %sext_ln813_619, i7 %sext_ln813_618"   --->   Operation 6713 'add' 'add_ln813_999' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6714 [1/1] (1.03ns)   --->   "%add_ln813_1001 = add i6 %sext_ln17_1266, i6 %sext_ln17_1296"   --->   Operation 6714 'add' 'add_ln813_1001' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6715 [1/1] (1.03ns)   --->   "%add_ln813_1002 = add i7 %sext_ln17_1350, i7 %zext_ln813"   --->   Operation 6715 'add' 'add_ln813_1002' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6716 [1/1] (0.94ns)   --->   "%add_ln813_1004 = add i5 %sext_ln17_304, i5 %sext_ln17_332"   --->   Operation 6716 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6717 [1/1] (0.94ns)   --->   "%add_ln813_1005 = add i5 %sext_ln17_394, i5 %sext_ln17_416"   --->   Operation 6717 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6718 [1/1] (0.00ns)   --->   "%sext_ln813_624 = sext i5 %add_ln813_1005"   --->   Operation 6718 'sext' 'sext_ln813_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6719 [1/1] (1.03ns)   --->   "%add_ln813_1006 = add i6 %sext_ln813_624, i6 %sext_ln17_386"   --->   Operation 6719 'add' 'add_ln813_1006' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6720 [1/1] (0.94ns)   --->   "%add_ln813_1010 = add i5 %sext_ln17_492, i5 %sext_ln17_498"   --->   Operation 6720 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6721 [1/1] (0.00ns)   --->   "%sext_ln813_627 = sext i5 %add_ln813_1010"   --->   Operation 6721 'sext' 'sext_ln813_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6722 [1/1] (0.94ns)   --->   "%add_ln813_1011 = add i5 %sext_ln17_627, i5 %sext_ln17_688"   --->   Operation 6722 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6723 [1/1] (0.00ns)   --->   "%sext_ln813_628 = sext i5 %add_ln813_1011"   --->   Operation 6723 'sext' 'sext_ln813_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6724 [1/1] (1.03ns)   --->   "%add_ln813_1012 = add i6 %sext_ln813_628, i6 %sext_ln813_627"   --->   Operation 6724 'add' 'add_ln813_1012' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6725 [1/1] (0.94ns)   --->   "%add_ln813_1013 = add i5 %sext_ln17_707, i5 %sext_ln17_861"   --->   Operation 6725 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6726 [1/1] (0.00ns)   --->   "%sext_ln813_630 = sext i5 %add_ln813_1013"   --->   Operation 6726 'sext' 'sext_ln813_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6727 [1/1] (0.94ns)   --->   "%add_ln813_1014 = add i5 %sext_ln17_962, i5 %sext_ln17_1158"   --->   Operation 6727 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6728 [1/1] (0.00ns)   --->   "%sext_ln813_631 = sext i5 %add_ln813_1014"   --->   Operation 6728 'sext' 'sext_ln813_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6729 [1/1] (1.03ns)   --->   "%add_ln813_1015 = add i6 %sext_ln813_631, i6 %sext_ln813_630"   --->   Operation 6729 'add' 'add_ln813_1015' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6730 [1/1] (0.94ns)   --->   "%add_ln813_1017 = add i5 %sext_ln17_1238, i5 %sext_ln17_93"   --->   Operation 6730 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6731 [1/1] (0.00ns)   --->   "%sext_ln813_634 = sext i5 %add_ln813_1017"   --->   Operation 6731 'sext' 'sext_ln813_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6732 [1/1] (0.83ns)   --->   "%add_ln813_1018 = add i4 %sext_ln17_547, i4 %sext_ln17_663"   --->   Operation 6732 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6733 [1/1] (0.00ns)   --->   "%sext_ln813_635 = sext i4 %add_ln813_1018"   --->   Operation 6733 'sext' 'sext_ln813_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6734 [1/1] (1.03ns)   --->   "%add_ln813_1019 = add i6 %sext_ln813_635, i6 %sext_ln813_634"   --->   Operation 6734 'add' 'add_ln813_1019' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6735 [1/1] (0.83ns)   --->   "%add_ln813_1020 = add i4 %sext_ln17_678, i4 %sext_ln17_804"   --->   Operation 6735 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6736 [1/1] (0.00ns)   --->   "%sext_ln813_637 = sext i4 %add_ln813_1020"   --->   Operation 6736 'sext' 'sext_ln813_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6737 [1/1] (0.83ns)   --->   "%add_ln813_1021 = add i4 %sext_ln17_1173, i4 %sext_ln17_1226"   --->   Operation 6737 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6738 [1/1] (0.00ns)   --->   "%sext_ln813_638 = sext i4 %add_ln813_1021"   --->   Operation 6738 'sext' 'sext_ln813_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6739 [1/1] (0.94ns)   --->   "%add_ln813_1022 = add i5 %sext_ln813_638, i5 %sext_ln17_945"   --->   Operation 6739 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6740 [1/1] (0.00ns)   --->   "%sext_ln813_639 = sext i5 %add_ln813_1022"   --->   Operation 6740 'sext' 'sext_ln813_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6741 [1/1] (1.03ns)   --->   "%add_ln813_1023 = add i6 %sext_ln813_639, i6 %sext_ln813_637"   --->   Operation 6741 'add' 'add_ln813_1023' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6742 [1/1] (1.28ns)   --->   "%add_ln813_1030 = add i8 %mult_V_601, i8 %mult_V_660"   --->   Operation 6742 'add' 'add_ln813_1030' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1032 = add i8 %mult_V_1250, i8 %sext_ln818_16"   --->   Operation 6743 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6744 [1/1] (1.20ns)   --->   "%add_ln813_1033 = add i8 %sext_ln818_69, i8 %sext_ln818_99"   --->   Operation 6744 'add' 'add_ln813_1033' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6745 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1034 = add i8 %add_ln813_1033, i8 %add_ln813_1032"   --->   Operation 6745 'add' 'add_ln813_1034' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6746 [1/1] (1.20ns)   --->   "%add_ln813_1036 = add i8 %sext_ln818_108, i8 %sext_ln818_119"   --->   Operation 6746 'add' 'add_ln813_1036' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6747 [1/1] (1.20ns)   --->   "%add_ln813_1037 = add i8 %sext_ln818_208, i8 %sext_ln818_215"   --->   Operation 6747 'add' 'add_ln813_1037' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6748 [1/1] (1.11ns)   --->   "%add_ln813_1044 = add i7 %sext_ln17_82, i7 %sext_ln17_94"   --->   Operation 6748 'add' 'add_ln813_1044' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6749 [1/1] (1.11ns)   --->   "%add_ln813_1054 = add i7 %sext_ln17_467, i7 %sext_ln17_521"   --->   Operation 6749 'add' 'add_ln813_1054' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6750 [1/1] (0.00ns)   --->   "%sext_ln813_650 = sext i7 %add_ln813_1054"   --->   Operation 6750 'sext' 'sext_ln813_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6751 [1/1] (1.11ns)   --->   "%add_ln813_1055 = add i7 %sext_ln17_531, i7 %sext_ln17_548"   --->   Operation 6751 'add' 'add_ln813_1055' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6752 [1/1] (0.00ns)   --->   "%sext_ln813_651 = sext i7 %add_ln813_1055"   --->   Operation 6752 'sext' 'sext_ln813_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6753 [1/1] (1.20ns)   --->   "%add_ln813_1056 = add i8 %sext_ln813_651, i8 %sext_ln813_650"   --->   Operation 6753 'add' 'add_ln813_1056' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6754 [1/1] (1.11ns)   --->   "%add_ln813_1061 = add i7 %sext_ln17_608, i7 %sext_ln17_646"   --->   Operation 6754 'add' 'add_ln813_1061' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6755 [1/1] (1.11ns)   --->   "%add_ln813_1063 = add i7 %sext_ln17_652, i7 %sext_ln17_706"   --->   Operation 6755 'add' 'add_ln813_1063' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6756 [1/1] (0.00ns)   --->   "%sext_ln813_654 = sext i7 %add_ln813_1063"   --->   Operation 6756 'sext' 'sext_ln813_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6757 [1/1] (1.11ns)   --->   "%add_ln813_1064 = add i7 %sext_ln17_717, i7 %sext_ln17_733"   --->   Operation 6757 'add' 'add_ln813_1064' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6758 [1/1] (0.00ns)   --->   "%sext_ln813_655 = sext i7 %add_ln813_1064"   --->   Operation 6758 'sext' 'sext_ln813_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6759 [1/1] (1.20ns)   --->   "%add_ln813_1065 = add i8 %sext_ln813_655, i8 %sext_ln813_654"   --->   Operation 6759 'add' 'add_ln813_1065' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6760 [1/1] (1.11ns)   --->   "%add_ln813_1067 = add i7 %sext_ln17_758, i7 %sext_ln17_816"   --->   Operation 6760 'add' 'add_ln813_1067' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6761 [1/1] (1.11ns)   --->   "%add_ln813_1070 = add i7 %sext_ln17_887, i7 %sext_ln17_894"   --->   Operation 6761 'add' 'add_ln813_1070' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6762 [1/1] (1.11ns)   --->   "%add_ln813_1071 = add i7 %sext_ln17_915, i7 %sext_ln17_923"   --->   Operation 6762 'add' 'add_ln813_1071' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6763 [1/1] (1.11ns)   --->   "%add_ln813_1075 = add i7 %sext_ln17_946, i7 %sext_ln17_961"   --->   Operation 6763 'add' 'add_ln813_1075' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6764 [1/1] (0.00ns)   --->   "%sext_ln813_660 = sext i7 %add_ln813_1075"   --->   Operation 6764 'sext' 'sext_ln813_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6765 [1/1] (1.11ns)   --->   "%add_ln813_1076 = add i7 %sext_ln17_992, i7 %sext_ln17_1013"   --->   Operation 6765 'add' 'add_ln813_1076' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6766 [1/1] (0.00ns)   --->   "%sext_ln813_661 = sext i7 %add_ln813_1076"   --->   Operation 6766 'sext' 'sext_ln813_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6767 [1/1] (1.20ns)   --->   "%add_ln813_1077 = add i8 %sext_ln813_661, i8 %sext_ln813_660"   --->   Operation 6767 'add' 'add_ln813_1077' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6768 [1/1] (1.11ns)   --->   "%add_ln813_1078 = add i7 %sext_ln17_1039, i7 %sext_ln17_1090"   --->   Operation 6768 'add' 'add_ln813_1078' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6769 [1/1] (1.11ns)   --->   "%add_ln813_1079 = add i7 %sext_ln17_1112, i7 %sext_ln17_1119"   --->   Operation 6769 'add' 'add_ln813_1079' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6770 [1/1] (1.11ns)   --->   "%add_ln813_1082 = add i7 %sext_ln17_1149, i7 %sext_ln17_1175"   --->   Operation 6770 'add' 'add_ln813_1082' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6771 [1/1] (1.11ns)   --->   "%add_ln813_1083 = add i7 %sext_ln17_1202, i7 %sext_ln17_1220"   --->   Operation 6771 'add' 'add_ln813_1083' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6772 [1/1] (1.11ns)   --->   "%add_ln813_1085 = add i7 %sext_ln17_1229, i7 %sext_ln17_1256"   --->   Operation 6772 'add' 'add_ln813_1085' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6773 [1/1] (0.00ns)   --->   "%sext_ln813_666 = sext i7 %add_ln813_1085"   --->   Operation 6773 'sext' 'sext_ln813_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6774 [1/1] (1.11ns)   --->   "%add_ln813_1086 = add i7 %sext_ln17_1283, i7 %sext_ln17_1340"   --->   Operation 6774 'add' 'add_ln813_1086' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6775 [1/1] (0.00ns)   --->   "%sext_ln813_667 = sext i7 %add_ln813_1086"   --->   Operation 6775 'sext' 'sext_ln813_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6776 [1/1] (1.20ns)   --->   "%add_ln813_1087 = add i8 %sext_ln813_667, i8 %sext_ln813_666"   --->   Operation 6776 'add' 'add_ln813_1087' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6777 [1/1] (1.03ns)   --->   "%add_ln813_1092 = add i6 %sext_ln17_147, i6 %sext_ln17_193"   --->   Operation 6777 'add' 'add_ln813_1092' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6778 [1/1] (0.00ns)   --->   "%sext_ln813_668 = sext i6 %add_ln813_1092"   --->   Operation 6778 'sext' 'sext_ln813_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6779 [1/1] (1.03ns)   --->   "%add_ln813_1093 = add i6 %sext_ln17_209, i6 %sext_ln17_216"   --->   Operation 6779 'add' 'add_ln813_1093' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6780 [1/1] (0.00ns)   --->   "%sext_ln813_669 = sext i6 %add_ln813_1093"   --->   Operation 6780 'sext' 'sext_ln813_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6781 [1/1] (1.11ns)   --->   "%add_ln813_1094 = add i7 %sext_ln813_669, i7 %sext_ln813_668"   --->   Operation 6781 'add' 'add_ln813_1094' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6782 [1/1] (1.03ns)   --->   "%add_ln813_1095 = add i6 %sext_ln17_227, i6 %sext_ln17_295"   --->   Operation 6782 'add' 'add_ln813_1095' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6783 [1/1] (0.00ns)   --->   "%sext_ln813_671 = sext i6 %add_ln813_1095"   --->   Operation 6783 'sext' 'sext_ln813_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6784 [1/1] (1.03ns)   --->   "%add_ln813_1096 = add i6 %sext_ln17_309, i6 %sext_ln17_348"   --->   Operation 6784 'add' 'add_ln813_1096' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6785 [1/1] (0.00ns)   --->   "%sext_ln813_672 = sext i6 %add_ln813_1096"   --->   Operation 6785 'sext' 'sext_ln813_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6786 [1/1] (1.11ns)   --->   "%add_ln813_1097 = add i7 %sext_ln813_672, i7 %sext_ln813_671"   --->   Operation 6786 'add' 'add_ln813_1097' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6787 [1/1] (1.03ns)   --->   "%add_ln813_1099 = add i6 %sext_ln17_365, i6 %sext_ln17_568"   --->   Operation 6787 'add' 'add_ln813_1099' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6788 [1/1] (0.00ns)   --->   "%sext_ln813_674 = sext i6 %add_ln813_1099"   --->   Operation 6788 'sext' 'sext_ln813_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6789 [1/1] (1.03ns)   --->   "%add_ln813_1100 = add i6 %sext_ln17_637, i6 %sext_ln17_680"   --->   Operation 6789 'add' 'add_ln813_1100' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6790 [1/1] (0.00ns)   --->   "%sext_ln813_675 = sext i6 %add_ln813_1100"   --->   Operation 6790 'sext' 'sext_ln813_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6791 [1/1] (1.11ns)   --->   "%add_ln813_1101 = add i7 %sext_ln813_675, i7 %sext_ln813_674"   --->   Operation 6791 'add' 'add_ln813_1101' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6792 [1/1] (1.03ns)   --->   "%add_ln813_1102 = add i6 %sext_ln17_698, i6 %sext_ln17_766"   --->   Operation 6792 'add' 'add_ln813_1102' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6793 [1/1] (0.00ns)   --->   "%sext_ln813_677 = sext i6 %add_ln813_1102"   --->   Operation 6793 'sext' 'sext_ln813_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6794 [1/1] (1.03ns)   --->   "%add_ln813_1103 = add i6 %sext_ln17_774, i6 %sext_ln17_786"   --->   Operation 6794 'add' 'add_ln813_1103' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln813_678 = sext i6 %add_ln813_1103"   --->   Operation 6795 'sext' 'sext_ln813_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6796 [1/1] (1.11ns)   --->   "%add_ln813_1104 = add i7 %sext_ln813_678, i7 %sext_ln813_677"   --->   Operation 6796 'add' 'add_ln813_1104' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6797 [1/1] (1.03ns)   --->   "%add_ln813_1107 = add i6 %sext_ln17_862, i6 %sext_ln17_1071"   --->   Operation 6797 'add' 'add_ln813_1107' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6798 [1/1] (0.00ns)   --->   "%sext_ln813_680 = sext i6 %add_ln813_1107"   --->   Operation 6798 'sext' 'sext_ln813_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6799 [1/1] (1.03ns)   --->   "%add_ln813_1108 = add i6 %sext_ln17_1101, i6 %sext_ln17_1155"   --->   Operation 6799 'add' 'add_ln813_1108' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6800 [1/1] (0.00ns)   --->   "%sext_ln813_681 = sext i6 %add_ln813_1108"   --->   Operation 6800 'sext' 'sext_ln813_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6801 [1/1] (1.11ns)   --->   "%add_ln813_1109 = add i7 %sext_ln813_681, i7 %sext_ln813_680"   --->   Operation 6801 'add' 'add_ln813_1109' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6802 [1/1] (1.03ns)   --->   "%add_ln813_1110 = add i6 %sext_ln17_1213, i6 %sext_ln17_1331"   --->   Operation 6802 'add' 'add_ln813_1110' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6803 [1/1] (0.00ns)   --->   "%sext_ln813_683 = sext i6 %add_ln813_1110"   --->   Operation 6803 'sext' 'sext_ln813_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6804 [1/1] (0.94ns)   --->   "%add_ln813_1111 = add i5 %sext_ln17_268, i5 %sext_ln17_276"   --->   Operation 6804 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6805 [1/1] (0.00ns)   --->   "%sext_ln813_684 = sext i5 %add_ln813_1111"   --->   Operation 6805 'sext' 'sext_ln813_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6806 [1/1] (1.11ns)   --->   "%add_ln813_1112 = add i7 %sext_ln813_684, i7 %sext_ln813_683"   --->   Operation 6806 'add' 'add_ln813_1112' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6807 [1/1] (0.94ns)   --->   "%add_ln813_1114 = add i5 %sext_ln17_287, i5 %sext_ln17_332"   --->   Operation 6807 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6808 [1/1] (0.00ns)   --->   "%sext_ln813_686 = sext i5 %add_ln813_1114"   --->   Operation 6808 'sext' 'sext_ln813_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6809 [1/1] (0.94ns)   --->   "%add_ln813_1115 = add i5 %sext_ln17_421, i5 %sext_ln17_458"   --->   Operation 6809 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6810 [1/1] (0.00ns)   --->   "%sext_ln813_687 = sext i5 %add_ln813_1115"   --->   Operation 6810 'sext' 'sext_ln813_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6811 [1/1] (1.03ns)   --->   "%add_ln813_1116 = add i6 %sext_ln813_687, i6 %sext_ln813_686"   --->   Operation 6811 'add' 'add_ln813_1116' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6812 [1/1] (0.94ns)   --->   "%add_ln813_1117 = add i5 %sext_ln17_475, i5 %sext_ln17_493"   --->   Operation 6812 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln813_689 = sext i5 %add_ln813_1117"   --->   Operation 6813 'sext' 'sext_ln813_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6814 [1/1] (0.94ns)   --->   "%add_ln813_1118 = add i5 %sext_ln17_500, i5 %sext_ln17_618"   --->   Operation 6814 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6815 [1/1] (0.00ns)   --->   "%sext_ln813_690 = sext i5 %add_ln813_1118"   --->   Operation 6815 'sext' 'sext_ln813_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6816 [1/1] (1.03ns)   --->   "%add_ln813_1119 = add i6 %sext_ln813_690, i6 %sext_ln813_689"   --->   Operation 6816 'add' 'add_ln813_1119' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6817 [1/1] (0.94ns)   --->   "%add_ln813_1123 = add i5 %sext_ln17_670, i5 %sext_ln17_723"   --->   Operation 6817 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6818 [1/1] (0.00ns)   --->   "%sext_ln813_693 = sext i5 %add_ln813_1123"   --->   Operation 6818 'sext' 'sext_ln813_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6819 [1/1] (0.94ns)   --->   "%add_ln813_1124 = add i5 %sext_ln17_748, i5 %sext_ln17_796"   --->   Operation 6819 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6820 [1/1] (0.00ns)   --->   "%sext_ln813_694 = sext i5 %add_ln813_1124"   --->   Operation 6820 'sext' 'sext_ln813_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6821 [1/1] (1.03ns)   --->   "%add_ln813_1125 = add i6 %sext_ln813_694, i6 %sext_ln813_693"   --->   Operation 6821 'add' 'add_ln813_1125' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6822 [1/1] (0.94ns)   --->   "%add_ln813_1126 = add i5 %sext_ln17_805, i5 %sext_ln17_832"   --->   Operation 6822 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6823 [1/1] (0.00ns)   --->   "%sext_ln813_696 = sext i5 %add_ln813_1126"   --->   Operation 6823 'sext' 'sext_ln813_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6824 [1/1] (0.94ns)   --->   "%add_ln813_1127 = add i5 %sext_ln17_850, i5 %sext_ln17_866"   --->   Operation 6824 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6825 [1/1] (0.00ns)   --->   "%sext_ln813_697 = sext i5 %add_ln813_1127"   --->   Operation 6825 'sext' 'sext_ln813_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6826 [1/1] (1.03ns)   --->   "%add_ln813_1128 = add i6 %sext_ln813_697, i6 %sext_ln813_696"   --->   Operation 6826 'add' 'add_ln813_1128' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6827 [1/1] (0.94ns)   --->   "%add_ln813_1130 = add i5 %sext_ln17_906, i5 %sext_ln17_952"   --->   Operation 6827 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6828 [1/1] (0.00ns)   --->   "%sext_ln813_700 = sext i5 %add_ln813_1130"   --->   Operation 6828 'sext' 'sext_ln813_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6829 [1/1] (0.94ns)   --->   "%add_ln813_1131 = add i5 %sext_ln17_982, i5 %sext_ln17_1047"   --->   Operation 6829 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6830 [1/1] (0.00ns)   --->   "%sext_ln813_701 = sext i5 %add_ln813_1131"   --->   Operation 6830 'sext' 'sext_ln813_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6831 [1/1] (1.03ns)   --->   "%add_ln813_1132 = add i6 %sext_ln813_701, i6 %sext_ln813_700"   --->   Operation 6831 'add' 'add_ln813_1132' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6832 [1/1] (0.94ns)   --->   "%add_ln813_1133 = add i5 %sext_ln17_1055, i5 %sext_ln17_1167"   --->   Operation 6832 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6833 [1/1] (0.00ns)   --->   "%sext_ln813_703 = sext i5 %add_ln813_1133"   --->   Operation 6833 'sext' 'sext_ln813_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6834 [1/1] (0.94ns)   --->   "%add_ln813_1134 = add i5 %sext_ln17_1184, i5 %sext_ln17_1267"   --->   Operation 6834 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6835 [1/1] (0.00ns)   --->   "%sext_ln813_704 = sext i5 %add_ln813_1134"   --->   Operation 6835 'sext' 'sext_ln813_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6836 [1/1] (1.03ns)   --->   "%add_ln813_1135 = add i6 %sext_ln813_704, i6 %sext_ln813_703"   --->   Operation 6836 'add' 'add_ln813_1135' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6837 [1/1] (0.94ns)   --->   "%add_ln813_1138 = add i5 %sext_ln17_1303, i5 %sext_ln17_1311"   --->   Operation 6837 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6838 [1/1] (0.00ns)   --->   "%sext_ln813_707 = sext i5 %add_ln813_1138"   --->   Operation 6838 'sext' 'sext_ln813_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6839 [1/1] (0.94ns)   --->   "%add_ln813_1139 = add i5 %sext_ln17_1351, i5 %sext_ln17_138"   --->   Operation 6839 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6840 [1/1] (0.00ns)   --->   "%sext_ln813_708 = sext i5 %add_ln813_1139"   --->   Operation 6840 'sext' 'sext_ln813_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6841 [1/1] (1.03ns)   --->   "%add_ln813_1140 = add i6 %sext_ln813_708, i6 %sext_ln813_707"   --->   Operation 6841 'add' 'add_ln813_1140' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6842 [1/1] (0.00ns)   --->   "%sext_ln813_709 = sext i6 %add_ln813_1140"   --->   Operation 6842 'sext' 'sext_ln813_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6843 [1/1] (0.83ns)   --->   "%add_ln813_1141 = add i4 %sext_ln17_200, i4 %sext_ln17_341"   --->   Operation 6843 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6844 [1/1] (0.00ns)   --->   "%sext_ln813_710 = sext i4 %add_ln813_1141"   --->   Operation 6844 'sext' 'sext_ln813_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6845 [1/1] (0.83ns)   --->   "%add_ln813_1142 = add i4 %sext_ln17_404, i4 %sext_ln17_689"   --->   Operation 6845 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6846 [1/1] (0.00ns)   --->   "%sext_ln813_711 = sext i4 %add_ln813_1142"   --->   Operation 6846 'sext' 'sext_ln813_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6847 [1/1] (0.94ns)   --->   "%add_ln813_1143 = add i5 %sext_ln813_711, i5 %sext_ln813_710"   --->   Operation 6847 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6848 [1/1] (0.00ns)   --->   "%sext_ln813_712 = sext i5 %add_ln813_1143"   --->   Operation 6848 'sext' 'sext_ln813_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6849 [1/1] (1.11ns)   --->   "%add_ln813_1144 = add i7 %sext_ln813_712, i7 %sext_ln813_709"   --->   Operation 6849 'add' 'add_ln813_1144' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6850 [1/1] (0.00ns)   --->   "%sext_ln813_713 = sext i7 %add_ln813_1144"   --->   Operation 6850 'sext' 'sext_ln813_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6851 [1/1] (0.83ns)   --->   "%add_ln813_1145 = add i4 %sext_ln17_741, i4 %sext_ln17_842"   --->   Operation 6851 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln813_714 = sext i4 %add_ln813_1145"   --->   Operation 6852 'sext' 'sext_ln813_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6853 [1/1] (0.83ns)   --->   "%add_ln813_1146 = add i4 %sext_ln17_933, i4 %sext_ln17_1022"   --->   Operation 6853 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6854 [1/1] (0.00ns)   --->   "%sext_ln813_715 = sext i4 %add_ln813_1146"   --->   Operation 6854 'sext' 'sext_ln813_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6855 [1/1] (0.94ns)   --->   "%add_ln813_1147 = add i5 %sext_ln813_715, i5 %sext_ln813_714"   --->   Operation 6855 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6856 [1/1] (0.00ns)   --->   "%sext_ln813_716 = sext i5 %add_ln813_1147"   --->   Operation 6856 'sext' 'sext_ln813_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6857 [1/1] (0.83ns)   --->   "%add_ln813_1148 = add i4 %sext_ln17_1083, i4 %sext_ln17_1140"   --->   Operation 6857 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6858 [1/1] (0.00ns)   --->   "%sext_ln813_717 = sext i4 %add_ln813_1148"   --->   Operation 6858 'sext' 'sext_ln813_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6859 [1/1] (0.83ns)   --->   "%add_ln813_1149 = add i4 %sext_ln17_1248, i4 %sext_ln17_1274"   --->   Operation 6859 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6860 [1/1] (0.00ns)   --->   "%sext_ln813_718 = sext i4 %add_ln813_1149"   --->   Operation 6860 'sext' 'sext_ln813_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6861 [1/1] (0.94ns)   --->   "%add_ln813_1150 = add i5 %sext_ln813_718, i5 %sext_ln813_717"   --->   Operation 6861 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6862 [1/1] (0.00ns)   --->   "%sext_ln813_719 = sext i5 %add_ln813_1150"   --->   Operation 6862 'sext' 'sext_ln813_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6863 [1/1] (1.03ns)   --->   "%add_ln813_1151 = add i6 %sext_ln813_719, i6 %sext_ln813_716"   --->   Operation 6863 'add' 'add_ln813_1151' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6864 [1/1] (0.00ns)   --->   "%sext_ln813_720 = sext i6 %add_ln813_1151"   --->   Operation 6864 'sext' 'sext_ln813_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6865 [1/1] (1.20ns)   --->   "%add_ln813_1152 = add i8 %sext_ln813_720, i8 %sext_ln813_713"   --->   Operation 6865 'add' 'add_ln813_1152' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6866 [1/1] (0.83ns)   --->   "%add_ln813_1156 = add i4 %sext_ln17, i4 12"   --->   Operation 6866 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6867 [1/1] (0.00ns)   --->   "%sext_ln813_721 = sext i4 %add_ln813_1156"   --->   Operation 6867 'sext' 'sext_ln813_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6868 [1/1] (1.11ns)   --->   "%add_ln813_1178 = add i7 %sext_ln17_638, i7 %sext_ln17_652"   --->   Operation 6868 'add' 'add_ln813_1178' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6869 [1/1] (1.11ns)   --->   "%add_ln813_1181 = add i7 %sext_ln17_686, i7 %sext_ln17_734"   --->   Operation 6869 'add' 'add_ln813_1181' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln813_735 = sext i7 %add_ln813_1181"   --->   Operation 6870 'sext' 'sext_ln813_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6871 [1/1] (1.11ns)   --->   "%add_ln813_1182 = add i7 %sext_ln17_758, i7 %sext_ln17_833"   --->   Operation 6871 'add' 'add_ln813_1182' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln813_736 = sext i7 %add_ln813_1182"   --->   Operation 6872 'sext' 'sext_ln813_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6873 [1/1] (1.20ns)   --->   "%add_ln813_1183 = add i8 %sext_ln813_736, i8 %sext_ln813_735"   --->   Operation 6873 'add' 'add_ln813_1183' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6874 [1/1] (1.11ns)   --->   "%add_ln813_1187 = add i7 %sext_ln17_916, i7 %sext_ln17_946"   --->   Operation 6874 'add' 'add_ln813_1187' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6875 [1/1] (1.11ns)   --->   "%add_ln813_1189 = add i7 %sext_ln17_954, i7 %sext_ln17_993"   --->   Operation 6875 'add' 'add_ln813_1189' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6876 [1/1] (1.11ns)   --->   "%add_ln813_1190 = add i7 %sext_ln17_1030, i7 %sext_ln17_1040"   --->   Operation 6876 'add' 'add_ln813_1190' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6877 [1/1] (1.11ns)   --->   "%add_ln813_1193 = add i7 %sext_ln17_1057, i7 %sext_ln17_1100"   --->   Operation 6877 'add' 'add_ln813_1193' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6878 [1/1] (1.11ns)   --->   "%add_ln813_1194 = add i7 %sext_ln17_1136, i7 %sext_ln17_1157"   --->   Operation 6878 'add' 'add_ln813_1194' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6879 [1/1] (1.11ns)   --->   "%add_ln813_1196 = add i7 %sext_ln17_1166, i7 %sext_ln17_1172"   --->   Operation 6879 'add' 'add_ln813_1196' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6880 [1/1] (0.00ns)   --->   "%sext_ln813_742 = sext i7 %add_ln813_1196"   --->   Operation 6880 'sext' 'sext_ln813_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6881 [1/1] (1.11ns)   --->   "%add_ln813_1197 = add i7 %sext_ln17_1185, i7 %sext_ln17_1230"   --->   Operation 6881 'add' 'add_ln813_1197' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6882 [1/1] (0.00ns)   --->   "%sext_ln813_743 = sext i7 %add_ln813_1197"   --->   Operation 6882 'sext' 'sext_ln813_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6883 [1/1] (1.20ns)   --->   "%add_ln813_1198 = add i8 %sext_ln813_743, i8 %sext_ln813_742"   --->   Operation 6883 'add' 'add_ln813_1198' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6884 [1/1] (1.11ns)   --->   "%add_ln813_1201 = add i7 %sext_ln17_1257, i7 %sext_ln17_1275"   --->   Operation 6884 'add' 'add_ln813_1201' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6885 [1/1] (0.00ns)   --->   "%sext_ln813_744 = sext i7 %add_ln813_1201"   --->   Operation 6885 'sext' 'sext_ln813_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6886 [1/1] (1.11ns)   --->   "%add_ln813_1202 = add i7 %sext_ln17_1297, i7 %sext_ln17_1332"   --->   Operation 6886 'add' 'add_ln813_1202' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6887 [1/1] (0.00ns)   --->   "%sext_ln813_745 = sext i7 %add_ln813_1202"   --->   Operation 6887 'sext' 'sext_ln813_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6888 [1/1] (1.20ns)   --->   "%add_ln813_1203 = add i8 %sext_ln813_745, i8 %sext_ln813_744"   --->   Operation 6888 'add' 'add_ln813_1203' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6889 [1/1] (1.11ns)   --->   "%add_ln813_1204 = add i7 %sext_ln17_1341, i7 %sext_ln17_1347"   --->   Operation 6889 'add' 'add_ln813_1204' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6890 [1/1] (0.00ns)   --->   "%sext_ln813_746 = sext i7 %add_ln813_1204"   --->   Operation 6890 'sext' 'sext_ln813_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6891 [1/1] (1.03ns)   --->   "%add_ln813_1205 = add i6 %sext_ln17_50, i6 %sext_ln17_84"   --->   Operation 6891 'add' 'add_ln813_1205' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6892 [1/1] (0.00ns)   --->   "%sext_ln813_747 = sext i6 %add_ln813_1205"   --->   Operation 6892 'sext' 'sext_ln813_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6893 [1/1] (1.20ns)   --->   "%add_ln813_1206 = add i8 %sext_ln813_747, i8 %sext_ln813_746"   --->   Operation 6893 'add' 'add_ln813_1206' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6894 [1/1] (1.03ns)   --->   "%add_ln813_1208 = add i6 %sext_ln17_96, i6 %sext_ln17_156"   --->   Operation 6894 'add' 'add_ln813_1208' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6895 [1/1] (0.00ns)   --->   "%sext_ln813_748 = sext i6 %add_ln813_1208"   --->   Operation 6895 'sext' 'sext_ln813_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6896 [1/1] (1.03ns)   --->   "%add_ln813_1209 = add i6 %sext_ln17_201, i6 %sext_ln17_284"   --->   Operation 6896 'add' 'add_ln813_1209' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6897 [1/1] (0.00ns)   --->   "%sext_ln813_749 = sext i6 %add_ln813_1209"   --->   Operation 6897 'sext' 'sext_ln813_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6898 [1/1] (1.11ns)   --->   "%add_ln813_1210 = add i7 %sext_ln813_749, i7 %sext_ln813_748"   --->   Operation 6898 'add' 'add_ln813_1210' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6899 [1/1] (1.03ns)   --->   "%add_ln813_1211 = add i6 %sext_ln17_319, i6 %sext_ln17_333"   --->   Operation 6899 'add' 'add_ln813_1211' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6900 [1/1] (0.00ns)   --->   "%sext_ln813_751 = sext i6 %add_ln813_1211"   --->   Operation 6900 'sext' 'sext_ln813_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6901 [1/1] (1.03ns)   --->   "%add_ln813_1212 = add i6 %sext_ln17_449, i6 %sext_ln17_464"   --->   Operation 6901 'add' 'add_ln813_1212' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6902 [1/1] (0.00ns)   --->   "%sext_ln813_752 = sext i6 %add_ln813_1212"   --->   Operation 6902 'sext' 'sext_ln813_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6903 [1/1] (1.11ns)   --->   "%add_ln813_1213 = add i7 %sext_ln813_752, i7 %sext_ln813_751"   --->   Operation 6903 'add' 'add_ln813_1213' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6904 [1/1] (1.03ns)   --->   "%add_ln813_1218 = add i6 %sext_ln17_532, i6 %sext_ln17_538"   --->   Operation 6904 'add' 'add_ln813_1218' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6905 [1/1] (0.00ns)   --->   "%sext_ln813_754 = sext i6 %add_ln813_1218"   --->   Operation 6905 'sext' 'sext_ln813_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6906 [1/1] (1.11ns)   --->   "%add_ln813_1219 = add i7 %sext_ln813_754, i7 %sext_ln17_501"   --->   Operation 6906 'add' 'add_ln813_1219' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6907 [1/1] (1.03ns)   --->   "%add_ln813_1220 = add i6 %sext_ln17_546, i6 %sext_ln17_568"   --->   Operation 6907 'add' 'add_ln813_1220' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6908 [1/1] (0.00ns)   --->   "%sext_ln813_756 = sext i6 %add_ln813_1220"   --->   Operation 6908 'sext' 'sext_ln813_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6909 [1/1] (1.03ns)   --->   "%add_ln813_1221 = add i6 %sext_ln17_620, i6 %sext_ln17_699"   --->   Operation 6909 'add' 'add_ln813_1221' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6910 [1/1] (0.00ns)   --->   "%sext_ln813_757 = sext i6 %add_ln813_1221"   --->   Operation 6910 'sext' 'sext_ln813_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6911 [1/1] (1.11ns)   --->   "%add_ln813_1222 = add i7 %sext_ln813_757, i7 %sext_ln813_756"   --->   Operation 6911 'add' 'add_ln813_1222' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6912 [1/1] (1.03ns)   --->   "%add_ln813_1224 = add i6 %sext_ln17_708, i6 %sext_ln17_826"   --->   Operation 6912 'add' 'add_ln813_1224' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6913 [1/1] (0.00ns)   --->   "%sext_ln813_759 = sext i6 %add_ln813_1224"   --->   Operation 6913 'sext' 'sext_ln813_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6914 [1/1] (1.03ns)   --->   "%add_ln813_1225 = add i6 %sext_ln17_843, i6 %sext_ln17_867"   --->   Operation 6914 'add' 'add_ln813_1225' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6915 [1/1] (0.00ns)   --->   "%sext_ln813_760 = sext i6 %add_ln813_1225"   --->   Operation 6915 'sext' 'sext_ln813_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6916 [1/1] (1.11ns)   --->   "%add_ln813_1226 = add i7 %sext_ln813_760, i7 %sext_ln813_759"   --->   Operation 6916 'add' 'add_ln813_1226' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6917 [1/1] (1.03ns)   --->   "%add_ln813_1227 = add i6 %sext_ln17_879, i6 %sext_ln17_888"   --->   Operation 6917 'add' 'add_ln813_1227' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6918 [1/1] (0.00ns)   --->   "%sext_ln813_762 = sext i6 %add_ln813_1227"   --->   Operation 6918 'sext' 'sext_ln813_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6919 [1/1] (1.03ns)   --->   "%add_ln813_1228 = add i6 %sext_ln17_907, i6 %sext_ln17_1048"   --->   Operation 6919 'add' 'add_ln813_1228' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6920 [1/1] (0.00ns)   --->   "%sext_ln813_763 = sext i6 %add_ln813_1228"   --->   Operation 6920 'sext' 'sext_ln813_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6921 [1/1] (1.11ns)   --->   "%add_ln813_1229 = add i7 %sext_ln813_763, i7 %sext_ln813_762"   --->   Operation 6921 'add' 'add_ln813_1229' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6922 [1/1] (1.03ns)   --->   "%add_ln813_1232 = add i6 %sext_ln17_1084, i6 %sext_ln17_1089"   --->   Operation 6922 'add' 'add_ln813_1232' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6923 [1/1] (0.00ns)   --->   "%sext_ln813_765 = sext i6 %add_ln813_1232"   --->   Operation 6923 'sext' 'sext_ln813_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6924 [1/1] (1.03ns)   --->   "%add_ln813_1233 = add i6 %sext_ln17_1113, i6 %sext_ln17_1120"   --->   Operation 6924 'add' 'add_ln813_1233' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6925 [1/1] (0.00ns)   --->   "%sext_ln813_766 = sext i6 %add_ln813_1233"   --->   Operation 6925 'sext' 'sext_ln813_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6926 [1/1] (1.11ns)   --->   "%add_ln813_1234 = add i7 %sext_ln813_766, i7 %sext_ln813_765"   --->   Operation 6926 'add' 'add_ln813_1234' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6927 [1/1] (1.03ns)   --->   "%add_ln813_1235 = add i6 %sext_ln17_1221, i6 %sext_ln17_1249"   --->   Operation 6927 'add' 'add_ln813_1235' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6928 [1/1] (0.00ns)   --->   "%sext_ln813_768 = sext i6 %add_ln813_1235"   --->   Operation 6928 'sext' 'sext_ln813_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6929 [1/1] (0.94ns)   --->   "%add_ln813_1236 = add i5 %sext_ln813_721, i5 %sext_ln17_36"   --->   Operation 6929 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6930 [1/1] (0.00ns)   --->   "%sext_ln813_769 = sext i5 %add_ln813_1236"   --->   Operation 6930 'sext' 'sext_ln813_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6931 [1/1] (1.11ns)   --->   "%add_ln813_1237 = add i7 %sext_ln813_769, i7 %sext_ln813_768"   --->   Operation 6931 'add' 'add_ln813_1237' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6932 [1/1] (0.94ns)   --->   "%add_ln813_1239 = add i5 %sext_ln17_74, i5 %sext_ln17_101"   --->   Operation 6932 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6933 [1/1] (0.00ns)   --->   "%sext_ln813_771 = sext i5 %add_ln813_1239"   --->   Operation 6933 'sext' 'sext_ln813_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6934 [1/1] (0.94ns)   --->   "%add_ln813_1240 = add i5 %sext_ln17_130, i5 %sext_ln17_182"   --->   Operation 6934 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6935 [1/1] (0.00ns)   --->   "%sext_ln813_772 = sext i5 %add_ln813_1240"   --->   Operation 6935 'sext' 'sext_ln813_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6936 [1/1] (1.03ns)   --->   "%add_ln813_1241 = add i6 %sext_ln813_772, i6 %sext_ln813_771"   --->   Operation 6936 'add' 'add_ln813_1241' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6937 [1/1] (0.94ns)   --->   "%add_ln813_1242 = add i5 %sext_ln17_194, i5 %sext_ln17_217"   --->   Operation 6937 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6938 [1/1] (0.00ns)   --->   "%sext_ln813_774 = sext i5 %add_ln813_1242"   --->   Operation 6938 'sext' 'sext_ln813_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6939 [1/1] (0.94ns)   --->   "%add_ln813_1243 = add i5 %sext_ln17_239, i5 %sext_ln17_305"   --->   Operation 6939 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6940 [1/1] (0.00ns)   --->   "%sext_ln813_775 = sext i5 %add_ln813_1243"   --->   Operation 6940 'sext' 'sext_ln813_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6941 [1/1] (1.03ns)   --->   "%add_ln813_1244 = add i6 %sext_ln813_775, i6 %sext_ln813_774"   --->   Operation 6941 'add' 'add_ln813_1244' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6942 [1/1] (0.94ns)   --->   "%add_ln813_1248 = add i5 %sext_ln17_394, i5 %sext_ln17_433"   --->   Operation 6942 'add' 'add_ln813_1248' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6943 [1/1] (0.00ns)   --->   "%sext_ln813_778 = sext i5 %add_ln813_1248"   --->   Operation 6943 'sext' 'sext_ln813_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6944 [1/1] (0.94ns)   --->   "%add_ln813_1249 = add i5 %sext_ln17_441, i5 %sext_ln17_459"   --->   Operation 6944 'add' 'add_ln813_1249' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6945 [1/1] (0.00ns)   --->   "%sext_ln813_779 = sext i5 %add_ln813_1249"   --->   Operation 6945 'sext' 'sext_ln813_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6946 [1/1] (1.03ns)   --->   "%add_ln813_1250 = add i6 %sext_ln813_779, i6 %sext_ln813_778"   --->   Operation 6946 'add' 'add_ln813_1250' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6947 [1/1] (0.94ns)   --->   "%add_ln813_1251 = add i5 %sext_ln17_609, i5 %sext_ln17_627"   --->   Operation 6947 'add' 'add_ln813_1251' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6948 [1/1] (0.00ns)   --->   "%sext_ln813_781 = sext i5 %add_ln813_1251"   --->   Operation 6948 'sext' 'sext_ln813_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6949 [1/1] (1.03ns)   --->   "%add_ln813_1252 = add i6 %sext_ln813_781, i6 %sext_ln813_483"   --->   Operation 6949 'add' 'add_ln813_1252' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6950 [1/1] (0.94ns)   --->   "%add_ln813_1254 = add i5 %sext_ln17_644, i5 %sext_ln17_715"   --->   Operation 6950 'add' 'add_ln813_1254' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6951 [1/1] (0.00ns)   --->   "%sext_ln813_784 = sext i5 %add_ln813_1254"   --->   Operation 6951 'sext' 'sext_ln813_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6952 [1/1] (0.94ns)   --->   "%add_ln813_1255 = add i5 %sext_ln17_723, i5 %sext_ln17_742"   --->   Operation 6952 'add' 'add_ln813_1255' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6953 [1/1] (0.00ns)   --->   "%sext_ln813_785 = sext i5 %add_ln813_1255"   --->   Operation 6953 'sext' 'sext_ln813_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6954 [1/1] (1.03ns)   --->   "%add_ln813_1256 = add i6 %sext_ln813_785, i6 %sext_ln813_784"   --->   Operation 6954 'add' 'add_ln813_1256' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6955 [1/1] (0.94ns)   --->   "%add_ln813_1257 = add i5 %sext_ln17_748, i5 %sext_ln17_767"   --->   Operation 6955 'add' 'add_ln813_1257' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6956 [1/1] (0.00ns)   --->   "%sext_ln813_787 = sext i5 %add_ln813_1257"   --->   Operation 6956 'sext' 'sext_ln813_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6957 [1/1] (0.94ns)   --->   "%add_ln813_1258 = add i5 %sext_ln17_776, i5 %sext_ln17_936"   --->   Operation 6957 'add' 'add_ln813_1258' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6958 [1/1] (0.00ns)   --->   "%sext_ln813_788 = sext i5 %add_ln813_1258"   --->   Operation 6958 'sext' 'sext_ln813_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6959 [1/1] (1.03ns)   --->   "%add_ln813_1259 = add i6 %sext_ln813_788, i6 %sext_ln813_787"   --->   Operation 6959 'add' 'add_ln813_1259' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6960 [1/1] (0.94ns)   --->   "%add_ln813_1262 = add i5 %sext_ln17_963, i5 %sext_ln17_970"   --->   Operation 6960 'add' 'add_ln813_1262' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6961 [1/1] (0.00ns)   --->   "%sext_ln813_791 = sext i5 %add_ln813_1262"   --->   Operation 6961 'sext' 'sext_ln813_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6962 [1/1] (0.94ns)   --->   "%add_ln813_1263 = add i5 %sext_ln17_983, i5 %sext_ln17_1003"   --->   Operation 6962 'add' 'add_ln813_1263' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6963 [1/1] (0.00ns)   --->   "%sext_ln813_792 = sext i5 %add_ln813_1263"   --->   Operation 6963 'sext' 'sext_ln813_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6964 [1/1] (1.03ns)   --->   "%add_ln813_1264 = add i6 %sext_ln813_792, i6 %sext_ln813_791"   --->   Operation 6964 'add' 'add_ln813_1264' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6965 [1/1] (0.94ns)   --->   "%add_ln813_1265 = add i5 %sext_ln17_1023, i5 %sext_ln17_1150"   --->   Operation 6965 'add' 'add_ln813_1265' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6966 [1/1] (0.00ns)   --->   "%sext_ln813_794 = sext i5 %add_ln813_1265"   --->   Operation 6966 'sext' 'sext_ln813_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6967 [1/1] (0.94ns)   --->   "%add_ln813_1266 = add i5 %sext_ln17_1203, i5 %sext_ln17_1303"   --->   Operation 6967 'add' 'add_ln813_1266' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6968 [1/1] (0.00ns)   --->   "%sext_ln813_795 = sext i5 %add_ln813_1266"   --->   Operation 6968 'sext' 'sext_ln813_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6969 [1/1] (1.03ns)   --->   "%add_ln813_1267 = add i6 %sext_ln813_795, i6 %sext_ln813_794"   --->   Operation 6969 'add' 'add_ln813_1267' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6970 [1/1] (0.94ns)   --->   "%add_ln813_1269 = add i5 %sext_ln17_1321, i5 %sext_ln17_172"   --->   Operation 6970 'add' 'add_ln813_1269' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6971 [1/1] (0.00ns)   --->   "%sext_ln813_798 = sext i5 %add_ln813_1269"   --->   Operation 6971 'sext' 'sext_ln813_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6972 [1/1] (0.83ns)   --->   "%add_ln813_1270 = add i4 %sext_ln17_590, i4 %sext_ln17_797"   --->   Operation 6972 'add' 'add_ln813_1270' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6973 [1/1] (0.00ns)   --->   "%sext_ln813_799 = sext i4 %add_ln813_1270"   --->   Operation 6973 'sext' 'sext_ln813_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6974 [1/1] (1.03ns)   --->   "%add_ln813_1271 = add i6 %sext_ln813_799, i6 %sext_ln813_798"   --->   Operation 6974 'add' 'add_ln813_1271' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6975 [1/1] (0.83ns)   --->   "%add_ln813_1272 = add i4 %sext_ln17_818, i4 %sext_ln17_1066"   --->   Operation 6975 'add' 'add_ln813_1272' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6976 [1/1] (0.00ns)   --->   "%sext_ln813_801 = sext i4 %add_ln813_1272"   --->   Operation 6976 'sext' 'sext_ln813_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6977 [1/1] (0.83ns)   --->   "%add_ln813_1273 = add i4 %sext_ln17_1194, i4 %sext_ln17_1284"   --->   Operation 6977 'add' 'add_ln813_1273' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6978 [1/1] (0.00ns)   --->   "%sext_ln813_802 = sext i4 %add_ln813_1273"   --->   Operation 6978 'sext' 'sext_ln813_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6979 [1/1] (0.94ns)   --->   "%add_ln813_1274 = add i5 %sext_ln813_802, i5 %sext_ln813_801"   --->   Operation 6979 'add' 'add_ln813_1274' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6980 [1/1] (1.11ns)   --->   "%add_ln813_1283 = add i7 %sext_ln17_148, i7 %sext_ln17_174"   --->   Operation 6980 'add' 'add_ln813_1283' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6981 [1/1] (1.11ns)   --->   "%add_ln813_1305 = add i7 %sext_ln17_700, i7 %sext_ln17_709"   --->   Operation 6981 'add' 'add_ln813_1305' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6982 [1/1] (1.11ns)   --->   "%add_ln813_1306 = add i7 %sext_ln17_777, i7 %sext_ln17_784"   --->   Operation 6982 'add' 'add_ln813_1306' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6983 [1/1] (1.11ns)   --->   "%add_ln813_1320 = add i7 %sext_ln17_1000, i7 %sext_ln17_1010"   --->   Operation 6983 'add' 'add_ln813_1320' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6984 [1/1] (1.11ns)   --->   "%add_ln813_1322 = add i7 %sext_ln17_1020, i7 %sext_ln17_1030"   --->   Operation 6984 'add' 'add_ln813_1322' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6985 [1/1] (1.11ns)   --->   "%add_ln813_1323 = add i7 %sext_ln17_1049, i7 %sext_ln17_1067"   --->   Operation 6985 'add' 'add_ln813_1323' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6986 [1/1] (1.11ns)   --->   "%add_ln813_1327 = add i7 %sext_ln17_1073, i7 %sext_ln17_1085"   --->   Operation 6986 'add' 'add_ln813_1327' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6987 [1/1] (1.11ns)   --->   "%add_ln813_1328 = add i7 %sext_ln17_1129, i7 %sext_ln17_1209"   --->   Operation 6987 'add' 'add_ln813_1328' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6988 [1/1] (1.11ns)   --->   "%add_ln813_1330 = add i7 %sext_ln17_1258, i7 %sext_ln17_1276"   --->   Operation 6988 'add' 'add_ln813_1330' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6989 [1/1] (1.11ns)   --->   "%add_ln813_1333 = add i7 %sext_ln17_1285, i7 %sext_ln17_1298"   --->   Operation 6989 'add' 'add_ln813_1333' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6990 [1/1] (1.11ns)   --->   "%add_ln813_1334 = add i7 %sext_ln17_1312, i7 %sext_ln17_62"   --->   Operation 6990 'add' 'add_ln813_1334' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6991 [1/1] (1.03ns)   --->   "%add_ln813_1336 = add i6 %sext_ln17_96, i6 %sext_ln17_139"   --->   Operation 6991 'add' 'add_ln813_1336' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6992 [1/1] (1.03ns)   --->   "%add_ln813_1337 = add i6 %sext_ln17_209, i6 %sext_ln17_219"   --->   Operation 6992 'add' 'add_ln813_1337' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6993 [1/1] (0.00ns)   --->   "%sext_ln813_835 = sext i6 %add_ln813_1337"   --->   Operation 6993 'sext' 'sext_ln813_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6994 [1/1] (1.11ns)   --->   "%add_ln813_1338 = add i7 %sext_ln813_835, i7 %sext_ln17_192"   --->   Operation 6994 'add' 'add_ln813_1338' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6995 [1/1] (1.03ns)   --->   "%add_ln813_1344 = add i6 %sext_ln17_227, i6 %sext_ln17_240"   --->   Operation 6995 'add' 'add_ln813_1344' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6996 [1/1] (0.00ns)   --->   "%sext_ln813_837 = sext i6 %add_ln813_1344"   --->   Operation 6996 'sext' 'sext_ln813_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6997 [1/1] (1.03ns)   --->   "%add_ln813_1345 = add i6 %sext_ln17_303, i6 %sext_ln17_319"   --->   Operation 6997 'add' 'add_ln813_1345' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6998 [1/1] (0.00ns)   --->   "%sext_ln813_838 = sext i6 %add_ln813_1345"   --->   Operation 6998 'sext' 'sext_ln813_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6999 [1/1] (1.11ns)   --->   "%add_ln813_1346 = add i7 %sext_ln813_838, i7 %sext_ln813_837"   --->   Operation 6999 'add' 'add_ln813_1346' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7000 [1/1] (1.03ns)   --->   "%add_ln813_1347 = add i6 %sext_ln17_395, i6 %sext_ln17_476"   --->   Operation 7000 'add' 'add_ln813_1347' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7001 [1/1] (0.00ns)   --->   "%sext_ln813_840 = sext i6 %add_ln813_1347"   --->   Operation 7001 'sext' 'sext_ln813_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7002 [1/1] (1.03ns)   --->   "%add_ln813_1348 = add i6 %sext_ln17_538, i6 %sext_ln17_591"   --->   Operation 7002 'add' 'add_ln813_1348' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7003 [1/1] (0.00ns)   --->   "%sext_ln813_841 = sext i6 %add_ln813_1348"   --->   Operation 7003 'sext' 'sext_ln813_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7004 [1/1] (1.11ns)   --->   "%add_ln813_1349 = add i7 %sext_ln813_841, i7 %sext_ln813_840"   --->   Operation 7004 'add' 'add_ln813_1349' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7005 [1/1] (1.03ns)   --->   "%add_ln813_1351 = add i6 %sext_ln17_749, i6 %sext_ln17_766"   --->   Operation 7005 'add' 'add_ln813_1351' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7006 [1/1] (0.00ns)   --->   "%sext_ln813_843 = sext i6 %add_ln813_1351"   --->   Operation 7006 'sext' 'sext_ln813_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7007 [1/1] (1.03ns)   --->   "%add_ln813_1352 = add i6 %sext_ln17_953, i6 %sext_ln17_964"   --->   Operation 7007 'add' 'add_ln813_1352' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7008 [1/1] (0.00ns)   --->   "%sext_ln813_844 = sext i6 %add_ln813_1352"   --->   Operation 7008 'sext' 'sext_ln813_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7009 [1/1] (1.11ns)   --->   "%add_ln813_1353 = add i7 %sext_ln813_844, i7 %sext_ln813_843"   --->   Operation 7009 'add' 'add_ln813_1353' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7010 [1/1] (1.03ns)   --->   "%add_ln813_1354 = add i6 %sext_ln17_991, i6 %sext_ln17_1056"   --->   Operation 7010 'add' 'add_ln813_1354' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7011 [1/1] (0.00ns)   --->   "%sext_ln813_846 = sext i6 %add_ln813_1354"   --->   Operation 7011 'sext' 'sext_ln813_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7012 [1/1] (1.03ns)   --->   "%add_ln813_1355 = add i6 %sext_ln17_1121, i6 %sext_ln17_1141"   --->   Operation 7012 'add' 'add_ln813_1355' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7013 [1/1] (0.00ns)   --->   "%sext_ln813_847 = sext i6 %add_ln813_1355"   --->   Operation 7013 'sext' 'sext_ln813_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7014 [1/1] (1.11ns)   --->   "%add_ln813_1356 = add i7 %sext_ln813_847, i7 %sext_ln813_846"   --->   Operation 7014 'add' 'add_ln813_1356' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7015 [1/1] (1.03ns)   --->   "%add_ln813_1359 = add i6 %sext_ln17_1200, i6 %sext_ln17_1221"   --->   Operation 7015 'add' 'add_ln813_1359' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7016 [1/1] (0.00ns)   --->   "%sext_ln813_849 = sext i6 %add_ln813_1359"   --->   Operation 7016 'sext' 'sext_ln813_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7017 [1/1] (1.03ns)   --->   "%add_ln813_1360 = add i6 %sext_ln17_1268, i6 %sext_ln17_1342"   --->   Operation 7017 'add' 'add_ln813_1360' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7018 [1/1] (0.00ns)   --->   "%sext_ln813_850 = sext i6 %add_ln813_1360"   --->   Operation 7018 'sext' 'sext_ln813_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7019 [1/1] (1.11ns)   --->   "%add_ln813_1361 = add i7 %sext_ln813_850, i7 %sext_ln813_849"   --->   Operation 7019 'add' 'add_ln813_1361' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7020 [1/1] (1.03ns)   --->   "%add_ln813_1362 = add i6 %sext_ln17_1349, i6 58"   --->   Operation 7020 'add' 'add_ln813_1362' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7021 [1/1] (0.00ns)   --->   "%sext_ln813_852 = sext i6 %add_ln813_1362"   --->   Operation 7021 'sext' 'sext_ln813_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7022 [1/1] (0.94ns)   --->   "%add_ln813_1363 = add i5 %sext_ln17_85, i5 %sext_ln17_113"   --->   Operation 7022 'add' 'add_ln813_1363' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7023 [1/1] (0.00ns)   --->   "%sext_ln813_853 = sext i5 %add_ln813_1363"   --->   Operation 7023 'sext' 'sext_ln813_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7024 [1/1] (1.11ns)   --->   "%add_ln813_1364 = add i7 %sext_ln813_853, i7 %sext_ln813_852"   --->   Operation 7024 'add' 'add_ln813_1364' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7025 [1/1] (0.94ns)   --->   "%add_ln813_1366 = add i5 %sext_ln17_158, i5 %sext_ln17_182"   --->   Operation 7025 'add' 'add_ln813_1366' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7026 [1/1] (0.00ns)   --->   "%sext_ln813_855 = sext i5 %add_ln813_1366"   --->   Operation 7026 'sext' 'sext_ln813_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7027 [1/1] (0.94ns)   --->   "%add_ln813_1367 = add i5 %sext_ln17_256, i5 %sext_ln17_313"   --->   Operation 7027 'add' 'add_ln813_1367' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7028 [1/1] (0.00ns)   --->   "%sext_ln813_856 = sext i5 %add_ln813_1367"   --->   Operation 7028 'sext' 'sext_ln813_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7029 [1/1] (1.03ns)   --->   "%add_ln813_1368 = add i6 %sext_ln813_856, i6 %sext_ln813_855"   --->   Operation 7029 'add' 'add_ln813_1368' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7030 [1/1] (0.94ns)   --->   "%add_ln813_1369 = add i5 %sext_ln17_342, i5 %sext_ln17_377"   --->   Operation 7030 'add' 'add_ln813_1369' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7031 [1/1] (0.94ns)   --->   "%add_ln813_1370 = add i5 %sext_ln17_493, i5 %sext_ln17_500"   --->   Operation 7031 'add' 'add_ln813_1370' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7032 [1/1] (0.00ns)   --->   "%sext_ln813_859 = sext i5 %add_ln813_1370"   --->   Operation 7032 'sext' 'sext_ln813_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7033 [1/1] (1.03ns)   --->   "%add_ln813_1371 = add i6 %sext_ln813_859, i6 %sext_ln17_415"   --->   Operation 7033 'add' 'add_ln813_1371' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7034 [1/1] (0.94ns)   --->   "%add_ln813_1376 = add i5 %sext_ln17_522, i5 %sext_ln17_530"   --->   Operation 7034 'add' 'add_ln813_1376' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7035 [1/1] (0.00ns)   --->   "%sext_ln813_862 = sext i5 %add_ln813_1376"   --->   Operation 7035 'sext' 'sext_ln813_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7036 [1/1] (0.94ns)   --->   "%add_ln813_1377 = add i5 %sext_ln17_545, i5 %sext_ln17_577"   --->   Operation 7036 'add' 'add_ln813_1377' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7037 [1/1] (0.00ns)   --->   "%sext_ln813_863 = sext i5 %add_ln813_1377"   --->   Operation 7037 'sext' 'sext_ln813_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7038 [1/1] (1.03ns)   --->   "%add_ln813_1378 = add i6 %sext_ln813_863, i6 %sext_ln813_862"   --->   Operation 7038 'add' 'add_ln813_1378' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7039 [1/1] (0.94ns)   --->   "%add_ln813_1379 = add i5 %sext_ln17_634, i5 %sext_ln17_655"   --->   Operation 7039 'add' 'add_ln813_1379' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7040 [1/1] (0.00ns)   --->   "%sext_ln813_865 = sext i5 %add_ln813_1379"   --->   Operation 7040 'sext' 'sext_ln813_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7041 [1/1] (0.94ns)   --->   "%add_ln813_1380 = add i5 %sext_ln17_723, i5 %sext_ln17_844"   --->   Operation 7041 'add' 'add_ln813_1380' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7042 [1/1] (0.00ns)   --->   "%sext_ln813_866 = sext i5 %add_ln813_1380"   --->   Operation 7042 'sext' 'sext_ln813_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7043 [1/1] (1.03ns)   --->   "%add_ln813_1381 = add i6 %sext_ln813_866, i6 %sext_ln813_865"   --->   Operation 7043 'add' 'add_ln813_1381' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7044 [1/1] (0.94ns)   --->   "%add_ln813_1383 = add i5 %sext_ln17_896, i5 %sext_ln17_924"   --->   Operation 7044 'add' 'add_ln813_1383' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7045 [1/1] (0.00ns)   --->   "%sext_ln813_869 = sext i5 %add_ln813_1383"   --->   Operation 7045 'sext' 'sext_ln813_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7046 [1/1] (1.03ns)   --->   "%add_ln813_1384 = add i6 %sext_ln813_242, i6 %sext_ln813_869"   --->   Operation 7046 'add' 'add_ln813_1384' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7047 [1/1] (0.94ns)   --->   "%add_ln813_1385 = add i5 %sext_ln17_1041, i5 %sext_ln17_1110"   --->   Operation 7047 'add' 'add_ln813_1385' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7048 [1/1] (0.00ns)   --->   "%sext_ln813_871 = sext i5 %add_ln813_1385"   --->   Operation 7048 'sext' 'sext_ln813_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7049 [1/1] (0.94ns)   --->   "%add_ln813_1386 = add i5 %sext_ln17_1176, i5 %sext_ln17_1193"   --->   Operation 7049 'add' 'add_ln813_1386' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7050 [1/1] (0.00ns)   --->   "%sext_ln813_872 = sext i5 %add_ln813_1386"   --->   Operation 7050 'sext' 'sext_ln813_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7051 [1/1] (1.03ns)   --->   "%add_ln813_1387 = add i6 %sext_ln813_872, i6 %sext_ln813_871"   --->   Operation 7051 'add' 'add_ln813_1387' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7052 [1/1] (0.94ns)   --->   "%add_ln813_1390 = add i5 %sext_ln17_1333, i5 %sext_ln17_273"   --->   Operation 7052 'add' 'add_ln813_1390' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7053 [1/1] (0.00ns)   --->   "%sext_ln813_875 = sext i5 %add_ln813_1390"   --->   Operation 7053 'sext' 'sext_ln813_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7054 [1/1] (0.83ns)   --->   "%add_ln813_1391 = add i4 %sext_ln17_347, i4 %sext_ln17_450"   --->   Operation 7054 'add' 'add_ln813_1391' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7055 [1/1] (0.00ns)   --->   "%sext_ln813_876 = sext i4 %add_ln813_1391"   --->   Operation 7055 'sext' 'sext_ln813_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7056 [1/1] (1.03ns)   --->   "%add_ln813_1392 = add i6 %sext_ln813_876, i6 %sext_ln813_875"   --->   Operation 7056 'add' 'add_ln813_1392' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7057 [1/1] (0.00ns)   --->   "%sext_ln813_877 = sext i6 %add_ln813_1392"   --->   Operation 7057 'sext' 'sext_ln813_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7058 [1/1] (0.83ns)   --->   "%add_ln813_1393 = add i4 %sext_ln17_481, i4 %sext_ln17_648"   --->   Operation 7058 'add' 'add_ln813_1393' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7059 [1/1] (0.00ns)   --->   "%sext_ln813_878 = sext i4 %add_ln813_1393"   --->   Operation 7059 'sext' 'sext_ln813_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7060 [1/1] (0.83ns)   --->   "%add_ln813_1394 = add i4 %sext_ln17_678, i4 %sext_ln17_730"   --->   Operation 7060 'add' 'add_ln813_1394' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7061 [1/1] (0.00ns)   --->   "%sext_ln813_879 = sext i4 %add_ln813_1394"   --->   Operation 7061 'sext' 'sext_ln813_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7062 [1/1] (0.94ns)   --->   "%add_ln813_1395 = add i5 %sext_ln813_879, i5 %sext_ln813_878"   --->   Operation 7062 'add' 'add_ln813_1395' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7063 [1/1] (0.00ns)   --->   "%sext_ln813_880 = sext i5 %add_ln813_1395"   --->   Operation 7063 'sext' 'sext_ln813_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7064 [1/1] (1.11ns)   --->   "%add_ln813_1396 = add i7 %sext_ln813_880, i7 %sext_ln813_877"   --->   Operation 7064 'add' 'add_ln813_1396' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7065 [1/1] (0.83ns)   --->   "%add_ln813_1397 = add i4 %sext_ln17_759, i4 %sext_ln17_797"   --->   Operation 7065 'add' 'add_ln813_1397' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7066 [1/1] (0.00ns)   --->   "%sext_ln813_882 = sext i4 %add_ln813_1397"   --->   Operation 7066 'sext' 'sext_ln813_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7067 [1/1] (0.83ns)   --->   "%add_ln813_1398 = add i4 %sext_ln17_834, i4 %sext_ln17_880"   --->   Operation 7067 'add' 'add_ln813_1398' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7068 [1/1] (0.00ns)   --->   "%sext_ln813_883 = sext i4 %add_ln813_1398"   --->   Operation 7068 'sext' 'sext_ln813_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7069 [1/1] (0.94ns)   --->   "%add_ln813_1399 = add i5 %sext_ln813_883, i5 %sext_ln813_882"   --->   Operation 7069 'add' 'add_ln813_1399' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7070 [1/1] (0.00ns)   --->   "%sext_ln813_884 = sext i5 %add_ln813_1399"   --->   Operation 7070 'sext' 'sext_ln813_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7071 [1/1] (0.83ns)   --->   "%add_ln813_1400 = add i4 %sext_ln17_1164, i4 %sext_ln17_1186"   --->   Operation 7071 'add' 'add_ln813_1400' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7072 [1/1] (0.00ns)   --->   "%sext_ln813_885 = sext i4 %add_ln813_1400"   --->   Operation 7072 'sext' 'sext_ln813_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7073 [1/1] (0.83ns)   --->   "%add_ln813_1401 = add i4 %sext_ln17_1301, i4 %sext_ln17_1322"   --->   Operation 7073 'add' 'add_ln813_1401' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7074 [1/1] (0.00ns)   --->   "%sext_ln813_886 = sext i4 %add_ln813_1401"   --->   Operation 7074 'sext' 'sext_ln813_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7075 [1/1] (0.94ns)   --->   "%add_ln813_1402 = add i5 %sext_ln813_886, i5 %sext_ln17_1247"   --->   Operation 7075 'add' 'add_ln813_1402' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7076 [1/1] (0.00ns)   --->   "%sext_ln813_887 = sext i5 %add_ln813_1402"   --->   Operation 7076 'sext' 'sext_ln813_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7077 [1/1] (1.03ns)   --->   "%add_ln813_1403 = add i6 %sext_ln813_887, i6 %sext_ln813_885"   --->   Operation 7077 'add' 'add_ln813_1403' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7078 [1/1] (0.00ns)   --->   "%sext_ln813_888 = sext i6 %add_ln813_1403"   --->   Operation 7078 'sext' 'sext_ln813_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7079 [1/1] (1.11ns)   --->   "%add_ln813_1404 = add i7 %sext_ln813_888, i7 %sext_ln813_884"   --->   Operation 7079 'add' 'add_ln813_1404' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7080 [1/1] (1.03ns)   --->   "%add_ln813_1409 = add i5 %sext_ln17_1, i5 18"   --->   Operation 7080 'add' 'add_ln813_1409' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7081 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i5 %add_ln813_1409"   --->   Operation 7081 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7082 [1/1] (1.03ns)   --->   "%add_ln813_1410 = add i7 %zext_ln813_1, i7 %sext_ln17_5"   --->   Operation 7082 'add' 'add_ln813_1410' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7083 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i7 %add_ln813_1410"   --->   Operation 7083 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7084 [1/1] (1.28ns)   --->   "%add_ln813_1411 = add i8 %mult_V_79, i8 %mult_V_128"   --->   Operation 7084 'add' 'add_ln813_1411' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7085 [1/1] (1.28ns)   --->   "%add_ln813_1412 = add i8 %mult_V_264, i8 %mult_V_311"   --->   Operation 7085 'add' 'add_ln813_1412' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7086 [1/1] (1.28ns)   --->   "%add_ln813_1418 = add i8 %mult_V_796, i8 %mult_V_974"   --->   Operation 7086 'add' 'add_ln813_1418' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7087 [1/1] (1.28ns)   --->   "%add_ln813_1419 = add i8 %mult_V_1284, i8 %mult_V_1313"   --->   Operation 7087 'add' 'add_ln813_1419' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1421 = add i8 %mult_V_1484, i8 %sext_ln813_20"   --->   Operation 7088 'add' 'add_ln813_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7089 [1/1] (1.20ns)   --->   "%add_ln813_1422 = add i8 %sext_ln818_23, i8 %sext_ln818_38"   --->   Operation 7089 'add' 'add_ln813_1422' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7090 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1423 = add i8 %add_ln813_1422, i8 %add_ln813_1421"   --->   Operation 7090 'add' 'add_ln813_1423' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1426 = add i8 %sext_ln818_68, i8 %sext_ln818_84"   --->   Operation 7091 'add' 'add_ln813_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7092 [1/1] (1.20ns)   --->   "%add_ln813_1427 = add i8 %sext_ln818_95, i8 %sext_ln818_109"   --->   Operation 7092 'add' 'add_ln813_1427' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7093 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1428 = add i8 %add_ln813_1427, i8 %add_ln813_1426"   --->   Operation 7093 'add' 'add_ln813_1428' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1429 = add i8 %sext_ln818_130, i8 %sext_ln818_160"   --->   Operation 7094 'add' 'add_ln813_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7095 [1/1] (1.20ns)   --->   "%add_ln813_1430 = add i8 %sext_ln818_182, i8 %sext_ln818_188"   --->   Operation 7095 'add' 'add_ln813_1430' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7096 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1431 = add i8 %add_ln813_1430, i8 %add_ln813_1429"   --->   Operation 7096 'add' 'add_ln813_1431' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7097 [1/1] (1.20ns)   --->   "%add_ln813_1433 = add i8 %sext_ln818_193, i8 %sext_ln818_218"   --->   Operation 7097 'add' 'add_ln813_1433' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7098 [1/1] (1.11ns)   --->   "%add_ln813_1437 = add i7 %sext_ln17_131, i7 %sext_ln17_183"   --->   Operation 7098 'add' 'add_ln813_1437' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7099 [1/1] (0.00ns)   --->   "%sext_ln813_890 = sext i7 %add_ln813_1437"   --->   Operation 7099 'sext' 'sext_ln813_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7100 [1/1] (1.20ns)   --->   "%add_ln813_1438 = add i8 %sext_ln813_890, i8 %sext_ln818_17"   --->   Operation 7100 'add' 'add_ln813_1438' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7101 [1/1] (1.11ns)   --->   "%add_ln813_1458 = add i7 %sext_ln17_755, i7 %sext_ln17_764"   --->   Operation 7101 'add' 'add_ln813_1458' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7102 [1/1] (0.00ns)   --->   "%sext_ln813_899 = sext i7 %add_ln813_1458"   --->   Operation 7102 'sext' 'sext_ln813_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7103 [1/1] (1.11ns)   --->   "%add_ln813_1459 = add i7 %sext_ln17_787, i7 %sext_ln17_808"   --->   Operation 7103 'add' 'add_ln813_1459' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7104 [1/1] (0.00ns)   --->   "%sext_ln813_900 = sext i7 %add_ln813_1459"   --->   Operation 7104 'sext' 'sext_ln813_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7105 [1/1] (1.20ns)   --->   "%add_ln813_1460 = add i8 %sext_ln813_900, i8 %sext_ln813_899"   --->   Operation 7105 'add' 'add_ln813_1460' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7106 [1/1] (1.11ns)   --->   "%add_ln813_1461 = add i7 %sext_ln17_870, i7 %sext_ln17_889"   --->   Operation 7106 'add' 'add_ln813_1461' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7107 [1/1] (0.00ns)   --->   "%sext_ln813_901 = sext i7 %add_ln813_1461"   --->   Operation 7107 'sext' 'sext_ln813_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7108 [1/1] (1.11ns)   --->   "%add_ln813_1462 = add i7 %sext_ln17_973, i7 %sext_ln17_1004"   --->   Operation 7108 'add' 'add_ln813_1462' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7109 [1/1] (0.00ns)   --->   "%sext_ln813_902 = sext i7 %add_ln813_1462"   --->   Operation 7109 'sext' 'sext_ln813_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7110 [1/1] (1.20ns)   --->   "%add_ln813_1463 = add i8 %sext_ln813_902, i8 %sext_ln813_901"   --->   Operation 7110 'add' 'add_ln813_1463' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7111 [1/1] (1.11ns)   --->   "%add_ln813_1465 = add i7 %sext_ln17_1057, i7 %sext_ln17_1067"   --->   Operation 7111 'add' 'add_ln813_1465' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7112 [1/1] (1.11ns)   --->   "%add_ln813_1466 = add i7 %sext_ln17_1146, i7 %sext_ln17_1210"   --->   Operation 7112 'add' 'add_ln813_1466' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7113 [1/1] (1.11ns)   --->   "%add_ln813_1468 = add i7 %sext_ln17_1239, i7 %sext_ln17_1250"   --->   Operation 7113 'add' 'add_ln813_1468' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7114 [1/1] (1.11ns)   --->   "%add_ln813_1469 = add i7 %sext_ln17_1310, i7 %sext_ln17_1334"   --->   Operation 7114 'add' 'add_ln813_1469' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7115 [1/1] (1.11ns)   --->   "%add_ln813_1476 = add i7 %sext_ln17_1347, i7 %sext_ln17_79"   --->   Operation 7115 'add' 'add_ln813_1476' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7116 [1/1] (0.00ns)   --->   "%sext_ln813_907 = sext i7 %add_ln813_1476"   --->   Operation 7116 'sext' 'sext_ln813_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7117 [1/1] (1.03ns)   --->   "%add_ln813_1477 = add i6 %sext_ln17_104, i6 %sext_ln17_150"   --->   Operation 7117 'add' 'add_ln813_1477' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7118 [1/1] (0.00ns)   --->   "%sext_ln813_908 = sext i6 %add_ln813_1477"   --->   Operation 7118 'sext' 'sext_ln813_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7119 [1/1] (1.20ns)   --->   "%add_ln813_1478 = add i8 %sext_ln813_908, i8 %sext_ln813_907"   --->   Operation 7119 'add' 'add_ln813_1478' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7120 [1/1] (1.03ns)   --->   "%add_ln813_1479 = add i6 %sext_ln17_168, i6 %sext_ln17_193"   --->   Operation 7120 'add' 'add_ln813_1479' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7121 [1/1] (1.03ns)   --->   "%add_ln813_1480 = add i6 %sext_ln17_250, i6 %sext_ln17_269"   --->   Operation 7121 'add' 'add_ln813_1480' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7122 [1/1] (1.03ns)   --->   "%add_ln813_1483 = add i6 %sext_ln17_357, i6 %sext_ln17_483"   --->   Operation 7122 'add' 'add_ln813_1483' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7123 [1/1] (0.00ns)   --->   "%sext_ln813_912 = sext i6 %add_ln813_1483"   --->   Operation 7123 'sext' 'sext_ln813_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7124 [1/1] (1.03ns)   --->   "%add_ln813_1484 = add i6 %sext_ln17_502, i6 %sext_ln17_649"   --->   Operation 7124 'add' 'add_ln813_1484' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7125 [1/1] (0.00ns)   --->   "%sext_ln813_913 = sext i6 %add_ln813_1484"   --->   Operation 7125 'sext' 'sext_ln813_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7126 [1/1] (1.11ns)   --->   "%add_ln813_1485 = add i7 %sext_ln813_913, i7 %sext_ln813_912"   --->   Operation 7126 'add' 'add_ln813_1485' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7127 [1/1] (1.03ns)   --->   "%add_ln813_1486 = add i6 %sext_ln17_681, i6 %sext_ln17_718"   --->   Operation 7127 'add' 'add_ln813_1486' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7128 [1/1] (0.00ns)   --->   "%sext_ln813_915 = sext i6 %add_ln813_1486"   --->   Operation 7128 'sext' 'sext_ln813_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7129 [1/1] (1.03ns)   --->   "%add_ln813_1487 = add i6 %sext_ln17_826, i6 %sext_ln17_835"   --->   Operation 7129 'add' 'add_ln813_1487' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7130 [1/1] (0.00ns)   --->   "%sext_ln813_916 = sext i6 %add_ln813_1487"   --->   Operation 7130 'sext' 'sext_ln813_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7131 [1/1] (1.11ns)   --->   "%add_ln813_1488 = add i7 %sext_ln813_916, i7 %sext_ln813_915"   --->   Operation 7131 'add' 'add_ln813_1488' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7132 [1/1] (1.03ns)   --->   "%add_ln813_1491 = add i6 %sext_ln17_852, i6 %sext_ln17_862"   --->   Operation 7132 'add' 'add_ln813_1491' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7133 [1/1] (0.00ns)   --->   "%sext_ln813_918 = sext i6 %add_ln813_1491"   --->   Operation 7133 'sext' 'sext_ln813_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7134 [1/1] (1.03ns)   --->   "%add_ln813_1492 = add i6 %sext_ln17_965, i6 %sext_ln17_991"   --->   Operation 7134 'add' 'add_ln813_1492' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7135 [1/1] (0.00ns)   --->   "%sext_ln813_919 = sext i6 %add_ln813_1492"   --->   Operation 7135 'sext' 'sext_ln813_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7136 [1/1] (1.11ns)   --->   "%add_ln813_1493 = add i7 %sext_ln813_919, i7 %sext_ln813_918"   --->   Operation 7136 'add' 'add_ln813_1493' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7137 [1/1] (1.03ns)   --->   "%add_ln813_1494 = add i6 %sext_ln17_1037, i6 %sext_ln17_1155"   --->   Operation 7137 'add' 'add_ln813_1494' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7138 [1/1] (0.00ns)   --->   "%sext_ln813_921 = sext i6 %add_ln813_1494"   --->   Operation 7138 'sext' 'sext_ln813_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7139 [1/1] (1.03ns)   --->   "%add_ln813_1495 = add i6 %sext_ln17_1168, i6 %sext_ln17_1296"   --->   Operation 7139 'add' 'add_ln813_1495' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7140 [1/1] (0.00ns)   --->   "%sext_ln813_922 = sext i6 %add_ln813_1495"   --->   Operation 7140 'sext' 'sext_ln813_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7141 [1/1] (1.11ns)   --->   "%add_ln813_1496 = add i7 %sext_ln813_922, i7 %sext_ln813_921"   --->   Operation 7141 'add' 'add_ln813_1496' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7142 [1/1] (0.94ns)   --->   "%add_ln813_1498 = add i5 %sext_ln17_59, i5 %sext_ln17_97"   --->   Operation 7142 'add' 'add_ln813_1498' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7143 [1/1] (0.00ns)   --->   "%sext_ln813_924 = sext i5 %add_ln813_1498"   --->   Operation 7143 'sext' 'sext_ln813_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7144 [1/1] (0.94ns)   --->   "%add_ln813_1499 = add i5 %sext_ln17_158, i5 %sext_ln17_256"   --->   Operation 7144 'add' 'add_ln813_1499' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7145 [1/1] (0.00ns)   --->   "%sext_ln813_925 = sext i5 %add_ln813_1499"   --->   Operation 7145 'sext' 'sext_ln813_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7146 [1/1] (1.03ns)   --->   "%add_ln813_1500 = add i6 %sext_ln813_925, i6 %sext_ln813_924"   --->   Operation 7146 'add' 'add_ln813_1500' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7147 [1/1] (0.94ns)   --->   "%add_ln813_1501 = add i5 %sext_ln17_334, i5 %sext_ln17_342"   --->   Operation 7147 'add' 'add_ln813_1501' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7148 [1/1] (0.94ns)   --->   "%add_ln813_1502 = add i5 %sext_ln17_367, i5 %sext_ln17_406"   --->   Operation 7148 'add' 'add_ln813_1502' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7149 [1/1] (0.00ns)   --->   "%sext_ln813_928 = sext i5 %add_ln813_1502"   --->   Operation 7149 'sext' 'sext_ln813_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7150 [1/1] (1.03ns)   --->   "%add_ln813_1503 = add i6 %sext_ln813_928, i6 %sext_ln17_351"   --->   Operation 7150 'add' 'add_ln813_1503' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7151 [1/1] (0.94ns)   --->   "%add_ln813_1508 = add i5 %sext_ln17_418, i5 %sext_ln17_451"   --->   Operation 7151 'add' 'add_ln813_1508' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7152 [1/1] (0.00ns)   --->   "%sext_ln813_931 = sext i5 %add_ln813_1508"   --->   Operation 7152 'sext' 'sext_ln813_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7153 [1/1] (0.94ns)   --->   "%add_ln813_1509 = add i5 %sext_ln17_475, i5 %sext_ln17_530"   --->   Operation 7153 'add' 'add_ln813_1509' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7154 [1/1] (0.00ns)   --->   "%sext_ln813_932 = sext i5 %add_ln813_1509"   --->   Operation 7154 'sext' 'sext_ln813_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7155 [1/1] (1.03ns)   --->   "%add_ln813_1510 = add i6 %sext_ln813_932, i6 %sext_ln813_931"   --->   Operation 7155 'add' 'add_ln813_1510' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7156 [1/1] (0.94ns)   --->   "%add_ln813_1511 = add i5 %sext_ln17_557, i5 %sext_ln17_580"   --->   Operation 7156 'add' 'add_ln813_1511' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7157 [1/1] (0.00ns)   --->   "%sext_ln813_934 = sext i5 %add_ln813_1511"   --->   Operation 7157 'sext' 'sext_ln813_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7158 [1/1] (0.94ns)   --->   "%add_ln813_1512 = add i5 %sext_ln17_597, i5 %sext_ln17_627"   --->   Operation 7158 'add' 'add_ln813_1512' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7159 [1/1] (0.00ns)   --->   "%sext_ln813_935 = sext i5 %add_ln813_1512"   --->   Operation 7159 'sext' 'sext_ln813_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7160 [1/1] (1.03ns)   --->   "%add_ln813_1513 = add i6 %sext_ln813_935, i6 %sext_ln813_934"   --->   Operation 7160 'add' 'add_ln813_1513' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7161 [1/1] (0.94ns)   --->   "%add_ln813_1515 = add i5 %sext_ln17_653, i5 %sext_ln17_662"   --->   Operation 7161 'add' 'add_ln813_1515' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7162 [1/1] (0.00ns)   --->   "%sext_ln813_938 = sext i5 %add_ln813_1515"   --->   Operation 7162 'sext' 'sext_ln813_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7163 [1/1] (0.94ns)   --->   "%add_ln813_1516 = add i5 %sext_ln17_707, i5 %sext_ln17_723"   --->   Operation 7163 'add' 'add_ln813_1516' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7164 [1/1] (0.00ns)   --->   "%sext_ln813_939 = sext i5 %add_ln813_1516"   --->   Operation 7164 'sext' 'sext_ln813_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7165 [1/1] (1.03ns)   --->   "%add_ln813_1517 = add i6 %sext_ln813_939, i6 %sext_ln813_938"   --->   Operation 7165 'add' 'add_ln813_1517' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7166 [1/1] (0.94ns)   --->   "%add_ln813_1518 = add i5 %sext_ln17_747, i5 %sext_ln17_840"   --->   Operation 7166 'add' 'add_ln813_1518' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7167 [1/1] (0.00ns)   --->   "%sext_ln813_941 = sext i5 %add_ln813_1518"   --->   Operation 7167 'sext' 'sext_ln813_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7168 [1/1] (0.94ns)   --->   "%add_ln813_1519 = add i5 %sext_ln17_905, i5 %sext_ln17_918"   --->   Operation 7168 'add' 'add_ln813_1519' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7169 [1/1] (0.00ns)   --->   "%sext_ln813_942 = sext i5 %add_ln813_1519"   --->   Operation 7169 'sext' 'sext_ln813_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7170 [1/1] (1.03ns)   --->   "%add_ln813_1520 = add i6 %sext_ln813_942, i6 %sext_ln813_941"   --->   Operation 7170 'add' 'add_ln813_1520' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7171 [1/1] (0.94ns)   --->   "%add_ln813_1523 = add i5 %sext_ln17_936, i5 %sext_ln17_1082"   --->   Operation 7171 'add' 'add_ln813_1523' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7172 [1/1] (0.00ns)   --->   "%sext_ln813_945 = sext i5 %add_ln813_1523"   --->   Operation 7172 'sext' 'sext_ln813_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7173 [1/1] (0.94ns)   --->   "%add_ln813_1524 = add i5 %sext_ln17_1122, i5 %sext_ln17_1130"   --->   Operation 7173 'add' 'add_ln813_1524' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7174 [1/1] (0.00ns)   --->   "%sext_ln813_946 = sext i5 %add_ln813_1524"   --->   Operation 7174 'sext' 'sext_ln813_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7175 [1/1] (1.03ns)   --->   "%add_ln813_1525 = add i6 %sext_ln813_946, i6 %sext_ln813_945"   --->   Operation 7175 'add' 'add_ln813_1525' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7176 [1/1] (0.94ns)   --->   "%add_ln813_1526 = add i5 %sext_ln17_1137, i5 %sext_ln17_1184"   --->   Operation 7176 'add' 'add_ln813_1526' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7177 [1/1] (0.00ns)   --->   "%sext_ln813_948 = sext i5 %add_ln813_1526"   --->   Operation 7177 'sext' 'sext_ln813_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7178 [1/1] (1.03ns)   --->   "%add_ln813_1527 = add i6 %sext_ln813_171, i6 %sext_ln813_948"   --->   Operation 7178 'add' 'add_ln813_1527' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7179 [1/1] (0.94ns)   --->   "%add_ln813_1529 = add i5 %sext_ln17_1277, i5 %sext_ln17_1321"   --->   Operation 7179 'add' 'add_ln813_1529' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7180 [1/1] (0.00ns)   --->   "%sext_ln813_951 = sext i5 %add_ln813_1529"   --->   Operation 7180 'sext' 'sext_ln813_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7181 [1/1] (0.83ns)   --->   "%add_ln813_1530 = add i4 %sext_ln17_635, i4 %sext_ln17_955"   --->   Operation 7181 'add' 'add_ln813_1530' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7182 [1/1] (0.00ns)   --->   "%sext_ln813_952 = sext i4 %add_ln813_1530"   --->   Operation 7182 'sext' 'sext_ln813_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7183 [1/1] (1.03ns)   --->   "%add_ln813_1531 = add i6 %sext_ln813_952, i6 %sext_ln813_951"   --->   Operation 7183 'add' 'add_ln813_1531' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7184 [1/1] (0.83ns)   --->   "%add_ln813_1532 = add i4 %sext_ln17_984, i4 %sext_ln17_1092"   --->   Operation 7184 'add' 'add_ln813_1532' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7185 [1/1] (0.00ns)   --->   "%sext_ln813_954 = sext i4 %add_ln813_1532"   --->   Operation 7185 'sext' 'sext_ln813_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7186 [1/1] (0.83ns)   --->   "%add_ln813_1533 = add i4 %sext_ln17_1269, i4 %sext_ln17_1284"   --->   Operation 7186 'add' 'add_ln813_1533' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7187 [1/1] (0.00ns)   --->   "%sext_ln813_955 = sext i4 %add_ln813_1533"   --->   Operation 7187 'sext' 'sext_ln813_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7188 [1/1] (0.94ns)   --->   "%add_ln813_1534 = add i5 %sext_ln813_955, i5 %sext_ln17_1174"   --->   Operation 7188 'add' 'add_ln813_1534' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7189 [1/1] (0.00ns)   --->   "%sext_ln813_956 = sext i5 %add_ln813_1534"   --->   Operation 7189 'sext' 'sext_ln813_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7190 [1/1] (1.03ns)   --->   "%add_ln813_1535 = add i6 %sext_ln813_956, i6 %sext_ln813_954"   --->   Operation 7190 'add' 'add_ln813_1535' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7191 [1/1] (1.11ns)   --->   "%add_ln813_1552 = add i7 %sext_ln17_278, i7 %sext_ln17_306"   --->   Operation 7191 'add' 'add_ln813_1552' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7192 [1/1] (1.11ns)   --->   "%add_ln813_1566 = add i7 %sext_ln17_705, i7 %sext_ln17_743"   --->   Operation 7192 'add' 'add_ln813_1566' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7193 [1/1] (0.00ns)   --->   "%sext_ln813_972 = sext i7 %add_ln813_1566"   --->   Operation 7193 'sext' 'sext_ln813_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7194 [1/1] (1.11ns)   --->   "%add_ln813_1567 = add i7 %sext_ln17_768, i7 %sext_ln17_784"   --->   Operation 7194 'add' 'add_ln813_1567' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7195 [1/1] (0.00ns)   --->   "%sext_ln813_973 = sext i7 %add_ln813_1567"   --->   Operation 7195 'sext' 'sext_ln813_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7196 [1/1] (1.20ns)   --->   "%add_ln813_1568 = add i8 %sext_ln813_973, i8 %sext_ln813_972"   --->   Operation 7196 'add' 'add_ln813_1568' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7197 [1/1] (1.11ns)   --->   "%add_ln813_1572 = add i7 %sext_ln17_794, i7 %sext_ln17_833"   --->   Operation 7197 'add' 'add_ln813_1572' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7198 [1/1] (1.11ns)   --->   "%add_ln813_1573 = add i7 %sext_ln17_871, i7 %sext_ln17_885"   --->   Operation 7198 'add' 'add_ln813_1573' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7199 [1/1] (1.11ns)   --->   "%add_ln813_1575 = add i7 %sext_ln17_904, i7 %sext_ln17_966"   --->   Operation 7199 'add' 'add_ln813_1575' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7200 [1/1] (1.11ns)   --->   "%add_ln813_1576 = add i7 %sext_ln17_985, i7 %sext_ln17_993"   --->   Operation 7200 'add' 'add_ln813_1576' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7201 [1/1] (1.11ns)   --->   "%add_ln813_1579 = add i7 %sext_ln17_1010, i7 %sext_ln17_1057"   --->   Operation 7201 'add' 'add_ln813_1579' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7202 [1/1] (1.11ns)   --->   "%add_ln813_1580 = add i7 %sext_ln17_1093, i7 %sext_ln17_1114"   --->   Operation 7202 'add' 'add_ln813_1580' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7203 [1/1] (1.11ns)   --->   "%add_ln813_1582 = add i7 %sext_ln17_1123, i7 %sext_ln17_1166"   --->   Operation 7203 'add' 'add_ln813_1582' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7204 [1/1] (0.00ns)   --->   "%sext_ln813_980 = sext i7 %add_ln813_1582"   --->   Operation 7204 'sext' 'sext_ln813_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7205 [1/1] (1.11ns)   --->   "%add_ln813_1583 = add i7 %sext_ln17_1196, i7 %sext_ln17_1201"   --->   Operation 7205 'add' 'add_ln813_1583' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7206 [1/1] (0.00ns)   --->   "%sext_ln813_981 = sext i7 %add_ln813_1583"   --->   Operation 7206 'sext' 'sext_ln813_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7207 [1/1] (1.20ns)   --->   "%add_ln813_1584 = add i8 %sext_ln813_981, i8 %sext_ln813_980"   --->   Operation 7207 'add' 'add_ln813_1584' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7208 [1/1] (1.11ns)   --->   "%add_ln813_1587 = add i7 %sext_ln17_1209, i7 %sext_ln17_1222"   --->   Operation 7208 'add' 'add_ln813_1587' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7209 [1/1] (0.00ns)   --->   "%sext_ln813_982 = sext i7 %add_ln813_1587"   --->   Operation 7209 'sext' 'sext_ln813_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7210 [1/1] (1.11ns)   --->   "%add_ln813_1588 = add i7 %sext_ln17_1239, i7 %sext_ln17_1251"   --->   Operation 7210 'add' 'add_ln813_1588' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7211 [1/1] (0.00ns)   --->   "%sext_ln813_983 = sext i7 %add_ln813_1588"   --->   Operation 7211 'sext' 'sext_ln813_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7212 [1/1] (1.20ns)   --->   "%add_ln813_1589 = add i8 %sext_ln813_983, i8 %sext_ln813_982"   --->   Operation 7212 'add' 'add_ln813_1589' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7213 [1/1] (1.11ns)   --->   "%add_ln813_1590 = add i7 %sext_ln17_1258, i7 %sext_ln17_1275"   --->   Operation 7213 'add' 'add_ln813_1590' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7214 [1/1] (0.00ns)   --->   "%sext_ln813_984 = sext i7 %add_ln813_1590"   --->   Operation 7214 'sext' 'sext_ln813_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7215 [1/1] (1.11ns)   --->   "%add_ln813_1591 = add i7 %sext_ln17_1323, i7 %sext_ln17_1338"   --->   Operation 7215 'add' 'add_ln813_1591' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7216 [1/1] (0.00ns)   --->   "%sext_ln813_985 = sext i7 %add_ln813_1591"   --->   Operation 7216 'sext' 'sext_ln813_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7217 [1/1] (1.20ns)   --->   "%add_ln813_1592 = add i8 %sext_ln813_985, i8 %sext_ln813_984"   --->   Operation 7217 'add' 'add_ln813_1592' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7218 [1/1] (1.11ns)   --->   "%add_ln813_1594 = add i7 %sext_ln17_1352, i7 %sext_ln17_16"   --->   Operation 7218 'add' 'add_ln813_1594' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7219 [1/1] (1.03ns)   --->   "%add_ln813_1595 = add i6 %sext_ln17_156, i6 %sext_ln17_260"   --->   Operation 7219 'add' 'add_ln813_1595' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7220 [1/1] (1.03ns)   --->   "%add_ln813_1597 = add i6 %sext_ln17_267, i6 %sext_ln17_333"   --->   Operation 7220 'add' 'add_ln813_1597' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7221 [1/1] (0.00ns)   --->   "%sext_ln813_988 = sext i6 %add_ln813_1597"   --->   Operation 7221 'sext' 'sext_ln813_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7222 [1/1] (1.03ns)   --->   "%add_ln813_1598 = add i6 %sext_ln17_434, i6 %sext_ln17_476"   --->   Operation 7222 'add' 'add_ln813_1598' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7223 [1/1] (0.00ns)   --->   "%sext_ln813_989 = sext i6 %add_ln813_1598"   --->   Operation 7223 'sext' 'sext_ln813_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7224 [1/1] (1.11ns)   --->   "%add_ln813_1599 = add i7 %sext_ln813_989, i7 %sext_ln17_426"   --->   Operation 7224 'add' 'add_ln813_1599' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7225 [1/1] (0.00ns)   --->   "%sext_ln813_990 = sext i7 %add_ln813_1599"   --->   Operation 7225 'sext' 'sext_ln813_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7226 [1/1] (1.20ns)   --->   "%add_ln813_1600 = add i8 %sext_ln813_990, i8 %sext_ln813_988"   --->   Operation 7226 'add' 'add_ln813_1600' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7227 [1/1] (1.03ns)   --->   "%add_ln813_1605 = add i6 %sext_ln17_484, i6 %sext_ln17_524"   --->   Operation 7227 'add' 'add_ln813_1605' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7228 [1/1] (0.00ns)   --->   "%sext_ln813_991 = sext i6 %add_ln813_1605"   --->   Operation 7228 'sext' 'sext_ln813_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7229 [1/1] (1.03ns)   --->   "%add_ln813_1606 = add i6 %sext_ln17_532, i6 %sext_ln17_546"   --->   Operation 7229 'add' 'add_ln813_1606' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7230 [1/1] (0.00ns)   --->   "%sext_ln813_992 = sext i6 %add_ln813_1606"   --->   Operation 7230 'sext' 'sext_ln813_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7231 [1/1] (1.11ns)   --->   "%add_ln813_1607 = add i7 %sext_ln813_992, i7 %sext_ln813_991"   --->   Operation 7231 'add' 'add_ln813_1607' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7232 [1/1] (1.03ns)   --->   "%add_ln813_1608 = add i6 %sext_ln17_558, i6 %sext_ln17_581"   --->   Operation 7232 'add' 'add_ln813_1608' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7233 [1/1] (0.00ns)   --->   "%sext_ln813_994 = sext i6 %add_ln813_1608"   --->   Operation 7233 'sext' 'sext_ln813_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7234 [1/1] (1.03ns)   --->   "%add_ln813_1609 = add i6 %sext_ln17_598, i6 %sext_ln17_735"   --->   Operation 7234 'add' 'add_ln813_1609' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7235 [1/1] (0.00ns)   --->   "%sext_ln813_995 = sext i6 %add_ln813_1609"   --->   Operation 7235 'sext' 'sext_ln813_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7236 [1/1] (1.11ns)   --->   "%add_ln813_1610 = add i7 %sext_ln813_995, i7 %sext_ln813_994"   --->   Operation 7236 'add' 'add_ln813_1610' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7237 [1/1] (1.03ns)   --->   "%add_ln813_1612 = add i6 %sext_ln17_809, i6 %sext_ln17_826"   --->   Operation 7237 'add' 'add_ln813_1612' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7238 [1/1] (0.00ns)   --->   "%sext_ln813_997 = sext i6 %add_ln813_1612"   --->   Operation 7238 'sext' 'sext_ln813_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7239 [1/1] (1.03ns)   --->   "%add_ln813_1613 = add i6 %sext_ln17_862, i6 %sext_ln17_879"   --->   Operation 7239 'add' 'add_ln813_1613' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7240 [1/1] (0.00ns)   --->   "%sext_ln813_998 = sext i6 %add_ln813_1613"   --->   Operation 7240 'sext' 'sext_ln813_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7241 [1/1] (1.11ns)   --->   "%add_ln813_1614 = add i7 %sext_ln813_998, i7 %sext_ln813_997"   --->   Operation 7241 'add' 'add_ln813_1614' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7242 [1/1] (1.03ns)   --->   "%add_ln813_1615 = add i6 %sext_ln17_919, i6 %sext_ln17_938"   --->   Operation 7242 'add' 'add_ln813_1615' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7243 [1/1] (0.00ns)   --->   "%sext_ln813_1000 = sext i6 %add_ln813_1615"   --->   Operation 7243 'sext' 'sext_ln813_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7244 [1/1] (1.03ns)   --->   "%add_ln813_1616 = add i6 %sext_ln17_948, i6 %sext_ln17_1031"   --->   Operation 7244 'add' 'add_ln813_1616' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7245 [1/1] (0.00ns)   --->   "%sext_ln813_1001 = sext i6 %add_ln813_1616"   --->   Operation 7245 'sext' 'sext_ln813_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7246 [1/1] (1.11ns)   --->   "%add_ln813_1617 = add i7 %sext_ln813_1001, i7 %sext_ln813_1000"   --->   Operation 7246 'add' 'add_ln813_1617' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7247 [1/1] (1.03ns)   --->   "%add_ln813_1620 = add i6 %sext_ln17_1102, i6 %sext_ln17_1131"   --->   Operation 7247 'add' 'add_ln813_1620' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7248 [1/1] (0.00ns)   --->   "%sext_ln813_1003 = sext i6 %add_ln813_1620"   --->   Operation 7248 'sext' 'sext_ln813_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7249 [1/1] (1.03ns)   --->   "%add_ln813_1621 = add i6 %sext_ln17_1142, i6 %sext_ln17_1155"   --->   Operation 7249 'add' 'add_ln813_1621' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7250 [1/1] (0.00ns)   --->   "%sext_ln813_1004 = sext i6 %add_ln813_1621"   --->   Operation 7250 'sext' 'sext_ln813_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7251 [1/1] (1.11ns)   --->   "%add_ln813_1622 = add i7 %sext_ln813_1004, i7 %sext_ln813_1003"   --->   Operation 7251 'add' 'add_ln813_1622' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7252 [1/1] (1.03ns)   --->   "%add_ln813_1623 = add i6 %sext_ln17_1313, i6 %sext_ln17_46"   --->   Operation 7252 'add' 'add_ln813_1623' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7253 [1/1] (0.00ns)   --->   "%sext_ln813_1006 = sext i6 %add_ln813_1623"   --->   Operation 7253 'sext' 'sext_ln813_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7254 [1/1] (0.94ns)   --->   "%add_ln813_1624 = add i5 %sext_ln17_217, i5 %sext_ln17_289"   --->   Operation 7254 'add' 'add_ln813_1624' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7255 [1/1] (0.00ns)   --->   "%sext_ln813_1007 = sext i5 %add_ln813_1624"   --->   Operation 7255 'sext' 'sext_ln813_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7256 [1/1] (1.11ns)   --->   "%add_ln813_1625 = add i7 %sext_ln813_1007, i7 %sext_ln813_1006"   --->   Operation 7256 'add' 'add_ln813_1625' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7257 [1/1] (0.94ns)   --->   "%add_ln813_1627 = add i5 %sext_ln17_297, i5 %sext_ln17_316"   --->   Operation 7257 'add' 'add_ln813_1627' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7258 [1/1] (0.00ns)   --->   "%sext_ln813_1009 = sext i5 %add_ln813_1627"   --->   Operation 7258 'sext' 'sext_ln813_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7259 [1/1] (0.94ns)   --->   "%add_ln813_1628 = add i5 %sext_ln17_350, i5 %sext_ln17_397"   --->   Operation 7259 'add' 'add_ln813_1628' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7260 [1/1] (0.00ns)   --->   "%sext_ln813_1010 = sext i5 %add_ln813_1628"   --->   Operation 7260 'sext' 'sext_ln813_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7261 [1/1] (1.03ns)   --->   "%add_ln813_1629 = add i6 %sext_ln813_1010, i6 %sext_ln813_1009"   --->   Operation 7261 'add' 'add_ln813_1629' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7262 [1/1] (0.94ns)   --->   "%add_ln813_1630 = add i5 %sext_ln17_452, i5 %sext_ln17_466"   --->   Operation 7262 'add' 'add_ln813_1630' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7263 [1/1] (0.00ns)   --->   "%sext_ln813_1012 = sext i5 %add_ln813_1630"   --->   Operation 7263 'sext' 'sext_ln813_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7264 [1/1] (0.94ns)   --->   "%add_ln813_1631 = add i5 %sext_ln17_618, i5 %sext_ln17_628"   --->   Operation 7264 'add' 'add_ln813_1631' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7265 [1/1] (0.00ns)   --->   "%sext_ln813_1013 = sext i5 %add_ln813_1631"   --->   Operation 7265 'sext' 'sext_ln813_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7266 [1/1] (1.03ns)   --->   "%add_ln813_1632 = add i6 %sext_ln813_1013, i6 %sext_ln813_1012"   --->   Operation 7266 'add' 'add_ln813_1632' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7267 [1/1] (0.94ns)   --->   "%add_ln813_1636 = add i5 %sext_ln17_701, i5 %sext_ln17_715"   --->   Operation 7267 'add' 'add_ln813_1636' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7268 [1/1] (0.00ns)   --->   "%sext_ln813_1016 = sext i5 %add_ln813_1636"   --->   Operation 7268 'sext' 'sext_ln813_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7269 [1/1] (0.94ns)   --->   "%add_ln813_1637 = add i5 %sext_ln17_748, i5 %sext_ln17_761"   --->   Operation 7269 'add' 'add_ln813_1637' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7270 [1/1] (0.00ns)   --->   "%sext_ln813_1017 = sext i5 %add_ln813_1637"   --->   Operation 7270 'sext' 'sext_ln813_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7271 [1/1] (1.03ns)   --->   "%add_ln813_1638 = add i6 %sext_ln813_1017, i6 %sext_ln813_1016"   --->   Operation 7271 'add' 'add_ln813_1638' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7272 [1/1] (0.94ns)   --->   "%add_ln813_1639 = add i5 %sext_ln17_844, i5 %sext_ln17_853"   --->   Operation 7272 'add' 'add_ln813_1639' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7273 [1/1] (0.00ns)   --->   "%sext_ln813_1019 = sext i5 %add_ln813_1639"   --->   Operation 7273 'sext' 'sext_ln813_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7274 [1/1] (0.94ns)   --->   "%add_ln813_1640 = add i5 %sext_ln17_898, i5 %sext_ln17_924"   --->   Operation 7274 'add' 'add_ln813_1640' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7275 [1/1] (0.00ns)   --->   "%sext_ln813_1020 = sext i5 %add_ln813_1640"   --->   Operation 7275 'sext' 'sext_ln813_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7276 [1/1] (1.03ns)   --->   "%add_ln813_1641 = add i6 %sext_ln813_1020, i6 %sext_ln813_1019"   --->   Operation 7276 'add' 'add_ln813_1641' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7277 [1/1] (0.94ns)   --->   "%add_ln813_1643 = add i5 %sext_ln17_999, i5 %sext_ln17_1050"   --->   Operation 7277 'add' 'add_ln813_1643' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7278 [1/1] (0.00ns)   --->   "%sext_ln813_1023 = sext i5 %add_ln813_1643"   --->   Operation 7278 'sext' 'sext_ln813_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7279 [1/1] (0.94ns)   --->   "%add_ln813_1644 = add i5 %sext_ln17_1074, i5 %sext_ln17_1086"   --->   Operation 7279 'add' 'add_ln813_1644' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7280 [1/1] (0.00ns)   --->   "%sext_ln813_1024 = sext i5 %add_ln813_1644"   --->   Operation 7280 'sext' 'sext_ln813_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7281 [1/1] (1.03ns)   --->   "%add_ln813_1645 = add i6 %sext_ln813_1024, i6 %sext_ln813_1023"   --->   Operation 7281 'add' 'add_ln813_1645' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7282 [1/1] (0.94ns)   --->   "%add_ln813_1646 = add i5 %sext_ln17_1150, i5 %sext_ln17_1184"   --->   Operation 7282 'add' 'add_ln813_1646' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7283 [1/1] (0.00ns)   --->   "%sext_ln813_1026 = sext i5 %add_ln813_1646"   --->   Operation 7283 'sext' 'sext_ln813_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7284 [1/1] (0.94ns)   --->   "%add_ln813_1647 = add i5 %sext_ln17_1231, i5 %sext_ln17_1333"   --->   Operation 7284 'add' 'add_ln813_1647' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7285 [1/1] (0.00ns)   --->   "%sext_ln813_1027 = sext i5 %add_ln813_1647"   --->   Operation 7285 'sext' 'sext_ln813_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7286 [1/1] (1.03ns)   --->   "%add_ln813_1648 = add i6 %sext_ln813_1027, i6 %sext_ln813_1026"   --->   Operation 7286 'add' 'add_ln813_1648' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7287 [1/1] (0.83ns)   --->   "%add_ln813_1651 = add i4 %sext_ln17_137, i4 %sext_ln17_189"   --->   Operation 7287 'add' 'add_ln813_1651' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7288 [1/1] (0.00ns)   --->   "%sext_ln813_1030 = sext i4 %add_ln813_1651"   --->   Operation 7288 'sext' 'sext_ln813_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7289 [1/1] (0.83ns)   --->   "%add_ln813_1652 = add i4 %sext_ln17_208, i4 %sext_ln17_404"   --->   Operation 7289 'add' 'add_ln813_1652' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7290 [1/1] (0.00ns)   --->   "%sext_ln813_1031 = sext i4 %add_ln813_1652"   --->   Operation 7290 'sext' 'sext_ln813_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7291 [1/1] (0.94ns)   --->   "%add_ln813_1653 = add i5 %sext_ln813_1031, i5 %sext_ln813_1030"   --->   Operation 7291 'add' 'add_ln813_1653' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7292 [1/1] (0.00ns)   --->   "%sext_ln813_1032 = sext i5 %add_ln813_1653"   --->   Operation 7292 'sext' 'sext_ln813_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7293 [1/1] (0.83ns)   --->   "%add_ln813_1654 = add i4 %sext_ln17_456, i4 %sext_ln17_539"   --->   Operation 7293 'add' 'add_ln813_1654' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7294 [1/1] (0.00ns)   --->   "%sext_ln813_1033 = sext i4 %add_ln813_1654"   --->   Operation 7294 'sext' 'sext_ln813_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7295 [1/1] (0.83ns)   --->   "%add_ln813_1655 = add i4 %sext_ln17_611, i4 %sext_ln17_635"   --->   Operation 7295 'add' 'add_ln813_1655' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7296 [1/1] (0.00ns)   --->   "%sext_ln813_1034 = sext i4 %add_ln813_1655"   --->   Operation 7296 'sext' 'sext_ln813_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7297 [1/1] (0.94ns)   --->   "%add_ln813_1656 = add i5 %sext_ln813_1034, i5 %sext_ln813_1033"   --->   Operation 7297 'add' 'add_ln813_1656' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7298 [1/1] (0.00ns)   --->   "%sext_ln813_1035 = sext i5 %add_ln813_1656"   --->   Operation 7298 'sext' 'sext_ln813_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7299 [1/1] (1.03ns)   --->   "%add_ln813_1657 = add i6 %sext_ln813_1035, i6 %sext_ln813_1032"   --->   Operation 7299 'add' 'add_ln813_1657' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7300 [1/1] (0.83ns)   --->   "%add_ln813_1658 = add i4 %sext_ln17_656, i4 %sext_ln17_663"   --->   Operation 7300 'add' 'add_ln813_1658' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7301 [1/1] (0.00ns)   --->   "%sext_ln813_1037 = sext i4 %add_ln813_1658"   --->   Operation 7301 'sext' 'sext_ln813_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7302 [1/1] (0.83ns)   --->   "%add_ln813_1659 = add i4 %sext_ln17_669, i4 %sext_ln17_722"   --->   Operation 7302 'add' 'add_ln813_1659' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7303 [1/1] (0.00ns)   --->   "%sext_ln813_1038 = sext i4 %add_ln813_1659"   --->   Operation 7303 'sext' 'sext_ln813_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7304 [1/1] (0.94ns)   --->   "%add_ln813_1660 = add i5 %sext_ln813_1038, i5 %sext_ln813_1037"   --->   Operation 7304 'add' 'add_ln813_1660' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7305 [1/1] (0.00ns)   --->   "%sext_ln813_1039 = sext i5 %add_ln813_1660"   --->   Operation 7305 'sext' 'sext_ln813_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7306 [1/1] (0.83ns)   --->   "%add_ln813_1661 = add i4 %sext_ln17_778, i4 %sext_ln17_955"   --->   Operation 7306 'add' 'add_ln813_1661' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7307 [1/1] (0.00ns)   --->   "%sext_ln813_1040 = sext i4 %add_ln813_1661"   --->   Operation 7307 'sext' 'sext_ln813_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7308 [1/1] (0.94ns)   --->   "%add_ln813_1662 = add i5 %sext_ln813_955, i5 %sext_ln17_975"   --->   Operation 7308 'add' 'add_ln813_1662' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7309 [1/1] (0.00ns)   --->   "%sext_ln813_1041 = sext i5 %add_ln813_1662"   --->   Operation 7309 'sext' 'sext_ln813_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7310 [1/1] (1.03ns)   --->   "%add_ln813_1663 = add i6 %sext_ln813_1041, i6 %sext_ln813_1040"   --->   Operation 7310 'add' 'add_ln813_1663' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7311 [1/1] (0.00ns)   --->   "%sext_ln813_1042 = sext i6 %add_ln813_1663"   --->   Operation 7311 'sext' 'sext_ln813_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7312 [1/1] (1.11ns)   --->   "%add_ln813_1664 = add i7 %sext_ln813_1042, i7 %sext_ln813_1039"   --->   Operation 7312 'add' 'add_ln813_1664' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7313 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_1669)   --->   "%xor_ln813 = xor i4 %sext_ln17, i4 8"   --->   Operation 7313 'xor' 'xor_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.13> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7314 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_1669)   --->   "%zext_ln813_2 = zext i4 %xor_ln813"   --->   Operation 7314 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7315 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln813_1669 = add i6 %zext_ln813_2, i6 %sext_ln17_6"   --->   Operation 7315 'add' 'add_ln813_1669' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7316 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i6 %add_ln813_1669"   --->   Operation 7316 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7317 [1/1] (1.28ns)   --->   "%add_ln813_1670 = add i8 %mult_V_344, i8 %mult_V_1254"   --->   Operation 7317 'add' 'add_ln813_1670' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7318 [1/1] (1.28ns)   --->   "%add_ln813_1671 = add i8 %mult_V_25, i8 %sext_ln818_26"   --->   Operation 7318 'add' 'add_ln813_1671' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1673 = add i8 %sext_ln818_30, i8 %sext_ln818_39"   --->   Operation 7319 'add' 'add_ln813_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7320 [1/1] (1.20ns)   --->   "%add_ln813_1674 = add i8 %sext_ln818_48, i8 %sext_ln818_59"   --->   Operation 7320 'add' 'add_ln813_1674' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7321 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1675 = add i8 %add_ln813_1674, i8 %add_ln813_1673"   --->   Operation 7321 'add' 'add_ln813_1675' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7322 [1/1] (1.20ns)   --->   "%add_ln813_1677 = add i8 %sext_ln818_66, i8 %sext_ln818_86"   --->   Operation 7322 'add' 'add_ln813_1677' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7323 [1/1] (1.20ns)   --->   "%add_ln813_1678 = add i8 %sext_ln818_89, i8 %sext_ln818_96"   --->   Operation 7323 'add' 'add_ln813_1678' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1680 = add i8 %sext_ln818_103, i8 %sext_ln818_112"   --->   Operation 7324 'add' 'add_ln813_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7325 [1/1] (1.20ns)   --->   "%add_ln813_1681 = add i8 %sext_ln818_125, i8 %sext_ln818_209"   --->   Operation 7325 'add' 'add_ln813_1681' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7326 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1682 = add i8 %add_ln813_1681, i8 %add_ln813_1680"   --->   Operation 7326 'add' 'add_ln813_1682' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1685 = add i8 %sext_ln818_238, i8 %sext_ln818_263"   --->   Operation 7327 'add' 'add_ln813_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7328 [1/1] (1.20ns)   --->   "%add_ln813_1686 = add i8 %sext_ln818_278, i8 %sext_ln813_21"   --->   Operation 7328 'add' 'add_ln813_1686' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7329 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1687 = add i8 %add_ln813_1686, i8 %add_ln813_1685"   --->   Operation 7329 'add' 'add_ln813_1687' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7330 [1/1] (1.11ns)   --->   "%add_ln813_1705 = add i7 %sext_ln17_579, i7 %sext_ln17_592"   --->   Operation 7330 'add' 'add_ln813_1705' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7331 [1/1] (0.00ns)   --->   "%sext_ln813_1052 = sext i7 %add_ln813_1705"   --->   Operation 7331 'sext' 'sext_ln813_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7332 [1/1] (1.11ns)   --->   "%add_ln813_1706 = add i7 %sext_ln17_615, i7 %sext_ln17_638"   --->   Operation 7332 'add' 'add_ln813_1706' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7333 [1/1] (0.00ns)   --->   "%sext_ln813_1053 = sext i7 %add_ln813_1706"   --->   Operation 7333 'sext' 'sext_ln813_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7334 [1/1] (1.20ns)   --->   "%add_ln813_1707 = add i8 %sext_ln813_1053, i8 %sext_ln813_1052"   --->   Operation 7334 'add' 'add_ln813_1707' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7335 [1/1] (1.11ns)   --->   "%add_ln813_1709 = add i7 %sext_ln17_646, i7 %sext_ln17_672"   --->   Operation 7335 'add' 'add_ln813_1709' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7336 [1/1] (1.11ns)   --->   "%add_ln813_1710 = add i7 %sext_ln17_682, i7 %sext_ln17_695"   --->   Operation 7336 'add' 'add_ln813_1710' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7337 [1/1] (1.11ns)   --->   "%add_ln813_1712 = add i7 %sext_ln17_725, i7 %sext_ln17_779"   --->   Operation 7337 'add' 'add_ln813_1712' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7338 [1/1] (0.00ns)   --->   "%sext_ln813_1056 = sext i7 %add_ln813_1712"   --->   Operation 7338 'sext' 'sext_ln813_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7339 [1/1] (1.11ns)   --->   "%add_ln813_1713 = add i7 %sext_ln17_824, i7 %sext_ln17_870"   --->   Operation 7339 'add' 'add_ln813_1713' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7340 [1/1] (0.00ns)   --->   "%sext_ln813_1057 = sext i7 %add_ln813_1713"   --->   Operation 7340 'sext' 'sext_ln813_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7341 [1/1] (1.20ns)   --->   "%add_ln813_1714 = add i8 %sext_ln813_1057, i8 %sext_ln813_1056"   --->   Operation 7341 'add' 'add_ln813_1714' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7342 [1/1] (1.11ns)   --->   "%add_ln813_1717 = add i7 %sext_ln17_889, i7 %sext_ln17_913"   --->   Operation 7342 'add' 'add_ln813_1717' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7343 [1/1] (0.00ns)   --->   "%sext_ln813_1058 = sext i7 %add_ln813_1717"   --->   Operation 7343 'sext' 'sext_ln813_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7344 [1/1] (1.11ns)   --->   "%add_ln813_1718 = add i7 %sext_ln17_925, i7 %sext_ln17_961"   --->   Operation 7344 'add' 'add_ln813_1718' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7345 [1/1] (0.00ns)   --->   "%sext_ln813_1059 = sext i7 %add_ln813_1718"   --->   Operation 7345 'sext' 'sext_ln813_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7346 [1/1] (1.20ns)   --->   "%add_ln813_1719 = add i8 %sext_ln813_1059, i8 %sext_ln813_1058"   --->   Operation 7346 'add' 'add_ln813_1719' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7347 [1/1] (1.11ns)   --->   "%add_ln813_1720 = add i7 %sext_ln17_1014, i7 %sext_ln17_1024"   --->   Operation 7347 'add' 'add_ln813_1720' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7348 [1/1] (0.00ns)   --->   "%sext_ln813_1060 = sext i7 %add_ln813_1720"   --->   Operation 7348 'sext' 'sext_ln813_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7349 [1/1] (1.11ns)   --->   "%add_ln813_1721 = add i7 %sext_ln17_1046, i7 %sext_ln17_1058"   --->   Operation 7349 'add' 'add_ln813_1721' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7350 [1/1] (0.00ns)   --->   "%sext_ln813_1061 = sext i7 %add_ln813_1721"   --->   Operation 7350 'sext' 'sext_ln813_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7351 [1/1] (1.20ns)   --->   "%add_ln813_1722 = add i8 %sext_ln813_1061, i8 %sext_ln813_1060"   --->   Operation 7351 'add' 'add_ln813_1722' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7352 [1/1] (1.11ns)   --->   "%add_ln813_1724 = add i7 %sext_ln17_1068, i7 %sext_ln17_1100"   --->   Operation 7352 'add' 'add_ln813_1724' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7353 [1/1] (1.11ns)   --->   "%add_ln813_1725 = add i7 %sext_ln17_1109, i7 %sext_ln17_1123"   --->   Operation 7353 'add' 'add_ln813_1725' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7354 [1/1] (1.11ns)   --->   "%add_ln813_1727 = add i7 %sext_ln17_1172, i7 %sext_ln17_1185"   --->   Operation 7354 'add' 'add_ln813_1727' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7355 [1/1] (0.00ns)   --->   "%sext_ln813_1064 = sext i7 %add_ln813_1727"   --->   Operation 7355 'sext' 'sext_ln813_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7356 [1/1] (1.11ns)   --->   "%add_ln813_1728 = add i7 %sext_ln17_1252, i7 %sext_ln17_1286"   --->   Operation 7356 'add' 'add_ln813_1728' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7357 [1/1] (0.00ns)   --->   "%sext_ln813_1065 = sext i7 %add_ln813_1728"   --->   Operation 7357 'sext' 'sext_ln813_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1729 = add i8 %sext_ln813_1065, i8 %sext_ln818_250"   --->   Operation 7358 'add' 'add_ln813_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7359 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1730 = add i8 %add_ln813_1729, i8 %sext_ln813_1064"   --->   Operation 7359 'add' 'add_ln813_1730' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7360 [1/1] (1.11ns)   --->   "%add_ln813_1735 = add i7 %sext_ln17_1299, i7 %sext_ln17_1352"   --->   Operation 7360 'add' 'add_ln813_1735' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7361 [1/1] (0.00ns)   --->   "%sext_ln813_1066 = sext i7 %add_ln813_1735"   --->   Operation 7361 'sext' 'sext_ln813_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7362 [1/1] (1.03ns)   --->   "%add_ln813_1736 = add i6 %sext_ln17_344, i6 %sext_ln17_348"   --->   Operation 7362 'add' 'add_ln813_1736' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7363 [1/1] (0.00ns)   --->   "%sext_ln813_1067 = sext i6 %add_ln813_1736"   --->   Operation 7363 'sext' 'sext_ln813_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7364 [1/1] (1.20ns)   --->   "%add_ln813_1737 = add i8 %sext_ln813_1067, i8 %sext_ln813_1066"   --->   Operation 7364 'add' 'add_ln813_1737' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7365 [1/1] (1.03ns)   --->   "%add_ln813_1738 = add i6 %sext_ln17_419, i6 %sext_ln17_549"   --->   Operation 7365 'add' 'add_ln813_1738' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7366 [1/1] (0.00ns)   --->   "%sext_ln813_1068 = sext i6 %add_ln813_1738"   --->   Operation 7366 'sext' 'sext_ln813_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7367 [1/1] (1.03ns)   --->   "%add_ln813_1739 = add i6 %sext_ln17_598, i6 %sext_ln17_629"   --->   Operation 7367 'add' 'add_ln813_1739' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7368 [1/1] (0.00ns)   --->   "%sext_ln813_1069 = sext i6 %add_ln813_1739"   --->   Operation 7368 'sext' 'sext_ln813_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7369 [1/1] (1.11ns)   --->   "%add_ln813_1740 = add i7 %sext_ln813_1069, i7 %sext_ln813_1068"   --->   Operation 7369 'add' 'add_ln813_1740' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7370 [1/1] (1.03ns)   --->   "%add_ln813_1742 = add i6 %sext_ln17_665, i6 %sext_ln17_687"   --->   Operation 7370 'add' 'add_ln813_1742' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7371 [1/1] (0.00ns)   --->   "%sext_ln813_1071 = sext i6 %add_ln813_1742"   --->   Operation 7371 'sext' 'sext_ln813_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7372 [1/1] (1.03ns)   --->   "%add_ln813_1743 = add i6 %sext_ln17_718, i6 %sext_ln17_795"   --->   Operation 7372 'add' 'add_ln813_1743' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7373 [1/1] (0.00ns)   --->   "%sext_ln813_1072 = sext i6 %add_ln813_1743"   --->   Operation 7373 'sext' 'sext_ln813_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7374 [1/1] (1.11ns)   --->   "%add_ln813_1744 = add i7 %sext_ln813_1072, i7 %sext_ln813_1071"   --->   Operation 7374 'add' 'add_ln813_1744' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7375 [1/1] (1.03ns)   --->   "%add_ln813_1745 = add i6 %sext_ln17_810, i6 %sext_ln17_814"   --->   Operation 7375 'add' 'add_ln813_1745' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7376 [1/1] (0.00ns)   --->   "%sext_ln813_1074 = sext i6 %add_ln813_1745"   --->   Operation 7376 'sext' 'sext_ln813_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7377 [1/1] (1.03ns)   --->   "%add_ln813_1746 = add i6 %sext_ln17_862, i6 %sext_ln17_908"   --->   Operation 7377 'add' 'add_ln813_1746' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7378 [1/1] (0.00ns)   --->   "%sext_ln813_1075 = sext i6 %add_ln813_1746"   --->   Operation 7378 'sext' 'sext_ln813_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7379 [1/1] (1.11ns)   --->   "%add_ln813_1747 = add i7 %sext_ln813_1075, i7 %sext_ln813_1074"   --->   Operation 7379 'add' 'add_ln813_1747' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7380 [1/1] (1.03ns)   --->   "%add_ln813_1750 = add i6 %sext_ln17_953, i6 %sext_ln17_986"   --->   Operation 7380 'add' 'add_ln813_1750' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7381 [1/1] (0.00ns)   --->   "%sext_ln813_1077 = sext i6 %add_ln813_1750"   --->   Operation 7381 'sext' 'sext_ln813_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7382 [1/1] (1.03ns)   --->   "%add_ln813_1751 = add i6 %sext_ln17_991, i6 %sext_ln17_1089"   --->   Operation 7382 'add' 'add_ln813_1751' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7383 [1/1] (0.00ns)   --->   "%sext_ln813_1078 = sext i6 %add_ln813_1751"   --->   Operation 7383 'sext' 'sext_ln813_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7384 [1/1] (1.11ns)   --->   "%add_ln813_1752 = add i7 %sext_ln813_1078, i7 %sext_ln813_1077"   --->   Operation 7384 'add' 'add_ln813_1752' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7385 [1/1] (1.03ns)   --->   "%add_ln813_1753 = add i6 %sext_ln17_1212, i6 %sext_ln17_1259"   --->   Operation 7385 'add' 'add_ln813_1753' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7386 [1/1] (0.00ns)   --->   "%sext_ln813_1080 = sext i6 %add_ln813_1753"   --->   Operation 7386 'sext' 'sext_ln813_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7387 [1/1] (1.03ns)   --->   "%add_ln813_1754 = add i6 %sext_ln17_1304, i6 %sext_ln17_1313"   --->   Operation 7387 'add' 'add_ln813_1754' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7388 [1/1] (0.00ns)   --->   "%sext_ln813_1081 = sext i6 %add_ln813_1754"   --->   Operation 7388 'sext' 'sext_ln813_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7389 [1/1] (1.11ns)   --->   "%add_ln813_1755 = add i7 %sext_ln813_1081, i7 %sext_ln813_1080"   --->   Operation 7389 'add' 'add_ln813_1755' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7390 [1/1] (0.94ns)   --->   "%add_ln813_1757 = add i5 %sext_ln17_98, i5 %sext_ln17_195"   --->   Operation 7390 'add' 'add_ln813_1757' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7391 [1/1] (0.00ns)   --->   "%sext_ln813_1083 = sext i5 %add_ln813_1757"   --->   Operation 7391 'sext' 'sext_ln813_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7392 [1/1] (0.94ns)   --->   "%add_ln813_1758 = add i5 %sext_ln17_268, i5 %sext_ln17_297"   --->   Operation 7392 'add' 'add_ln813_1758' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7393 [1/1] (0.00ns)   --->   "%sext_ln813_1084 = sext i5 %add_ln813_1758"   --->   Operation 7393 'sext' 'sext_ln813_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7394 [1/1] (1.03ns)   --->   "%add_ln813_1759 = add i6 %sext_ln813_1084, i6 %sext_ln813_1083"   --->   Operation 7394 'add' 'add_ln813_1759' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7395 [1/1] (0.94ns)   --->   "%add_ln813_1760 = add i5 %sext_ln17_313, i5 %sext_ln17_379"   --->   Operation 7395 'add' 'add_ln813_1760' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7396 [1/1] (0.00ns)   --->   "%sext_ln813_1086 = sext i5 %add_ln813_1760"   --->   Operation 7396 'sext' 'sext_ln813_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7397 [1/1] (1.03ns)   --->   "%add_ln813_1761 = add i6 %sext_ln813_779, i6 %sext_ln17_407"   --->   Operation 7397 'add' 'add_ln813_1761' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7398 [1/1] (0.00ns)   --->   "%sext_ln813_1087 = sext i6 %add_ln813_1761"   --->   Operation 7398 'sext' 'sext_ln813_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7399 [1/1] (1.11ns)   --->   "%add_ln813_1762 = add i7 %sext_ln813_1087, i7 %sext_ln813_1086"   --->   Operation 7399 'add' 'add_ln813_1762' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7400 [1/1] (0.94ns)   --->   "%add_ln813_1766 = add i5 %sext_ln17_475, i5 %sext_ln17_485"   --->   Operation 7400 'add' 'add_ln813_1766' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7401 [1/1] (0.00ns)   --->   "%sext_ln813_1089 = sext i5 %add_ln813_1766"   --->   Operation 7401 'sext' 'sext_ln813_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7402 [1/1] (0.94ns)   --->   "%add_ln813_1767 = add i5 %sext_ln17_530, i5 %sext_ln17_540"   --->   Operation 7402 'add' 'add_ln813_1767' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7403 [1/1] (0.00ns)   --->   "%sext_ln813_1090 = sext i5 %add_ln813_1767"   --->   Operation 7403 'sext' 'sext_ln813_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7404 [1/1] (1.03ns)   --->   "%add_ln813_1768 = add i6 %sext_ln813_1090, i6 %sext_ln813_1089"   --->   Operation 7404 'add' 'add_ln813_1768' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7405 [1/1] (0.94ns)   --->   "%add_ln813_1769 = add i5 %sext_ln17_606, i5 %sext_ln17_653"   --->   Operation 7405 'add' 'add_ln813_1769' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7406 [1/1] (0.00ns)   --->   "%sext_ln813_1092 = sext i5 %add_ln813_1769"   --->   Operation 7406 'sext' 'sext_ln813_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7407 [1/1] (0.94ns)   --->   "%add_ln813_1770 = add i5 %sext_ln17_707, i5 %sext_ln17_744"   --->   Operation 7407 'add' 'add_ln813_1770' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7408 [1/1] (0.00ns)   --->   "%sext_ln813_1093 = sext i5 %add_ln813_1770"   --->   Operation 7408 'sext' 'sext_ln813_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7409 [1/1] (1.03ns)   --->   "%add_ln813_1771 = add i6 %sext_ln813_1093, i6 %sext_ln813_1092"   --->   Operation 7409 'add' 'add_ln813_1771' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7410 [1/1] (0.94ns)   --->   "%add_ln813_1773 = add i5 %sext_ln17_748, i5 %sext_ln17_756"   --->   Operation 7410 'add' 'add_ln813_1773' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7411 [1/1] (0.00ns)   --->   "%sext_ln813_1096 = sext i5 %add_ln813_1773"   --->   Operation 7411 'sext' 'sext_ln813_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7412 [1/1] (0.94ns)   --->   "%add_ln813_1774 = add i5 %sext_ln17_788, i5 %sext_ln17_840"   --->   Operation 7412 'add' 'add_ln813_1774' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7413 [1/1] (0.00ns)   --->   "%sext_ln813_1097 = sext i5 %add_ln813_1774"   --->   Operation 7413 'sext' 'sext_ln813_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7414 [1/1] (1.03ns)   --->   "%add_ln813_1775 = add i6 %sext_ln813_1097, i6 %sext_ln813_1096"   --->   Operation 7414 'add' 'add_ln813_1775' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7415 [1/1] (0.94ns)   --->   "%add_ln813_1776 = add i5 %sext_ln17_939, i5 %sext_ln17_947"   --->   Operation 7415 'add' 'add_ln813_1776' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7416 [1/1] (0.94ns)   --->   "%add_ln813_1777 = add i5 %sext_ln17_1038, i5 %sext_ln17_1082"   --->   Operation 7416 'add' 'add_ln813_1777' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7417 [1/1] (0.00ns)   --->   "%sext_ln813_1100 = sext i5 %add_ln813_1777"   --->   Operation 7417 'sext' 'sext_ln813_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7418 [1/1] (1.03ns)   --->   "%add_ln813_1778 = add i6 %sext_ln813_1100, i6 %sext_ln17_1002"   --->   Operation 7418 'add' 'add_ln813_1778' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7419 [1/1] (0.94ns)   --->   "%add_ln813_1782 = add i5 %sext_ln17_1151, i5 %sext_ln17_1167"   --->   Operation 7419 'add' 'add_ln813_1782' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7420 [1/1] (0.00ns)   --->   "%sext_ln813_1103 = sext i5 %add_ln813_1782"   --->   Operation 7420 'sext' 'sext_ln813_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7421 [1/1] (0.94ns)   --->   "%add_ln813_1783 = add i5 %sext_ln17_1223, i5 %sext_ln17_1270"   --->   Operation 7421 'add' 'add_ln813_1783' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7422 [1/1] (0.00ns)   --->   "%sext_ln813_1104 = sext i5 %add_ln813_1783"   --->   Operation 7422 'sext' 'sext_ln813_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7423 [1/1] (1.03ns)   --->   "%add_ln813_1784 = add i6 %sext_ln813_1104, i6 %sext_ln813_1103"   --->   Operation 7423 'add' 'add_ln813_1784' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7424 [1/1] (0.94ns)   --->   "%add_ln813_1785 = add i5 %sext_ln17_1321, i5 %sext_ln17_1333"   --->   Operation 7424 'add' 'add_ln813_1785' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7425 [1/1] (0.00ns)   --->   "%sext_ln813_1106 = sext i5 %add_ln813_1785"   --->   Operation 7425 'sext' 'sext_ln813_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7426 [1/1] (0.83ns)   --->   "%add_ln813_1786 = add i4 %sext_ln17_160, i4 %sext_ln17_226"   --->   Operation 7426 'add' 'add_ln813_1786' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7427 [1/1] (0.00ns)   --->   "%sext_ln813_1107 = sext i4 %add_ln813_1786"   --->   Operation 7427 'sext' 'sext_ln813_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7428 [1/1] (1.03ns)   --->   "%add_ln813_1787 = add i6 %sext_ln813_1107, i6 %sext_ln813_1106"   --->   Operation 7428 'add' 'add_ln813_1787' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7429 [1/1] (0.83ns)   --->   "%add_ln813_1789 = add i4 %sext_ln17_336, i4 %sext_ln17_359"   --->   Operation 7429 'add' 'add_ln813_1789' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7430 [1/1] (0.00ns)   --->   "%sext_ln813_1110 = sext i4 %add_ln813_1789"   --->   Operation 7430 'sext' 'sext_ln813_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7431 [1/1] (0.83ns)   --->   "%add_ln813_1790 = add i4 %sext_ln17_489, i4 %sext_ln17_730"   --->   Operation 7431 'add' 'add_ln813_1790' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7432 [1/1] (0.00ns)   --->   "%sext_ln813_1111 = sext i4 %add_ln813_1790"   --->   Operation 7432 'sext' 'sext_ln813_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7433 [1/1] (0.94ns)   --->   "%add_ln813_1791 = add i5 %sext_ln813_1111, i5 %sext_ln813_1110"   --->   Operation 7433 'add' 'add_ln813_1791' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7434 [1/1] (0.00ns)   --->   "%sext_ln813_1112 = sext i5 %add_ln813_1791"   --->   Operation 7434 'sext' 'sext_ln813_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7435 [1/1] (0.83ns)   --->   "%add_ln813_1792 = add i4 %sext_ln17_769, i4 %sext_ln17_899"   --->   Operation 7435 'add' 'add_ln813_1792' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7436 [1/1] (0.00ns)   --->   "%sext_ln813_1113 = sext i4 %add_ln813_1792"   --->   Operation 7436 'sext' 'sext_ln813_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7437 [1/1] (0.83ns)   --->   "%add_ln813_1793 = add i4 %sext_ln17_1140, i4 %sext_ln17_1194"   --->   Operation 7437 'add' 'add_ln813_1793' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7438 [1/1] (0.00ns)   --->   "%sext_ln813_1114 = sext i4 %add_ln813_1793"   --->   Operation 7438 'sext' 'sext_ln813_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7439 [1/1] (0.94ns)   --->   "%add_ln813_1794 = add i5 %sext_ln813_1114, i5 %sext_ln17_1075"   --->   Operation 7439 'add' 'add_ln813_1794' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7440 [1/1] (0.00ns)   --->   "%sext_ln813_1115 = sext i5 %add_ln813_1794"   --->   Operation 7440 'sext' 'sext_ln813_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7441 [1/1] (1.03ns)   --->   "%add_ln813_1795 = add i6 %sext_ln813_1115, i6 %sext_ln813_1113"   --->   Operation 7441 'add' 'add_ln813_1795' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7442 [1/1] (0.00ns)   --->   "%sext_ln813_1116 = sext i6 %add_ln813_1795"   --->   Operation 7442 'sext' 'sext_ln813_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7443 [1/1] (1.11ns)   --->   "%add_ln813_1796 = add i7 %sext_ln813_1116, i7 %sext_ln813_1112"   --->   Operation 7443 'add' 'add_ln813_1796' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7444 [1/1] (1.28ns)   --->   "%add_ln813_1801 = add i8 %mult_V_459, i8 %mult_V_494"   --->   Operation 7444 'add' 'add_ln813_1801' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7445 [1/1] (1.28ns)   --->   "%add_ln813_1805 = add i8 %mult_V_1230, i8 %mult_V_1633"   --->   Operation 7445 'add' 'add_ln813_1805' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7446 [1/1] (1.20ns)   --->   "%add_ln813_1809 = add i8 %sext_ln818_45, i8 %sext_ln818_53"   --->   Operation 7446 'add' 'add_ln813_1809' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1811 = add i8 %sext_ln818_83, i8 %sext_ln818_87"   --->   Operation 7447 'add' 'add_ln813_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7448 [1/1] (1.20ns)   --->   "%add_ln813_1812 = add i8 %sext_ln818_104, i8 %sext_ln818_145"   --->   Operation 7448 'add' 'add_ln813_1812' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7449 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1813 = add i8 %add_ln813_1812, i8 %add_ln813_1811"   --->   Operation 7449 'add' 'add_ln813_1813' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7450 [1/1] (1.20ns)   --->   "%add_ln813_1817 = add i8 %sext_ln818_222, i8 %sext_ln818_225"   --->   Operation 7450 'add' 'add_ln813_1817' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7451 [1/1] (1.11ns)   --->   "%add_ln813_1826 = add i7 %sext_ln17_211, i7 %sext_ln17_275"   --->   Operation 7451 'add' 'add_ln813_1826' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7452 [1/1] (0.00ns)   --->   "%sext_ln813_1121 = sext i7 %add_ln813_1826"   --->   Operation 7452 'sext' 'sext_ln813_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7453 [1/1] (1.11ns)   --->   "%add_ln813_1827 = add i7 %sext_ln17_293, i7 %sext_ln17_306"   --->   Operation 7453 'add' 'add_ln813_1827' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7454 [1/1] (0.00ns)   --->   "%sext_ln813_1122 = sext i7 %add_ln813_1827"   --->   Operation 7454 'sext' 'sext_ln813_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7455 [1/1] (1.20ns)   --->   "%add_ln813_1828 = add i8 %sext_ln813_1122, i8 %sext_ln813_1121"   --->   Operation 7455 'add' 'add_ln813_1828' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7456 [1/1] (1.11ns)   --->   "%add_ln813_1840 = add i7 %sext_ln17_672, i7 %sext_ln17_696"   --->   Operation 7456 'add' 'add_ln813_1840' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7457 [1/1] (1.11ns)   --->   "%add_ln813_1842 = add i7 %sext_ln17_750, i7 %sext_ln17_811"   --->   Operation 7457 'add' 'add_ln813_1842' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7458 [1/1] (0.00ns)   --->   "%sext_ln813_1129 = sext i7 %add_ln813_1842"   --->   Operation 7458 'sext' 'sext_ln813_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7459 [1/1] (1.11ns)   --->   "%add_ln813_1843 = add i7 %sext_ln17_820, i7 %sext_ln17_887"   --->   Operation 7459 'add' 'add_ln813_1843' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7460 [1/1] (0.00ns)   --->   "%sext_ln813_1130 = sext i7 %add_ln813_1843"   --->   Operation 7460 'sext' 'sext_ln813_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7461 [1/1] (1.20ns)   --->   "%add_ln813_1844 = add i8 %sext_ln813_1130, i8 %sext_ln813_1129"   --->   Operation 7461 'add' 'add_ln813_1844' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7462 [1/1] (1.11ns)   --->   "%add_ln813_1847 = add i7 %sext_ln17_900, i7 %sext_ln17_909"   --->   Operation 7462 'add' 'add_ln813_1847' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7463 [1/1] (0.00ns)   --->   "%sext_ln813_1131 = sext i7 %add_ln813_1847"   --->   Operation 7463 'sext' 'sext_ln813_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7464 [1/1] (1.11ns)   --->   "%add_ln813_1848 = add i7 %sext_ln17_961, i7 %sext_ln17_1024"   --->   Operation 7464 'add' 'add_ln813_1848' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7465 [1/1] (0.00ns)   --->   "%sext_ln813_1132 = sext i7 %add_ln813_1848"   --->   Operation 7465 'sext' 'sext_ln813_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7466 [1/1] (1.20ns)   --->   "%add_ln813_1849 = add i8 %sext_ln813_1132, i8 %sext_ln813_1131"   --->   Operation 7466 'add' 'add_ln813_1849' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7467 [1/1] (1.11ns)   --->   "%add_ln813_1850 = add i7 %sext_ln17_1073, i7 %sext_ln17_1103"   --->   Operation 7467 'add' 'add_ln813_1850' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7468 [1/1] (0.00ns)   --->   "%sext_ln813_1133 = sext i7 %add_ln813_1850"   --->   Operation 7468 'sext' 'sext_ln813_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7469 [1/1] (1.11ns)   --->   "%add_ln813_1851 = add i7 %sext_ln17_1163, i7 %sext_ln17_1228"   --->   Operation 7469 'add' 'add_ln813_1851' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7470 [1/1] (0.00ns)   --->   "%sext_ln813_1134 = sext i7 %add_ln813_1851"   --->   Operation 7470 'sext' 'sext_ln813_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7471 [1/1] (1.20ns)   --->   "%add_ln813_1852 = add i8 %sext_ln813_1134, i8 %sext_ln813_1133"   --->   Operation 7471 'add' 'add_ln813_1852' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7472 [1/1] (1.11ns)   --->   "%add_ln813_1854 = add i7 %sext_ln17_1278, i7 %sext_ln17_1285"   --->   Operation 7472 'add' 'add_ln813_1854' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7473 [1/1] (1.11ns)   --->   "%add_ln813_1855 = add i7 %sext_ln17_1299, i7 %sext_ln17_1305"   --->   Operation 7473 'add' 'add_ln813_1855' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7474 [1/1] (1.11ns)   --->   "%add_ln813_1857 = add i7 %sext_ln17_1324, i7 %sext_ln17_83"   --->   Operation 7474 'add' 'add_ln813_1857' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7475 [1/1] (1.03ns)   --->   "%add_ln813_1858 = add i6 %sext_ln17_169, i6 %sext_ln17_284"   --->   Operation 7475 'add' 'add_ln813_1858' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7476 [1/1] (0.00ns)   --->   "%sext_ln813_1138 = sext i6 %add_ln813_1858"   --->   Operation 7476 'sext' 'sext_ln813_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7477 [1/1] (1.11ns)   --->   "%add_ln813_1859 = add i7 %sext_ln813_1138, i7 %sext_ln17_149"   --->   Operation 7477 'add' 'add_ln813_1859' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7478 [1/1] (1.03ns)   --->   "%add_ln813_1865 = add i6 %sext_ln17_401, i6 %sext_ln17_502"   --->   Operation 7478 'add' 'add_ln813_1865' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7479 [1/1] (0.00ns)   --->   "%sext_ln813_1140 = sext i6 %add_ln813_1865"   --->   Operation 7479 'sext' 'sext_ln813_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7480 [1/1] (1.03ns)   --->   "%add_ln813_1866 = add i6 %sext_ln17_591, i6 %sext_ln17_636"   --->   Operation 7480 'add' 'add_ln813_1866' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7481 [1/1] (0.00ns)   --->   "%sext_ln813_1141 = sext i6 %add_ln813_1866"   --->   Operation 7481 'sext' 'sext_ln813_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7482 [1/1] (1.11ns)   --->   "%add_ln813_1867 = add i7 %sext_ln813_1141, i7 %sext_ln813_1140"   --->   Operation 7482 'add' 'add_ln813_1867' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7483 [1/1] (1.03ns)   --->   "%add_ln813_1868 = add i6 %sext_ln17_681, i6 %sext_ln17_770"   --->   Operation 7483 'add' 'add_ln813_1868' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7484 [1/1] (0.00ns)   --->   "%sext_ln813_1143 = sext i6 %add_ln813_1868"   --->   Operation 7484 'sext' 'sext_ln813_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7485 [1/1] (1.03ns)   --->   "%add_ln813_1869 = add i6 %sext_ln17_780, i6 %sext_ln17_862"   --->   Operation 7485 'add' 'add_ln813_1869' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7486 [1/1] (0.00ns)   --->   "%sext_ln813_1144 = sext i6 %add_ln813_1869"   --->   Operation 7486 'sext' 'sext_ln813_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7487 [1/1] (1.11ns)   --->   "%add_ln813_1870 = add i7 %sext_ln813_1144, i7 %sext_ln813_1143"   --->   Operation 7487 'add' 'add_ln813_1870' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7488 [1/1] (1.03ns)   --->   "%add_ln813_1872 = add i6 %sext_ln17_1051, i6 %sext_ln17_1056"   --->   Operation 7488 'add' 'add_ln813_1872' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7489 [1/1] (0.00ns)   --->   "%sext_ln813_1146 = sext i6 %add_ln813_1872"   --->   Operation 7489 'sext' 'sext_ln813_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7490 [1/1] (1.03ns)   --->   "%add_ln813_1873 = add i6 %sext_ln17_1064, i6 %sext_ln17_1159"   --->   Operation 7490 'add' 'add_ln813_1873' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7491 [1/1] (0.00ns)   --->   "%sext_ln813_1147 = sext i6 %add_ln813_1873"   --->   Operation 7491 'sext' 'sext_ln813_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7492 [1/1] (1.11ns)   --->   "%add_ln813_1874 = add i7 %sext_ln813_1147, i7 %sext_ln813_1146"   --->   Operation 7492 'add' 'add_ln813_1874' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7493 [1/1] (1.03ns)   --->   "%add_ln813_1875 = add i6 %sext_ln17_1187, i6 %sext_ln17_1191"   --->   Operation 7493 'add' 'add_ln813_1875' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7494 [1/1] (0.00ns)   --->   "%sext_ln813_1149 = sext i6 %add_ln813_1875"   --->   Operation 7494 'sext' 'sext_ln813_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7495 [1/1] (1.03ns)   --->   "%add_ln813_1876 = add i6 %sext_ln17_1212, i6 %sext_ln17_1221"   --->   Operation 7495 'add' 'add_ln813_1876' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7496 [1/1] (0.00ns)   --->   "%sext_ln813_1150 = sext i6 %add_ln813_1876"   --->   Operation 7496 'sext' 'sext_ln813_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7497 [1/1] (1.11ns)   --->   "%add_ln813_1877 = add i7 %sext_ln813_1150, i7 %sext_ln813_1149"   --->   Operation 7497 'add' 'add_ln813_1877' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7498 [1/1] (1.03ns)   --->   "%add_ln813_1880 = add i6 %sext_ln17_1353, i6 %sext_ln17_30"   --->   Operation 7498 'add' 'add_ln813_1880' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7499 [1/1] (0.00ns)   --->   "%sext_ln813_1152 = sext i6 %add_ln813_1880"   --->   Operation 7499 'sext' 'sext_ln813_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7500 [1/1] (0.94ns)   --->   "%add_ln813_1881 = add i5 %sext_ln17_66, i5 %sext_ln17_97"   --->   Operation 7500 'add' 'add_ln813_1881' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7501 [1/1] (0.00ns)   --->   "%sext_ln813_1153 = sext i5 %add_ln813_1881"   --->   Operation 7501 'sext' 'sext_ln813_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7502 [1/1] (1.11ns)   --->   "%add_ln813_1882 = add i7 %sext_ln813_1153, i7 %sext_ln813_1152"   --->   Operation 7502 'add' 'add_ln813_1882' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7503 [1/1] (0.94ns)   --->   "%add_ln813_1883 = add i5 %sext_ln17_184, i5 %sext_ln17_203"   --->   Operation 7503 'add' 'add_ln813_1883' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7504 [1/1] (0.00ns)   --->   "%sext_ln813_1155 = sext i5 %add_ln813_1883"   --->   Operation 7504 'sext' 'sext_ln813_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7505 [1/1] (0.94ns)   --->   "%add_ln813_1884 = add i5 %sext_ln17_217, i5 %sext_ln17_313"   --->   Operation 7505 'add' 'add_ln813_1884' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7506 [1/1] (0.00ns)   --->   "%sext_ln813_1156 = sext i5 %add_ln813_1884"   --->   Operation 7506 'sext' 'sext_ln813_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7507 [1/1] (1.03ns)   --->   "%add_ln813_1885 = add i6 %sext_ln813_1156, i6 %sext_ln813_1155"   --->   Operation 7507 'add' 'add_ln813_1885' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7508 [1/1] (0.94ns)   --->   "%add_ln813_1887 = add i5 %sext_ln17_323, i5 %sext_ln17_332"   --->   Operation 7508 'add' 'add_ln813_1887' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7509 [1/1] (0.00ns)   --->   "%sext_ln813_1158 = sext i5 %add_ln813_1887"   --->   Operation 7509 'sext' 'sext_ln813_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7510 [1/1] (0.94ns)   --->   "%add_ln813_1888 = add i5 %sext_ln17_352, i5 %sext_ln17_435"   --->   Operation 7510 'add' 'add_ln813_1888' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7511 [1/1] (0.00ns)   --->   "%sext_ln813_1159 = sext i5 %add_ln813_1888"   --->   Operation 7511 'sext' 'sext_ln813_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7512 [1/1] (1.03ns)   --->   "%add_ln813_1889 = add i6 %sext_ln813_1159, i6 %sext_ln813_1158"   --->   Operation 7512 'add' 'add_ln813_1889' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7513 [1/1] (0.94ns)   --->   "%add_ln813_1890 = add i5 %sext_ln17_485, i5 %sext_ln17_536"   --->   Operation 7513 'add' 'add_ln813_1890' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7514 [1/1] (0.00ns)   --->   "%sext_ln813_1161 = sext i5 %add_ln813_1890"   --->   Operation 7514 'sext' 'sext_ln813_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7515 [1/1] (1.03ns)   --->   "%add_ln813_1891 = add i6 %sext_ln813_1161, i6 %sext_ln813_779"   --->   Operation 7515 'add' 'add_ln813_1891' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7516 [1/1] (0.94ns)   --->   "%add_ln813_1895 = add i5 %sext_ln17_645, i5 %sext_ln17_662"   --->   Operation 7516 'add' 'add_ln813_1895' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7517 [1/1] (0.00ns)   --->   "%sext_ln813_1164 = sext i5 %add_ln813_1895"   --->   Operation 7517 'sext' 'sext_ln813_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7518 [1/1] (0.94ns)   --->   "%add_ln813_1896 = add i5 %sext_ln17_691, i5 %sext_ln17_710"   --->   Operation 7518 'add' 'add_ln813_1896' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7519 [1/1] (0.00ns)   --->   "%sext_ln813_1165 = sext i5 %add_ln813_1896"   --->   Operation 7519 'sext' 'sext_ln813_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7520 [1/1] (1.03ns)   --->   "%add_ln813_1897 = add i6 %sext_ln813_1165, i6 %sext_ln813_1164"   --->   Operation 7520 'add' 'add_ln813_1897' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7521 [1/1] (0.94ns)   --->   "%add_ln813_1898 = add i5 %sext_ln17_726, i5 %sext_ln17_788"   --->   Operation 7521 'add' 'add_ln813_1898' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7522 [1/1] (0.00ns)   --->   "%sext_ln813_1167 = sext i5 %add_ln813_1898"   --->   Operation 7522 'sext' 'sext_ln813_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7523 [1/1] (0.94ns)   --->   "%add_ln813_1899 = add i5 %sext_ln17_796, i5 %sext_ln17_844"   --->   Operation 7523 'add' 'add_ln813_1899' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7524 [1/1] (0.00ns)   --->   "%sext_ln813_1168 = sext i5 %add_ln813_1899"   --->   Operation 7524 'sext' 'sext_ln813_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7525 [1/1] (1.03ns)   --->   "%add_ln813_1900 = add i6 %sext_ln813_1168, i6 %sext_ln813_1167"   --->   Operation 7525 'add' 'add_ln813_1900' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7526 [1/1] (0.94ns)   --->   "%add_ln813_1902 = add i5 %sext_ln17_920, i5 %sext_ln17_924"   --->   Operation 7526 'add' 'add_ln813_1902' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7527 [1/1] (0.00ns)   --->   "%sext_ln813_1171 = sext i5 %add_ln813_1902"   --->   Operation 7527 'sext' 'sext_ln813_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7528 [1/1] (0.94ns)   --->   "%add_ln813_1903 = add i5 %sext_ln17_956, i5 %sext_ln17_982"   --->   Operation 7528 'add' 'add_ln813_1903' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7529 [1/1] (0.00ns)   --->   "%sext_ln813_1172 = sext i5 %add_ln813_1903"   --->   Operation 7529 'sext' 'sext_ln813_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7530 [1/1] (1.03ns)   --->   "%add_ln813_1904 = add i6 %sext_ln813_1172, i6 %sext_ln813_1171"   --->   Operation 7530 'add' 'add_ln813_1904' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7531 [1/1] (0.94ns)   --->   "%add_ln813_1905 = add i5 %sext_ln17_1082, i5 %sext_ln17_1204"   --->   Operation 7531 'add' 'add_ln813_1905' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7532 [1/1] (0.00ns)   --->   "%sext_ln813_1174 = sext i5 %add_ln813_1905"   --->   Operation 7532 'sext' 'sext_ln813_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7533 [1/1] (0.94ns)   --->   "%add_ln813_1906 = add i5 %sext_ln17_1255, i5 %sext_ln17_1267"   --->   Operation 7533 'add' 'add_ln813_1906' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7534 [1/1] (0.00ns)   --->   "%sext_ln813_1175 = sext i5 %add_ln813_1906"   --->   Operation 7534 'sext' 'sext_ln813_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7535 [1/1] (1.03ns)   --->   "%add_ln813_1907 = add i6 %sext_ln813_1175, i6 %sext_ln813_1174"   --->   Operation 7535 'add' 'add_ln813_1907' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7536 [1/1] (0.94ns)   --->   "%add_ln813_1910 = add i5 %sext_ln17_1311, i5 %sext_ln17_1335"   --->   Operation 7536 'add' 'add_ln813_1910' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7537 [1/1] (0.00ns)   --->   "%sext_ln813_1178 = sext i5 %add_ln813_1910"   --->   Operation 7537 'sext' 'sext_ln813_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7538 [1/1] (0.83ns)   --->   "%add_ln813_1911 = add i4 %sext_ln17_226, i4 %sext_ln17_251"   --->   Operation 7538 'add' 'add_ln813_1911' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7539 [1/1] (0.00ns)   --->   "%sext_ln813_1179 = sext i4 %add_ln813_1911"   --->   Operation 7539 'sext' 'sext_ln813_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7540 [1/1] (1.03ns)   --->   "%add_ln813_1912 = add i6 %sext_ln813_1179, i6 %sext_ln813_1178"   --->   Operation 7540 'add' 'add_ln813_1912' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7541 [1/1] (0.83ns)   --->   "%add_ln813_1913 = add i4 %sext_ln17_473, i4 %sext_ln17_489"   --->   Operation 7541 'add' 'add_ln813_1913' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7542 [1/1] (0.00ns)   --->   "%sext_ln813_1181 = sext i4 %add_ln813_1913"   --->   Operation 7542 'sext' 'sext_ln813_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7543 [1/1] (0.94ns)   --->   "%add_ln813_1914 = add i5 %sext_ln813_1181, i5 %sext_ln813_574"   --->   Operation 7543 'add' 'add_ln813_1914' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7544 [1/1] (0.83ns)   --->   "%add_ln813_1916 = add i4 %sext_ln17_616, i4 %sext_ln17_741"   --->   Operation 7544 'add' 'add_ln813_1916' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7545 [1/1] (0.00ns)   --->   "%sext_ln813_1184 = sext i4 %add_ln813_1916"   --->   Operation 7545 'sext' 'sext_ln813_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7546 [1/1] (0.83ns)   --->   "%add_ln813_1917 = add i4 %sext_ln17_759, i4 %sext_ln17_854"   --->   Operation 7546 'add' 'add_ln813_1917' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7547 [1/1] (0.00ns)   --->   "%sext_ln813_1185 = sext i4 %add_ln813_1917"   --->   Operation 7547 'sext' 'sext_ln813_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7548 [1/1] (0.94ns)   --->   "%add_ln813_1918 = add i5 %sext_ln813_1185, i5 %sext_ln813_1184"   --->   Operation 7548 'add' 'add_ln813_1918' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7549 [1/1] (0.00ns)   --->   "%sext_ln813_1186 = sext i5 %add_ln813_1918"   --->   Operation 7549 'sext' 'sext_ln813_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7550 [1/1] (0.83ns)   --->   "%add_ln813_1919 = add i4 %sext_ln17_944, i4 %sext_ln17_1118"   --->   Operation 7550 'add' 'add_ln813_1919' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7551 [1/1] (0.00ns)   --->   "%sext_ln813_1187 = sext i4 %add_ln813_1919"   --->   Operation 7551 'sext' 'sext_ln813_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7552 [1/1] (0.83ns)   --->   "%add_ln813_1920 = add i4 %sext_ln17_1140, i4 %sext_ln17_1147"   --->   Operation 7552 'add' 'add_ln813_1920' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7553 [1/1] (0.00ns)   --->   "%sext_ln813_1188 = sext i4 %add_ln813_1920"   --->   Operation 7553 'sext' 'sext_ln813_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7554 [1/1] (0.94ns)   --->   "%add_ln813_1921 = add i5 %sext_ln813_1188, i5 %sext_ln17_1126"   --->   Operation 7554 'add' 'add_ln813_1921' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7555 [1/1] (0.00ns)   --->   "%sext_ln813_1189 = sext i5 %add_ln813_1921"   --->   Operation 7555 'sext' 'sext_ln813_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7556 [1/1] (1.03ns)   --->   "%add_ln813_1922 = add i6 %sext_ln813_1189, i6 %sext_ln813_1187"   --->   Operation 7556 'add' 'add_ln813_1922' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7557 [1/1] (0.00ns)   --->   "%sext_ln813_1190 = sext i6 %add_ln813_1922"   --->   Operation 7557 'sext' 'sext_ln813_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7558 [1/1] (1.11ns)   --->   "%add_ln813_1923 = add i7 %sext_ln813_1190, i7 %sext_ln813_1186"   --->   Operation 7558 'add' 'add_ln813_1923' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7559 [1/1] (1.11ns)   --->   "%add_ln813_1928 = add i6 %sext_ln17_3, i6 22"   --->   Operation 7559 'add' 'add_ln813_1928' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7560 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i6 %add_ln813_1928"   --->   Operation 7560 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7561 [1/1] (1.28ns)   --->   "%add_ln813_1929 = add i8 %mult_V_81, i8 %mult_V_223"   --->   Operation 7561 'add' 'add_ln813_1929' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1931 = add i8 %mult_V_267, i8 %mult_V_393"   --->   Operation 7562 'add' 'add_ln813_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7563 [1/1] (1.28ns)   --->   "%add_ln813_1932 = add i8 %mult_V_571, i8 %mult_V_607"   --->   Operation 7563 'add' 'add_ln813_1932' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7564 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1933 = add i8 %add_ln813_1932, i8 %add_ln813_1931"   --->   Operation 7564 'add' 'add_ln813_1933' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7565 [1/1] (1.28ns)   --->   "%add_ln813_1935 = add i8 %mult_V_728, i8 %mult_V_869"   --->   Operation 7565 'add' 'add_ln813_1935' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7566 [1/1] (1.28ns)   --->   "%add_ln813_1936 = add i8 %mult_V_1112, i8 %mult_V_1151"   --->   Operation 7566 'add' 'add_ln813_1936' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7567 [1/1] (1.28ns)   --->   "%add_ln813_1939 = add i8 %mult_V_1487, i8 %sext_ln818_18"   --->   Operation 7567 'add' 'add_ln813_1939' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1943 = add i8 %sext_ln818_34, i8 %sext_ln818_50"   --->   Operation 7568 'add' 'add_ln813_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7569 [1/1] (1.20ns)   --->   "%add_ln813_1944 = add i8 %sext_ln818_61, i8 %sext_ln818_88"   --->   Operation 7569 'add' 'add_ln813_1944' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7570 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1945 = add i8 %add_ln813_1944, i8 %add_ln813_1943"   --->   Operation 7570 'add' 'add_ln813_1945' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1946 = add i8 %sext_ln818_114, i8 %sext_ln818_117"   --->   Operation 7571 'add' 'add_ln813_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7572 [1/1] (1.20ns)   --->   "%add_ln813_1947 = add i8 %sext_ln818_121, i8 %sext_ln818_156"   --->   Operation 7572 'add' 'add_ln813_1947' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7573 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1948 = add i8 %add_ln813_1947, i8 %add_ln813_1946"   --->   Operation 7573 'add' 'add_ln813_1948' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7574 [1/1] (1.20ns)   --->   "%add_ln813_1950 = add i8 %sext_ln818_161, i8 %sext_ln818_165"   --->   Operation 7574 'add' 'add_ln813_1950' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7575 [1/1] (1.20ns)   --->   "%add_ln813_1951 = add i8 %sext_ln818_168, i8 %sext_ln818_174"   --->   Operation 7575 'add' 'add_ln813_1951' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1953 = add i8 %sext_ln818_190, i8 %sext_ln818_206"   --->   Operation 7576 'add' 'add_ln813_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7577 [1/1] (1.20ns)   --->   "%add_ln813_1954 = add i8 %sext_ln818_209, i8 %sext_ln818_213"   --->   Operation 7577 'add' 'add_ln813_1954' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7578 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1955 = add i8 %add_ln813_1954, i8 %add_ln813_1953"   --->   Operation 7578 'add' 'add_ln813_1955' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7579 [1/1] (1.20ns)   --->   "%add_ln813_1959 = add i8 %sext_ln818_219, i8 %sext_ln818_231"   --->   Operation 7579 'add' 'add_ln813_1959' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7580 [1/1] (1.20ns)   --->   "%add_ln813_1960 = add i8 %sext_ln818_241, i8 %sext_ln818_249"   --->   Operation 7580 'add' 'add_ln813_1960' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1962 = add i8 %sext_ln818_261, i8 %sext_ln818_263"   --->   Operation 7581 'add' 'add_ln813_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7582 [1/1] (1.20ns)   --->   "%add_ln813_1963 = add i8 %sext_ln818_6, i8 %sext_ln818_9"   --->   Operation 7582 'add' 'add_ln813_1963' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7583 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1964 = add i8 %add_ln813_1963, i8 %add_ln813_1962"   --->   Operation 7583 'add' 'add_ln813_1964' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7584 [1/1] (1.11ns)   --->   "%add_ln813_1984 = add i7 %sext_ln17_650, i7 %sext_ln17_657"   --->   Operation 7584 'add' 'add_ln813_1984' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7585 [1/1] (0.00ns)   --->   "%sext_ln813_1202 = sext i7 %add_ln813_1984"   --->   Operation 7585 'sext' 'sext_ln813_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7586 [1/1] (1.20ns)   --->   "%add_ln813_1985 = add i8 %sext_ln813_1202, i8 %sext_ln813_1053"   --->   Operation 7586 'add' 'add_ln813_1985' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7587 [1/1] (1.11ns)   --->   "%add_ln813_1992 = add i7 %sext_ln17_755, i7 %sext_ln17_829"   --->   Operation 7587 'add' 'add_ln813_1992' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7588 [1/1] (1.11ns)   --->   "%add_ln813_1997 = add i7 %sext_ln17_941, i7 %sext_ln17_993"   --->   Operation 7588 'add' 'add_ln813_1997' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7589 [1/1] (1.11ns)   --->   "%add_ln813_1999 = add i7 %sext_ln17_1006, i7 %sext_ln17_1020"   --->   Operation 7589 'add' 'add_ln813_1999' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7590 [1/1] (0.00ns)   --->   "%sext_ln813_1208 = sext i7 %add_ln813_1999"   --->   Operation 7590 'sext' 'sext_ln813_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7591 [1/1] (1.11ns)   --->   "%add_ln813_2000 = add i7 %sext_ln17_1042, i7 %sext_ln17_1114"   --->   Operation 7591 'add' 'add_ln813_2000' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7592 [1/1] (0.00ns)   --->   "%sext_ln813_1209 = sext i7 %add_ln813_2000"   --->   Operation 7592 'sext' 'sext_ln813_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7593 [1/1] (1.20ns)   --->   "%add_ln813_2001 = add i8 %sext_ln813_1209, i8 %sext_ln813_1208"   --->   Operation 7593 'add' 'add_ln813_2001' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7594 [1/1] (1.11ns)   --->   "%add_ln813_2004 = add i7 %sext_ln17_1128, i7 %sext_ln17_1240"   --->   Operation 7594 'add' 'add_ln813_2004' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7595 [1/1] (0.00ns)   --->   "%sext_ln813_1210 = sext i7 %add_ln813_2004"   --->   Operation 7595 'sext' 'sext_ln813_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2005 = add i8 %sext_ln818_270, i8 %zext_ln813_3"   --->   Operation 7596 'add' 'add_ln813_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7597 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2006 = add i8 %add_ln813_2005, i8 %sext_ln813_1210"   --->   Operation 7597 'add' 'add_ln813_2006' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7598 [1/1] (1.03ns)   --->   "%add_ln813_2007 = add i6 %sext_ln17_132, i6 %sext_ln17_193"   --->   Operation 7598 'add' 'add_ln813_2007' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7599 [1/1] (0.00ns)   --->   "%sext_ln813_1211 = sext i6 %add_ln813_2007"   --->   Operation 7599 'sext' 'sext_ln813_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7600 [1/1] (1.03ns)   --->   "%add_ln813_2008 = add i6 %sext_ln17_219, i6 %sext_ln17_260"   --->   Operation 7600 'add' 'add_ln813_2008' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7601 [1/1] (0.00ns)   --->   "%sext_ln813_1212 = sext i6 %add_ln813_2008"   --->   Operation 7601 'sext' 'sext_ln813_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7602 [1/1] (1.11ns)   --->   "%add_ln813_2009 = add i7 %sext_ln813_1212, i7 %sext_ln813_1211"   --->   Operation 7602 'add' 'add_ln813_2009' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7603 [1/1] (1.03ns)   --->   "%add_ln813_2011 = add i6 %sext_ln17_333, i6 %sext_ln17_582"   --->   Operation 7603 'add' 'add_ln813_2011' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7604 [1/1] (0.00ns)   --->   "%sext_ln813_1214 = sext i6 %add_ln813_2011"   --->   Operation 7604 'sext' 'sext_ln813_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7605 [1/1] (1.03ns)   --->   "%add_ln813_2012 = add i6 %sext_ln17_629, i6 %sext_ln17_687"   --->   Operation 7605 'add' 'add_ln813_2012' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7606 [1/1] (0.00ns)   --->   "%sext_ln813_1215 = sext i6 %add_ln813_2012"   --->   Operation 7606 'sext' 'sext_ln813_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7607 [1/1] (1.11ns)   --->   "%add_ln813_2013 = add i7 %sext_ln813_1215, i7 %sext_ln813_1214"   --->   Operation 7607 'add' 'add_ln813_2013' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7608 [1/1] (1.03ns)   --->   "%add_ln813_2014 = add i6 %sext_ln17_852, i6 %sext_ln17_890"   --->   Operation 7608 'add' 'add_ln813_2014' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7609 [1/1] (0.00ns)   --->   "%sext_ln813_1217 = sext i6 %add_ln813_2014"   --->   Operation 7609 'sext' 'sext_ln813_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7610 [1/1] (1.03ns)   --->   "%add_ln813_2015 = add i6 %sext_ln17_1141, i6 %sext_ln17_1155"   --->   Operation 7610 'add' 'add_ln813_2015' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7611 [1/1] (0.00ns)   --->   "%sext_ln813_1218 = sext i6 %add_ln813_2015"   --->   Operation 7611 'sext' 'sext_ln813_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7612 [1/1] (1.11ns)   --->   "%add_ln813_2016 = add i7 %sext_ln813_1218, i7 %sext_ln813_1217"   --->   Operation 7612 'add' 'add_ln813_2016' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7613 [1/1] (1.03ns)   --->   "%add_ln813_2020 = add i6 %sext_ln17_1232, i6 %sext_ln17_1349"   --->   Operation 7613 'add' 'add_ln813_2020' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7614 [1/1] (0.00ns)   --->   "%sext_ln813_1220 = sext i6 %add_ln813_2020"   --->   Operation 7614 'sext' 'sext_ln813_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7615 [1/1] (0.94ns)   --->   "%add_ln813_2021 = add i5 %sext_ln17_81, i5 %sext_ln17_305"   --->   Operation 7615 'add' 'add_ln813_2021' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7616 [1/1] (0.00ns)   --->   "%sext_ln813_1221 = sext i5 %add_ln813_2021"   --->   Operation 7616 'sext' 'sext_ln813_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7617 [1/1] (1.11ns)   --->   "%add_ln813_2022 = add i7 %sext_ln813_1221, i7 %sext_ln813_1220"   --->   Operation 7617 'add' 'add_ln813_2022' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7618 [1/1] (0.94ns)   --->   "%add_ln813_2023 = add i5 %sext_ln17_313, i5 %sext_ln17_361"   --->   Operation 7618 'add' 'add_ln813_2023' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7619 [1/1] (0.00ns)   --->   "%sext_ln813_1223 = sext i5 %add_ln813_2023"   --->   Operation 7619 'sext' 'sext_ln813_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7620 [1/1] (1.03ns)   --->   "%add_ln813_2024 = add i6 %sext_ln813_624, i6 %sext_ln813_1223"   --->   Operation 7620 'add' 'add_ln813_2024' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7621 [1/1] (0.94ns)   --->   "%add_ln813_2026 = add i5 %sext_ln17_452, i5 %sext_ln17_545"   --->   Operation 7621 'add' 'add_ln813_2026' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7622 [1/1] (0.00ns)   --->   "%sext_ln813_1225 = sext i5 %add_ln813_2026"   --->   Operation 7622 'sext' 'sext_ln813_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7623 [1/1] (0.94ns)   --->   "%add_ln813_2027 = add i5 %sext_ln17_566, i5 %sext_ln17_701"   --->   Operation 7623 'add' 'add_ln813_2027' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7624 [1/1] (0.00ns)   --->   "%sext_ln813_1226 = sext i5 %add_ln813_2027"   --->   Operation 7624 'sext' 'sext_ln813_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7625 [1/1] (1.03ns)   --->   "%add_ln813_2028 = add i6 %sext_ln813_1226, i6 %sext_ln813_1225"   --->   Operation 7625 'add' 'add_ln813_2028' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7626 [1/1] (0.94ns)   --->   "%add_ln813_2029 = add i5 %sext_ln17_723, i5 %sext_ln17_765"   --->   Operation 7626 'add' 'add_ln813_2029' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7627 [1/1] (0.00ns)   --->   "%sext_ln813_1228 = sext i5 %add_ln813_2029"   --->   Operation 7627 'sext' 'sext_ln813_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7628 [1/1] (0.94ns)   --->   "%add_ln813_2030 = add i5 %sext_ln17_822, i5 %sext_ln17_873"   --->   Operation 7628 'add' 'add_ln813_2030' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7629 [1/1] (0.00ns)   --->   "%sext_ln813_1229 = sext i5 %add_ln813_2030"   --->   Operation 7629 'sext' 'sext_ln813_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7630 [1/1] (1.03ns)   --->   "%add_ln813_2031 = add i6 %sext_ln813_1229, i6 %sext_ln813_1228"   --->   Operation 7630 'add' 'add_ln813_2031' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7631 [1/1] (0.94ns)   --->   "%add_ln813_2034 = add i5 %sext_ln17_905, i5 %sext_ln17_920"   --->   Operation 7631 'add' 'add_ln813_2034' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7632 [1/1] (0.00ns)   --->   "%sext_ln813_1232 = sext i5 %add_ln813_2034"   --->   Operation 7632 'sext' 'sext_ln813_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7633 [1/1] (0.94ns)   --->   "%add_ln813_2035 = add i5 %sext_ln17_1059, i5 %sext_ln17_1082"   --->   Operation 7633 'add' 'add_ln813_2035' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7634 [1/1] (0.00ns)   --->   "%sext_ln813_1233 = sext i5 %add_ln813_2035"   --->   Operation 7634 'sext' 'sext_ln813_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7635 [1/1] (1.03ns)   --->   "%add_ln813_2036 = add i6 %sext_ln813_1233, i6 %sext_ln813_1232"   --->   Operation 7635 'add' 'add_ln813_2036' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7636 [1/1] (0.94ns)   --->   "%add_ln813_2037 = add i5 %sext_ln17_1094, i5 %sext_ln17_1203"   --->   Operation 7636 'add' 'add_ln813_2037' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7637 [1/1] (0.00ns)   --->   "%sext_ln813_1235 = sext i5 %add_ln813_2037"   --->   Operation 7637 'sext' 'sext_ln813_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7638 [1/1] (0.94ns)   --->   "%add_ln813_2038 = add i5 %sext_ln17_1214, i5 %sext_ln17_1254"   --->   Operation 7638 'add' 'add_ln813_2038' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7639 [1/1] (0.00ns)   --->   "%sext_ln813_1236 = sext i5 %add_ln813_2038"   --->   Operation 7639 'sext' 'sext_ln813_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7640 [1/1] (1.03ns)   --->   "%add_ln813_2039 = add i6 %sext_ln813_1236, i6 %sext_ln813_1235"   --->   Operation 7640 'add' 'add_ln813_2039' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7641 [1/1] (0.94ns)   --->   "%add_ln813_2041 = add i5 %sext_ln17_1287, i5 %sext_ln17_138"   --->   Operation 7641 'add' 'add_ln813_2041' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7642 [1/1] (0.00ns)   --->   "%sext_ln813_1239 = sext i5 %add_ln813_2041"   --->   Operation 7642 'sext' 'sext_ln813_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7643 [1/1] (0.83ns)   --->   "%add_ln813_2042 = add i4 %sext_ln17_326, i4 %sext_ln17_469"   --->   Operation 7643 'add' 'add_ln813_2042' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7644 [1/1] (0.00ns)   --->   "%sext_ln813_1240 = sext i4 %add_ln813_2042"   --->   Operation 7644 'sext' 'sext_ln813_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7645 [1/1] (1.03ns)   --->   "%add_ln813_2043 = add i6 %sext_ln813_1240, i6 %sext_ln813_1239"   --->   Operation 7645 'add' 'add_ln813_2043' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7646 [1/1] (0.83ns)   --->   "%add_ln813_2044 = add i4 %sext_ln17_741, i4 %sext_ln17_1173"   --->   Operation 7646 'add' 'add_ln813_2044' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7647 [1/1] (0.00ns)   --->   "%sext_ln813_1242 = sext i4 %add_ln813_2044"   --->   Operation 7647 'sext' 'sext_ln813_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7648 [1/1] (0.83ns)   --->   "%add_ln813_2045 = add i4 %sext_ln17_1269, i4 %sext_ln17_1322"   --->   Operation 7648 'add' 'add_ln813_2045' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7649 [1/1] (0.00ns)   --->   "%sext_ln813_1243 = sext i4 %add_ln813_2045"   --->   Operation 7649 'sext' 'sext_ln813_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7650 [1/1] (0.94ns)   --->   "%add_ln813_2046 = add i5 %sext_ln813_1243, i5 %sext_ln813_1242"   --->   Operation 7650 'add' 'add_ln813_2046' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7651 [1/1] (1.03ns)   --->   "%add_ln813_2052 = add i5 %sext_ln17_2, i5 10"   --->   Operation 7651 'add' 'add_ln813_2052' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7652 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i5 %add_ln813_2052"   --->   Operation 7652 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7653 [1/1] (1.03ns)   --->   "%add_ln813_2053 = add i6 %zext_ln813_4, i6 %sext_ln17_6"   --->   Operation 7653 'add' 'add_ln813_2053' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7654 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i6 %add_ln813_2053"   --->   Operation 7654 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7655 [1/1] (1.28ns)   --->   "%add_ln813_2054 = add i8 %mult_V_82, i8 %mult_V_133"   --->   Operation 7655 'add' 'add_ln813_2054' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7656 [1/1] (1.28ns)   --->   "%add_ln813_2055 = add i8 %mult_V_311, i8 %mult_V_404"   --->   Operation 7656 'add' 'add_ln813_2055' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2057 = add i8 %mult_V_447, i8 %mult_V_495"   --->   Operation 7657 'add' 'add_ln813_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7658 [1/1] (1.28ns)   --->   "%add_ln813_2058 = add i8 %mult_V_531, i8 %mult_V_572"   --->   Operation 7658 'add' 'add_ln813_2058' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7659 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2059 = add i8 %add_ln813_2058, i8 %add_ln813_2057"   --->   Operation 7659 'add' 'add_ln813_2059' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7660 [1/1] (1.28ns)   --->   "%add_ln813_2061 = add i8 %mult_V_729, i8 %mult_V_938"   --->   Operation 7660 'add' 'add_ln813_2061' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7661 [1/1] (1.28ns)   --->   "%add_ln813_2062 = add i8 %mult_V_998, i8 %mult_V_1113"   --->   Operation 7661 'add' 'add_ln813_2062' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2064 = add i8 %mult_V_1258, i8 %mult_V_1557"   --->   Operation 7662 'add' 'add_ln813_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7663 [1/1] (1.20ns)   --->   "%add_ln813_2065 = add i8 %sext_ln818_11, i8 %sext_ln818_40"   --->   Operation 7663 'add' 'add_ln813_2065' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7664 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2066 = add i8 %add_ln813_2065, i8 %add_ln813_2064"   --->   Operation 7664 'add' 'add_ln813_2066' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7665 [1/1] (1.20ns)   --->   "%add_ln813_2070 = add i8 %sext_ln818_82, i8 %sext_ln818_90"   --->   Operation 7665 'add' 'add_ln813_2070' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2072 = add i8 %sext_ln818_100, i8 %sext_ln818_116"   --->   Operation 7666 'add' 'add_ln813_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7667 [1/1] (1.20ns)   --->   "%add_ln813_2073 = add i8 %sext_ln818_122, i8 %sext_ln818_140"   --->   Operation 7667 'add' 'add_ln813_2073' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7668 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2074 = add i8 %add_ln813_2073, i8 %add_ln813_2072"   --->   Operation 7668 'add' 'add_ln813_2074' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7669 [1/1] (1.20ns)   --->   "%add_ln813_2076 = add i8 %sext_ln818_148, i8 %sext_ln818_166"   --->   Operation 7669 'add' 'add_ln813_2076' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7670 [1/1] (1.20ns)   --->   "%add_ln813_2077 = add i8 %sext_ln818_171, i8 %sext_ln818_177"   --->   Operation 7670 'add' 'add_ln813_2077' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2079 = add i8 %sext_ln818_179, i8 %sext_ln818_186"   --->   Operation 7671 'add' 'add_ln813_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2080 = add i8 %sext_ln818_229, i8 %sext_ln818_233"   --->   Operation 7672 'add' 'add_ln813_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7673 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2081 = add i8 %add_ln813_2080, i8 %sext_ln818_211"   --->   Operation 7673 'add' 'add_ln813_2081' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7674 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2082 = add i8 %add_ln813_2081, i8 %add_ln813_2079"   --->   Operation 7674 'add' 'add_ln813_2082' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7675 [1/1] (1.20ns)   --->   "%add_ln813_2086 = add i8 %sext_ln818_255, i8 %sext_ln818_259"   --->   Operation 7675 'add' 'add_ln813_2086' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7676 [1/1] (1.20ns)   --->   "%add_ln813_2087 = add i8 %sext_ln818_268, i8 %sext_ln818_271"   --->   Operation 7676 'add' 'add_ln813_2087' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2089 = add i8 %sext_ln818_275, i8 %sext_ln813_22"   --->   Operation 7677 'add' 'add_ln813_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7678 [1/1] (1.11ns)   --->   "%add_ln813_2090 = add i7 %sext_ln17_91, i7 %sext_ln17_136"   --->   Operation 7678 'add' 'add_ln813_2090' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7679 [1/1] (0.00ns)   --->   "%sext_ln813_1246 = sext i7 %add_ln813_2090"   --->   Operation 7679 'sext' 'sext_ln813_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7680 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2091 = add i8 %sext_ln813_1246, i8 %add_ln813_2089"   --->   Operation 7680 'add' 'add_ln813_2091' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7681 [1/1] (1.11ns)   --->   "%add_ln813_2109 = add i7 %sext_ln17_739, i7 %sext_ln17_812"   --->   Operation 7681 'add' 'add_ln813_2109' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7682 [1/1] (1.11ns)   --->   "%add_ln813_2111 = add i7 %sext_ln17_847, i7 %sext_ln17_881"   --->   Operation 7682 'add' 'add_ln813_2111' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7683 [1/1] (0.00ns)   --->   "%sext_ln813_1257 = sext i7 %add_ln813_2111"   --->   Operation 7683 'sext' 'sext_ln813_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7684 [1/1] (1.11ns)   --->   "%add_ln813_2112 = add i7 %sext_ln17_934, i7 %sext_ln17_958"   --->   Operation 7684 'add' 'add_ln813_2112' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7685 [1/1] (0.00ns)   --->   "%sext_ln813_1258 = sext i7 %add_ln813_2112"   --->   Operation 7685 'sext' 'sext_ln813_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2113 = add i8 %sext_ln813_1258, i8 %sext_ln818_191"   --->   Operation 7686 'add' 'add_ln813_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7687 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2114 = add i8 %add_ln813_2113, i8 %sext_ln813_1257"   --->   Operation 7687 'add' 'add_ln813_2114' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7688 [1/1] (1.11ns)   --->   "%add_ln813_2119 = add i7 %sext_ln17_967, i7 %sext_ln17_987"   --->   Operation 7688 'add' 'add_ln813_2119' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7689 [1/1] (0.00ns)   --->   "%sext_ln813_1259 = sext i7 %add_ln813_2119"   --->   Operation 7689 'sext' 'sext_ln813_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7690 [1/1] (1.11ns)   --->   "%add_ln813_2120 = add i7 %sext_ln17_1007, i7 %sext_ln17_1010"   --->   Operation 7690 'add' 'add_ln813_2120' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7691 [1/1] (0.00ns)   --->   "%sext_ln813_1260 = sext i7 %add_ln813_2120"   --->   Operation 7691 'sext' 'sext_ln813_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7692 [1/1] (1.20ns)   --->   "%add_ln813_2121 = add i8 %sext_ln813_1260, i8 %sext_ln813_1259"   --->   Operation 7692 'add' 'add_ln813_2121' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7693 [1/1] (1.11ns)   --->   "%add_ln813_2122 = add i7 %sext_ln17_1043, i7 %sext_ln17_1114"   --->   Operation 7693 'add' 'add_ln813_2122' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7694 [1/1] (0.00ns)   --->   "%sext_ln813_1261 = sext i7 %add_ln813_2122"   --->   Operation 7694 'sext' 'sext_ln813_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7695 [1/1] (1.11ns)   --->   "%add_ln813_2123 = add i7 %sext_ln17_1119, i7 %sext_ln17_1170"   --->   Operation 7695 'add' 'add_ln813_2123' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7696 [1/1] (0.00ns)   --->   "%sext_ln813_1262 = sext i7 %add_ln813_2123"   --->   Operation 7696 'sext' 'sext_ln813_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7697 [1/1] (1.20ns)   --->   "%add_ln813_2124 = add i8 %sext_ln813_1262, i8 %sext_ln813_1261"   --->   Operation 7697 'add' 'add_ln813_2124' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7698 [1/1] (1.11ns)   --->   "%add_ln813_2126 = add i7 %sext_ln17_1240, i7 %sext_ln17_1261"   --->   Operation 7698 'add' 'add_ln813_2126' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7699 [1/1] (1.11ns)   --->   "%add_ln813_2127 = add i7 %sext_ln17_1285, i7 %sext_ln17_1293"   --->   Operation 7699 'add' 'add_ln813_2127' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7700 [1/1] (1.03ns)   --->   "%add_ln813_2129 = add i6 %sext_ln17_80, i6 %sext_ln17_169"   --->   Operation 7700 'add' 'add_ln813_2129' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7701 [1/1] (0.00ns)   --->   "%sext_ln813_1265 = sext i6 %add_ln813_2129"   --->   Operation 7701 'sext' 'sext_ln813_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7702 [1/1] (1.03ns)   --->   "%add_ln813_2130 = add i6 %sext_ln17_201, i6 %sext_ln17_502"   --->   Operation 7702 'add' 'add_ln813_2130' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7703 [1/1] (0.00ns)   --->   "%sext_ln813_1266 = sext i6 %add_ln813_2130"   --->   Operation 7703 'sext' 'sext_ln813_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7704 [1/1] (1.11ns)   --->   "%add_ln813_2131 = add i7 %sext_ln813_1266, i7 %sext_ln813_1265"   --->   Operation 7704 'add' 'add_ln813_2131' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7705 [1/1] (1.03ns)   --->   "%add_ln813_2134 = add i6 %sext_ln17_542, i6 %sext_ln17_549"   --->   Operation 7705 'add' 'add_ln813_2134' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7706 [1/1] (0.00ns)   --->   "%sext_ln813_1268 = sext i6 %add_ln813_2134"   --->   Operation 7706 'sext' 'sext_ln813_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7707 [1/1] (1.03ns)   --->   "%add_ln813_2135 = add i6 %sext_ln17_581, i6 %sext_ln17_711"   --->   Operation 7707 'add' 'add_ln813_2135' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7708 [1/1] (0.00ns)   --->   "%sext_ln813_1269 = sext i6 %add_ln813_2135"   --->   Operation 7708 'sext' 'sext_ln813_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7709 [1/1] (1.11ns)   --->   "%add_ln813_2136 = add i7 %sext_ln813_1269, i7 %sext_ln813_1268"   --->   Operation 7709 'add' 'add_ln813_2136' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7710 [1/1] (1.03ns)   --->   "%add_ln813_2137 = add i6 %sext_ln17_718, i6 %sext_ln17_919"   --->   Operation 7710 'add' 'add_ln813_2137' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7711 [1/1] (0.00ns)   --->   "%sext_ln813_1271 = sext i6 %add_ln813_2137"   --->   Operation 7711 'sext' 'sext_ln813_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7712 [1/1] (1.03ns)   --->   "%add_ln813_2138 = add i6 %sext_ln17_942, i6 %sext_ln17_1132"   --->   Operation 7712 'add' 'add_ln813_2138' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7713 [1/1] (0.00ns)   --->   "%sext_ln813_1272 = sext i6 %add_ln813_2138"   --->   Operation 7713 'sext' 'sext_ln813_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7714 [1/1] (1.11ns)   --->   "%add_ln813_2139 = add i7 %sext_ln813_1272, i7 %sext_ln813_1271"   --->   Operation 7714 'add' 'add_ln813_2139' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7715 [1/1] (1.03ns)   --->   "%add_ln813_2141 = add i6 %sext_ln17_1179, i6 %sext_ln17_1219"   --->   Operation 7715 'add' 'add_ln813_2141' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7716 [1/1] (0.00ns)   --->   "%sext_ln813_1274 = sext i6 %add_ln813_2141"   --->   Operation 7716 'sext' 'sext_ln813_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7717 [1/1] (1.11ns)   --->   "%add_ln813_2142 = add i7 %sext_ln813_1274, i7 %sext_ln813_1218"   --->   Operation 7717 'add' 'add_ln813_2142' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7718 [1/1] (1.03ns)   --->   "%add_ln813_2143 = add i6 %sext_ln17_1313, i6 %sext_ln17_1349"   --->   Operation 7718 'add' 'add_ln813_2143' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7719 [1/1] (0.00ns)   --->   "%sext_ln813_1276 = sext i6 %add_ln813_2143"   --->   Operation 7719 'sext' 'sext_ln813_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7720 [1/1] (0.94ns)   --->   "%add_ln813_2144 = add i5 %sext_ln17_66, i5 %sext_ln17_103"   --->   Operation 7720 'add' 'add_ln813_2144' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7721 [1/1] (0.00ns)   --->   "%sext_ln813_1277 = sext i5 %add_ln813_2144"   --->   Operation 7721 'sext' 'sext_ln813_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7722 [1/1] (1.03ns)   --->   "%add_ln813_2145 = add i6 %sext_ln813_1277, i6 %sext_ln17_42"   --->   Operation 7722 'add' 'add_ln813_2145' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7723 [1/1] (0.00ns)   --->   "%sext_ln813_1278 = sext i6 %add_ln813_2145"   --->   Operation 7723 'sext' 'sext_ln813_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7724 [1/1] (1.11ns)   --->   "%add_ln813_2146 = add i7 %sext_ln813_1278, i7 %sext_ln813_1276"   --->   Operation 7724 'add' 'add_ln813_2146' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7725 [1/1] (0.94ns)   --->   "%add_ln813_2150 = add i5 %sext_ln17_162, i5 %sext_ln17_194"   --->   Operation 7725 'add' 'add_ln813_2150' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7726 [1/1] (0.00ns)   --->   "%sext_ln813_1280 = sext i5 %add_ln813_2150"   --->   Operation 7726 'sext' 'sext_ln813_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7727 [1/1] (0.94ns)   --->   "%add_ln813_2151 = add i5 %sext_ln17_313, i5 %sext_ln17_339"   --->   Operation 7727 'add' 'add_ln813_2151' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7728 [1/1] (0.00ns)   --->   "%sext_ln813_1281 = sext i5 %add_ln813_2151"   --->   Operation 7728 'sext' 'sext_ln813_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7729 [1/1] (1.03ns)   --->   "%add_ln813_2152 = add i6 %sext_ln813_1281, i6 %sext_ln813_1280"   --->   Operation 7729 'add' 'add_ln813_2152' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7730 [1/1] (0.94ns)   --->   "%add_ln813_2153 = add i5 %sext_ln17_458, i5 %sext_ln17_508"   --->   Operation 7730 'add' 'add_ln813_2153' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7731 [1/1] (0.00ns)   --->   "%sext_ln813_1283 = sext i5 %add_ln813_2153"   --->   Operation 7731 'sext' 'sext_ln813_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7732 [1/1] (0.94ns)   --->   "%add_ln813_2154 = add i5 %sext_ln17_627, i5 %sext_ln17_645"   --->   Operation 7732 'add' 'add_ln813_2154' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7733 [1/1] (0.00ns)   --->   "%sext_ln813_1284 = sext i5 %add_ln813_2154"   --->   Operation 7733 'sext' 'sext_ln813_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7734 [1/1] (1.03ns)   --->   "%add_ln813_2155 = add i6 %sext_ln813_1284, i6 %sext_ln813_1283"   --->   Operation 7734 'add' 'add_ln813_2155' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7735 [1/1] (0.94ns)   --->   "%add_ln813_2157 = add i5 %sext_ln17_702, i5 %sext_ln17_748"   --->   Operation 7735 'add' 'add_ln813_2157' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7736 [1/1] (0.00ns)   --->   "%sext_ln813_1287 = sext i5 %add_ln813_2157"   --->   Operation 7736 'sext' 'sext_ln813_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7737 [1/1] (1.03ns)   --->   "%add_ln813_2158 = add i6 %sext_ln813_1287, i6 %sext_ln813_159"   --->   Operation 7737 'add' 'add_ln813_2158' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7738 [1/1] (0.94ns)   --->   "%add_ln813_2159 = add i5 %sext_ln17_761, i5 %sext_ln17_765"   --->   Operation 7738 'add' 'add_ln813_2159' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7739 [1/1] (0.00ns)   --->   "%sext_ln813_1289 = sext i5 %add_ln813_2159"   --->   Operation 7739 'sext' 'sext_ln813_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7740 [1/1] (0.94ns)   --->   "%add_ln813_2160 = add i5 %sext_ln17_873, i5 %sext_ln17_896"   --->   Operation 7740 'add' 'add_ln813_2160' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7741 [1/1] (0.00ns)   --->   "%sext_ln813_1290 = sext i5 %add_ln813_2160"   --->   Operation 7741 'sext' 'sext_ln813_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7742 [1/1] (1.03ns)   --->   "%add_ln813_2161 = add i6 %sext_ln813_1290, i6 %sext_ln813_1289"   --->   Operation 7742 'add' 'add_ln813_2161' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7743 [1/1] (0.94ns)   --->   "%add_ln813_2164 = add i5 %sext_ln17_994, i5 %sext_ln17_1055"   --->   Operation 7743 'add' 'add_ln813_2164' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7744 [1/1] (0.00ns)   --->   "%sext_ln813_1293 = sext i5 %add_ln813_2164"   --->   Operation 7744 'sext' 'sext_ln813_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7745 [1/1] (0.94ns)   --->   "%add_ln813_2165 = add i5 %sext_ln17_1069, i5 %sext_ln17_1086"   --->   Operation 7745 'add' 'add_ln813_2165' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7746 [1/1] (0.00ns)   --->   "%sext_ln813_1294 = sext i5 %add_ln813_2165"   --->   Operation 7746 'sext' 'sext_ln813_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7747 [1/1] (1.03ns)   --->   "%add_ln813_2166 = add i6 %sext_ln813_1294, i6 %sext_ln813_1293"   --->   Operation 7747 'add' 'add_ln813_2166' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7748 [1/1] (0.94ns)   --->   "%add_ln813_2167 = add i5 %sext_ln17_1150, i5 %sext_ln17_1204"   --->   Operation 7748 'add' 'add_ln813_2167' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7749 [1/1] (0.00ns)   --->   "%sext_ln813_1296 = sext i5 %add_ln813_2167"   --->   Operation 7749 'sext' 'sext_ln813_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7750 [1/1] (0.94ns)   --->   "%add_ln813_2168 = add i5 %sext_ln17_1215, i5 %sext_ln17_1267"   --->   Operation 7750 'add' 'add_ln813_2168' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7751 [1/1] (0.00ns)   --->   "%sext_ln813_1297 = sext i5 %add_ln813_2168"   --->   Operation 7751 'sext' 'sext_ln813_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7752 [1/1] (1.03ns)   --->   "%add_ln813_2169 = add i6 %sext_ln813_1297, i6 %sext_ln813_1296"   --->   Operation 7752 'add' 'add_ln813_2169' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7753 [1/1] (0.94ns)   --->   "%add_ln813_2171 = add i5 %sext_ln17_1344, i5 %sext_ln17_221"   --->   Operation 7753 'add' 'add_ln813_2171' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7754 [1/1] (0.00ns)   --->   "%sext_ln813_1300 = sext i5 %add_ln813_2171"   --->   Operation 7754 'sext' 'sext_ln813_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7755 [1/1] (0.83ns)   --->   "%add_ln813_2172 = add i4 %sext_ln17_226, i4 %sext_ln17_431"   --->   Operation 7755 'add' 'add_ln813_2172' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7756 [1/1] (0.00ns)   --->   "%sext_ln813_1301 = sext i4 %add_ln813_2172"   --->   Operation 7756 'sext' 'sext_ln813_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7757 [1/1] (1.03ns)   --->   "%add_ln813_2173 = add i6 %sext_ln813_1301, i6 %sext_ln813_1300"   --->   Operation 7757 'add' 'add_ln813_2173' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7758 [1/1] (0.83ns)   --->   "%add_ln813_2174 = add i4 %sext_ln17_573, i4 %sext_ln17_778"   --->   Operation 7758 'add' 'add_ln813_2174' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7759 [1/1] (0.00ns)   --->   "%sext_ln813_1303 = sext i4 %add_ln813_2174"   --->   Operation 7759 'sext' 'sext_ln813_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7760 [1/1] (0.83ns)   --->   "%add_ln813_2175 = add i4 %sext_ln17_1022, i4 %sext_ln17_1104"   --->   Operation 7760 'add' 'add_ln813_2175' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7761 [1/1] (0.00ns)   --->   "%sext_ln813_1304 = sext i4 %add_ln813_2175"   --->   Operation 7761 'sext' 'sext_ln813_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7762 [1/1] (0.94ns)   --->   "%add_ln813_2176 = add i5 %sext_ln813_1304, i5 %sext_ln17_817"   --->   Operation 7762 'add' 'add_ln813_2176' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7763 [1/1] (0.00ns)   --->   "%sext_ln813_1305 = sext i5 %add_ln813_2176"   --->   Operation 7763 'sext' 'sext_ln813_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7764 [1/1] (1.03ns)   --->   "%add_ln813_2177 = add i6 %sext_ln813_1305, i6 %sext_ln813_1303"   --->   Operation 7764 'add' 'add_ln813_2177' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7765 [1/1] (1.20ns)   --->   "%add_ln813_2183 = add i8 %sext_ln818_54, i8 %sext_ln818_72"   --->   Operation 7765 'add' 'add_ln813_2183' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2185 = add i8 %sext_ln818_143, i8 %sext_ln818_249"   --->   Operation 7766 'add' 'add_ln813_2185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7767 [1/1] (1.11ns)   --->   "%add_ln813_2186 = add i7 %sext_ln17_72, i7 %sext_ln17_88"   --->   Operation 7767 'add' 'add_ln813_2186' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7768 [1/1] (0.00ns)   --->   "%sext_ln813_1308 = sext i7 %add_ln813_2186"   --->   Operation 7768 'sext' 'sext_ln813_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7769 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2187 = add i8 %sext_ln813_1308, i8 %add_ln813_2185"   --->   Operation 7769 'add' 'add_ln813_2187' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7770 [1/1] (1.11ns)   --->   "%add_ln813_2193 = add i7 %sext_ln17_278, i7 %sext_ln17_381"   --->   Operation 7770 'add' 'add_ln813_2193' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7771 [1/1] (1.11ns)   --->   "%add_ln813_2204 = add i7 %sext_ln17_651, i7 %sext_ln17_658"   --->   Operation 7771 'add' 'add_ln813_2204' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7772 [1/1] (1.11ns)   --->   "%add_ln813_2206 = add i7 %sext_ln17_664, i7 %sext_ln17_697"   --->   Operation 7772 'add' 'add_ln813_2206' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7773 [1/1] (0.00ns)   --->   "%sext_ln813_1318 = sext i7 %add_ln813_2206"   --->   Operation 7773 'sext' 'sext_ln813_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7774 [1/1] (1.11ns)   --->   "%add_ln813_2207 = add i7 %sext_ln17_712, i7 %sext_ln17_717"   --->   Operation 7774 'add' 'add_ln813_2207' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7775 [1/1] (0.00ns)   --->   "%sext_ln813_1319 = sext i7 %add_ln813_2207"   --->   Operation 7775 'sext' 'sext_ln813_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7776 [1/1] (1.20ns)   --->   "%add_ln813_2208 = add i8 %sext_ln813_1319, i8 %sext_ln813_1318"   --->   Operation 7776 'add' 'add_ln813_2208' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7777 [1/1] (1.11ns)   --->   "%add_ln813_2213 = add i7 %sext_ln17_768, i7 %sext_ln17_808"   --->   Operation 7777 'add' 'add_ln813_2213' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7778 [1/1] (1.11ns)   --->   "%add_ln813_2215 = add i7 %sext_ln17_910, i7 %sext_ln17_926"   --->   Operation 7778 'add' 'add_ln813_2215' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7779 [1/1] (0.00ns)   --->   "%sext_ln813_1322 = sext i7 %add_ln813_2215"   --->   Operation 7779 'sext' 'sext_ln813_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7780 [1/1] (1.11ns)   --->   "%add_ln813_2216 = add i7 %sext_ln17_934, i7 %sext_ln17_946"   --->   Operation 7780 'add' 'add_ln813_2216' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7781 [1/1] (0.00ns)   --->   "%sext_ln813_1323 = sext i7 %add_ln813_2216"   --->   Operation 7781 'sext' 'sext_ln813_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7782 [1/1] (1.20ns)   --->   "%add_ln813_2217 = add i8 %sext_ln813_1323, i8 %sext_ln813_1322"   --->   Operation 7782 'add' 'add_ln813_2217' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7783 [1/1] (1.11ns)   --->   "%add_ln813_2219 = add i7 %sext_ln17_977, i7 %sext_ln17_992"   --->   Operation 7783 'add' 'add_ln813_2219' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7784 [1/1] (1.11ns)   --->   "%add_ln813_2220 = add i7 %sext_ln17_1030, i7 %sext_ln17_1036"   --->   Operation 7784 'add' 'add_ln813_2220' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7785 [1/1] (1.11ns)   --->   "%add_ln813_2222 = add i7 %sext_ln17_1052, i7 %sext_ln17_1060"   --->   Operation 7785 'add' 'add_ln813_2222' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7786 [1/1] (0.00ns)   --->   "%sext_ln813_1326 = sext i7 %add_ln813_2222"   --->   Operation 7786 'sext' 'sext_ln813_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7787 [1/1] (1.11ns)   --->   "%add_ln813_2223 = add i7 %sext_ln17_1143, i7 %sext_ln17_1160"   --->   Operation 7787 'add' 'add_ln813_2223' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7788 [1/1] (0.00ns)   --->   "%sext_ln813_1327 = sext i7 %add_ln813_2223"   --->   Operation 7788 'sext' 'sext_ln813_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7789 [1/1] (1.20ns)   --->   "%add_ln813_2224 = add i8 %sext_ln813_1327, i8 %sext_ln813_1326"   --->   Operation 7789 'add' 'add_ln813_2224' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7790 [1/1] (1.11ns)   --->   "%add_ln813_2227 = add i7 %sext_ln17_1180, i7 %sext_ln17_1306"   --->   Operation 7790 'add' 'add_ln813_2227' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7791 [1/1] (0.00ns)   --->   "%sext_ln813_1328 = sext i7 %add_ln813_2227"   --->   Operation 7791 'sext' 'sext_ln813_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7792 [1/1] (1.11ns)   --->   "%add_ln813_2228 = add i7 %sext_ln17_1352, i7 %sext_ln17_95"   --->   Operation 7792 'add' 'add_ln813_2228' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7793 [1/1] (0.00ns)   --->   "%sext_ln813_1329 = sext i7 %add_ln813_2228"   --->   Operation 7793 'sext' 'sext_ln813_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7794 [1/1] (1.20ns)   --->   "%add_ln813_2229 = add i8 %sext_ln813_1329, i8 %sext_ln813_1328"   --->   Operation 7794 'add' 'add_ln813_2229' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7795 [1/1] (1.03ns)   --->   "%add_ln813_2230 = add i6 %sext_ln17_122, i6 %sext_ln17_133"   --->   Operation 7795 'add' 'add_ln813_2230' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7796 [1/1] (0.00ns)   --->   "%sext_ln813_1330 = sext i6 %add_ln813_2230"   --->   Operation 7796 'sext' 'sext_ln813_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7797 [1/1] (1.03ns)   --->   "%add_ln813_2231 = add i6 %sext_ln17_147, i6 %sext_ln17_169"   --->   Operation 7797 'add' 'add_ln813_2231' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7798 [1/1] (0.00ns)   --->   "%sext_ln813_1331 = sext i6 %add_ln813_2231"   --->   Operation 7798 'sext' 'sext_ln813_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7799 [1/1] (1.11ns)   --->   "%add_ln813_2232 = add i7 %sext_ln813_1331, i7 %sext_ln813_1330"   --->   Operation 7799 'add' 'add_ln813_2232' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7800 [1/1] (1.03ns)   --->   "%add_ln813_2234 = add i6 %sext_ln17_209, i6 %sext_ln17_284"   --->   Operation 7800 'add' 'add_ln813_2234' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7801 [1/1] (0.00ns)   --->   "%sext_ln813_1333 = sext i6 %add_ln813_2234"   --->   Operation 7801 'sext' 'sext_ln813_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7802 [1/1] (1.03ns)   --->   "%add_ln813_2235 = add i6 %sext_ln17_298, i6 %sext_ln17_344"   --->   Operation 7802 'add' 'add_ln813_2235' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7803 [1/1] (0.00ns)   --->   "%sext_ln813_1334 = sext i6 %add_ln813_2235"   --->   Operation 7803 'sext' 'sext_ln813_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7804 [1/1] (1.11ns)   --->   "%add_ln813_2236 = add i7 %sext_ln813_1334, i7 %sext_ln813_1333"   --->   Operation 7804 'add' 'add_ln813_2236' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7805 [1/1] (1.03ns)   --->   "%add_ln813_2237 = add i6 %sext_ln17_365, i6 %sext_ln17_434"   --->   Operation 7805 'add' 'add_ln813_2237' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7806 [1/1] (0.00ns)   --->   "%sext_ln813_1336 = sext i6 %add_ln813_2237"   --->   Operation 7806 'sext' 'sext_ln813_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7807 [1/1] (1.03ns)   --->   "%add_ln813_2238 = add i6 %sext_ln17_483, i6 %sext_ln17_505"   --->   Operation 7807 'add' 'add_ln813_2238' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7808 [1/1] (0.00ns)   --->   "%sext_ln813_1337 = sext i6 %add_ln813_2238"   --->   Operation 7808 'sext' 'sext_ln813_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7809 [1/1] (1.11ns)   --->   "%add_ln813_2239 = add i7 %sext_ln813_1337, i7 %sext_ln813_1336"   --->   Operation 7809 'add' 'add_ln813_2239' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7810 [1/1] (1.03ns)   --->   "%add_ln813_2244 = add i6 %sext_ln17_546, i6 %sext_ln17_585"   --->   Operation 7810 'add' 'add_ln813_2244' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7811 [1/1] (0.00ns)   --->   "%sext_ln813_1339 = sext i6 %add_ln813_2244"   --->   Operation 7811 'sext' 'sext_ln813_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7812 [1/1] (1.11ns)   --->   "%add_ln813_2245 = add i7 %sext_ln813_1339, i7 %sext_ln17_526"   --->   Operation 7812 'add' 'add_ln813_2245' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7813 [1/1] (1.03ns)   --->   "%add_ln813_2246 = add i6 %sext_ln17_692, i6 %sext_ln17_735"   --->   Operation 7813 'add' 'add_ln813_2246' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7814 [1/1] (0.00ns)   --->   "%sext_ln813_1341 = sext i6 %add_ln813_2246"   --->   Operation 7814 'sext' 'sext_ln813_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7815 [1/1] (1.03ns)   --->   "%add_ln813_2247 = add i6 %sext_ln17_738, i6 %sext_ln17_852"   --->   Operation 7815 'add' 'add_ln813_2247' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7816 [1/1] (0.00ns)   --->   "%sext_ln813_1342 = sext i6 %add_ln813_2247"   --->   Operation 7816 'sext' 'sext_ln813_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7817 [1/1] (1.11ns)   --->   "%add_ln813_2248 = add i7 %sext_ln813_1342, i7 %sext_ln813_1341"   --->   Operation 7817 'add' 'add_ln813_2248' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7818 [1/1] (1.03ns)   --->   "%add_ln813_2250 = add i6 %sext_ln17_919, i6 %sext_ln17_1025"   --->   Operation 7818 'add' 'add_ln813_2250' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7819 [1/1] (0.00ns)   --->   "%sext_ln813_1344 = sext i6 %add_ln813_2250"   --->   Operation 7819 'sext' 'sext_ln813_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7820 [1/1] (1.03ns)   --->   "%add_ln813_2251 = add i6 %sext_ln17_1084, i6 %sext_ln17_1095"   --->   Operation 7820 'add' 'add_ln813_2251' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7821 [1/1] (0.00ns)   --->   "%sext_ln813_1345 = sext i6 %add_ln813_2251"   --->   Operation 7821 'sext' 'sext_ln813_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7822 [1/1] (1.11ns)   --->   "%add_ln813_2252 = add i7 %sext_ln813_1345, i7 %sext_ln813_1344"   --->   Operation 7822 'add' 'add_ln813_2252' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7823 [1/1] (1.03ns)   --->   "%add_ln813_2253 = add i6 %sext_ln17_1101, i6 %sext_ln17_1113"   --->   Operation 7823 'add' 'add_ln813_2253' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7824 [1/1] (0.00ns)   --->   "%sext_ln813_1347 = sext i6 %add_ln813_2253"   --->   Operation 7824 'sext' 'sext_ln813_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7825 [1/1] (1.03ns)   --->   "%add_ln813_2254 = add i6 %sext_ln17_1131, i6 %sext_ln17_1266"   --->   Operation 7825 'add' 'add_ln813_2254' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7826 [1/1] (0.00ns)   --->   "%sext_ln813_1348 = sext i6 %add_ln813_2254"   --->   Operation 7826 'sext' 'sext_ln813_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7827 [1/1] (1.11ns)   --->   "%add_ln813_2255 = add i7 %sext_ln813_1348, i7 %sext_ln813_1347"   --->   Operation 7827 'add' 'add_ln813_2255' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7828 [1/1] (1.03ns)   --->   "%add_ln813_2258 = add i6 %sext_ln17_1327, i6 %sext_ln17_30"   --->   Operation 7828 'add' 'add_ln813_2258' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7829 [1/1] (0.00ns)   --->   "%sext_ln813_1350 = sext i6 %add_ln813_2258"   --->   Operation 7829 'sext' 'sext_ln813_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7830 [1/1] (0.94ns)   --->   "%add_ln813_2259 = add i5 %sext_ln17_41, i5 %sext_ln17_55"   --->   Operation 7830 'add' 'add_ln813_2259' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7831 [1/1] (0.00ns)   --->   "%sext_ln813_1351 = sext i5 %add_ln813_2259"   --->   Operation 7831 'sext' 'sext_ln813_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7832 [1/1] (1.11ns)   --->   "%add_ln813_2260 = add i7 %sext_ln813_1351, i7 %sext_ln813_1350"   --->   Operation 7832 'add' 'add_ln813_2260' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7833 [1/1] (0.94ns)   --->   "%add_ln813_2261 = add i5 %sext_ln17_66, i5 %sext_ln17_101"   --->   Operation 7833 'add' 'add_ln813_2261' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7834 [1/1] (0.00ns)   --->   "%sext_ln813_1353 = sext i5 %add_ln813_2261"   --->   Operation 7834 'sext' 'sext_ln813_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7835 [1/1] (0.94ns)   --->   "%add_ln813_2262 = add i5 %sext_ln17_256, i5 %sext_ln17_305"   --->   Operation 7835 'add' 'add_ln813_2262' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7836 [1/1] (0.00ns)   --->   "%sext_ln813_1354 = sext i5 %add_ln813_2262"   --->   Operation 7836 'sext' 'sext_ln813_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7837 [1/1] (1.03ns)   --->   "%add_ln813_2263 = add i6 %sext_ln813_1354, i6 %sext_ln813_1353"   --->   Operation 7837 'add' 'add_ln813_2263' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7838 [1/1] (0.94ns)   --->   "%add_ln813_2265 = add i5 %sext_ln17_328, i5 %sext_ln17_352"   --->   Operation 7838 'add' 'add_ln813_2265' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7839 [1/1] (0.00ns)   --->   "%sext_ln813_1356 = sext i5 %add_ln813_2265"   --->   Operation 7839 'sext' 'sext_ln813_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7840 [1/1] (0.94ns)   --->   "%add_ln813_2266 = add i5 %sext_ln17_387, i5 %sext_ln17_397"   --->   Operation 7840 'add' 'add_ln813_2266' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7841 [1/1] (0.00ns)   --->   "%sext_ln813_1357 = sext i5 %add_ln813_2266"   --->   Operation 7841 'sext' 'sext_ln813_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7842 [1/1] (1.03ns)   --->   "%add_ln813_2267 = add i6 %sext_ln813_1357, i6 %sext_ln813_1356"   --->   Operation 7842 'add' 'add_ln813_2267' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7843 [1/1] (0.94ns)   --->   "%add_ln813_2268 = add i5 %sext_ln17_422, i5 %sext_ln17_444"   --->   Operation 7843 'add' 'add_ln813_2268' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7844 [1/1] (0.00ns)   --->   "%sext_ln813_1359 = sext i5 %add_ln813_2268"   --->   Operation 7844 'sext' 'sext_ln813_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7845 [1/1] (0.94ns)   --->   "%add_ln813_2269 = add i5 %sext_ln17_451, i5 %sext_ln17_470"   --->   Operation 7845 'add' 'add_ln813_2269' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7846 [1/1] (0.00ns)   --->   "%sext_ln813_1360 = sext i5 %add_ln813_2269"   --->   Operation 7846 'sext' 'sext_ln813_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7847 [1/1] (1.03ns)   --->   "%add_ln813_2270 = add i6 %sext_ln813_1360, i6 %sext_ln813_1359"   --->   Operation 7847 'add' 'add_ln813_2270' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7848 [1/1] (0.94ns)   --->   "%add_ln813_2274 = add i5 %sext_ln17_536, i5 %sext_ln17_628"   --->   Operation 7848 'add' 'add_ln813_2274' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7849 [1/1] (0.00ns)   --->   "%sext_ln813_1363 = sext i5 %add_ln813_2274"   --->   Operation 7849 'sext' 'sext_ln813_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7850 [1/1] (0.94ns)   --->   "%add_ln813_2275 = add i5 %sext_ln17_788, i5 %sext_ln17_799"   --->   Operation 7850 'add' 'add_ln813_2275' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7851 [1/1] (0.00ns)   --->   "%sext_ln813_1364 = sext i5 %add_ln813_2275"   --->   Operation 7851 'sext' 'sext_ln813_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7852 [1/1] (1.03ns)   --->   "%add_ln813_2276 = add i6 %sext_ln813_1364, i6 %sext_ln813_1363"   --->   Operation 7852 'add' 'add_ln813_2276' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7853 [1/1] (0.94ns)   --->   "%add_ln813_2277 = add i5 %sext_ln17_822, i5 %sext_ln17_825"   --->   Operation 7853 'add' 'add_ln813_2277' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7854 [1/1] (0.00ns)   --->   "%sext_ln813_1366 = sext i5 %add_ln813_2277"   --->   Operation 7854 'sext' 'sext_ln813_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7855 [1/1] (0.94ns)   --->   "%add_ln813_2278 = add i5 %sext_ln17_836, i5 %sext_ln17_865"   --->   Operation 7855 'add' 'add_ln813_2278' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7856 [1/1] (0.00ns)   --->   "%sext_ln813_1367 = sext i5 %add_ln813_2278"   --->   Operation 7856 'sext' 'sext_ln813_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7857 [1/1] (1.03ns)   --->   "%add_ln813_2279 = add i6 %sext_ln813_1367, i6 %sext_ln813_1366"   --->   Operation 7857 'add' 'add_ln813_2279' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7858 [1/1] (0.94ns)   --->   "%add_ln813_2281 = add i5 %sext_ln17_873, i5 %sext_ln17_963"   --->   Operation 7858 'add' 'add_ln813_2281' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7859 [1/1] (0.00ns)   --->   "%sext_ln813_1370 = sext i5 %add_ln813_2281"   --->   Operation 7859 'sext' 'sext_ln813_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7860 [1/1] (0.94ns)   --->   "%add_ln813_2282 = add i5 %sext_ln17_1169, i5 %sext_ln17_1189"   --->   Operation 7860 'add' 'add_ln813_2282' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7861 [1/1] (0.00ns)   --->   "%sext_ln813_1371 = sext i5 %add_ln813_2282"   --->   Operation 7861 'sext' 'sext_ln813_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7862 [1/1] (1.03ns)   --->   "%add_ln813_2283 = add i6 %sext_ln813_1371, i6 %sext_ln813_1370"   --->   Operation 7862 'add' 'add_ln813_2283' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7863 [1/1] (0.94ns)   --->   "%add_ln813_2284 = add i5 %sext_ln17_1215, i5 %sext_ln17_1224"   --->   Operation 7863 'add' 'add_ln813_2284' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7864 [1/1] (0.00ns)   --->   "%sext_ln813_1373 = sext i5 %add_ln813_2284"   --->   Operation 7864 'sext' 'sext_ln813_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7865 [1/1] (0.94ns)   --->   "%add_ln813_2285 = add i5 %sext_ln17_1231, i5 %sext_ln17_1237"   --->   Operation 7865 'add' 'add_ln813_2285' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7866 [1/1] (0.00ns)   --->   "%sext_ln813_1374 = sext i5 %add_ln813_2285"   --->   Operation 7866 'sext' 'sext_ln813_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7867 [1/1] (1.03ns)   --->   "%add_ln813_2286 = add i6 %sext_ln813_1374, i6 %sext_ln813_1373"   --->   Operation 7867 'add' 'add_ln813_2286' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7868 [1/1] (0.94ns)   --->   "%add_ln813_2289 = add i5 %sext_ln17_1255, i5 %sext_ln17_1277"   --->   Operation 7868 'add' 'add_ln813_2289' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7869 [1/1] (0.00ns)   --->   "%sext_ln813_1377 = sext i5 %add_ln813_2289"   --->   Operation 7869 'sext' 'sext_ln813_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7870 [1/1] (1.03ns)   --->   "%add_ln813_2290 = add i6 %sext_ln813_102, i6 %sext_ln813_1377"   --->   Operation 7870 'add' 'add_ln813_2290' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7871 [1/1] (0.94ns)   --->   "%add_ln813_2291 = add i5 %sext_ln17_1344, i5 %sext_ln17_22"   --->   Operation 7871 'add' 'add_ln813_2291' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7872 [1/1] (0.00ns)   --->   "%sext_ln813_1379 = sext i5 %add_ln813_2291"   --->   Operation 7872 'sext' 'sext_ln813_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7873 [1/1] (0.83ns)   --->   "%add_ln813_2292 = add i4 %sext_ln17_359, i4 %sext_ln17_880"   --->   Operation 7873 'add' 'add_ln813_2292' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7874 [1/1] (0.00ns)   --->   "%sext_ln813_1380 = sext i4 %add_ln813_2292"   --->   Operation 7874 'sext' 'sext_ln813_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7875 [1/1] (1.03ns)   --->   "%add_ln813_2293 = add i6 %sext_ln813_1380, i6 %sext_ln813_1379"   --->   Operation 7875 'add' 'add_ln813_2293' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7876 [1/1] (0.83ns)   --->   "%add_ln813_2295 = add i4 %sext_ln17_891, i4 %sext_ln17_955"   --->   Operation 7876 'add' 'add_ln813_2295' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7877 [1/1] (0.00ns)   --->   "%sext_ln813_1383 = sext i4 %add_ln813_2295"   --->   Operation 7877 'sext' 'sext_ln813_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7878 [1/1] (0.83ns)   --->   "%add_ln813_2296 = add i4 %sext_ln17_984, i4 %sext_ln17_1015"   --->   Operation 7878 'add' 'add_ln813_2296' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7879 [1/1] (0.00ns)   --->   "%sext_ln813_1384 = sext i4 %add_ln813_2296"   --->   Operation 7879 'sext' 'sext_ln813_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7880 [1/1] (0.94ns)   --->   "%add_ln813_2297 = add i5 %sext_ln813_1384, i5 %sext_ln813_1383"   --->   Operation 7880 'add' 'add_ln813_2297' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7881 [1/1] (0.00ns)   --->   "%sext_ln813_1385 = sext i5 %add_ln813_2297"   --->   Operation 7881 'sext' 'sext_ln813_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7882 [1/1] (0.83ns)   --->   "%add_ln813_2298 = add i4 %sext_ln17_1066, i4 %sext_ln17_1118"   --->   Operation 7882 'add' 'add_ln813_2298' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7883 [1/1] (0.00ns)   --->   "%sext_ln813_1386 = sext i4 %add_ln813_2298"   --->   Operation 7883 'sext' 'sext_ln813_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7884 [1/1] (0.83ns)   --->   "%add_ln813_2299 = add i4 %sext_ln17_1206, i4 %sext_ln17_1329"   --->   Operation 7884 'add' 'add_ln813_2299' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7885 [1/1] (0.00ns)   --->   "%sext_ln813_1387 = sext i4 %add_ln813_2299"   --->   Operation 7885 'sext' 'sext_ln813_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7886 [1/1] (0.94ns)   --->   "%add_ln813_2300 = add i5 %sext_ln813_1387, i5 %sext_ln813_1386"   --->   Operation 7886 'add' 'add_ln813_2300' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7887 [1/1] (0.00ns)   --->   "%sext_ln813_1388 = sext i5 %add_ln813_2300"   --->   Operation 7887 'sext' 'sext_ln813_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7888 [1/1] (1.03ns)   --->   "%add_ln813_2301 = add i6 %sext_ln813_1388, i6 %sext_ln813_1385"   --->   Operation 7888 'add' 'add_ln813_2301' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7889 [1/1] (1.28ns)   --->   "%add_ln813_2306 = add i8 %mult_V_18, i8 %mult_V_582"   --->   Operation 7889 'add' 'add_ln813_2306' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2309 = add i8 %mult_V_714, i8 %mult_V_730"   --->   Operation 7890 'add' 'add_ln813_2309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7891 [1/1] (1.28ns)   --->   "%add_ln813_2310 = add i8 %mult_V_894, i8 %mult_V_1196"   --->   Operation 7891 'add' 'add_ln813_2310' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7892 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2311 = add i8 %add_ln813_2310, i8 %add_ln813_2309"   --->   Operation 7892 'add' 'add_ln813_2311' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7893 [1/1] (1.28ns)   --->   "%add_ln813_2313 = add i8 %mult_V_1219, i8 %mult_V_1233"   --->   Operation 7893 'add' 'add_ln813_2313' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7894 [1/1] (1.28ns)   --->   "%add_ln813_2314 = add i8 %mult_V_1250, i8 %mult_V_1273"   --->   Operation 7894 'add' 'add_ln813_2314' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2317 = add i8 %sext_ln818_26, i8 %sext_ln818_31"   --->   Operation 7895 'add' 'add_ln813_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7896 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2318 = add i8 %add_ln813_2317, i8 %sext_ln818_13"   --->   Operation 7896 'add' 'add_ln813_2318' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2322 = add i8 %sext_ln818_39, i8 %sext_ln818_97"   --->   Operation 7897 'add' 'add_ln813_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7898 [1/1] (1.20ns)   --->   "%add_ln813_2323 = add i8 %sext_ln818_99, i8 %sext_ln818_115"   --->   Operation 7898 'add' 'add_ln813_2323' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7899 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2324 = add i8 %add_ln813_2323, i8 %add_ln813_2322"   --->   Operation 7899 'add' 'add_ln813_2324' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2325 = add i8 %sext_ln818_149, i8 %sext_ln818_153"   --->   Operation 7900 'add' 'add_ln813_2325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7901 [1/1] (1.20ns)   --->   "%add_ln813_2326 = add i8 %sext_ln818_196, i8 %sext_ln818_201"   --->   Operation 7901 'add' 'add_ln813_2326' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7902 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2327 = add i8 %add_ln813_2326, i8 %add_ln813_2325"   --->   Operation 7902 'add' 'add_ln813_2327' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7903 [1/1] (1.20ns)   --->   "%add_ln813_2329 = add i8 %sext_ln818_242, i8 %sext_ln818_245"   --->   Operation 7903 'add' 'add_ln813_2329' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7904 [1/1] (1.11ns)   --->   "%add_ln813_2332 = add i7 %sext_ln17_43, i7 112"   --->   Operation 7904 'add' 'add_ln813_2332' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7905 [1/1] (1.11ns)   --->   "%add_ln813_2333 = add i7 %sext_ln17_90, i7 %sext_ln17_107"   --->   Operation 7905 'add' 'add_ln813_2333' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7906 [1/1] (1.11ns)   --->   "%add_ln813_2363 = add i7 %sext_ln17_808, i7 %sext_ln17_816"   --->   Operation 7906 'add' 'add_ln813_2363' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7907 [1/1] (1.11ns)   --->   "%add_ln813_2365 = add i7 %sext_ln17_856, i7 %sext_ln17_863"   --->   Operation 7907 'add' 'add_ln813_2365' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7908 [1/1] (1.11ns)   --->   "%add_ln813_2366 = add i7 %sext_ln17_904, i7 %sext_ln17_943"   --->   Operation 7908 'add' 'add_ln813_2366' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7909 [1/1] (1.11ns)   --->   "%add_ln813_2373 = add i7 %sext_ln17_990, i7 %sext_ln17_1021"   --->   Operation 7909 'add' 'add_ln813_2373' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7910 [1/1] (0.00ns)   --->   "%sext_ln813_1407 = sext i7 %add_ln813_2373"   --->   Operation 7910 'sext' 'sext_ln813_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7911 [1/1] (1.11ns)   --->   "%add_ln813_2374 = add i7 %sext_ln17_1057, i7 %sext_ln17_1070"   --->   Operation 7911 'add' 'add_ln813_2374' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7912 [1/1] (0.00ns)   --->   "%sext_ln813_1408 = sext i7 %add_ln813_2374"   --->   Operation 7912 'sext' 'sext_ln813_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7913 [1/1] (1.20ns)   --->   "%add_ln813_2375 = add i8 %sext_ln813_1408, i8 %sext_ln813_1407"   --->   Operation 7913 'add' 'add_ln813_2375' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7914 [1/1] (1.11ns)   --->   "%add_ln813_2376 = add i7 %sext_ln17_1087, i7 %sext_ln17_1163"   --->   Operation 7914 'add' 'add_ln813_2376' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7915 [1/1] (1.11ns)   --->   "%add_ln813_2377 = add i7 %sext_ln17_1241, i7 %sext_ln17_1278"   --->   Operation 7915 'add' 'add_ln813_2377' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7916 [1/1] (1.11ns)   --->   "%add_ln813_2380 = add i7 %sext_ln17_1288, i7 %sext_ln17_1300"   --->   Operation 7916 'add' 'add_ln813_2380' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7917 [1/1] (1.11ns)   --->   "%add_ln813_2381 = add i7 %sext_ln17_1323, i7 %sext_ln17_1354"   --->   Operation 7917 'add' 'add_ln813_2381' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7918 [1/1] (1.03ns)   --->   "%add_ln813_2383 = add i6 %sext_ln17_132, i6 %sext_ln17_185"   --->   Operation 7918 'add' 'add_ln813_2383' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7919 [1/1] (1.03ns)   --->   "%add_ln813_2384 = add i6 %sext_ln17_279, i6 %sext_ln17_309"   --->   Operation 7919 'add' 'add_ln813_2384' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7920 [1/1] (0.00ns)   --->   "%sext_ln813_1414 = sext i6 %add_ln813_2384"   --->   Operation 7920 'sext' 'sext_ln813_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7921 [1/1] (1.11ns)   --->   "%add_ln813_2385 = add i7 %sext_ln813_1414, i7 %sext_ln17_244"   --->   Operation 7921 'add' 'add_ln813_2385' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7922 [1/1] (1.03ns)   --->   "%add_ln813_2389 = add i6 %sext_ln17_449, i6 %sext_ln17_463"   --->   Operation 7922 'add' 'add_ln813_2389' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7923 [1/1] (0.00ns)   --->   "%sext_ln813_1416 = sext i6 %add_ln813_2389"   --->   Operation 7923 'sext' 'sext_ln813_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7924 [1/1] (1.03ns)   --->   "%add_ln813_2390 = add i6 %sext_ln17_538, i6 %sext_ln17_620"   --->   Operation 7924 'add' 'add_ln813_2390' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7925 [1/1] (0.00ns)   --->   "%sext_ln813_1417 = sext i6 %add_ln813_2390"   --->   Operation 7925 'sext' 'sext_ln813_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7926 [1/1] (1.11ns)   --->   "%add_ln813_2391 = add i7 %sext_ln813_1417, i7 %sext_ln813_1416"   --->   Operation 7926 'add' 'add_ln813_2391' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7927 [1/1] (1.03ns)   --->   "%add_ln813_2392 = add i6 %sext_ln17_629, i6 %sext_ln17_668"   --->   Operation 7927 'add' 'add_ln813_2392' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7928 [1/1] (0.00ns)   --->   "%sext_ln813_1419 = sext i6 %add_ln813_2392"   --->   Operation 7928 'sext' 'sext_ln813_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7929 [1/1] (1.03ns)   --->   "%add_ln813_2393 = add i6 %sext_ln17_692, i6 %sext_ln17_800"   --->   Operation 7929 'add' 'add_ln813_2393' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7930 [1/1] (0.00ns)   --->   "%sext_ln813_1420 = sext i6 %add_ln813_2393"   --->   Operation 7930 'sext' 'sext_ln813_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7931 [1/1] (1.11ns)   --->   "%add_ln813_2394 = add i7 %sext_ln813_1420, i7 %sext_ln17_679"   --->   Operation 7931 'add' 'add_ln813_2394' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7932 [1/1] (0.00ns)   --->   "%sext_ln813_1421 = sext i7 %add_ln813_2394"   --->   Operation 7932 'sext' 'sext_ln813_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7933 [1/1] (1.20ns)   --->   "%add_ln813_2395 = add i8 %sext_ln813_1421, i8 %sext_ln813_1419"   --->   Operation 7933 'add' 'add_ln813_2395' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7934 [1/1] (1.03ns)   --->   "%add_ln813_2397 = add i6 %sext_ln17_838, i6 %sext_ln17_843"   --->   Operation 7934 'add' 'add_ln813_2397' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7935 [1/1] (0.00ns)   --->   "%sext_ln813_1422 = sext i6 %add_ln813_2397"   --->   Operation 7935 'sext' 'sext_ln813_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7936 [1/1] (1.03ns)   --->   "%add_ln813_2398 = add i6 %sext_ln17_868, i6 %sext_ln17_901"   --->   Operation 7936 'add' 'add_ln813_2398' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7937 [1/1] (0.00ns)   --->   "%sext_ln813_1423 = sext i6 %add_ln813_2398"   --->   Operation 7937 'sext' 'sext_ln813_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7938 [1/1] (1.11ns)   --->   "%add_ln813_2399 = add i7 %sext_ln813_1423, i7 %sext_ln813_1422"   --->   Operation 7938 'add' 'add_ln813_2399' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7939 [1/1] (1.03ns)   --->   "%add_ln813_2400 = add i6 %sext_ln17_1155, i6 %sext_ln17_1192"   --->   Operation 7939 'add' 'add_ln813_2400' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7940 [1/1] (0.00ns)   --->   "%sext_ln813_1426 = sext i6 %add_ln813_2400"   --->   Operation 7940 'sext' 'sext_ln813_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7941 [1/1] (1.11ns)   --->   "%add_ln813_2401 = add i7 %sext_ln813_1426, i7 %sext_ln17_1117"   --->   Operation 7941 'add' 'add_ln813_2401' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7942 [1/1] (1.03ns)   --->   "%add_ln813_2406 = add i6 %sext_ln17_1337, i6 %sext_ln17_77"   --->   Operation 7942 'add' 'add_ln813_2406' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7943 [1/1] (0.00ns)   --->   "%sext_ln813_1428 = sext i6 %add_ln813_2406"   --->   Operation 7943 'sext' 'sext_ln813_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7944 [1/1] (0.94ns)   --->   "%add_ln813_2407 = add i5 %sext_ln17_143, i5 %sext_ln17_177"   --->   Operation 7944 'add' 'add_ln813_2407' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7945 [1/1] (0.00ns)   --->   "%sext_ln813_1429 = sext i5 %add_ln813_2407"   --->   Operation 7945 'sext' 'sext_ln813_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7946 [1/1] (1.11ns)   --->   "%add_ln813_2408 = add i7 %sext_ln813_1429, i7 %sext_ln813_1428"   --->   Operation 7946 'add' 'add_ln813_2408' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7947 [1/1] (0.94ns)   --->   "%add_ln813_2409 = add i5 %sext_ln17_253, i5 %sext_ln17_257"   --->   Operation 7947 'add' 'add_ln813_2409' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7948 [1/1] (0.00ns)   --->   "%sext_ln813_1431 = sext i5 %add_ln813_2409"   --->   Operation 7948 'sext' 'sext_ln813_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7949 [1/1] (0.94ns)   --->   "%add_ln813_2410 = add i5 %sext_ln17_305, i5 %sext_ln17_394"   --->   Operation 7949 'add' 'add_ln813_2410' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7950 [1/1] (0.00ns)   --->   "%sext_ln813_1432 = sext i5 %add_ln813_2410"   --->   Operation 7950 'sext' 'sext_ln813_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7951 [1/1] (1.03ns)   --->   "%add_ln813_2411 = add i6 %sext_ln813_1432, i6 %sext_ln813_1431"   --->   Operation 7951 'add' 'add_ln813_2411' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7952 [1/1] (0.94ns)   --->   "%add_ln813_2413 = add i5 %sext_ln17_466, i5 %sext_ln17_634"   --->   Operation 7952 'add' 'add_ln813_2413' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7953 [1/1] (0.00ns)   --->   "%sext_ln813_1434 = sext i5 %add_ln813_2413"   --->   Operation 7953 'sext' 'sext_ln813_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7954 [1/1] (0.94ns)   --->   "%add_ln813_2414 = add i5 %sext_ln17_645, i5 %sext_ln17_655"   --->   Operation 7954 'add' 'add_ln813_2414' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7955 [1/1] (0.00ns)   --->   "%sext_ln813_1435 = sext i5 %add_ln813_2414"   --->   Operation 7955 'sext' 'sext_ln813_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7956 [1/1] (1.03ns)   --->   "%add_ln813_2415 = add i6 %sext_ln813_1435, i6 %sext_ln813_1434"   --->   Operation 7956 'add' 'add_ln813_2415' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7957 [1/1] (0.94ns)   --->   "%add_ln813_2416 = add i5 %sext_ln17_761, i5 %sext_ln17_776"   --->   Operation 7957 'add' 'add_ln813_2416' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7958 [1/1] (0.94ns)   --->   "%add_ln813_2417 = add i5 %sext_ln17_1094, i5 %sext_ln17_1122"   --->   Operation 7958 'add' 'add_ln813_2417' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7959 [1/1] (0.00ns)   --->   "%sext_ln813_1438 = sext i5 %add_ln813_2417"   --->   Operation 7959 'sext' 'sext_ln813_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7960 [1/1] (1.03ns)   --->   "%add_ln813_2418 = add i6 %sext_ln813_1438, i6 %sext_ln17_917"   --->   Operation 7960 'add' 'add_ln813_2418' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7961 [1/1] (0.94ns)   --->   "%add_ln813_2422 = add i5 %sext_ln17_1134, i5 %sext_ln17_1184"   --->   Operation 7961 'add' 'add_ln813_2422' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7962 [1/1] (0.00ns)   --->   "%sext_ln813_1441 = sext i5 %add_ln813_2422"   --->   Operation 7962 'sext' 'sext_ln813_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7963 [1/1] (0.94ns)   --->   "%add_ln813_2423 = add i5 %sext_ln17_1204, i5 %sext_ln17_1214"   --->   Operation 7963 'add' 'add_ln813_2423' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7964 [1/1] (0.00ns)   --->   "%sext_ln813_1442 = sext i5 %add_ln813_2423"   --->   Operation 7964 'sext' 'sext_ln813_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7965 [1/1] (1.03ns)   --->   "%add_ln813_2424 = add i6 %sext_ln813_1442, i6 %sext_ln813_1441"   --->   Operation 7965 'add' 'add_ln813_2424' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7966 [1/1] (0.94ns)   --->   "%add_ln813_2425 = add i5 %sext_ln17_1267, i5 %sext_ln17_335"   --->   Operation 7966 'add' 'add_ln813_2425' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7967 [1/1] (0.00ns)   --->   "%sext_ln813_1444 = sext i5 %add_ln813_2425"   --->   Operation 7967 'sext' 'sext_ln813_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7968 [1/1] (0.83ns)   --->   "%add_ln813_2426 = add i4 %sext_ln17_590, i4 %sext_ln17_663"   --->   Operation 7968 'add' 'add_ln813_2426' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7969 [1/1] (0.00ns)   --->   "%sext_ln813_1445 = sext i4 %add_ln813_2426"   --->   Operation 7969 'sext' 'sext_ln813_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7970 [1/1] (0.94ns)   --->   "%add_ln813_2427 = add i5 %sext_ln813_1445, i5 %sext_ln17_403"   --->   Operation 7970 'add' 'add_ln813_2427' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7971 [1/1] (0.00ns)   --->   "%sext_ln813_1446 = sext i5 %add_ln813_2427"   --->   Operation 7971 'sext' 'sext_ln813_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7972 [1/1] (1.03ns)   --->   "%add_ln813_2428 = add i6 %sext_ln813_1446, i6 %sext_ln813_1444"   --->   Operation 7972 'add' 'add_ln813_2428' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7973 [1/1] (0.83ns)   --->   "%add_ln813_2430 = add i4 %sext_ln17_713, i4 %sext_ln17_769"   --->   Operation 7973 'add' 'add_ln813_2430' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7974 [1/1] (0.00ns)   --->   "%sext_ln813_1449 = sext i4 %add_ln813_2430"   --->   Operation 7974 'sext' 'sext_ln813_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7975 [1/1] (0.83ns)   --->   "%add_ln813_2431 = add i4 %sext_ln17_830, i4 %sext_ln17_927"   --->   Operation 7975 'add' 'add_ln813_2431' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7976 [1/1] (0.00ns)   --->   "%sext_ln813_1450 = sext i4 %add_ln813_2431"   --->   Operation 7976 'sext' 'sext_ln813_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7977 [1/1] (0.94ns)   --->   "%add_ln813_2432 = add i5 %sext_ln813_1450, i5 %sext_ln813_1449"   --->   Operation 7977 'add' 'add_ln813_2432' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7978 [1/1] (0.00ns)   --->   "%sext_ln813_1451 = sext i5 %add_ln813_2432"   --->   Operation 7978 'sext' 'sext_ln813_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7979 [1/1] (0.83ns)   --->   "%add_ln813_2433 = add i4 %sext_ln17_1076, i4 %sext_ln17_1140"   --->   Operation 7979 'add' 'add_ln813_2433' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7980 [1/1] (0.00ns)   --->   "%sext_ln813_1452 = sext i4 %add_ln813_2433"   --->   Operation 7980 'sext' 'sext_ln813_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7981 [1/1] (0.83ns)   --->   "%add_ln813_2434 = add i4 %sext_ln17_1262, i4 %sext_ln17_1301"   --->   Operation 7981 'add' 'add_ln813_2434' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7982 [1/1] (0.00ns)   --->   "%sext_ln813_1453 = sext i4 %add_ln813_2434"   --->   Operation 7982 'sext' 'sext_ln813_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7983 [1/1] (0.94ns)   --->   "%add_ln813_2435 = add i5 %sext_ln813_1453, i5 %sext_ln17_1227"   --->   Operation 7983 'add' 'add_ln813_2435' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7984 [1/1] (0.00ns)   --->   "%sext_ln813_1454 = sext i5 %add_ln813_2435"   --->   Operation 7984 'sext' 'sext_ln813_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7985 [1/1] (1.03ns)   --->   "%add_ln813_2436 = add i6 %sext_ln813_1454, i6 %sext_ln813_1452"   --->   Operation 7985 'add' 'add_ln813_2436' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7986 [1/1] (0.00ns)   --->   "%sext_ln813_1455 = sext i6 %add_ln813_2436"   --->   Operation 7986 'sext' 'sext_ln813_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7987 [1/1] (1.11ns)   --->   "%add_ln813_2437 = add i7 %sext_ln813_1455, i7 %sext_ln813_1451"   --->   Operation 7987 'add' 'add_ln813_2437' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7988 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2442)   --->   "%xor_ln813_1 = xor i4 %mult_V_2, i4 8"   --->   Operation 7988 'xor' 'xor_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.13> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2442)   --->   "%zext_ln813_5 = zext i4 %xor_ln813_1"   --->   Operation 7989 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7990 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln813_2442 = add i6 %zext_ln813_5, i6 %sext_ln17_7"   --->   Operation 7990 'add' 'add_ln813_2442' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7991 [1/1] (0.00ns)   --->   "%sext_ln813_1457 = sext i6 %add_ln813_2442"   --->   Operation 7991 'sext' 'sext_ln813_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7992 [1/1] (1.28ns)   --->   "%add_ln813_2443 = add i8 %mult_V_69, i8 %mult_V_421"   --->   Operation 7992 'add' 'add_ln813_2443' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7993 [1/1] (1.28ns)   --->   "%add_ln813_2444 = add i8 %mult_V_1054, i8 %mult_V_1313"   --->   Operation 7993 'add' 'add_ln813_2444' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2446 = add i8 %mult_V_1638, i8 %sext_ln818_50"   --->   Operation 7994 'add' 'add_ln813_2446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7995 [1/1] (1.20ns)   --->   "%add_ln813_2447 = add i8 %sext_ln818_101, i8 %sext_ln818_138"   --->   Operation 7995 'add' 'add_ln813_2447' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7996 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2448 = add i8 %add_ln813_2447, i8 %add_ln813_2446"   --->   Operation 7996 'add' 'add_ln813_2448' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7997 [1/1] (1.20ns)   --->   "%add_ln813_2450 = add i8 %sext_ln818_150, i8 %sext_ln818_154"   --->   Operation 7997 'add' 'add_ln813_2450' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7998 [1/1] (1.20ns)   --->   "%add_ln813_2451 = add i8 %sext_ln818_170, i8 %sext_ln818_202"   --->   Operation 7998 'add' 'add_ln813_2451' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7999 [1/1] (1.20ns)   --->   "%add_ln813_2454 = add i8 %sext_ln818_252, i8 %sext_ln818_256"   --->   Operation 7999 'add' 'add_ln813_2454' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2458 = add i8 %sext_ln818_272, i8 %sext_ln818_276"   --->   Operation 8000 'add' 'add_ln813_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8001 [1/1] (1.11ns)   --->   "%add_ln813_2459 = add i7 %sext_ln813_1457, i7 %sext_ln17_31"   --->   Operation 8001 'add' 'add_ln813_2459' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8002 [1/1] (0.00ns)   --->   "%sext_ln813_1458 = sext i7 %add_ln813_2459"   --->   Operation 8002 'sext' 'sext_ln813_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8003 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2460 = add i8 %sext_ln813_1458, i8 %add_ln813_2458"   --->   Operation 8003 'add' 'add_ln813_2460' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8004 [1/1] (1.11ns)   --->   "%add_ln813_2467 = add i7 %sext_ln17_272, i7 %sext_ln17_331"   --->   Operation 8004 'add' 'add_ln813_2467' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8005 [1/1] (1.11ns)   --->   "%add_ln813_2468 = add i7 %sext_ln17_355, i7 %sext_ln17_381"   --->   Operation 8005 'add' 'add_ln813_2468' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8006 [1/1] (1.11ns)   --->   "%add_ln813_2477 = add i7 %sext_ln17_510, i7 %sext_ln17_544"   --->   Operation 8006 'add' 'add_ln813_2477' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8007 [1/1] (0.00ns)   --->   "%sext_ln813_1466 = sext i7 %add_ln813_2477"   --->   Operation 8007 'sext' 'sext_ln813_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8008 [1/1] (1.11ns)   --->   "%add_ln813_2478 = add i7 %sext_ln17_561, i7 %sext_ln17_579"   --->   Operation 8008 'add' 'add_ln813_2478' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8009 [1/1] (0.00ns)   --->   "%sext_ln813_1467 = sext i7 %add_ln813_2478"   --->   Operation 8009 'sext' 'sext_ln813_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8010 [1/1] (1.20ns)   --->   "%add_ln813_2479 = add i8 %sext_ln813_1467, i8 %sext_ln813_1466"   --->   Operation 8010 'add' 'add_ln813_2479' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8011 [1/1] (1.11ns)   --->   "%add_ln813_2482 = add i7 %sext_ln17_651, i7 %sext_ln17_693"   --->   Operation 8011 'add' 'add_ln813_2482' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8012 [1/1] (1.11ns)   --->   "%add_ln813_2484 = add i7 %sext_ln17_705, i7 %sext_ln17_717"   --->   Operation 8012 'add' 'add_ln813_2484' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8013 [1/1] (1.11ns)   --->   "%add_ln813_2485 = add i7 %sext_ln17_724, i7 %sext_ln17_758"   --->   Operation 8013 'add' 'add_ln813_2485' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8014 [1/1] (1.11ns)   --->   "%add_ln813_2489 = add i7 %sext_ln17_781, i7 %sext_ln17_801"   --->   Operation 8014 'add' 'add_ln813_2489' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8015 [1/1] (0.00ns)   --->   "%sext_ln813_1472 = sext i7 %add_ln813_2489"   --->   Operation 8015 'sext' 'sext_ln813_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8016 [1/1] (1.11ns)   --->   "%add_ln813_2490 = add i7 %sext_ln17_874, i7 %sext_ln17_909"   --->   Operation 8016 'add' 'add_ln813_2490' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8017 [1/1] (0.00ns)   --->   "%sext_ln813_1473 = sext i7 %add_ln813_2490"   --->   Operation 8017 'sext' 'sext_ln813_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8018 [1/1] (1.20ns)   --->   "%add_ln813_2491 = add i8 %sext_ln813_1473, i8 %sext_ln813_1472"   --->   Operation 8018 'add' 'add_ln813_2491' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8019 [1/1] (1.11ns)   --->   "%add_ln813_2492 = add i7 %sext_ln17_913, i7 %sext_ln17_928"   --->   Operation 8019 'add' 'add_ln813_2492' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8020 [1/1] (0.00ns)   --->   "%sext_ln813_1474 = sext i7 %add_ln813_2492"   --->   Operation 8020 'sext' 'sext_ln813_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8021 [1/1] (1.11ns)   --->   "%add_ln813_2493 = add i7 %sext_ln17_941, i7 %sext_ln17_967"   --->   Operation 8021 'add' 'add_ln813_2493' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8022 [1/1] (0.00ns)   --->   "%sext_ln813_1475 = sext i7 %add_ln813_2493"   --->   Operation 8022 'sext' 'sext_ln813_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8023 [1/1] (1.20ns)   --->   "%add_ln813_2494 = add i8 %sext_ln813_1475, i8 %sext_ln813_1474"   --->   Operation 8023 'add' 'add_ln813_2494' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8024 [1/1] (1.11ns)   --->   "%add_ln813_2496 = add i7 %sext_ln17_990, i7 %sext_ln17_1026"   --->   Operation 8024 'add' 'add_ln813_2496' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8025 [1/1] (1.11ns)   --->   "%add_ln813_2497 = add i7 %sext_ln17_1096, i7 %sext_ln17_1103"   --->   Operation 8025 'add' 'add_ln813_2497' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8026 [1/1] (1.11ns)   --->   "%add_ln813_2499 = add i7 %sext_ln17_1128, i7 %sext_ln17_1143"   --->   Operation 8026 'add' 'add_ln813_2499' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8027 [1/1] (0.00ns)   --->   "%sext_ln813_1478 = sext i7 %add_ln813_2499"   --->   Operation 8027 'sext' 'sext_ln813_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8028 [1/1] (1.11ns)   --->   "%add_ln813_2500 = add i7 %sext_ln17_1157, i7 %sext_ln17_1198"   --->   Operation 8028 'add' 'add_ln813_2500' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8029 [1/1] (0.00ns)   --->   "%sext_ln813_1479 = sext i7 %add_ln813_2500"   --->   Operation 8029 'sext' 'sext_ln813_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2501 = add i8 %sext_ln813_1479, i8 %sext_ln818_243"   --->   Operation 8030 'add' 'add_ln813_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8031 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2502 = add i8 %add_ln813_2501, i8 %sext_ln813_1478"   --->   Operation 8031 'add' 'add_ln813_2502' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8032 [1/1] (1.11ns)   --->   "%add_ln813_2507 = add i7 %sext_ln17_1209, i7 %sext_ln17_1253"   --->   Operation 8032 'add' 'add_ln813_2507' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8033 [1/1] (0.00ns)   --->   "%sext_ln813_1480 = sext i7 %add_ln813_2507"   --->   Operation 8033 'sext' 'sext_ln813_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8034 [1/1] (1.11ns)   --->   "%add_ln813_2508 = add i7 %sext_ln17_1272, i7 %sext_ln17_1275"   --->   Operation 8034 'add' 'add_ln813_2508' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8035 [1/1] (0.00ns)   --->   "%sext_ln813_1481 = sext i7 %add_ln813_2508"   --->   Operation 8035 'sext' 'sext_ln813_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8036 [1/1] (1.20ns)   --->   "%add_ln813_2509 = add i8 %sext_ln813_1481, i8 %sext_ln813_1480"   --->   Operation 8036 'add' 'add_ln813_2509' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8037 [1/1] (1.11ns)   --->   "%add_ln813_2510 = add i7 %sext_ln17_1307, i7 %sext_ln17_95"   --->   Operation 8037 'add' 'add_ln813_2510' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8038 [1/1] (0.00ns)   --->   "%sext_ln813_1482 = sext i7 %add_ln813_2510"   --->   Operation 8038 'sext' 'sext_ln813_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8039 [1/1] (1.03ns)   --->   "%add_ln813_2511 = add i6 %sext_ln17_191, i6 %sext_ln17_216"   --->   Operation 8039 'add' 'add_ln813_2511' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8040 [1/1] (0.00ns)   --->   "%sext_ln813_1483 = sext i6 %add_ln813_2511"   --->   Operation 8040 'sext' 'sext_ln813_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8041 [1/1] (1.20ns)   --->   "%add_ln813_2512 = add i8 %sext_ln813_1483, i8 %sext_ln813_1482"   --->   Operation 8041 'add' 'add_ln813_2512' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8042 [1/1] (1.03ns)   --->   "%add_ln813_2514 = add i6 %sext_ln17_280, i6 %sext_ln17_284"   --->   Operation 8042 'add' 'add_ln813_2514' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8043 [1/1] (0.00ns)   --->   "%sext_ln813_1484 = sext i6 %add_ln813_2514"   --->   Operation 8043 'sext' 'sext_ln813_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8044 [1/1] (1.03ns)   --->   "%add_ln813_2515 = add i6 %sext_ln17_324, i6 %sext_ln17_390"   --->   Operation 8044 'add' 'add_ln813_2515' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8045 [1/1] (0.00ns)   --->   "%sext_ln813_1485 = sext i6 %add_ln813_2515"   --->   Operation 8045 'sext' 'sext_ln813_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8046 [1/1] (1.11ns)   --->   "%add_ln813_2516 = add i7 %sext_ln813_1485, i7 %sext_ln813_1484"   --->   Operation 8046 'add' 'add_ln813_2516' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8047 [1/1] (1.03ns)   --->   "%add_ln813_2517 = add i6 %sext_ln17_453, i6 %sext_ln17_524"   --->   Operation 8047 'add' 'add_ln813_2517' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8048 [1/1] (0.00ns)   --->   "%sext_ln813_1487 = sext i6 %add_ln813_2517"   --->   Operation 8048 'sext' 'sext_ln813_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8049 [1/1] (1.03ns)   --->   "%add_ln813_2518 = add i6 %sext_ln17_568, i6 %sext_ln17_596"   --->   Operation 8049 'add' 'add_ln813_2518' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8050 [1/1] (0.00ns)   --->   "%sext_ln813_1488 = sext i6 %add_ln813_2518"   --->   Operation 8050 'sext' 'sext_ln813_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8051 [1/1] (1.11ns)   --->   "%add_ln813_2519 = add i7 %sext_ln813_1488, i7 %sext_ln813_1487"   --->   Operation 8051 'add' 'add_ln813_2519' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8052 [1/1] (1.03ns)   --->   "%add_ln813_2522 = add i6 %sext_ln17_613, i6 %sext_ln17_668"   --->   Operation 8052 'add' 'add_ln813_2522' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8053 [1/1] (0.00ns)   --->   "%sext_ln813_1490 = sext i6 %add_ln813_2522"   --->   Operation 8053 'sext' 'sext_ln813_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8054 [1/1] (1.03ns)   --->   "%add_ln813_2523 = add i6 %sext_ln17_790, i6 %sext_ln17_810"   --->   Operation 8054 'add' 'add_ln813_2523' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8055 [1/1] (0.00ns)   --->   "%sext_ln813_1491 = sext i6 %add_ln813_2523"   --->   Operation 8055 'sext' 'sext_ln813_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8056 [1/1] (1.11ns)   --->   "%add_ln813_2524 = add i7 %sext_ln813_1491, i7 %sext_ln813_1490"   --->   Operation 8056 'add' 'add_ln813_2524' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8057 [1/1] (1.03ns)   --->   "%add_ln813_2525 = add i6 %sext_ln17_901, i6 %sext_ln17_986"   --->   Operation 8057 'add' 'add_ln813_2525' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8058 [1/1] (0.00ns)   --->   "%sext_ln813_1493 = sext i6 %add_ln813_2525"   --->   Operation 8058 'sext' 'sext_ln813_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8059 [1/1] (1.03ns)   --->   "%add_ln813_2526 = add i6 %sext_ln17_1008, i6 %sext_ln17_1044"   --->   Operation 8059 'add' 'add_ln813_2526' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8060 [1/1] (0.00ns)   --->   "%sext_ln813_1494 = sext i6 %add_ln813_2526"   --->   Operation 8060 'sext' 'sext_ln813_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8061 [1/1] (1.11ns)   --->   "%add_ln813_2527 = add i7 %sext_ln813_1494, i7 %sext_ln813_1493"   --->   Operation 8061 'add' 'add_ln813_2527' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8062 [1/1] (1.03ns)   --->   "%add_ln813_2529 = add i6 %sext_ln17_1289, i6 %sext_ln17_42"   --->   Operation 8062 'add' 'add_ln813_2529' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8063 [1/1] (0.00ns)   --->   "%sext_ln813_1496 = sext i6 %add_ln813_2529"   --->   Operation 8063 'sext' 'sext_ln813_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8064 [1/1] (0.94ns)   --->   "%add_ln813_2530 = add i5 %sext_ln17_85, i5 %sext_ln17_126"   --->   Operation 8064 'add' 'add_ln813_2530' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8065 [1/1] (0.00ns)   --->   "%sext_ln813_1497 = sext i5 %add_ln813_2530"   --->   Operation 8065 'sext' 'sext_ln813_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8066 [1/1] (1.11ns)   --->   "%add_ln813_2531 = add i7 %sext_ln813_1497, i7 %sext_ln813_1496"   --->   Operation 8066 'add' 'add_ln813_2531' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8067 [1/1] (0.00ns)   --->   "%sext_ln813_1499 = sext i5 %add_ln813_1243"   --->   Operation 8067 'sext' 'sext_ln813_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8068 [1/1] (0.94ns)   --->   "%add_ln813_2532 = add i5 %sext_ln17_422, i5 %sext_ln17_470"   --->   Operation 8068 'add' 'add_ln813_2532' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8069 [1/1] (0.00ns)   --->   "%sext_ln813_1500 = sext i5 %add_ln813_2532"   --->   Operation 8069 'sext' 'sext_ln813_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8070 [1/1] (1.03ns)   --->   "%add_ln813_2533 = add i6 %sext_ln813_1500, i6 %sext_ln17_315"   --->   Operation 8070 'add' 'add_ln813_2533' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8071 [1/1] (0.00ns)   --->   "%sext_ln813_1501 = sext i6 %add_ln813_2533"   --->   Operation 8071 'sext' 'sext_ln813_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8072 [1/1] (1.11ns)   --->   "%add_ln813_2534 = add i7 %sext_ln813_1501, i7 %sext_ln813_1499"   --->   Operation 8072 'add' 'add_ln813_2534' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8073 [1/1] (0.94ns)   --->   "%add_ln813_2538 = add i5 %sext_ln17_498, i5 %sext_ln17_550"   --->   Operation 8073 'add' 'add_ln813_2538' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8074 [1/1] (0.00ns)   --->   "%sext_ln813_1503 = sext i5 %add_ln813_2538"   --->   Operation 8074 'sext' 'sext_ln813_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8075 [1/1] (0.94ns)   --->   "%add_ln813_2539 = add i5 %sext_ln17_618, i5 %sext_ln17_662"   --->   Operation 8075 'add' 'add_ln813_2539' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8076 [1/1] (0.00ns)   --->   "%sext_ln813_1504 = sext i5 %add_ln813_2539"   --->   Operation 8076 'sext' 'sext_ln813_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8077 [1/1] (1.03ns)   --->   "%add_ln813_2540 = add i6 %sext_ln813_1504, i6 %sext_ln813_1503"   --->   Operation 8077 'add' 'add_ln813_2540' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8078 [1/1] (0.94ns)   --->   "%add_ln813_2541 = add i5 %sext_ln17_701, i5 %sext_ln17_765"   --->   Operation 8078 'add' 'add_ln813_2541' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8079 [1/1] (0.00ns)   --->   "%sext_ln813_1506 = sext i5 %add_ln813_2541"   --->   Operation 8079 'sext' 'sext_ln813_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8080 [1/1] (1.03ns)   --->   "%add_ln813_2542 = add i6 %sext_ln813_563, i6 %sext_ln813_1506"   --->   Operation 8080 'add' 'add_ln813_2542' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8081 [1/1] (0.94ns)   --->   "%add_ln813_2544 = add i5 %sext_ln17_936, i5 %sext_ln17_971"   --->   Operation 8081 'add' 'add_ln813_2544' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8082 [1/1] (0.00ns)   --->   "%sext_ln813_1509 = sext i5 %add_ln813_2544"   --->   Operation 8082 'sext' 'sext_ln813_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8083 [1/1] (0.94ns)   --->   "%add_ln813_2545 = add i5 %sext_ln17_1063, i5 %sext_ln17_1122"   --->   Operation 8083 'add' 'add_ln813_2545' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8084 [1/1] (0.00ns)   --->   "%sext_ln813_1510 = sext i5 %add_ln813_2545"   --->   Operation 8084 'sext' 'sext_ln813_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8085 [1/1] (1.03ns)   --->   "%add_ln813_2546 = add i6 %sext_ln813_1510, i6 %sext_ln813_1509"   --->   Operation 8085 'add' 'add_ln813_2546' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8086 [1/1] (0.94ns)   --->   "%add_ln813_2547 = add i5 %sext_ln17_1189, i5 %sext_ln17_1255"   --->   Operation 8086 'add' 'add_ln813_2547' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8087 [1/1] (0.00ns)   --->   "%sext_ln813_1512 = sext i5 %add_ln813_2547"   --->   Operation 8087 'sext' 'sext_ln813_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8088 [1/1] (0.83ns)   --->   "%add_ln813_2548 = add i4 %sext_ln17_109, i4 %sext_ln17_155"   --->   Operation 8088 'add' 'add_ln813_2548' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8089 [1/1] (0.00ns)   --->   "%sext_ln813_1513 = sext i4 %add_ln813_2548"   --->   Operation 8089 'sext' 'sext_ln813_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8090 [1/1] (0.94ns)   --->   "%add_ln813_2549 = add i5 %sext_ln813_1513, i5 %sext_ln17_1355"   --->   Operation 8090 'add' 'add_ln813_2549' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8091 [1/1] (0.00ns)   --->   "%sext_ln813_1514 = sext i5 %add_ln813_2549"   --->   Operation 8091 'sext' 'sext_ln813_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8092 [1/1] (1.03ns)   --->   "%add_ln813_2550 = add i6 %sext_ln813_1514, i6 %sext_ln813_1512"   --->   Operation 8092 'add' 'add_ln813_2550' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8093 [1/1] (0.83ns)   --->   "%add_ln813_2553 = add i4 %sext_ln17_294, i4 %sext_ln17_359"   --->   Operation 8093 'add' 'add_ln813_2553' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8094 [1/1] (0.00ns)   --->   "%sext_ln813_1517 = sext i4 %add_ln813_2553"   --->   Operation 8094 'sext' 'sext_ln813_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8095 [1/1] (0.83ns)   --->   "%add_ln813_2554 = add i4 %sext_ln17_431, i4 %sext_ln17_529"   --->   Operation 8095 'add' 'add_ln813_2554' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8096 [1/1] (0.00ns)   --->   "%sext_ln813_1518 = sext i4 %add_ln813_2554"   --->   Operation 8096 'sext' 'sext_ln813_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8097 [1/1] (0.94ns)   --->   "%add_ln813_2555 = add i5 %sext_ln813_1518, i5 %sext_ln813_1517"   --->   Operation 8097 'add' 'add_ln813_2555' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8098 [1/1] (0.00ns)   --->   "%sext_ln813_1519 = sext i5 %add_ln813_2555"   --->   Operation 8098 'sext' 'sext_ln813_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8099 [1/1] (0.83ns)   --->   "%add_ln813_2556 = add i4 %sext_ln17_635, i4 %sext_ln17_678"   --->   Operation 8099 'add' 'add_ln813_2556' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8100 [1/1] (0.00ns)   --->   "%sext_ln813_1520 = sext i4 %add_ln813_2556"   --->   Operation 8100 'sext' 'sext_ln813_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8101 [1/1] (0.83ns)   --->   "%add_ln813_2557 = add i4 %sext_ln17_746, i4 %sext_ln17_830"   --->   Operation 8101 'add' 'add_ln813_2557' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8102 [1/1] (0.00ns)   --->   "%sext_ln813_1521 = sext i4 %add_ln813_2557"   --->   Operation 8102 'sext' 'sext_ln813_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8103 [1/1] (0.94ns)   --->   "%add_ln813_2558 = add i5 %sext_ln813_1521, i5 %sext_ln813_1520"   --->   Operation 8103 'add' 'add_ln813_2558' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8104 [1/1] (0.00ns)   --->   "%sext_ln813_1522 = sext i5 %add_ln813_2558"   --->   Operation 8104 'sext' 'sext_ln813_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8105 [1/1] (1.03ns)   --->   "%add_ln813_2559 = add i6 %sext_ln813_1522, i6 %sext_ln813_1519"   --->   Operation 8105 'add' 'add_ln813_2559' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8106 [1/1] (0.83ns)   --->   "%add_ln813_2560 = add i4 %sext_ln17_854, i4 %sext_ln17_859"   --->   Operation 8106 'add' 'add_ln813_2560' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8107 [1/1] (0.00ns)   --->   "%sext_ln813_1524 = sext i4 %add_ln813_2560"   --->   Operation 8107 'sext' 'sext_ln813_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8108 [1/1] (0.83ns)   --->   "%add_ln813_2561 = add i4 %sext_ln17_1015, i4 %sext_ln17_1083"   --->   Operation 8108 'add' 'add_ln813_2561' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8109 [1/1] (0.00ns)   --->   "%sext_ln813_1525 = sext i4 %add_ln813_2561"   --->   Operation 8109 'sext' 'sext_ln813_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8110 [1/1] (0.94ns)   --->   "%add_ln813_2562 = add i5 %sext_ln813_1525, i5 %sext_ln813_1524"   --->   Operation 8110 'add' 'add_ln813_2562' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8111 [1/1] (0.00ns)   --->   "%sext_ln813_1526 = sext i5 %add_ln813_2562"   --->   Operation 8111 'sext' 'sext_ln813_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8112 [1/1] (0.83ns)   --->   "%add_ln813_2563 = add i4 %sext_ln17_1115, i4 %sext_ln17_1164"   --->   Operation 8112 'add' 'add_ln813_2563' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8113 [1/1] (0.00ns)   --->   "%sext_ln813_1527 = sext i4 %add_ln813_2563"   --->   Operation 8113 'sext' 'sext_ln813_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8114 [1/1] (0.83ns)   --->   "%add_ln813_2564 = add i4 %sext_ln17_1206, i4 %sext_ln17_1309"   --->   Operation 8114 'add' 'add_ln813_2564' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8115 [1/1] (0.00ns)   --->   "%sext_ln813_1528 = sext i4 %add_ln813_2564"   --->   Operation 8115 'sext' 'sext_ln813_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8116 [1/1] (0.94ns)   --->   "%add_ln813_2565 = add i5 %sext_ln813_1528, i5 %sext_ln17_1174"   --->   Operation 8116 'add' 'add_ln813_2565' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8117 [1/1] (0.00ns)   --->   "%sext_ln813_1529 = sext i5 %add_ln813_2565"   --->   Operation 8117 'sext' 'sext_ln813_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8118 [1/1] (1.03ns)   --->   "%add_ln813_2566 = add i6 %sext_ln813_1529, i6 %sext_ln813_1527"   --->   Operation 8118 'add' 'add_ln813_2566' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8119 [1/1] (0.00ns)   --->   "%sext_ln813_1530 = sext i6 %add_ln813_2566"   --->   Operation 8119 'sext' 'sext_ln813_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8120 [1/1] (1.11ns)   --->   "%add_ln813_2567 = add i7 %sext_ln813_1530, i7 %sext_ln813_1526"   --->   Operation 8120 'add' 'add_ln813_2567' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8121 [1/1] (0.94ns)   --->   "%add_ln813_2572 = add i5 %sext_ln17_1, i5 26"   --->   Operation 8121 'add' 'add_ln813_2572' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8122 [1/1] (0.00ns)   --->   "%sext_ln813_1532 = sext i5 %add_ln813_2572"   --->   Operation 8122 'sext' 'sext_ln813_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8123 [1/1] (1.11ns)   --->   "%add_ln813_2590 = add i7 %sext_ln17_579, i7 %sext_ln17_601"   --->   Operation 8123 'add' 'add_ln813_2590' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8124 [1/1] (1.11ns)   --->   "%add_ln813_2594 = add i7 %sext_ln17_752, i7 %sext_ln17_831"   --->   Operation 8124 'add' 'add_ln813_2594' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8125 [1/1] (1.11ns)   --->   "%add_ln813_2595 = add i7 %sext_ln17_839, i7 %sext_ln17_959"   --->   Operation 8125 'add' 'add_ln813_2595' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8126 [1/1] (1.11ns)   --->   "%add_ln813_2597 = add i7 %sext_ln17_1026, i7 %sext_ln17_1039"   --->   Operation 8126 'add' 'add_ln813_2597' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8127 [1/1] (1.11ns)   --->   "%add_ln813_2598 = add i7 %sext_ln17_1053, i7 %sext_ln17_1093"   --->   Operation 8127 'add' 'add_ln813_2598' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8128 [1/1] (1.11ns)   --->   "%add_ln813_2603 = add i7 %sext_ln17_1157, i7 %sext_ln17_1188"   --->   Operation 8128 'add' 'add_ln813_2603' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8129 [1/1] (1.11ns)   --->   "%add_ln813_2605 = add i7 %sext_ln17_1201, i7 %sext_ln17_1240"   --->   Operation 8129 'add' 'add_ln813_2605' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8130 [1/1] (0.00ns)   --->   "%sext_ln813_1549 = sext i7 %add_ln813_2605"   --->   Operation 8130 'sext' 'sext_ln813_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8131 [1/1] (1.11ns)   --->   "%add_ln813_2606 = add i7 %sext_ln17_1251, i7 %sext_ln17_1305"   --->   Operation 8131 'add' 'add_ln813_2606' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8132 [1/1] (0.00ns)   --->   "%sext_ln813_1550 = sext i7 %add_ln813_2606"   --->   Operation 8132 'sext' 'sext_ln813_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8133 [1/1] (1.20ns)   --->   "%add_ln813_2607 = add i8 %sext_ln813_1550, i8 %sext_ln813_1549"   --->   Operation 8133 'add' 'add_ln813_2607' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8134 [1/1] (1.11ns)   --->   "%add_ln813_2609 = add i7 %sext_ln17_1332, i7 %sext_ln17_1356"   --->   Operation 8134 'add' 'add_ln813_2609' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8135 [1/1] (1.03ns)   --->   "%add_ln813_2610 = add i6 %sext_ln813_1532, i6 %sext_ln17_75"   --->   Operation 8135 'add' 'add_ln813_2610' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8136 [1/1] (1.03ns)   --->   "%add_ln813_2612 = add i6 %sext_ln17_250, i6 %sext_ln17_279"   --->   Operation 8136 'add' 'add_ln813_2612' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8137 [1/1] (0.00ns)   --->   "%sext_ln813_1553 = sext i6 %add_ln813_2612"   --->   Operation 8137 'sext' 'sext_ln813_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8138 [1/1] (1.03ns)   --->   "%add_ln813_2613 = add i6 %sext_ln17_309, i6 %sext_ln17_333"   --->   Operation 8138 'add' 'add_ln813_2613' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8139 [1/1] (0.00ns)   --->   "%sext_ln813_1554 = sext i6 %add_ln813_2613"   --->   Operation 8139 'sext' 'sext_ln813_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8140 [1/1] (1.11ns)   --->   "%add_ln813_2614 = add i7 %sext_ln813_1554, i7 %sext_ln813_1553"   --->   Operation 8140 'add' 'add_ln813_2614' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8141 [1/1] (1.03ns)   --->   "%add_ln813_2617 = add i6 %sext_ln17_445, i6 %sext_ln17_464"   --->   Operation 8141 'add' 'add_ln813_2617' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8142 [1/1] (0.00ns)   --->   "%sext_ln813_1556 = sext i6 %add_ln813_2617"   --->   Operation 8142 'sext' 'sext_ln813_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8143 [1/1] (1.03ns)   --->   "%add_ln813_2618 = add i6 %sext_ln17_509, i6 %sext_ln17_549"   --->   Operation 8143 'add' 'add_ln813_2618' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8144 [1/1] (0.00ns)   --->   "%sext_ln813_1557 = sext i6 %add_ln813_2618"   --->   Operation 8144 'sext' 'sext_ln813_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8145 [1/1] (1.11ns)   --->   "%add_ln813_2619 = add i7 %sext_ln813_1557, i7 %sext_ln813_1556"   --->   Operation 8145 'add' 'add_ln813_2619' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8146 [1/1] (1.03ns)   --->   "%add_ln813_2620 = add i6 %sext_ln17_649, i6 %sext_ln17_668"   --->   Operation 8146 'add' 'add_ln813_2620' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8147 [1/1] (0.00ns)   --->   "%sext_ln813_1559 = sext i6 %add_ln813_2620"   --->   Operation 8147 'sext' 'sext_ln813_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8148 [1/1] (1.03ns)   --->   "%add_ln813_2621 = add i6 %sext_ln17_735, i6 %sext_ln17_762"   --->   Operation 8148 'add' 'add_ln813_2621' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8149 [1/1] (0.00ns)   --->   "%sext_ln813_1560 = sext i6 %add_ln813_2621"   --->   Operation 8149 'sext' 'sext_ln813_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8150 [1/1] (1.11ns)   --->   "%add_ln813_2622 = add i7 %sext_ln813_1560, i7 %sext_ln813_1559"   --->   Operation 8150 'add' 'add_ln813_2622' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8151 [1/1] (1.03ns)   --->   "%add_ln813_2624 = add i6 %sext_ln17_770, i6 %sext_ln17_790"   --->   Operation 8151 'add' 'add_ln813_2624' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8152 [1/1] (0.00ns)   --->   "%sext_ln813_1562 = sext i6 %add_ln813_2624"   --->   Operation 8152 'sext' 'sext_ln813_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8153 [1/1] (1.03ns)   --->   "%add_ln813_2625 = add i6 %sext_ln17_845, i6 %sext_ln17_868"   --->   Operation 8153 'add' 'add_ln813_2625' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8154 [1/1] (0.00ns)   --->   "%sext_ln813_1563 = sext i6 %add_ln813_2625"   --->   Operation 8154 'sext' 'sext_ln813_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8155 [1/1] (1.11ns)   --->   "%add_ln813_2626 = add i7 %sext_ln813_1563, i7 %sext_ln813_1562"   --->   Operation 8155 'add' 'add_ln813_2626' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8156 [1/1] (1.03ns)   --->   "%add_ln813_2627 = add i6 %sext_ln17_877, i6 %sext_ln17_908"   --->   Operation 8156 'add' 'add_ln813_2627' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8157 [1/1] (0.00ns)   --->   "%sext_ln813_1565 = sext i6 %add_ln813_2627"   --->   Operation 8157 'sext' 'sext_ln813_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8158 [1/1] (1.03ns)   --->   "%add_ln813_2628 = add i6 %sext_ln17_942, i6 %sext_ln17_965"   --->   Operation 8158 'add' 'add_ln813_2628' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8159 [1/1] (0.00ns)   --->   "%sext_ln813_1566 = sext i6 %add_ln813_2628"   --->   Operation 8159 'sext' 'sext_ln813_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8160 [1/1] (1.11ns)   --->   "%add_ln813_2629 = add i7 %sext_ln813_1566, i7 %sext_ln813_1565"   --->   Operation 8160 'add' 'add_ln813_2629' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8161 [1/1] (1.03ns)   --->   "%add_ln813_2634 = add i6 %sext_ln17_1113, i6 %sext_ln17_1131"   --->   Operation 8161 'add' 'add_ln813_2634' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8162 [1/1] (0.00ns)   --->   "%sext_ln813_1568 = sext i6 %add_ln813_2634"   --->   Operation 8162 'sext' 'sext_ln813_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8163 [1/1] (1.11ns)   --->   "%add_ln813_2635 = add i7 %sext_ln813_1568, i7 %sext_ln17_1034"   --->   Operation 8163 'add' 'add_ln813_2635' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8164 [1/1] (1.03ns)   --->   "%add_ln813_2636 = add i6 %sext_ln17_1234, i6 %sext_ln17_1266"   --->   Operation 8164 'add' 'add_ln813_2636' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8165 [1/1] (0.00ns)   --->   "%sext_ln813_1570 = sext i6 %add_ln813_2636"   --->   Operation 8165 'sext' 'sext_ln813_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8166 [1/1] (1.03ns)   --->   "%add_ln813_2637 = add i6 %sext_ln17_1290, i6 %sext_ln17_23"   --->   Operation 8166 'add' 'add_ln813_2637' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8167 [1/1] (0.00ns)   --->   "%sext_ln813_1571 = sext i6 %add_ln813_2637"   --->   Operation 8167 'sext' 'sext_ln813_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8168 [1/1] (1.11ns)   --->   "%add_ln813_2638 = add i7 %sext_ln813_1571, i7 %sext_ln813_1570"   --->   Operation 8168 'add' 'add_ln813_2638' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8169 [1/1] (0.94ns)   --->   "%add_ln813_2640 = add i5 %sext_ln17_36, i5 %sext_ln17_55"   --->   Operation 8169 'add' 'add_ln813_2640' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8170 [1/1] (0.00ns)   --->   "%sext_ln813_1573 = sext i5 %add_ln813_2640"   --->   Operation 8170 'sext' 'sext_ln813_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8171 [1/1] (0.94ns)   --->   "%add_ln813_2641 = add i5 %sext_ln17_66, i5 %sext_ln17_85"   --->   Operation 8171 'add' 'add_ln813_2641' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8172 [1/1] (0.00ns)   --->   "%sext_ln813_1574 = sext i5 %add_ln813_2641"   --->   Operation 8172 'sext' 'sext_ln813_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8173 [1/1] (1.03ns)   --->   "%add_ln813_2642 = add i6 %sext_ln813_1574, i6 %sext_ln813_1573"   --->   Operation 8173 'add' 'add_ln813_2642' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8174 [1/1] (0.94ns)   --->   "%add_ln813_2643 = add i5 %sext_ln17_97, i5 %sext_ln17_101"   --->   Operation 8174 'add' 'add_ln813_2643' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8175 [1/1] (0.00ns)   --->   "%sext_ln813_1576 = sext i5 %add_ln813_2643"   --->   Operation 8175 'sext' 'sext_ln813_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8176 [1/1] (0.94ns)   --->   "%add_ln813_2644 = add i5 %sext_ln17_130, i5 %sext_ln17_177"   --->   Operation 8176 'add' 'add_ln813_2644' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8177 [1/1] (0.00ns)   --->   "%sext_ln813_1577 = sext i5 %add_ln813_2644"   --->   Operation 8177 'sext' 'sext_ln813_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8178 [1/1] (1.03ns)   --->   "%add_ln813_2645 = add i6 %sext_ln813_1577, i6 %sext_ln813_1576"   --->   Operation 8178 'add' 'add_ln813_2645' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8179 [1/1] (0.94ns)   --->   "%add_ln813_2648 = add i5 %sext_ln17_203, i5 %sext_ln17_289"   --->   Operation 8179 'add' 'add_ln813_2648' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8180 [1/1] (0.00ns)   --->   "%sext_ln813_1580 = sext i5 %add_ln813_2648"   --->   Operation 8180 'sext' 'sext_ln813_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8181 [1/1] (0.94ns)   --->   "%add_ln813_2649 = add i5 %sext_ln17_350, i5 %sext_ln17_362"   --->   Operation 8181 'add' 'add_ln813_2649' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8182 [1/1] (0.00ns)   --->   "%sext_ln813_1581 = sext i5 %add_ln813_2649"   --->   Operation 8182 'sext' 'sext_ln813_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8183 [1/1] (1.03ns)   --->   "%add_ln813_2650 = add i6 %sext_ln813_1581, i6 %sext_ln813_1580"   --->   Operation 8183 'add' 'add_ln813_2650' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8184 [1/1] (0.94ns)   --->   "%add_ln813_2651 = add i5 %sext_ln17_451, i5 %sext_ln17_500"   --->   Operation 8184 'add' 'add_ln813_2651' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8185 [1/1] (0.00ns)   --->   "%sext_ln813_1583 = sext i5 %add_ln813_2651"   --->   Operation 8185 'sext' 'sext_ln813_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8186 [1/1] (0.94ns)   --->   "%add_ln813_2652 = add i5 %sext_ln17_530, i5 %sext_ln17_594"   --->   Operation 8186 'add' 'add_ln813_2652' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8187 [1/1] (0.00ns)   --->   "%sext_ln813_1584 = sext i5 %add_ln813_2652"   --->   Operation 8187 'sext' 'sext_ln813_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8188 [1/1] (1.03ns)   --->   "%add_ln813_2653 = add i6 %sext_ln813_1584, i6 %sext_ln813_1583"   --->   Operation 8188 'add' 'add_ln813_2653' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8189 [1/1] (0.94ns)   --->   "%add_ln813_2655 = add i5 %sext_ln17_609, i5 %sext_ln17_618"   --->   Operation 8189 'add' 'add_ln813_2655' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8190 [1/1] (0.00ns)   --->   "%sext_ln813_1587 = sext i5 %add_ln813_2655"   --->   Operation 8190 'sext' 'sext_ln813_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8191 [1/1] (0.94ns)   --->   "%add_ln813_2656 = add i5 %sext_ln17_666, i5 %sext_ln17_742"   --->   Operation 8191 'add' 'add_ln813_2656' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8192 [1/1] (0.00ns)   --->   "%sext_ln813_1588 = sext i5 %add_ln813_2656"   --->   Operation 8192 'sext' 'sext_ln813_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8193 [1/1] (1.03ns)   --->   "%add_ln813_2657 = add i6 %sext_ln813_1588, i6 %sext_ln813_1587"   --->   Operation 8193 'add' 'add_ln813_2657' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8194 [1/1] (0.94ns)   --->   "%add_ln813_2658 = add i5 %sext_ln17_782, i5 %sext_ln17_799"   --->   Operation 8194 'add' 'add_ln813_2658' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8195 [1/1] (0.00ns)   --->   "%sext_ln813_1590 = sext i5 %add_ln813_2658"   --->   Operation 8195 'sext' 'sext_ln813_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8196 [1/1] (0.94ns)   --->   "%add_ln813_2659 = add i5 %sext_ln17_803, i5 %sext_ln17_861"   --->   Operation 8196 'add' 'add_ln813_2659' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8197 [1/1] (0.00ns)   --->   "%sext_ln813_1591 = sext i5 %add_ln813_2659"   --->   Operation 8197 'sext' 'sext_ln813_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8198 [1/1] (1.03ns)   --->   "%add_ln813_2660 = add i6 %sext_ln813_1591, i6 %sext_ln813_1590"   --->   Operation 8198 'add' 'add_ln813_2660' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8199 [1/1] (1.03ns)   --->   "%add_ln813_2664 = add i6 %sext_ln813_1171, i6 %sext_ln17_897"   --->   Operation 8199 'add' 'add_ln813_2664' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8200 [1/1] (0.94ns)   --->   "%add_ln813_2665 = add i5 %sext_ln17_999, i5 %sext_ln17_1016"   --->   Operation 8200 'add' 'add_ln813_2665' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8201 [1/1] (0.00ns)   --->   "%sext_ln813_1595 = sext i5 %add_ln813_2665"   --->   Operation 8201 'sext' 'sext_ln813_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8202 [1/1] (1.03ns)   --->   "%add_ln813_2666 = add i6 %sext_ln813_1024, i6 %sext_ln813_1595"   --->   Operation 8202 'add' 'add_ln813_2666' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8203 [1/1] (0.94ns)   --->   "%add_ln813_2668 = add i5 %sext_ln17_1106, i5 %sext_ln17_1124"   --->   Operation 8203 'add' 'add_ln813_2668' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8204 [1/1] (0.00ns)   --->   "%sext_ln813_1598 = sext i5 %add_ln813_2668"   --->   Operation 8204 'sext' 'sext_ln813_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8205 [1/1] (0.94ns)   --->   "%add_ln813_2669 = add i5 %sext_ln17_1169, i5 %sext_ln17_1215"   --->   Operation 8205 'add' 'add_ln813_2669' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8206 [1/1] (0.00ns)   --->   "%sext_ln813_1599 = sext i5 %add_ln813_2669"   --->   Operation 8206 'sext' 'sext_ln813_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8207 [1/1] (1.03ns)   --->   "%add_ln813_2670 = add i6 %sext_ln813_1599, i6 %sext_ln813_1598"   --->   Operation 8207 'add' 'add_ln813_2670' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8208 [1/1] (0.94ns)   --->   "%add_ln813_2671 = add i5 %sext_ln17_1255, i5 %sext_ln17_1326"   --->   Operation 8208 'add' 'add_ln813_2671' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8209 [1/1] (0.00ns)   --->   "%sext_ln813_1601 = sext i5 %add_ln813_2671"   --->   Operation 8209 'sext' 'sext_ln813_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8210 [1/1] (0.94ns)   --->   "%add_ln813_2672 = add i5 %sext_ln17_1344, i5 %sext_ln17_123"   --->   Operation 8210 'add' 'add_ln813_2672' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8211 [1/1] (0.00ns)   --->   "%sext_ln813_1602 = sext i5 %add_ln813_2672"   --->   Operation 8211 'sext' 'sext_ln813_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8212 [1/1] (1.03ns)   --->   "%add_ln813_2673 = add i6 %sext_ln813_1602, i6 %sext_ln813_1601"   --->   Operation 8212 'add' 'add_ln813_2673' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8213 [1/1] (0.83ns)   --->   "%add_ln813_2676 = add i4 %sext_ln17_155, i4 %sext_ln17_222"   --->   Operation 8213 'add' 'add_ln813_2676' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8214 [1/1] (0.00ns)   --->   "%sext_ln813_1605 = sext i4 %add_ln813_2676"   --->   Operation 8214 'sext' 'sext_ln813_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8215 [1/1] (0.83ns)   --->   "%add_ln813_2677 = add i4 %sext_ln17_294, i4 %sext_ln17_431"   --->   Operation 8215 'add' 'add_ln813_2677' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8216 [1/1] (0.00ns)   --->   "%sext_ln813_1606 = sext i4 %add_ln813_2677"   --->   Operation 8216 'sext' 'sext_ln813_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8217 [1/1] (0.94ns)   --->   "%add_ln813_2678 = add i5 %sext_ln813_1606, i5 %sext_ln813_1605"   --->   Operation 8217 'add' 'add_ln813_2678' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8218 [1/1] (0.00ns)   --->   "%sext_ln813_1607 = sext i5 %add_ln813_2678"   --->   Operation 8218 'sext' 'sext_ln813_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8219 [1/1] (0.83ns)   --->   "%add_ln813_2679 = add i4 %sext_ln17_573, i4 %sext_ln17_631"   --->   Operation 8219 'add' 'add_ln813_2679' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8220 [1/1] (0.00ns)   --->   "%sext_ln813_1608 = sext i4 %add_ln813_2679"   --->   Operation 8220 'sext' 'sext_ln813_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8221 [1/1] (0.83ns)   --->   "%add_ln813_2680 = add i4 %sext_ln17_678, i4 %sext_ln17_689"   --->   Operation 8221 'add' 'add_ln813_2680' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8222 [1/1] (0.00ns)   --->   "%sext_ln813_1609 = sext i4 %add_ln813_2680"   --->   Operation 8222 'sext' 'sext_ln813_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8223 [1/1] (0.94ns)   --->   "%add_ln813_2681 = add i5 %sext_ln813_1609, i5 %sext_ln813_1608"   --->   Operation 8223 'add' 'add_ln813_2681' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8224 [1/1] (0.00ns)   --->   "%sext_ln813_1610 = sext i5 %add_ln813_2681"   --->   Operation 8224 'sext' 'sext_ln813_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8225 [1/1] (1.03ns)   --->   "%add_ln813_2682 = add i6 %sext_ln813_1610, i6 %sext_ln813_1607"   --->   Operation 8225 'add' 'add_ln813_2682' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8226 [1/1] (0.00ns)   --->   "%sext_ln813_1611 = sext i6 %add_ln813_2682"   --->   Operation 8226 'sext' 'sext_ln813_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8227 [1/1] (0.83ns)   --->   "%add_ln813_2683 = add i4 %sext_ln17_714, i4 %sext_ln17_854"   --->   Operation 8227 'add' 'add_ln813_2683' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8228 [1/1] (0.00ns)   --->   "%sext_ln813_1612 = sext i4 %add_ln813_2683"   --->   Operation 8228 'sext' 'sext_ln813_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8229 [1/1] (0.83ns)   --->   "%add_ln813_2684 = add i4 %sext_ln17_974, i4 %sext_ln17_984"   --->   Operation 8229 'add' 'add_ln813_2684' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8230 [1/1] (0.00ns)   --->   "%sext_ln813_1613 = sext i4 %add_ln813_2684"   --->   Operation 8230 'sext' 'sext_ln813_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8231 [1/1] (0.94ns)   --->   "%add_ln813_2685 = add i5 %sext_ln813_1613, i5 %sext_ln813_1612"   --->   Operation 8231 'add' 'add_ln813_2685' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8232 [1/1] (0.00ns)   --->   "%sext_ln813_1614 = sext i5 %add_ln813_2685"   --->   Operation 8232 'sext' 'sext_ln813_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8233 [1/1] (0.83ns)   --->   "%add_ln813_2686 = add i4 %sext_ln17_995, i4 %sext_ln17_1066"   --->   Operation 8233 'add' 'add_ln813_2686' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8234 [1/1] (0.00ns)   --->   "%sext_ln813_1615 = sext i4 %add_ln813_2686"   --->   Operation 8234 'sext' 'sext_ln813_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8235 [1/1] (0.94ns)   --->   "%add_ln813_2687 = add i5 %sext_ln813_1114, i5 %sext_ln813_1615"   --->   Operation 8235 'add' 'add_ln813_2687' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8236 [1/1] (0.00ns)   --->   "%sext_ln813_1616 = sext i5 %add_ln813_2687"   --->   Operation 8236 'sext' 'sext_ln813_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8237 [1/1] (1.03ns)   --->   "%add_ln813_2688 = add i6 %sext_ln813_1616, i6 %sext_ln813_1614"   --->   Operation 8237 'add' 'add_ln813_2688' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8238 [1/1] (0.00ns)   --->   "%sext_ln813_1617 = sext i6 %add_ln813_2688"   --->   Operation 8238 'sext' 'sext_ln813_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8239 [1/1] (1.11ns)   --->   "%add_ln813_2689 = add i7 %sext_ln813_1617, i7 %sext_ln813_1611"   --->   Operation 8239 'add' 'add_ln813_2689' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8240 [1/1] (1.28ns)   --->   "%add_ln813_2693 = add i8 %mult_V_70, i8 %mult_V_99"   --->   Operation 8240 'add' 'add_ln813_2693' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8241 [1/1] (1.28ns)   --->   "%add_ln813_2694 = add i8 %mult_V_184, i8 %mult_V_243"   --->   Operation 8241 'add' 'add_ln813_2694' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8242 [1/1] (1.28ns)   --->   "%add_ln813_2697 = add i8 %mult_V_422, i8 %mult_V_435"   --->   Operation 8242 'add' 'add_ln813_2697' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8243 [1/1] (1.28ns)   --->   "%add_ln813_2700 = add i8 %mult_V_449, i8 %mult_V_462"   --->   Operation 8243 'add' 'add_ln813_2700' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8244 [1/1] (1.28ns)   --->   "%add_ln813_2701 = add i8 %mult_V_533, i8 %mult_V_583"   --->   Operation 8244 'add' 'add_ln813_2701' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2704 = add i8 %mult_V_1033, i8 %mult_V_1128"   --->   Operation 8245 'add' 'add_ln813_2704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8246 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2705 = add i8 %add_ln813_2704, i8 %mult_V_1002"   --->   Operation 8246 'add' 'add_ln813_2705' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8247 [1/1] (1.28ns)   --->   "%add_ln813_2710 = add i8 %mult_V_1625, i8 %mult_V_1639"   --->   Operation 8247 'add' 'add_ln813_2710' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2712 = add i8 %sext_ln818_14, i8 %sext_ln818_12"   --->   Operation 8248 'add' 'add_ln813_2712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8249 [1/1] (1.20ns)   --->   "%add_ln813_2713 = add i8 %sext_ln818_32, i8 %sext_ln818_33"   --->   Operation 8249 'add' 'add_ln813_2713' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8250 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2714 = add i8 %add_ln813_2713, i8 %add_ln813_2712"   --->   Operation 8250 'add' 'add_ln813_2714' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8251 [1/1] (1.20ns)   --->   "%add_ln813_2716 = add i8 %sext_ln818_38, i8 %sext_ln818_41"   --->   Operation 8251 'add' 'add_ln813_2716' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8252 [1/1] (1.20ns)   --->   "%add_ln813_2717 = add i8 %sext_ln818_55, i8 %sext_ln818_78"   --->   Operation 8252 'add' 'add_ln813_2717' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2719 = add i8 %sext_ln818_98, i8 %sext_ln818_106"   --->   Operation 8253 'add' 'add_ln813_2719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2720 = add i8 %sext_ln818_111, i8 %sext_ln818_133"   --->   Operation 8254 'add' 'add_ln813_2720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8255 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2721 = add i8 %add_ln813_2720, i8 %sext_ln818_107"   --->   Operation 8255 'add' 'add_ln813_2721' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8256 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2722 = add i8 %add_ln813_2721, i8 %add_ln813_2719"   --->   Operation 8256 'add' 'add_ln813_2722' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8257 [1/1] (1.20ns)   --->   "%add_ln813_2726 = add i8 %sext_ln818_137, i8 %sext_ln818_144"   --->   Operation 8257 'add' 'add_ln813_2726' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8258 [1/1] (1.20ns)   --->   "%add_ln813_2727 = add i8 %sext_ln818_159, i8 %sext_ln818_163"   --->   Operation 8258 'add' 'add_ln813_2727' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2729 = add i8 %sext_ln818_172, i8 %sext_ln818_192"   --->   Operation 8259 'add' 'add_ln813_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8260 [1/1] (1.20ns)   --->   "%add_ln813_2730 = add i8 %sext_ln818_198, i8 %sext_ln818_220"   --->   Operation 8260 'add' 'add_ln813_2730' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8261 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2731 = add i8 %add_ln813_2730, i8 %add_ln813_2729"   --->   Operation 8261 'add' 'add_ln813_2731' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8262 [1/1] (1.20ns)   --->   "%add_ln813_2733 = add i8 %sext_ln818_257, i8 %sext_ln818_269"   --->   Operation 8262 'add' 'add_ln813_2733' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8263 [1/1] (1.20ns)   --->   "%add_ln813_2734 = add i8 %sext_ln818_273, i8 %sext_ln818_19"   --->   Operation 8263 'add' 'add_ln813_2734' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8264 [1/1] (1.11ns)   --->   "%add_ln813_2737 = add i7 %sext_ln17_278, i7 %sext_ln17_282"   --->   Operation 8264 'add' 'add_ln813_2737' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8265 [1/1] (1.11ns)   --->   "%add_ln813_2752 = add i7 %sext_ln17_757, i7 %sext_ln17_823"   --->   Operation 8265 'add' 'add_ln813_2752' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8266 [1/1] (1.11ns)   --->   "%add_ln813_2753 = add i7 %sext_ln17_857, i7 %sext_ln17_874"   --->   Operation 8266 'add' 'add_ln813_2753' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8267 [1/1] (1.11ns)   --->   "%add_ln813_2760 = add i7 %sext_ln17_882, i7 %sext_ln17_902"   --->   Operation 8267 'add' 'add_ln813_2760' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8268 [1/1] (1.11ns)   --->   "%add_ln813_2761 = add i7 %sext_ln17_954, i7 %sext_ln17_966"   --->   Operation 8268 'add' 'add_ln813_2761' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8269 [1/1] (1.11ns)   --->   "%add_ln813_2763 = add i7 %sext_ln17_981, i7 %sext_ln17_996"   --->   Operation 8269 'add' 'add_ln813_2763' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8270 [1/1] (1.11ns)   --->   "%add_ln813_2764 = add i7 %sext_ln17_1013, i7 %sext_ln17_1070"   --->   Operation 8270 'add' 'add_ln813_2764' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8271 [1/1] (1.11ns)   --->   "%add_ln813_2767 = add i7 %sext_ln17_1073, i7 %sext_ln17_1088"   --->   Operation 8271 'add' 'add_ln813_2767' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8272 [1/1] (1.11ns)   --->   "%add_ln813_2768 = add i7 %sext_ln17_1107, i7 %sext_ln17_1125"   --->   Operation 8272 'add' 'add_ln813_2768' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8273 [1/1] (1.11ns)   --->   "%add_ln813_2770 = add i7 %sext_ln17_1138, i7 %sext_ln17_1182"   --->   Operation 8273 'add' 'add_ln813_2770' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8274 [1/1] (1.11ns)   --->   "%add_ln813_2771 = add i7 %sext_ln17_1207, i7 %sext_ln17_1216"   --->   Operation 8274 'add' 'add_ln813_2771' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8275 [1/1] (1.11ns)   --->   "%add_ln813_2776 = add i7 %sext_ln17_1251, i7 %sext_ln17_1257"   --->   Operation 8275 'add' 'add_ln813_2776' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8276 [1/1] (0.00ns)   --->   "%sext_ln813_1636 = sext i7 %add_ln813_2776"   --->   Operation 8276 'sext' 'sext_ln813_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8277 [1/1] (1.11ns)   --->   "%add_ln813_2777 = add i7 %sext_ln17_1275, i7 %sext_ln17_121"   --->   Operation 8277 'add' 'add_ln813_2777' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8278 [1/1] (0.00ns)   --->   "%sext_ln813_1637 = sext i7 %add_ln813_2777"   --->   Operation 8278 'sext' 'sext_ln813_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8279 [1/1] (1.20ns)   --->   "%add_ln813_2778 = add i8 %sext_ln813_1637, i8 %sext_ln813_1636"   --->   Operation 8279 'add' 'add_ln813_2778' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8280 [1/1] (1.03ns)   --->   "%add_ln813_2779 = add i6 %sext_ln17_476, i6 %sext_ln17_532"   --->   Operation 8280 'add' 'add_ln813_2779' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8281 [1/1] (0.00ns)   --->   "%sext_ln813_1638 = sext i6 %add_ln813_2779"   --->   Operation 8281 'sext' 'sext_ln813_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8282 [1/1] (1.03ns)   --->   "%add_ln813_2782 = add i6 %sext_ln17_546, i6 %sext_ln17_620"   --->   Operation 8282 'add' 'add_ln813_2782' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8283 [1/1] (0.00ns)   --->   "%sext_ln813_1640 = sext i6 %add_ln813_2782"   --->   Operation 8283 'sext' 'sext_ln813_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8284 [1/1] (1.03ns)   --->   "%add_ln813_2783 = add i6 %sext_ln17_637, i6 %sext_ln17_780"   --->   Operation 8284 'add' 'add_ln813_2783' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8285 [1/1] (0.00ns)   --->   "%sext_ln813_1641 = sext i6 %add_ln813_2783"   --->   Operation 8285 'sext' 'sext_ln813_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8286 [1/1] (1.11ns)   --->   "%add_ln813_2784 = add i7 %sext_ln813_1641, i7 %sext_ln813_1640"   --->   Operation 8286 'add' 'add_ln813_2784' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8287 [1/1] (1.03ns)   --->   "%add_ln813_2785 = add i6 %sext_ln17_1056, i6 %sext_ln17_1089"   --->   Operation 8287 'add' 'add_ln813_2785' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8288 [1/1] (1.03ns)   --->   "%add_ln813_2786 = add i6 %sext_ln17_1313, i6 %sext_ln17_14"   --->   Operation 8288 'add' 'add_ln813_2786' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8289 [1/1] (0.00ns)   --->   "%sext_ln813_1644 = sext i6 %add_ln813_2786"   --->   Operation 8289 'sext' 'sext_ln813_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8290 [1/1] (1.11ns)   --->   "%add_ln813_2787 = add i7 %sext_ln813_1644, i7 %sext_ln17_1295"   --->   Operation 8290 'add' 'add_ln813_2787' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8291 [1/1] (0.94ns)   --->   "%add_ln813_2792 = add i5 %sext_ln17_24, i5 %sext_ln17_126"   --->   Operation 8291 'add' 'add_ln813_2792' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8292 [1/1] (0.00ns)   --->   "%sext_ln813_1646 = sext i5 %add_ln813_2792"   --->   Operation 8292 'sext' 'sext_ln813_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8293 [1/1] (0.94ns)   --->   "%add_ln813_2793 = add i5 %sext_ln17_184, i5 %sext_ln17_232"   --->   Operation 8293 'add' 'add_ln813_2793' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8294 [1/1] (0.00ns)   --->   "%sext_ln813_1647 = sext i5 %add_ln813_2793"   --->   Operation 8294 'sext' 'sext_ln813_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8295 [1/1] (1.03ns)   --->   "%add_ln813_2794 = add i6 %sext_ln813_1647, i6 %sext_ln813_1646"   --->   Operation 8295 'add' 'add_ln813_2794' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8296 [1/1] (0.94ns)   --->   "%add_ln813_2795 = add i5 %sext_ln17_299, i5 %sext_ln17_323"   --->   Operation 8296 'add' 'add_ln813_2795' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8297 [1/1] (0.00ns)   --->   "%sext_ln813_1649 = sext i5 %add_ln813_2795"   --->   Operation 8297 'sext' 'sext_ln813_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8298 [1/1] (0.94ns)   --->   "%add_ln813_2796 = add i5 %sext_ln17_339, i5 %sext_ln17_422"   --->   Operation 8298 'add' 'add_ln813_2796' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8299 [1/1] (0.00ns)   --->   "%sext_ln813_1650 = sext i5 %add_ln813_2796"   --->   Operation 8299 'sext' 'sext_ln813_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8300 [1/1] (1.03ns)   --->   "%add_ln813_2797 = add i6 %sext_ln813_1650, i6 %sext_ln813_1649"   --->   Operation 8300 'add' 'add_ln813_2797' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8301 [1/1] (0.94ns)   --->   "%add_ln813_2799 = add i5 %sext_ln17_744, i5 %sext_ln17_796"   --->   Operation 8301 'add' 'add_ln813_2799' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8302 [1/1] (0.00ns)   --->   "%sext_ln813_1653 = sext i5 %add_ln813_2799"   --->   Operation 8302 'sext' 'sext_ln813_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8303 [1/1] (0.94ns)   --->   "%add_ln813_2800 = add i5 %sext_ln17_803, i5 %sext_ln17_893"   --->   Operation 8303 'add' 'add_ln813_2800' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8304 [1/1] (0.00ns)   --->   "%sext_ln813_1654 = sext i5 %add_ln813_2800"   --->   Operation 8304 'sext' 'sext_ln813_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8305 [1/1] (1.03ns)   --->   "%add_ln813_2801 = add i6 %sext_ln813_1654, i6 %sext_ln813_1653"   --->   Operation 8305 'add' 'add_ln813_2801' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8306 [1/1] (0.94ns)   --->   "%add_ln813_2802 = add i5 %sext_ln17_905, i5 %sext_ln17_971"   --->   Operation 8306 'add' 'add_ln813_2802' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8307 [1/1] (1.03ns)   --->   "%add_ln813_2803 = add i6 %sext_ln813_95, i6 %sext_ln17_1035"   --->   Operation 8307 'add' 'add_ln813_2803' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8308 [1/1] (0.94ns)   --->   "%add_ln813_2807 = add i5 %sext_ln17_1116, i5 %sext_ln17_1134"   --->   Operation 8308 'add' 'add_ln813_2807' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8309 [1/1] (0.00ns)   --->   "%sext_ln813_1659 = sext i5 %add_ln813_2807"   --->   Operation 8309 'sext' 'sext_ln813_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8310 [1/1] (0.94ns)   --->   "%add_ln813_2808 = add i5 %sext_ln17_1150, i5 %sext_ln17_1169"   --->   Operation 8310 'add' 'add_ln813_2808' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8311 [1/1] (0.00ns)   --->   "%sext_ln813_1660 = sext i5 %add_ln813_2808"   --->   Operation 8311 'sext' 'sext_ln813_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8312 [1/1] (1.03ns)   --->   "%add_ln813_2809 = add i6 %sext_ln813_1660, i6 %sext_ln813_1659"   --->   Operation 8312 'add' 'add_ln813_2809' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8313 [1/1] (0.94ns)   --->   "%add_ln813_2810 = add i5 %sext_ln17_1178, i5 %sext_ln17_1235"   --->   Operation 8313 'add' 'add_ln813_2810' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8314 [1/1] (0.00ns)   --->   "%sext_ln813_1662 = sext i5 %add_ln813_2810"   --->   Operation 8314 'sext' 'sext_ln813_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8315 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2811)   --->   "%xor_ln813_2 = xor i3 %mult_V_58, i3 4"   --->   Operation 8315 'xor' 'xor_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8316 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2811)   --->   "%zext_ln813_6 = zext i3 %xor_ln813_2"   --->   Operation 8316 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8317 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln813_2811 = add i5 %zext_ln813_6, i5 %sext_ln17_1287"   --->   Operation 8317 'add' 'add_ln813_2811' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8318 [1/1] (0.00ns)   --->   "%sext_ln813_1663 = sext i5 %add_ln813_2811"   --->   Operation 8318 'sext' 'sext_ln813_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8319 [1/1] (1.03ns)   --->   "%add_ln813_2812 = add i6 %sext_ln813_1663, i6 %sext_ln813_1662"   --->   Operation 8319 'add' 'add_ln813_2812' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8320 [1/1] (0.83ns)   --->   "%add_ln813_2814 = add i4 %sext_ln17_208, i4 %sext_ln17_336"   --->   Operation 8320 'add' 'add_ln813_2814' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8321 [1/1] (0.00ns)   --->   "%sext_ln813_1666 = sext i4 %add_ln813_2814"   --->   Operation 8321 'sext' 'sext_ln813_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8322 [1/1] (0.83ns)   --->   "%add_ln813_2815 = add i4 %sext_ln17_431, i4 %sext_ln17_573"   --->   Operation 8322 'add' 'add_ln813_2815' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8323 [1/1] (0.00ns)   --->   "%sext_ln813_1667 = sext i4 %add_ln813_2815"   --->   Operation 8323 'sext' 'sext_ln813_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8324 [1/1] (0.94ns)   --->   "%add_ln813_2816 = add i5 %sext_ln813_1667, i5 %sext_ln813_1666"   --->   Operation 8324 'add' 'add_ln813_2816' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8325 [1/1] (0.00ns)   --->   "%sext_ln813_1668 = sext i5 %add_ln813_2816"   --->   Operation 8325 'sext' 'sext_ln813_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8326 [1/1] (0.83ns)   --->   "%add_ln813_2817 = add i4 %sext_ln17_603, i4 %sext_ln17_669"   --->   Operation 8326 'add' 'add_ln813_2817' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8327 [1/1] (0.00ns)   --->   "%sext_ln813_1669 = sext i4 %add_ln813_2817"   --->   Operation 8327 'sext' 'sext_ln813_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8328 [1/1] (0.94ns)   --->   "%add_ln813_2818 = add i5 %sext_ln813_585, i5 %sext_ln17_703"   --->   Operation 8328 'add' 'add_ln813_2818' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8329 [1/1] (0.00ns)   --->   "%sext_ln813_1670 = sext i5 %add_ln813_2818"   --->   Operation 8329 'sext' 'sext_ln813_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8330 [1/1] (1.03ns)   --->   "%add_ln813_2819 = add i6 %sext_ln813_1670, i6 %sext_ln813_1669"   --->   Operation 8330 'add' 'add_ln813_2819' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8331 [1/1] (0.00ns)   --->   "%sext_ln813_1671 = sext i6 %add_ln813_2819"   --->   Operation 8331 'sext' 'sext_ln813_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8332 [1/1] (1.11ns)   --->   "%add_ln813_2820 = add i7 %sext_ln813_1671, i7 %sext_ln813_1668"   --->   Operation 8332 'add' 'add_ln813_2820' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8333 [1/1] (1.28ns)   --->   "%add_ln813_2825 = add i8 %mult_V_316, i8 %mult_V_450"   --->   Operation 8333 'add' 'add_ln813_2825' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8334 [1/1] (1.28ns)   --->   "%add_ln813_2828 = add i8 %mult_V_896, i8 %mult_V_1262"   --->   Operation 8334 'add' 'add_ln813_2828' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8335 [1/1] (1.28ns)   --->   "%add_ln813_2831 = add i8 %mult_V_1292, i8 %mult_V_1320"   --->   Operation 8335 'add' 'add_ln813_2831' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8336 [1/1] (1.28ns)   --->   "%add_ln813_2832 = add i8 %mult_V_1435, i8 %mult_V_1638"   --->   Operation 8336 'add' 'add_ln813_2832' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2834 = add i8 %sext_ln818_36, i8 %sext_ln818_42"   --->   Operation 8337 'add' 'add_ln813_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8338 [1/1] (1.20ns)   --->   "%add_ln813_2835 = add i8 %sext_ln818_52, i8 %sext_ln818_56"   --->   Operation 8338 'add' 'add_ln813_2835' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8339 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2836 = add i8 %add_ln813_2835, i8 %add_ln813_2834"   --->   Operation 8339 'add' 'add_ln813_2836' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2839 = add i8 %sext_ln818_79, i8 %sext_ln818_102"   --->   Operation 8340 'add' 'add_ln813_2839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8341 [1/1] (1.20ns)   --->   "%add_ln813_2840 = add i8 %sext_ln818_141, i8 %sext_ln818_148"   --->   Operation 8341 'add' 'add_ln813_2840' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8342 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2841 = add i8 %add_ln813_2840, i8 %add_ln813_2839"   --->   Operation 8342 'add' 'add_ln813_2841' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2842 = add i8 %sext_ln818_197, i8 %sext_ln818_236"   --->   Operation 8343 'add' 'add_ln813_2842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8344 [1/1] (1.20ns)   --->   "%add_ln813_2843 = add i8 %sext_ln818_253, i8 %sext_ln818_1"   --->   Operation 8344 'add' 'add_ln813_2843' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8345 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2844 = add i8 %add_ln813_2843, i8 %add_ln813_2842"   --->   Operation 8345 'add' 'add_ln813_2844' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8346 [1/1] (1.11ns)   --->   "%add_ln813_2849 = add i7 %sext_ln17_129, i7 %sext_ln17_136"   --->   Operation 8346 'add' 'add_ln813_2849' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8347 [1/1] (0.00ns)   --->   "%sext_ln813_1675 = sext i7 %add_ln813_2849"   --->   Operation 8347 'sext' 'sext_ln813_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8348 [1/1] (1.11ns)   --->   "%add_ln813_2850 = add i7 %sext_ln17_202, i7 %sext_ln17_266"   --->   Operation 8348 'add' 'add_ln813_2850' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8349 [1/1] (0.00ns)   --->   "%sext_ln813_1676 = sext i7 %add_ln813_2850"   --->   Operation 8349 'sext' 'sext_ln813_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8350 [1/1] (1.20ns)   --->   "%add_ln813_2851 = add i8 %sext_ln813_1676, i8 %sext_ln813_1675"   --->   Operation 8350 'add' 'add_ln813_2851' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8351 [1/1] (1.11ns)   --->   "%add_ln813_2857 = add i7 %sext_ln17_462, i7 %sext_ln17_467"   --->   Operation 8351 'add' 'add_ln813_2857' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8352 [1/1] (1.11ns)   --->   "%add_ln813_2858 = add i7 %sext_ln17_507, i7 %sext_ln17_520"   --->   Operation 8352 'add' 'add_ln813_2858' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8353 [1/1] (1.11ns)   --->   "%add_ln813_2864 = add i7 %sext_ln17_697, i7 %sext_ln17_717"   --->   Operation 8353 'add' 'add_ln813_2864' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8354 [1/1] (1.11ns)   --->   "%add_ln813_2865 = add i7 %sext_ln17_740, i7 %sext_ln17_773"   --->   Operation 8354 'add' 'add_ln813_2865' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8355 [1/1] (1.11ns)   --->   "%add_ln813_2869 = add i7 %sext_ln17_829, i7 %sext_ln17_870"   --->   Operation 8355 'add' 'add_ln813_2869' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8356 [1/1] (1.11ns)   --->   "%add_ln813_2871 = add i7 %sext_ln17_902, i7 %sext_ln17_909"   --->   Operation 8356 'add' 'add_ln813_2871' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8357 [1/1] (0.00ns)   --->   "%sext_ln813_1685 = sext i7 %add_ln813_2871"   --->   Operation 8357 'sext' 'sext_ln813_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8358 [1/1] (1.11ns)   --->   "%add_ln813_2872 = add i7 %sext_ln17_961, i7 %sext_ln17_979"   --->   Operation 8358 'add' 'add_ln813_2872' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8359 [1/1] (0.00ns)   --->   "%sext_ln813_1686 = sext i7 %add_ln813_2872"   --->   Operation 8359 'sext' 'sext_ln813_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8360 [1/1] (1.20ns)   --->   "%add_ln813_2873 = add i8 %sext_ln813_1686, i8 %sext_ln813_1685"   --->   Operation 8360 'add' 'add_ln813_2873' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8361 [1/1] (1.11ns)   --->   "%add_ln813_2875 = add i7 %sext_ln17_981, i7 %sext_ln17_1024"   --->   Operation 8361 'add' 'add_ln813_2875' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8362 [1/1] (1.11ns)   --->   "%add_ln813_2876 = add i7 %sext_ln17_1057, i7 %sext_ln17_1112"   --->   Operation 8362 'add' 'add_ln813_2876' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8363 [1/1] (1.11ns)   --->   "%add_ln813_2878 = add i7 %sext_ln17_1128, i7 %sext_ln17_1139"   --->   Operation 8363 'add' 'add_ln813_2878' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8364 [1/1] (0.00ns)   --->   "%sext_ln813_1689 = sext i7 %add_ln813_2878"   --->   Operation 8364 'sext' 'sext_ln813_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8365 [1/1] (1.11ns)   --->   "%add_ln813_2879 = add i7 %sext_ln17_1146, i7 %sext_ln17_1239"   --->   Operation 8365 'add' 'add_ln813_2879' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8366 [1/1] (0.00ns)   --->   "%sext_ln813_1690 = sext i7 %add_ln813_2879"   --->   Operation 8366 'sext' 'sext_ln813_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8367 [1/1] (1.20ns)   --->   "%add_ln813_2880 = add i8 %sext_ln813_1690, i8 %sext_ln813_1689"   --->   Operation 8367 'add' 'add_ln813_2880' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8368 [1/1] (1.11ns)   --->   "%add_ln813_2885 = add i6 %sext_ln17_96, i6 18"   --->   Operation 8368 'add' 'add_ln813_2885' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8369 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i6 %add_ln813_2885"   --->   Operation 8369 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8370 [1/1] (1.11ns)   --->   "%add_ln813_2886 = add i8 %zext_ln813_7, i8 %sext_ln818_258"   --->   Operation 8370 'add' 'add_ln813_2886' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8371 [1/1] (1.03ns)   --->   "%add_ln813_2887 = add i6 %sext_ln17_348, i6 %sext_ln17_365"   --->   Operation 8371 'add' 'add_ln813_2887' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8372 [1/1] (0.00ns)   --->   "%sext_ln813_1691 = sext i6 %add_ln813_2887"   --->   Operation 8372 'sext' 'sext_ln813_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8373 [1/1] (1.03ns)   --->   "%add_ln813_2888 = add i6 %sext_ln17_380, i6 %sext_ln17_425"   --->   Operation 8373 'add' 'add_ln813_2888' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8374 [1/1] (0.00ns)   --->   "%sext_ln813_1692 = sext i6 %add_ln813_2888"   --->   Operation 8374 'sext' 'sext_ln813_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8375 [1/1] (1.11ns)   --->   "%add_ln813_2889 = add i7 %sext_ln813_1692, i7 %sext_ln813_1691"   --->   Operation 8375 'add' 'add_ln813_2889' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8376 [1/1] (1.03ns)   --->   "%add_ln813_2891 = add i6 %sext_ln17_542, i6 %sext_ln17_598"   --->   Operation 8376 'add' 'add_ln813_2891' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8377 [1/1] (0.00ns)   --->   "%sext_ln813_1694 = sext i6 %add_ln813_2891"   --->   Operation 8377 'sext' 'sext_ln813_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8378 [1/1] (1.11ns)   --->   "%add_ln813_2892 = add i7 %sext_ln813_1694, i7 %sext_ln813_1638"   --->   Operation 8378 'add' 'add_ln813_2892' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8379 [1/1] (1.03ns)   --->   "%add_ln813_2893 = add i6 %sext_ln17_649, i6 %sext_ln17_708"   --->   Operation 8379 'add' 'add_ln813_2893' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8380 [1/1] (0.00ns)   --->   "%sext_ln813_1696 = sext i6 %add_ln813_2893"   --->   Operation 8380 'sext' 'sext_ln813_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8381 [1/1] (1.03ns)   --->   "%add_ln813_2894 = add i6 %sext_ln17_929, i6 %sext_ln17_997"   --->   Operation 8381 'add' 'add_ln813_2894' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8382 [1/1] (0.00ns)   --->   "%sext_ln813_1697 = sext i6 %add_ln813_2894"   --->   Operation 8382 'sext' 'sext_ln813_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8383 [1/1] (1.11ns)   --->   "%add_ln813_2895 = add i7 %sext_ln813_1697, i7 %sext_ln813_1696"   --->   Operation 8383 'add' 'add_ln813_2895' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8384 [1/1] (1.03ns)   --->   "%add_ln813_2898 = add i6 %sext_ln17_1008, i6 %sext_ln17_1017"   --->   Operation 8384 'add' 'add_ln813_2898' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8385 [1/1] (0.00ns)   --->   "%sext_ln813_1699 = sext i6 %add_ln813_2898"   --->   Operation 8385 'sext' 'sext_ln813_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8386 [1/1] (1.03ns)   --->   "%add_ln813_2899 = add i6 %sext_ln17_1155, i6 %sext_ln17_1208"   --->   Operation 8386 'add' 'add_ln813_2899' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8387 [1/1] (0.00ns)   --->   "%sext_ln813_1700 = sext i6 %add_ln813_2899"   --->   Operation 8387 'sext' 'sext_ln813_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8388 [1/1] (1.11ns)   --->   "%add_ln813_2900 = add i7 %sext_ln813_1700, i7 %sext_ln813_1699"   --->   Operation 8388 'add' 'add_ln813_2900' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8389 [1/1] (1.03ns)   --->   "%add_ln813_2901 = add i6 %sext_ln17_1212, i6 %sext_ln17_1280"   --->   Operation 8389 'add' 'add_ln813_2901' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8390 [1/1] (0.00ns)   --->   "%sext_ln813_1702 = sext i6 %add_ln813_2901"   --->   Operation 8390 'sext' 'sext_ln813_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8391 [1/1] (0.94ns)   --->   "%add_ln813_2902 = add i5 %sext_ln17_13, i5 %sext_ln17_162"   --->   Operation 8391 'add' 'add_ln813_2902' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8392 [1/1] (0.00ns)   --->   "%sext_ln813_1703 = sext i5 %add_ln813_2902"   --->   Operation 8392 'sext' 'sext_ln813_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8393 [1/1] (1.11ns)   --->   "%add_ln813_2903 = add i7 %sext_ln813_1703, i7 %sext_ln813_1702"   --->   Operation 8393 'add' 'add_ln813_2903' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8394 [1/1] (0.94ns)   --->   "%add_ln813_2905 = add i5 %sext_ln17_184, i5 %sext_ln17_254"   --->   Operation 8394 'add' 'add_ln813_2905' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8395 [1/1] (0.00ns)   --->   "%sext_ln813_1705 = sext i5 %add_ln813_2905"   --->   Operation 8395 'sext' 'sext_ln813_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8396 [1/1] (0.94ns)   --->   "%add_ln813_2906 = add i5 %sext_ln17_257, i5 %sext_ln17_332"   --->   Operation 8396 'add' 'add_ln813_2906' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8397 [1/1] (0.00ns)   --->   "%sext_ln813_1706 = sext i5 %add_ln813_2906"   --->   Operation 8397 'sext' 'sext_ln813_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8398 [1/1] (1.03ns)   --->   "%add_ln813_2907 = add i6 %sext_ln813_1706, i6 %sext_ln813_1705"   --->   Operation 8398 'add' 'add_ln813_2907' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8399 [1/1] (0.94ns)   --->   "%add_ln813_2908 = add i5 %sext_ln17_435, i5 %sext_ln17_452"   --->   Operation 8399 'add' 'add_ln813_2908' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8400 [1/1] (0.00ns)   --->   "%sext_ln813_1708 = sext i5 %add_ln813_2908"   --->   Operation 8400 'sext' 'sext_ln813_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8401 [1/1] (0.94ns)   --->   "%add_ln813_2909 = add i5 %sext_ln17_493, i5 %sext_ln17_557"   --->   Operation 8401 'add' 'add_ln813_2909' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8402 [1/1] (0.00ns)   --->   "%sext_ln813_1709 = sext i5 %add_ln813_2909"   --->   Operation 8402 'sext' 'sext_ln813_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8403 [1/1] (1.03ns)   --->   "%add_ln813_2910 = add i6 %sext_ln813_1709, i6 %sext_ln813_1708"   --->   Operation 8403 'add' 'add_ln813_2910' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8404 [1/1] (0.94ns)   --->   "%add_ln813_2914 = add i5 %sext_ln17_577, i5 %sext_ln17_606"   --->   Operation 8404 'add' 'add_ln813_2914' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8405 [1/1] (0.00ns)   --->   "%sext_ln813_1712 = sext i5 %add_ln813_2914"   --->   Operation 8405 'sext' 'sext_ln813_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8406 [1/1] (0.94ns)   --->   "%add_ln813_2915 = add i5 %sext_ln17_628, i5 %sext_ln17_726"   --->   Operation 8406 'add' 'add_ln813_2915' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8407 [1/1] (0.00ns)   --->   "%sext_ln813_1713 = sext i5 %add_ln813_2915"   --->   Operation 8407 'sext' 'sext_ln813_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8408 [1/1] (1.03ns)   --->   "%add_ln813_2916 = add i6 %sext_ln813_1713, i6 %sext_ln813_1712"   --->   Operation 8408 'add' 'add_ln813_2916' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8409 [1/1] (0.94ns)   --->   "%add_ln813_2917 = add i5 %sext_ln17_796, i5 %sext_ln17_861"   --->   Operation 8409 'add' 'add_ln813_2917' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8410 [1/1] (0.00ns)   --->   "%sext_ln813_1715 = sext i5 %add_ln813_2917"   --->   Operation 8410 'sext' 'sext_ln813_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8411 [1/1] (0.94ns)   --->   "%add_ln813_2918 = add i5 %sext_ln17_883, i5 %sext_ln17_892"   --->   Operation 8411 'add' 'add_ln813_2918' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8412 [1/1] (0.00ns)   --->   "%sext_ln813_1716 = sext i5 %add_ln813_2918"   --->   Operation 8412 'sext' 'sext_ln813_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8413 [1/1] (1.03ns)   --->   "%add_ln813_2919 = add i6 %sext_ln813_1716, i6 %sext_ln813_1715"   --->   Operation 8413 'add' 'add_ln813_2919' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8414 [1/1] (0.94ns)   --->   "%add_ln813_2921 = add i5 %sext_ln17_920, i5 %sext_ln17_947"   --->   Operation 8414 'add' 'add_ln813_2921' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8415 [1/1] (0.00ns)   --->   "%sext_ln813_1719 = sext i5 %add_ln813_2921"   --->   Operation 8415 'sext' 'sext_ln813_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8416 [1/1] (1.03ns)   --->   "%add_ln813_2922 = add i6 %sext_ln813_418, i6 %sext_ln813_1719"   --->   Operation 8416 'add' 'add_ln813_2922' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8417 [1/1] (0.94ns)   --->   "%add_ln813_2923 = add i5 %sext_ln17_1086, i5 %sext_ln17_1097"   --->   Operation 8417 'add' 'add_ln813_2923' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8418 [1/1] (0.00ns)   --->   "%sext_ln813_1721 = sext i5 %add_ln813_2923"   --->   Operation 8418 'sext' 'sext_ln813_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8419 [1/1] (1.03ns)   --->   "%add_ln813_2924 = add i6 %sext_ln813_419, i6 %sext_ln813_1721"   --->   Operation 8419 'add' 'add_ln813_2924' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8420 [1/1] (0.94ns)   --->   "%add_ln813_2927 = add i5 %sext_ln17_1282, i5 %sext_ln17_1311"   --->   Operation 8420 'add' 'add_ln813_2927' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8421 [1/1] (0.00ns)   --->   "%sext_ln813_1724 = sext i5 %add_ln813_2927"   --->   Operation 8421 'sext' 'sext_ln813_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8422 [1/1] (0.94ns)   --->   "%add_ln813_2928 = add i5 %sext_ln17_1326, i5 %sext_ln17_1351"   --->   Operation 8422 'add' 'add_ln813_2928' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8423 [1/1] (0.00ns)   --->   "%sext_ln813_1725 = sext i5 %add_ln813_2928"   --->   Operation 8423 'sext' 'sext_ln813_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8424 [1/1] (1.03ns)   --->   "%add_ln813_2929 = add i6 %sext_ln813_1725, i6 %sext_ln813_1724"   --->   Operation 8424 'add' 'add_ln813_2929' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8425 [1/1] (0.00ns)   --->   "%sext_ln813_1726 = sext i6 %add_ln813_2929"   --->   Operation 8425 'sext' 'sext_ln813_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8426 [1/1] (0.83ns)   --->   "%add_ln813_2930 = add i4 %sext_ln17_37, i4 %sext_ln17_68"   --->   Operation 8426 'add' 'add_ln813_2930' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8427 [1/1] (0.00ns)   --->   "%sext_ln813_1727 = sext i4 %add_ln813_2930"   --->   Operation 8427 'sext' 'sext_ln813_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8428 [1/1] (0.83ns)   --->   "%add_ln813_2931 = add i4 %sext_ln17_173, i4 %sext_ln17_189"   --->   Operation 8428 'add' 'add_ln813_2931' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8429 [1/1] (0.00ns)   --->   "%sext_ln813_1728 = sext i4 %add_ln813_2931"   --->   Operation 8429 'sext' 'sext_ln813_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8430 [1/1] (0.94ns)   --->   "%add_ln813_2932 = add i5 %sext_ln813_1728, i5 %sext_ln813_1727"   --->   Operation 8430 'add' 'add_ln813_2932' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8431 [1/1] (0.00ns)   --->   "%sext_ln813_1729 = sext i5 %add_ln813_2932"   --->   Operation 8431 'sext' 'sext_ln813_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8432 [1/1] (1.11ns)   --->   "%add_ln813_2933 = add i7 %sext_ln813_1729, i7 %sext_ln813_1726"   --->   Operation 8432 'add' 'add_ln813_2933' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8433 [1/1] (0.00ns)   --->   "%sext_ln813_1730 = sext i7 %add_ln813_2933"   --->   Operation 8433 'sext' 'sext_ln813_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8434 [1/1] (0.83ns)   --->   "%add_ln813_2934 = add i4 %sext_ln17_222, i4 %sext_ln17_317"   --->   Operation 8434 'add' 'add_ln813_2934' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8435 [1/1] (0.00ns)   --->   "%sext_ln813_1731 = sext i4 %add_ln813_2934"   --->   Operation 8435 'sext' 'sext_ln813_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8436 [1/1] (0.94ns)   --->   "%add_ln813_2935 = add i5 %sext_ln813_578, i5 %sext_ln813_1731"   --->   Operation 8436 'add' 'add_ln813_2935' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8437 [1/1] (0.00ns)   --->   "%sext_ln813_1732 = sext i5 %add_ln813_2935"   --->   Operation 8437 'sext' 'sext_ln813_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8438 [1/1] (0.83ns)   --->   "%add_ln813_2936 = add i4 %sext_ln17_656, i4 %sext_ln17_834"   --->   Operation 8438 'add' 'add_ln813_2936' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8439 [1/1] (0.00ns)   --->   "%sext_ln813_1733 = sext i4 %add_ln813_2936"   --->   Operation 8439 'sext' 'sext_ln813_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8440 [1/1] (0.83ns)   --->   "%add_ln813_2937 = add i4 %sext_ln17_1164, i4 %sext_ln17_1269"   --->   Operation 8440 'add' 'add_ln813_2937' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8441 [1/1] (0.00ns)   --->   "%sext_ln813_1734 = sext i4 %add_ln813_2937"   --->   Operation 8441 'sext' 'sext_ln813_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8442 [1/1] (0.94ns)   --->   "%add_ln813_2938 = add i5 %sext_ln813_1734, i5 %sext_ln813_1733"   --->   Operation 8442 'add' 'add_ln813_2938' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8443 [1/1] (0.00ns)   --->   "%sext_ln813_1735 = sext i5 %add_ln813_2938"   --->   Operation 8443 'sext' 'sext_ln813_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8444 [1/1] (1.03ns)   --->   "%add_ln813_2939 = add i6 %sext_ln813_1735, i6 %sext_ln813_1732"   --->   Operation 8444 'add' 'add_ln813_2939' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8445 [1/1] (0.00ns)   --->   "%sext_ln813_1736 = sext i6 %add_ln813_2939"   --->   Operation 8445 'sext' 'sext_ln813_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8446 [1/1] (1.20ns)   --->   "%add_ln813_2940 = add i8 %sext_ln813_1736, i8 %sext_ln813_1730"   --->   Operation 8446 'add' 'add_ln813_2940' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8447 [1/1] (1.11ns)   --->   "%add_ln813_2951 = add i7 %sext_ln17_164, i7 %sext_ln17_223"   --->   Operation 8447 'add' 'add_ln813_2951' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8448 [1/1] (1.11ns)   --->   "%add_ln813_2968 = add i7 %sext_ln17_548, i7 %sext_ln17_569"   --->   Operation 8448 'add' 'add_ln813_2968' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8449 [1/1] (0.00ns)   --->   "%sext_ln813_1749 = sext i7 %add_ln813_2968"   --->   Operation 8449 'sext' 'sext_ln813_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8450 [1/1] (1.11ns)   --->   "%add_ln813_2969 = add i7 %sext_ln17_583, i7 %sext_ln17_587"   --->   Operation 8450 'add' 'add_ln813_2969' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8451 [1/1] (0.00ns)   --->   "%sext_ln813_1750 = sext i7 %add_ln813_2969"   --->   Operation 8451 'sext' 'sext_ln813_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8452 [1/1] (1.20ns)   --->   "%add_ln813_2970 = add i8 %sext_ln813_1750, i8 %sext_ln813_1749"   --->   Operation 8452 'add' 'add_ln813_2970' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8453 [1/1] (1.11ns)   --->   "%add_ln813_2977 = add i7 %sext_ln17_671, i7 %sext_ln17_684"   --->   Operation 8453 'add' 'add_ln813_2977' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8454 [1/1] (0.00ns)   --->   "%sext_ln813_1753 = sext i7 %add_ln813_2977"   --->   Operation 8454 'sext' 'sext_ln813_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8455 [1/1] (1.11ns)   --->   "%add_ln813_2978 = add i7 %sext_ln17_690, i7 %sext_ln17_729"   --->   Operation 8455 'add' 'add_ln813_2978' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8456 [1/1] (0.00ns)   --->   "%sext_ln813_1754 = sext i7 %add_ln813_2978"   --->   Operation 8456 'sext' 'sext_ln813_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8457 [1/1] (1.20ns)   --->   "%add_ln813_2979 = add i8 %sext_ln813_1754, i8 %sext_ln813_1753"   --->   Operation 8457 'add' 'add_ln813_2979' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8458 [1/1] (1.11ns)   --->   "%add_ln813_2981 = add i7 %sext_ln17_743, i7 %sext_ln17_750"   --->   Operation 8458 'add' 'add_ln813_2981' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8459 [1/1] (1.11ns)   --->   "%add_ln813_2984 = add i7 %sext_ln17_839, i7 %sext_ln17_848"   --->   Operation 8459 'add' 'add_ln813_2984' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8460 [1/1] (0.00ns)   --->   "%sext_ln813_1757 = sext i7 %add_ln813_2984"   --->   Operation 8460 'sext' 'sext_ln813_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8461 [1/1] (1.11ns)   --->   "%add_ln813_2985 = add i7 %sext_ln17_910, i7 %sext_ln17_941"   --->   Operation 8461 'add' 'add_ln813_2985' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8462 [1/1] (1.11ns)   --->   "%add_ln813_2989 = add i7 %sext_ln17_981, i7 %sext_ln17_1004"   --->   Operation 8462 'add' 'add_ln813_2989' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8463 [1/1] (0.00ns)   --->   "%sext_ln813_1759 = sext i7 %add_ln813_2989"   --->   Operation 8463 'sext' 'sext_ln813_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8464 [1/1] (1.11ns)   --->   "%add_ln813_2990 = add i7 %sext_ln17_1042, i7 %sext_ln17_1073"   --->   Operation 8464 'add' 'add_ln813_2990' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8465 [1/1] (0.00ns)   --->   "%sext_ln813_1760 = sext i7 %add_ln813_2990"   --->   Operation 8465 'sext' 'sext_ln813_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8466 [1/1] (1.20ns)   --->   "%add_ln813_2991 = add i8 %sext_ln813_1760, i8 %sext_ln813_1759"   --->   Operation 8466 'add' 'add_ln813_2991' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8467 [1/1] (1.11ns)   --->   "%add_ln813_2992 = add i7 %sext_ln17_1199, i7 %sext_ln17_1225"   --->   Operation 8467 'add' 'add_ln813_2992' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8468 [1/1] (1.11ns)   --->   "%add_ln813_2993 = add i7 %sext_ln17_1239, i7 %sext_ln17_1272"   --->   Operation 8468 'add' 'add_ln813_2993' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8469 [1/1] (1.11ns)   --->   "%add_ln813_2996 = add i7 %sext_ln17_1286, i7 %sext_ln17_1297"   --->   Operation 8469 'add' 'add_ln813_2996' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8470 [1/1] (1.11ns)   --->   "%add_ln813_2997 = add i7 %sext_ln17_1324, i7 %sext_ln17_1340"   --->   Operation 8470 'add' 'add_ln813_2997' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8471 [1/1] (1.03ns)   --->   "%add_ln813_2999 = add i6 %sext_ln17_75, i6 %sext_ln17_80"   --->   Operation 8471 'add' 'add_ln813_2999' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8472 [1/1] (0.00ns)   --->   "%sext_ln813_1765 = sext i6 %add_ln813_2999"   --->   Operation 8472 'sext' 'sext_ln813_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8473 [1/1] (1.03ns)   --->   "%add_ln813_3000 = add i6 %sext_ln17_187, i6 %sext_ln17_201"   --->   Operation 8473 'add' 'add_ln813_3000' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8474 [1/1] (0.00ns)   --->   "%sext_ln813_1766 = sext i6 %add_ln813_3000"   --->   Operation 8474 'sext' 'sext_ln813_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8475 [1/1] (1.11ns)   --->   "%add_ln813_3001 = add i7 %sext_ln813_1766, i7 %sext_ln813_1765"   --->   Operation 8475 'add' 'add_ln813_3001' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8476 [1/1] (1.03ns)   --->   "%add_ln813_3006 = add i6 %sext_ln17_285, i6 %sext_ln17_308"   --->   Operation 8476 'add' 'add_ln813_3006' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8477 [1/1] (0.00ns)   --->   "%sext_ln813_1768 = sext i6 %add_ln813_3006"   --->   Operation 8477 'sext' 'sext_ln813_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8478 [1/1] (1.03ns)   --->   "%add_ln813_3007 = add i6 %sext_ln17_330, i6 %sext_ln17_419"   --->   Operation 8478 'add' 'add_ln813_3007' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8479 [1/1] (0.00ns)   --->   "%sext_ln813_1769 = sext i6 %add_ln813_3007"   --->   Operation 8479 'sext' 'sext_ln813_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8480 [1/1] (1.11ns)   --->   "%add_ln813_3008 = add i7 %sext_ln813_1769, i7 %sext_ln813_1768"   --->   Operation 8480 'add' 'add_ln813_3008' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8481 [1/1] (1.03ns)   --->   "%add_ln813_3009 = add i6 %sext_ln17_524, i6 %sext_ln17_535"   --->   Operation 8481 'add' 'add_ln813_3009' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8482 [1/1] (0.00ns)   --->   "%sext_ln813_1771 = sext i6 %add_ln813_3009"   --->   Operation 8482 'sext' 'sext_ln813_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8483 [1/1] (1.03ns)   --->   "%add_ln813_3010 = add i6 %sext_ln17_562, i6 %sext_ln17_632"   --->   Operation 8483 'add' 'add_ln813_3010' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8484 [1/1] (0.00ns)   --->   "%sext_ln813_1772 = sext i6 %add_ln813_3010"   --->   Operation 8484 'sext' 'sext_ln813_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8485 [1/1] (1.11ns)   --->   "%add_ln813_3011 = add i7 %sext_ln813_1772, i7 %sext_ln813_1771"   --->   Operation 8485 'add' 'add_ln813_3011' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8486 [1/1] (1.03ns)   --->   "%add_ln813_3013 = add i6 %sext_ln17_654, i6 %sext_ln17_698"   --->   Operation 8486 'add' 'add_ln813_3013' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8487 [1/1] (0.00ns)   --->   "%sext_ln813_1774 = sext i6 %add_ln813_3013"   --->   Operation 8487 'sext' 'sext_ln813_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8488 [1/1] (1.03ns)   --->   "%add_ln813_3014 = add i6 %sext_ln17_718, i6 %sext_ln17_770"   --->   Operation 8488 'add' 'add_ln813_3014' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8489 [1/1] (0.00ns)   --->   "%sext_ln813_1775 = sext i6 %add_ln813_3014"   --->   Operation 8489 'sext' 'sext_ln813_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8490 [1/1] (1.11ns)   --->   "%add_ln813_3015 = add i7 %sext_ln813_1775, i7 %sext_ln813_1774"   --->   Operation 8490 'add' 'add_ln813_3015' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8491 [1/1] (1.03ns)   --->   "%add_ln813_3016 = add i6 %sext_ln17_774, i6 %sext_ln17_862"   --->   Operation 8491 'add' 'add_ln813_3016' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8492 [1/1] (0.00ns)   --->   "%sext_ln813_1777 = sext i6 %add_ln813_3016"   --->   Operation 8492 'sext' 'sext_ln813_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8493 [1/1] (1.03ns)   --->   "%add_ln813_3017 = add i6 %sext_ln17_919, i6 %sext_ln17_980"   --->   Operation 8493 'add' 'add_ln813_3017' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8494 [1/1] (0.00ns)   --->   "%sext_ln813_1778 = sext i6 %add_ln813_3017"   --->   Operation 8494 'sext' 'sext_ln813_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8495 [1/1] (1.11ns)   --->   "%add_ln813_3018 = add i7 %sext_ln813_1778, i7 %sext_ln813_1777"   --->   Operation 8495 'add' 'add_ln813_3018' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8496 [1/1] (1.03ns)   --->   "%add_ln813_3021 = add i6 %sext_ln17_1017, i6 %sext_ln17_1065"   --->   Operation 8496 'add' 'add_ln813_3021' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8497 [1/1] (0.00ns)   --->   "%sext_ln813_1780 = sext i6 %add_ln813_3021"   --->   Operation 8497 'sext' 'sext_ln813_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8498 [1/1] (1.03ns)   --->   "%add_ln813_3022 = add i6 %sext_ln17_1095, i6 %sext_ln17_1168"   --->   Operation 8498 'add' 'add_ln813_3022' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8499 [1/1] (0.00ns)   --->   "%sext_ln813_1781 = sext i6 %add_ln813_3022"   --->   Operation 8499 'sext' 'sext_ln813_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8500 [1/1] (1.11ns)   --->   "%add_ln813_3023 = add i7 %sext_ln813_1781, i7 %sext_ln813_1780"   --->   Operation 8500 'add' 'add_ln813_3023' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8501 [1/1] (1.03ns)   --->   "%add_ln813_3024 = add i6 %sext_ln17_1187, i6 %sext_ln17_1208"   --->   Operation 8501 'add' 'add_ln813_3024' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8502 [1/1] (0.00ns)   --->   "%sext_ln813_1783 = sext i6 %add_ln813_3024"   --->   Operation 8502 'sext' 'sext_ln813_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8503 [1/1] (1.03ns)   --->   "%add_ln813_3025 = add i6 %sext_ln17_1213, i6 %sext_ln17_1246"   --->   Operation 8503 'add' 'add_ln813_3025' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8504 [1/1] (0.00ns)   --->   "%sext_ln813_1784 = sext i6 %add_ln813_3025"   --->   Operation 8504 'sext' 'sext_ln813_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8505 [1/1] (1.11ns)   --->   "%add_ln813_3026 = add i7 %sext_ln813_1784, i7 %sext_ln813_1783"   --->   Operation 8505 'add' 'add_ln813_3026' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8506 [1/1] (1.03ns)   --->   "%add_ln813_3028 = add i6 %sext_ln17_1353, i6 %sext_ln17_142"   --->   Operation 8506 'add' 'add_ln813_3028' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8507 [1/1] (0.00ns)   --->   "%sext_ln813_1786 = sext i6 %add_ln813_3028"   --->   Operation 8507 'sext' 'sext_ln813_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8508 [1/1] (0.94ns)   --->   "%add_ln813_3029 = add i5 %sext_ln17_146, i5 %sext_ln17_177"   --->   Operation 8508 'add' 'add_ln813_3029' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8509 [1/1] (0.00ns)   --->   "%sext_ln813_1787 = sext i5 %add_ln813_3029"   --->   Operation 8509 'sext' 'sext_ln813_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8510 [1/1] (1.11ns)   --->   "%add_ln813_3030 = add i7 %sext_ln813_1787, i7 %sext_ln813_1786"   --->   Operation 8510 'add' 'add_ln813_3030' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8511 [1/1] (0.94ns)   --->   "%add_ln813_3031 = add i5 %sext_ln17_213, i5 %sext_ln17_276"   --->   Operation 8511 'add' 'add_ln813_3031' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8512 [1/1] (0.00ns)   --->   "%sext_ln813_1789 = sext i5 %add_ln813_3031"   --->   Operation 8512 'sext' 'sext_ln813_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8513 [1/1] (0.94ns)   --->   "%add_ln813_3032 = add i5 %sext_ln17_379, i5 %sext_ln17_488"   --->   Operation 8513 'add' 'add_ln813_3032' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8514 [1/1] (0.00ns)   --->   "%sext_ln813_1790 = sext i5 %add_ln813_3032"   --->   Operation 8514 'sext' 'sext_ln813_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8515 [1/1] (1.03ns)   --->   "%add_ln813_3033 = add i6 %sext_ln813_1790, i6 %sext_ln813_1789"   --->   Operation 8515 'add' 'add_ln813_3033' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8516 [1/1] (0.94ns)   --->   "%add_ln813_3037 = add i5 %sext_ln17_604, i5 %sext_ln17_707"   --->   Operation 8516 'add' 'add_ln813_3037' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8517 [1/1] (0.00ns)   --->   "%sext_ln813_1792 = sext i5 %add_ln813_3037"   --->   Operation 8517 'sext' 'sext_ln813_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8518 [1/1] (0.94ns)   --->   "%add_ln813_3038 = add i5 %sext_ln17_731, i5 %sext_ln17_761"   --->   Operation 8518 'add' 'add_ln813_3038' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8519 [1/1] (0.00ns)   --->   "%sext_ln813_1793 = sext i5 %add_ln813_3038"   --->   Operation 8519 'sext' 'sext_ln813_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8520 [1/1] (1.03ns)   --->   "%add_ln813_3039 = add i6 %sext_ln813_1793, i6 %sext_ln813_1792"   --->   Operation 8520 'add' 'add_ln813_3039' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8521 [1/1] (0.94ns)   --->   "%add_ln813_3040 = add i5 %sext_ln17_822, i5 %sext_ln17_893"   --->   Operation 8521 'add' 'add_ln813_3040' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8522 [1/1] (0.00ns)   --->   "%sext_ln813_1795 = sext i5 %add_ln813_3040"   --->   Operation 8522 'sext' 'sext_ln813_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8523 [1/1] (0.94ns)   --->   "%add_ln813_3041 = add i5 %sext_ln17_994, i5 %sext_ln17_1023"   --->   Operation 8523 'add' 'add_ln813_3041' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8524 [1/1] (0.00ns)   --->   "%sext_ln813_1796 = sext i5 %add_ln813_3041"   --->   Operation 8524 'sext' 'sext_ln813_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8525 [1/1] (1.03ns)   --->   "%add_ln813_3042 = add i6 %sext_ln813_1796, i6 %sext_ln813_1795"   --->   Operation 8525 'add' 'add_ln813_3042' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8526 [1/1] (0.94ns)   --->   "%add_ln813_3044 = add i5 %sext_ln17_1047, i5 %sext_ln17_1055"   --->   Operation 8526 'add' 'add_ln813_3044' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8527 [1/1] (0.00ns)   --->   "%sext_ln813_1799 = sext i5 %add_ln813_3044"   --->   Operation 8527 'sext' 'sext_ln813_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8528 [1/1] (0.94ns)   --->   "%add_ln813_3045 = add i5 %sext_ln17_1086, i5 %sext_ln17_1108"   --->   Operation 8528 'add' 'add_ln813_3045' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8529 [1/1] (0.00ns)   --->   "%sext_ln813_1800 = sext i5 %add_ln813_3045"   --->   Operation 8529 'sext' 'sext_ln813_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8530 [1/1] (1.03ns)   --->   "%add_ln813_3046 = add i6 %sext_ln813_1800, i6 %sext_ln813_1799"   --->   Operation 8530 'add' 'add_ln813_3046' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8531 [1/1] (0.94ns)   --->   "%add_ln813_3047 = add i5 %sext_ln17_1110, i5 %sext_ln17_1122"   --->   Operation 8531 'add' 'add_ln813_3047' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8532 [1/1] (0.00ns)   --->   "%sext_ln813_1802 = sext i5 %add_ln813_3047"   --->   Operation 8532 'sext' 'sext_ln813_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8533 [1/1] (0.94ns)   --->   "%add_ln813_3048 = add i5 %sext_ln17_1162, i5 %sext_ln17_1277"   --->   Operation 8533 'add' 'add_ln813_3048' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8534 [1/1] (0.00ns)   --->   "%sext_ln813_1803 = sext i5 %add_ln813_3048"   --->   Operation 8534 'sext' 'sext_ln813_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8535 [1/1] (1.03ns)   --->   "%add_ln813_3049 = add i6 %sext_ln813_1803, i6 %sext_ln813_1802"   --->   Operation 8535 'add' 'add_ln813_3049' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8536 [1/1] (0.94ns)   --->   "%add_ln813_3052 = add i5 %sext_ln17_1303, i5 %sext_ln17_108"   --->   Operation 8536 'add' 'add_ln813_3052' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8537 [1/1] (0.00ns)   --->   "%sext_ln813_1806 = sext i5 %add_ln813_3052"   --->   Operation 8537 'sext' 'sext_ln813_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8538 [1/1] (0.83ns)   --->   "%add_ln813_3053 = add i4 %sext_ln17_399, i4 %sext_ln17_404"   --->   Operation 8538 'add' 'add_ln813_3053' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8539 [1/1] (0.00ns)   --->   "%sext_ln813_1807 = sext i4 %add_ln813_3053"   --->   Operation 8539 'sext' 'sext_ln813_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8540 [1/1] (1.03ns)   --->   "%add_ln813_3054 = add i6 %sext_ln813_1807, i6 %sext_ln813_1806"   --->   Operation 8540 'add' 'add_ln813_3054' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8541 [1/1] (0.00ns)   --->   "%sext_ln813_1808 = sext i6 %add_ln813_3054"   --->   Operation 8541 'sext' 'sext_ln813_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8542 [1/1] (0.83ns)   --->   "%add_ln813_3055 = add i4 %sext_ln17_423, i4 %sext_ln17_789"   --->   Operation 8542 'add' 'add_ln813_3055' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8543 [1/1] (0.00ns)   --->   "%sext_ln813_1809 = sext i4 %add_ln813_3055"   --->   Operation 8543 'sext' 'sext_ln813_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8544 [1/1] (0.83ns)   --->   "%add_ln813_3056 = add i4 %sext_ln17_830, i4 %sext_ln17_854"   --->   Operation 8544 'add' 'add_ln813_3056' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8545 [1/1] (0.00ns)   --->   "%sext_ln813_1810 = sext i4 %add_ln813_3056"   --->   Operation 8545 'sext' 'sext_ln813_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8546 [1/1] (0.94ns)   --->   "%add_ln813_3057 = add i5 %sext_ln813_1810, i5 %sext_ln813_1809"   --->   Operation 8546 'add' 'add_ln813_3057' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8547 [1/1] (0.00ns)   --->   "%sext_ln813_1811 = sext i5 %add_ln813_3057"   --->   Operation 8547 'sext' 'sext_ln813_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8548 [1/1] (1.11ns)   --->   "%add_ln813_3058 = add i7 %sext_ln813_1811, i7 %sext_ln813_1808"   --->   Operation 8548 'add' 'add_ln813_3058' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8549 [1/1] (0.83ns)   --->   "%add_ln813_3059 = add i4 %sext_ln17_875, i4 %sext_ln17_927"   --->   Operation 8549 'add' 'add_ln813_3059' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8550 [1/1] (0.00ns)   --->   "%sext_ln813_1813 = sext i4 %add_ln813_3059"   --->   Operation 8550 'sext' 'sext_ln813_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8551 [1/1] (0.83ns)   --->   "%add_ln813_3060 = add i4 %sext_ln17_933, i4 %sext_ln17_955"   --->   Operation 8551 'add' 'add_ln813_3060' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8552 [1/1] (0.00ns)   --->   "%sext_ln813_1814 = sext i4 %add_ln813_3060"   --->   Operation 8552 'sext' 'sext_ln813_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8553 [1/1] (0.94ns)   --->   "%add_ln813_3061 = add i5 %sext_ln813_1814, i5 %sext_ln813_1813"   --->   Operation 8553 'add' 'add_ln813_3061' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8554 [1/1] (0.00ns)   --->   "%sext_ln813_1815 = sext i5 %add_ln813_3061"   --->   Operation 8554 'sext' 'sext_ln813_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8555 [1/1] (0.83ns)   --->   "%add_ln813_3062 = add i4 %sext_ln17_969, i4 %sext_ln17_1140"   --->   Operation 8555 'add' 'add_ln813_3062' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8556 [1/1] (0.00ns)   --->   "%sext_ln813_1816 = sext i4 %add_ln813_3062"   --->   Operation 8556 'sext' 'sext_ln813_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8557 [1/1] (0.83ns)   --->   "%add_ln813_3063 = add i4 %sext_ln17_1309, i4 %sext_ln17_1329"   --->   Operation 8557 'add' 'add_ln813_3063' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8558 [1/1] (0.00ns)   --->   "%sext_ln813_1817 = sext i4 %add_ln813_3063"   --->   Operation 8558 'sext' 'sext_ln813_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8559 [1/1] (0.94ns)   --->   "%add_ln813_3064 = add i5 %sext_ln813_1817, i5 %sext_ln17_1227"   --->   Operation 8559 'add' 'add_ln813_3064' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8560 [1/1] (0.00ns)   --->   "%sext_ln813_1818 = sext i5 %add_ln813_3064"   --->   Operation 8560 'sext' 'sext_ln813_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8561 [1/1] (1.03ns)   --->   "%add_ln813_3065 = add i6 %sext_ln813_1818, i6 %sext_ln813_1816"   --->   Operation 8561 'add' 'add_ln813_3065' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8562 [1/1] (0.00ns)   --->   "%sext_ln813_1819 = sext i6 %add_ln813_3065"   --->   Operation 8562 'sext' 'sext_ln813_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8563 [1/1] (1.11ns)   --->   "%add_ln813_3066 = add i7 %sext_ln813_1819, i7 %sext_ln813_1815"   --->   Operation 8563 'add' 'add_ln813_3066' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8564 [1/1] (0.94ns)   --->   "%add_ln813_3071 = add i5 %sext_ln17_20, i5 28"   --->   Operation 8564 'add' 'add_ln813_3071' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8565 [1/1] (0.00ns)   --->   "%sext_ln813_1821 = sext i5 %add_ln813_3071"   --->   Operation 8565 'sext' 'sext_ln813_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8566 [1/1] (1.03ns)   --->   "%add_ln813_3072 = add i6 %sext_ln813_1821, i6 %sext_ln17_3"   --->   Operation 8566 'add' 'add_ln813_3072' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8567 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i6 %add_ln813_3072"   --->   Operation 8567 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8568 [1/1] (1.11ns)   --->   "%add_ln813_3073 = add i7 %sext_ln813_25, i7 %sext_ln17_9"   --->   Operation 8568 'add' 'add_ln813_3073' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8569 [1/1] (1.11ns)   --->   "%add_ln813_3098 = add i7 %sext_ln17_640, i7 %sext_ln17_651"   --->   Operation 8569 'add' 'add_ln813_3098' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8570 [1/1] (0.00ns)   --->   "%sext_ln813_1835 = sext i7 %add_ln813_3098"   --->   Operation 8570 'sext' 'sext_ln813_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8571 [1/1] (1.11ns)   --->   "%add_ln813_3099 = add i7 %sext_ln17_657, i7 %sext_ln17_728"   --->   Operation 8571 'add' 'add_ln813_3099' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8572 [1/1] (0.00ns)   --->   "%sext_ln813_1836 = sext i7 %add_ln813_3099"   --->   Operation 8572 'sext' 'sext_ln813_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8573 [1/1] (1.20ns)   --->   "%add_ln813_3100 = add i8 %sext_ln813_1836, i8 %sext_ln813_1835"   --->   Operation 8573 'add' 'add_ln813_3100' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8574 [1/1] (1.11ns)   --->   "%add_ln813_3106 = add i7 %sext_ln17_1030, i7 %sext_ln17_1046"   --->   Operation 8574 'add' 'add_ln813_3106' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8575 [1/1] (0.00ns)   --->   "%sext_ln813_1838 = sext i7 %add_ln813_3106"   --->   Operation 8575 'sext' 'sext_ln813_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8576 [1/1] (1.20ns)   --->   "%add_ln813_3107 = add i8 %sext_ln813_1838, i8 %sext_ln813_1474"   --->   Operation 8576 'add' 'add_ln813_3107' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8577 [1/1] (1.11ns)   --->   "%add_ln813_3109 = add i7 %sext_ln17_1143, i7 %sext_ln17_1152"   --->   Operation 8577 'add' 'add_ln813_3109' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8578 [1/1] (1.11ns)   --->   "%add_ln813_3111 = add i7 %sext_ln17_1161, i7 %sext_ln17_1180"   --->   Operation 8578 'add' 'add_ln813_3111' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8579 [1/1] (0.00ns)   --->   "%sext_ln813_1840 = sext i7 %add_ln813_3111"   --->   Operation 8579 'sext' 'sext_ln813_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8580 [1/1] (1.11ns)   --->   "%add_ln813_3112 = add i7 %sext_ln17_1198, i7 %sext_ln17_1209"   --->   Operation 8580 'add' 'add_ln813_3112' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8581 [1/1] (0.00ns)   --->   "%sext_ln813_1841 = sext i7 %add_ln813_3112"   --->   Operation 8581 'sext' 'sext_ln813_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8582 [1/1] (1.20ns)   --->   "%add_ln813_3113 = add i8 %sext_ln813_1841, i8 %sext_ln813_1840"   --->   Operation 8582 'add' 'add_ln813_3113' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8583 [1/1] (1.11ns)   --->   "%add_ln813_3116 = add i7 %sext_ln17_1220, i7 %sext_ln17_1233"   --->   Operation 8583 'add' 'add_ln813_3116' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8584 [1/1] (1.11ns)   --->   "%add_ln813_3117 = add i7 %sext_ln17_1241, i7 %sext_ln17_1245"   --->   Operation 8584 'add' 'add_ln813_3117' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8585 [1/1] (1.11ns)   --->   "%add_ln813_3119 = add i7 %sext_ln17_1258, i7 %sext_ln17_1298"   --->   Operation 8585 'add' 'add_ln813_3119' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8586 [1/1] (0.00ns)   --->   "%sext_ln813_1844 = sext i7 %add_ln813_3119"   --->   Operation 8586 'sext' 'sext_ln813_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8587 [1/1] (1.11ns)   --->   "%add_ln813_3120 = add i7 %sext_ln17_1334, i7 %sext_ln17_1340"   --->   Operation 8587 'add' 'add_ln813_3120' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8588 [1/1] (0.00ns)   --->   "%sext_ln813_1845 = sext i7 %add_ln813_3120"   --->   Operation 8588 'sext' 'sext_ln813_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8589 [1/1] (1.20ns)   --->   "%add_ln813_3121 = add i8 %sext_ln813_1845, i8 %sext_ln813_1844"   --->   Operation 8589 'add' 'add_ln813_3121' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8590 [1/1] (1.11ns)   --->   "%add_ln813_3123 = add i7 %sext_ln17_1347, i7 %sext_ln17_111"   --->   Operation 8590 'add' 'add_ln813_3123' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8591 [1/1] (1.03ns)   --->   "%add_ln813_3124 = add i6 %sext_ln17_205, i6 %sext_ln17_243"   --->   Operation 8591 'add' 'add_ln813_3124' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8592 [1/1] (1.03ns)   --->   "%add_ln813_3126 = add i6 %sext_ln17_318, i6 %sext_ln17_363"   --->   Operation 8592 'add' 'add_ln813_3126' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8593 [1/1] (0.00ns)   --->   "%sext_ln813_1848 = sext i6 %add_ln813_3126"   --->   Operation 8593 'sext' 'sext_ln813_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8594 [1/1] (1.03ns)   --->   "%add_ln813_3127 = add i6 %sext_ln17_401, i6 %sext_ln17_420"   --->   Operation 8594 'add' 'add_ln813_3127' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8595 [1/1] (0.00ns)   --->   "%sext_ln813_1849 = sext i6 %add_ln813_3127"   --->   Operation 8595 'sext' 'sext_ln813_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8596 [1/1] (1.11ns)   --->   "%add_ln813_3128 = add i7 %sext_ln813_1849, i7 %sext_ln813_1848"   --->   Operation 8596 'add' 'add_ln813_3128' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8597 [1/1] (1.03ns)   --->   "%add_ln813_3133 = add i6 %sext_ln17_463, i6 %sext_ln17_495"   --->   Operation 8597 'add' 'add_ln813_3133' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8598 [1/1] (0.00ns)   --->   "%sext_ln813_1851 = sext i6 %add_ln813_3133"   --->   Operation 8598 'sext' 'sext_ln813_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8599 [1/1] (1.03ns)   --->   "%add_ln813_3134 = add i6 %sext_ln17_613, i6 %sext_ln17_720"   --->   Operation 8599 'add' 'add_ln813_3134' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8600 [1/1] (0.00ns)   --->   "%sext_ln813_1852 = sext i6 %add_ln813_3134"   --->   Operation 8600 'sext' 'sext_ln813_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8601 [1/1] (1.11ns)   --->   "%add_ln813_3135 = add i7 %sext_ln813_1852, i7 %sext_ln813_1851"   --->   Operation 8601 'add' 'add_ln813_3135' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8602 [1/1] (1.03ns)   --->   "%add_ln813_3136 = add i6 %sext_ln17_735, i6 %sext_ln17_753"   --->   Operation 8602 'add' 'add_ln813_3136' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8603 [1/1] (0.00ns)   --->   "%sext_ln813_1854 = sext i6 %add_ln813_3136"   --->   Operation 8603 'sext' 'sext_ln813_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8604 [1/1] (1.03ns)   --->   "%add_ln813_3137 = add i6 %sext_ln17_766, i6 %sext_ln17_795"   --->   Operation 8604 'add' 'add_ln813_3137' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8605 [1/1] (0.00ns)   --->   "%sext_ln813_1855 = sext i6 %add_ln813_3137"   --->   Operation 8605 'sext' 'sext_ln813_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8606 [1/1] (1.11ns)   --->   "%add_ln813_3138 = add i7 %sext_ln813_1855, i7 %sext_ln813_1854"   --->   Operation 8606 'add' 'add_ln813_3138' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8607 [1/1] (1.11ns)   --->   "%add_ln813_3140 = add i7 %sext_ln813_918, i7 %sext_ln813_997"   --->   Operation 8607 'add' 'add_ln813_3140' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8608 [1/1] (1.03ns)   --->   "%add_ln813_3141 = add i6 %sext_ln17_879, i6 %sext_ln17_908"   --->   Operation 8608 'add' 'add_ln813_3141' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8609 [1/1] (0.00ns)   --->   "%sext_ln813_1858 = sext i6 %add_ln813_3141"   --->   Operation 8609 'sext' 'sext_ln813_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8610 [1/1] (1.03ns)   --->   "%add_ln813_3142 = add i6 %sext_ln17_938, i6 %sext_ln17_960"   --->   Operation 8610 'add' 'add_ln813_3142' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8611 [1/1] (0.00ns)   --->   "%sext_ln813_1859 = sext i6 %add_ln813_3142"   --->   Operation 8611 'sext' 'sext_ln813_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8612 [1/1] (1.11ns)   --->   "%add_ln813_3143 = add i7 %sext_ln813_1859, i7 %sext_ln813_1858"   --->   Operation 8612 'add' 'add_ln813_3143' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8613 [1/1] (1.03ns)   --->   "%add_ln813_3146 = add i6 %sext_ln17_988, i6 %sext_ln17_1102"   --->   Operation 8613 'add' 'add_ln813_3146' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8614 [1/1] (0.00ns)   --->   "%sext_ln813_1861 = sext i6 %add_ln813_3146"   --->   Operation 8614 'sext' 'sext_ln813_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8615 [1/1] (1.11ns)   --->   "%add_ln813_3147 = add i7 %sext_ln813_308, i7 %sext_ln813_1861"   --->   Operation 8615 'add' 'add_ln813_3147' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8616 [1/1] (1.03ns)   --->   "%add_ln813_3148 = add i6 %sext_ln17_1266, i6 %sext_ln17_112"   --->   Operation 8616 'add' 'add_ln813_3148' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8617 [1/1] (0.00ns)   --->   "%sext_ln813_1863 = sext i6 %add_ln813_3148"   --->   Operation 8617 'sext' 'sext_ln813_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8618 [1/1] (0.94ns)   --->   "%add_ln813_3149 = add i5 %sext_ln17_145, i5 %sext_ln17_146"   --->   Operation 8618 'add' 'add_ln813_3149' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8619 [1/1] (0.00ns)   --->   "%sext_ln813_1864 = sext i5 %add_ln813_3149"   --->   Operation 8619 'sext' 'sext_ln813_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8620 [1/1] (1.11ns)   --->   "%add_ln813_3150 = add i7 %sext_ln813_1864, i7 %sext_ln813_1863"   --->   Operation 8620 'add' 'add_ln813_3150' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8621 [1/1] (0.94ns)   --->   "%add_ln813_3152 = add i5 %sext_ln17_177, i5 %sext_ln17_281"   --->   Operation 8621 'add' 'add_ln813_3152' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8622 [1/1] (0.00ns)   --->   "%sext_ln813_1866 = sext i5 %add_ln813_3152"   --->   Operation 8622 'sext' 'sext_ln813_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8623 [1/1] (1.03ns)   --->   "%add_ln813_3153 = add i6 %sext_ln813_1790, i6 %sext_ln813_1866"   --->   Operation 8623 'add' 'add_ln813_3153' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8624 [1/1] (0.94ns)   --->   "%add_ln813_3154 = add i5 %sext_ln17_545, i5 %sext_ln17_666"   --->   Operation 8624 'add' 'add_ln813_3154' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8625 [1/1] (0.00ns)   --->   "%sext_ln813_1868 = sext i5 %add_ln813_3154"   --->   Operation 8625 'sext' 'sext_ln813_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8626 [1/1] (0.94ns)   --->   "%add_ln813_3155 = add i5 %sext_ln17_683, i5 %sext_ln17_688"   --->   Operation 8626 'add' 'add_ln813_3155' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8627 [1/1] (0.00ns)   --->   "%sext_ln813_1869 = sext i5 %add_ln813_3155"   --->   Operation 8627 'sext' 'sext_ln813_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8628 [1/1] (1.03ns)   --->   "%add_ln813_3156 = add i6 %sext_ln813_1869, i6 %sext_ln813_1868"   --->   Operation 8628 'add' 'add_ln813_3156' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8629 [1/1] (0.94ns)   --->   "%add_ln813_3160 = add i5 %sext_ln17_756, i5 %sext_ln17_866"   --->   Operation 8629 'add' 'add_ln813_3160' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8630 [1/1] (0.00ns)   --->   "%sext_ln813_1872 = sext i5 %add_ln813_3160"   --->   Operation 8630 'sext' 'sext_ln813_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8631 [1/1] (0.94ns)   --->   "%add_ln813_3161 = add i5 %sext_ln17_898, i5 %sext_ln17_949"   --->   Operation 8631 'add' 'add_ln813_3161' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8632 [1/1] (0.00ns)   --->   "%sext_ln813_1873 = sext i5 %add_ln813_3161"   --->   Operation 8632 'sext' 'sext_ln813_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8633 [1/1] (1.03ns)   --->   "%add_ln813_3162 = add i6 %sext_ln813_1873, i6 %sext_ln813_1872"   --->   Operation 8633 'add' 'add_ln813_3162' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8634 [1/1] (0.94ns)   --->   "%add_ln813_3163 = add i5 %sext_ln17_962, i5 %sext_ln17_998"   --->   Operation 8634 'add' 'add_ln813_3163' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8635 [1/1] (0.00ns)   --->   "%sext_ln813_1875 = sext i5 %add_ln813_3163"   --->   Operation 8635 'sext' 'sext_ln813_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8636 [1/1] (1.03ns)   --->   "%add_ln813_3164 = add i6 %sext_ln813_246, i6 %sext_ln813_1875"   --->   Operation 8636 'add' 'add_ln813_3164' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8637 [1/1] (0.94ns)   --->   "%add_ln813_3166 = add i5 %sext_ln17_1097, i5 %sext_ln17_1134"   --->   Operation 8637 'add' 'add_ln813_3166' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8638 [1/1] (0.00ns)   --->   "%sext_ln813_1878 = sext i5 %add_ln813_3166"   --->   Operation 8638 'sext' 'sext_ln813_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8639 [1/1] (1.03ns)   --->   "%add_ln813_3167 = add i6 %sext_ln813_1878, i6 %sext_ln813_1294"   --->   Operation 8639 'add' 'add_ln813_3167' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8640 [1/1] (0.94ns)   --->   "%add_ln813_3168 = add i5 %sext_ln17_1273, i5 %sext_ln17_1287"   --->   Operation 8640 'add' 'add_ln813_3168' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8641 [1/1] (0.00ns)   --->   "%sext_ln813_1880 = sext i5 %add_ln813_3168"   --->   Operation 8641 'sext' 'sext_ln813_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8642 [1/1] (0.94ns)   --->   "%add_ln813_3169 = add i5 %sext_ln17_1317, i5 %sext_ln17_67"   --->   Operation 8642 'add' 'add_ln813_3169' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8643 [1/1] (0.00ns)   --->   "%sext_ln813_1881 = sext i5 %add_ln813_3169"   --->   Operation 8643 'sext' 'sext_ln813_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8644 [1/1] (1.03ns)   --->   "%add_ln813_3170 = add i6 %sext_ln813_1881, i6 %sext_ln813_1880"   --->   Operation 8644 'add' 'add_ln813_3170' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8645 [1/1] (0.83ns)   --->   "%add_ln813_3173 = add i4 %sext_ln17_92, i4 %sext_ln17_179"   --->   Operation 8645 'add' 'add_ln813_3173' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8646 [1/1] (0.00ns)   --->   "%sext_ln813_1884 = sext i4 %add_ln813_3173"   --->   Operation 8646 'sext' 'sext_ln813_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8647 [1/1] (0.00ns)   --->   "%sext_ln813_1885 = sext i4 %add_ln813_872"   --->   Operation 8647 'sext' 'sext_ln813_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8648 [1/1] (0.94ns)   --->   "%add_ln813_3174 = add i5 %sext_ln813_1885, i5 %sext_ln813_1884"   --->   Operation 8648 'add' 'add_ln813_3174' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8649 [1/1] (0.00ns)   --->   "%sext_ln813_1886 = sext i5 %add_ln813_3174"   --->   Operation 8649 'sext' 'sext_ln813_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8650 [1/1] (0.83ns)   --->   "%add_ln813_3175 = add i4 %sext_ln17_399, i4 %sext_ln17_450"   --->   Operation 8650 'add' 'add_ln813_3175' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8651 [1/1] (0.00ns)   --->   "%sext_ln813_1887 = sext i4 %add_ln813_3175"   --->   Operation 8651 'sext' 'sext_ln813_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8652 [1/1] (0.83ns)   --->   "%add_ln813_3176 = add i4 %sext_ln17_539, i4 %sext_ln17_590"   --->   Operation 8652 'add' 'add_ln813_3176' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8653 [1/1] (0.00ns)   --->   "%sext_ln813_1888 = sext i4 %add_ln813_3176"   --->   Operation 8653 'sext' 'sext_ln813_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8654 [1/1] (0.94ns)   --->   "%add_ln813_3177 = add i5 %sext_ln813_1888, i5 %sext_ln813_1887"   --->   Operation 8654 'add' 'add_ln813_3177' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8655 [1/1] (0.00ns)   --->   "%sext_ln813_1889 = sext i5 %add_ln813_3177"   --->   Operation 8655 'sext' 'sext_ln813_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8656 [1/1] (1.03ns)   --->   "%add_ln813_3178 = add i6 %sext_ln813_1889, i6 %sext_ln813_1886"   --->   Operation 8656 'add' 'add_ln813_3178' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8657 [1/1] (0.00ns)   --->   "%sext_ln813_1890 = sext i6 %add_ln813_3178"   --->   Operation 8657 'sext' 'sext_ln813_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8658 [1/1] (0.83ns)   --->   "%add_ln813_3179 = add i4 %sext_ln17_778, i4 %sext_ln17_818"   --->   Operation 8658 'add' 'add_ln813_3179' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8659 [1/1] (0.00ns)   --->   "%sext_ln813_1891 = sext i4 %add_ln813_3179"   --->   Operation 8659 'sext' 'sext_ln813_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8660 [1/1] (0.94ns)   --->   "%add_ln813_3180 = add i5 %sext_ln813_1891, i5 %sext_ln813_343"   --->   Operation 8660 'add' 'add_ln813_3180' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8661 [1/1] (0.00ns)   --->   "%sext_ln813_1892 = sext i5 %add_ln813_3180"   --->   Operation 8661 'sext' 'sext_ln813_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8662 [1/1] (0.83ns)   --->   "%add_ln813_3181 = add i4 %sext_ln17_891, i4 %sext_ln17_974"   --->   Operation 8662 'add' 'add_ln813_3181' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8663 [1/1] (0.00ns)   --->   "%sext_ln813_1893 = sext i4 %add_ln813_3181"   --->   Operation 8663 'sext' 'sext_ln813_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8664 [1/1] (0.83ns)   --->   "%add_ln813_3182 = add i4 %sext_ln17_1045, i4 %sext_ln17_1301"   --->   Operation 8664 'add' 'add_ln813_3182' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8665 [1/1] (0.00ns)   --->   "%sext_ln813_1894 = sext i4 %add_ln813_3182"   --->   Operation 8665 'sext' 'sext_ln813_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8666 [1/1] (0.94ns)   --->   "%add_ln813_3183 = add i5 %sext_ln813_1894, i5 %sext_ln813_1893"   --->   Operation 8666 'add' 'add_ln813_3183' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8667 [1/1] (0.00ns)   --->   "%sext_ln813_1895 = sext i5 %add_ln813_3183"   --->   Operation 8667 'sext' 'sext_ln813_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8668 [1/1] (1.03ns)   --->   "%add_ln813_3184 = add i6 %sext_ln813_1895, i6 %sext_ln813_1892"   --->   Operation 8668 'add' 'add_ln813_3184' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8669 [1/1] (0.00ns)   --->   "%sext_ln813_1896 = sext i6 %add_ln813_3184"   --->   Operation 8669 'sext' 'sext_ln813_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8670 [1/1] (1.11ns)   --->   "%add_ln813_3185 = add i7 %sext_ln813_1896, i7 %sext_ln813_1890"   --->   Operation 8670 'add' 'add_ln813_3185' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8671 [1/1] (0.94ns)   --->   "%add_ln813_3189 = add i5 %sext_ln17_2, i5 6"   --->   Operation 8671 'add' 'add_ln813_3189' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8672 [1/1] (0.00ns)   --->   "%sext_ln813_1898 = sext i5 %add_ln813_3189"   --->   Operation 8672 'sext' 'sext_ln813_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8673 [1/1] (1.28ns)   --->   "%add_ln813_3190 = add i8 %mult_V_494, i8 %mult_V_611"   --->   Operation 8673 'add' 'add_ln813_3190' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8674 [1/1] (1.28ns)   --->   "%add_ln813_3194 = add i8 %mult_V_1459, i8 %sext_ln818_34"   --->   Operation 8674 'add' 'add_ln813_3194' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8675 [1/1] (1.20ns)   --->   "%add_ln813_3197 = add i8 %sext_ln818_43, i8 %sext_ln818_46"   --->   Operation 8675 'add' 'add_ln813_3197' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8676 [1/1] (1.20ns)   --->   "%add_ln813_3198 = add i8 %sext_ln818_80, i8 %sext_ln818_91"   --->   Operation 8676 'add' 'add_ln813_3198' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3200 = add i8 %sext_ln818_120, i8 %sext_ln818_123"   --->   Operation 8677 'add' 'add_ln813_3200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8678 [1/1] (1.20ns)   --->   "%add_ln813_3201 = add i8 %sext_ln818_131, i8 %sext_ln818_142"   --->   Operation 8678 'add' 'add_ln813_3201' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8679 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3202 = add i8 %add_ln813_3201, i8 %add_ln813_3200"   --->   Operation 8679 'add' 'add_ln813_3202' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3205 = add i8 %sext_ln818_157, i8 %sext_ln818_195"   --->   Operation 8680 'add' 'add_ln813_3205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8681 [1/1] (1.20ns)   --->   "%add_ln813_3206 = add i8 %sext_ln818_207, i8 %sext_ln818_216"   --->   Operation 8681 'add' 'add_ln813_3206' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8682 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3207 = add i8 %add_ln813_3206, i8 %add_ln813_3205"   --->   Operation 8682 'add' 'add_ln813_3207' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3208 = add i8 %sext_ln818_226, i8 %sext_ln818_232"   --->   Operation 8683 'add' 'add_ln813_3208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8684 [1/1] (1.20ns)   --->   "%add_ln813_3209 = add i8 %sext_ln818_239, i8 %sext_ln818_5"   --->   Operation 8684 'add' 'add_ln813_3209' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8685 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3210 = add i8 %add_ln813_3209, i8 %add_ln813_3208"   --->   Operation 8685 'add' 'add_ln813_3210' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8686 [1/1] (1.11ns)   --->   "%add_ln813_3225 = add i7 %sext_ln17_574, i7 %sext_ln17_625"   --->   Operation 8686 'add' 'add_ln813_3225' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8687 [1/1] (0.00ns)   --->   "%sext_ln813_1905 = sext i7 %add_ln813_3225"   --->   Operation 8687 'sext' 'sext_ln813_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8688 [1/1] (1.11ns)   --->   "%add_ln813_3226 = add i7 %sext_ln17_641, i7 %sext_ln17_652"   --->   Operation 8688 'add' 'add_ln813_3226' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8689 [1/1] (0.00ns)   --->   "%sext_ln813_1906 = sext i7 %add_ln813_3226"   --->   Operation 8689 'sext' 'sext_ln813_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8690 [1/1] (1.20ns)   --->   "%add_ln813_3227 = add i8 %sext_ln813_1906, i8 %sext_ln813_1905"   --->   Operation 8690 'add' 'add_ln813_3227' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8691 [1/1] (1.11ns)   --->   "%add_ln813_3229 = add i7 %sext_ln17_717, i7 %sext_ln17_856"   --->   Operation 8691 'add' 'add_ln813_3229' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8692 [1/1] (1.11ns)   --->   "%add_ln813_3231 = add i7 %sext_ln17_946, i7 %sext_ln17_978"   --->   Operation 8692 'add' 'add_ln813_3231' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8693 [1/1] (1.11ns)   --->   "%add_ln813_3235 = add i7 %sext_ln17_1114, i7 %sext_ln17_1125"   --->   Operation 8693 'add' 'add_ln813_3235' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8694 [1/1] (0.00ns)   --->   "%sext_ln813_1909 = sext i7 %add_ln813_3235"   --->   Operation 8694 'sext' 'sext_ln813_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8695 [1/1] (1.11ns)   --->   "%add_ln813_3236 = add i7 %sext_ln17_1139, i7 %sext_ln17_1172"   --->   Operation 8695 'add' 'add_ln813_3236' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8696 [1/1] (0.00ns)   --->   "%sext_ln813_1910 = sext i7 %add_ln813_3236"   --->   Operation 8696 'sext' 'sext_ln813_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8697 [1/1] (1.20ns)   --->   "%add_ln813_3237 = add i8 %sext_ln813_1910, i8 %sext_ln813_1909"   --->   Operation 8697 'add' 'add_ln813_3237' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8698 [1/1] (1.11ns)   --->   "%add_ln813_3238 = add i7 %sext_ln17_1245, i7 %sext_ln17_1283"   --->   Operation 8698 'add' 'add_ln813_3238' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8699 [1/1] (0.00ns)   --->   "%sext_ln813_1911 = sext i7 %add_ln813_3238"   --->   Operation 8699 'sext' 'sext_ln813_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8700 [1/1] (1.11ns)   --->   "%add_ln813_3239 = add i7 %sext_ln17_1300, i7 %sext_ln17_1310"   --->   Operation 8700 'add' 'add_ln813_3239' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8701 [1/1] (0.00ns)   --->   "%sext_ln813_1912 = sext i7 %add_ln813_3239"   --->   Operation 8701 'sext' 'sext_ln813_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8702 [1/1] (1.20ns)   --->   "%add_ln813_3240 = add i8 %sext_ln813_1912, i8 %sext_ln813_1911"   --->   Operation 8702 'add' 'add_ln813_3240' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8703 [1/1] (1.11ns)   --->   "%add_ln813_3242 = add i7 %sext_ln17_1334, i7 %sext_ln17_1352"   --->   Operation 8703 'add' 'add_ln813_3242' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8704 [1/1] (1.03ns)   --->   "%add_ln813_3243 = add i6 %sext_ln813_1898, i6 %sext_ln17_69"   --->   Operation 8704 'add' 'add_ln813_3243' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8705 [1/1] (1.03ns)   --->   "%add_ln813_3245 = add i6 %sext_ln17_100, i6 %sext_ln17_132"   --->   Operation 8705 'add' 'add_ln813_3245' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8706 [1/1] (0.00ns)   --->   "%sext_ln813_1915 = sext i6 %add_ln813_3245"   --->   Operation 8706 'sext' 'sext_ln813_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8707 [1/1] (1.03ns)   --->   "%add_ln813_3246 = add i6 %sext_ln17_285, i6 %sext_ln17_371"   --->   Operation 8707 'add' 'add_ln813_3246' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8708 [1/1] (0.00ns)   --->   "%sext_ln813_1916 = sext i6 %add_ln813_3246"   --->   Operation 8708 'sext' 'sext_ln813_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8709 [1/1] (1.11ns)   --->   "%add_ln813_3247 = add i7 %sext_ln813_1916, i7 %sext_ln17_249"   --->   Operation 8709 'add' 'add_ln813_3247' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8710 [1/1] (0.00ns)   --->   "%sext_ln813_1917 = sext i7 %add_ln813_3247"   --->   Operation 8710 'sext' 'sext_ln813_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8711 [1/1] (1.20ns)   --->   "%add_ln813_3248 = add i8 %sext_ln813_1917, i8 %sext_ln813_1915"   --->   Operation 8711 'add' 'add_ln813_3248' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8712 [1/1] (1.03ns)   --->   "%add_ln813_3253 = add i6 %sext_ln17_502, i6 %sext_ln17_614"   --->   Operation 8712 'add' 'add_ln813_3253' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8713 [1/1] (0.00ns)   --->   "%sext_ln813_1918 = sext i6 %add_ln813_3253"   --->   Operation 8713 'sext' 'sext_ln813_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8714 [1/1] (1.11ns)   --->   "%add_ln813_3254 = add i7 %sext_ln813_1918, i7 %sext_ln813_752"   --->   Operation 8714 'add' 'add_ln813_3254' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8715 [1/1] (1.03ns)   --->   "%add_ln813_3255 = add i6 %sext_ln17_620, i6 %sext_ln17_665"   --->   Operation 8715 'add' 'add_ln813_3255' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8716 [1/1] (0.00ns)   --->   "%sext_ln813_1920 = sext i6 %add_ln813_3255"   --->   Operation 8716 'sext' 'sext_ln813_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8717 [1/1] (1.03ns)   --->   "%add_ln813_3256 = add i6 %sext_ln17_699, i6 %sext_ln17_738"   --->   Operation 8717 'add' 'add_ln813_3256' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8718 [1/1] (0.00ns)   --->   "%sext_ln813_1921 = sext i6 %add_ln813_3256"   --->   Operation 8718 'sext' 'sext_ln813_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8719 [1/1] (1.11ns)   --->   "%add_ln813_3257 = add i7 %sext_ln813_1921, i7 %sext_ln813_1920"   --->   Operation 8719 'add' 'add_ln813_3257' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8720 [1/1] (1.03ns)   --->   "%add_ln813_3259 = add i6 %sext_ln17_763, i6 %sext_ln17_774"   --->   Operation 8720 'add' 'add_ln813_3259' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8721 [1/1] (0.00ns)   --->   "%sext_ln813_1923 = sext i6 %add_ln813_3259"   --->   Operation 8721 'sext' 'sext_ln813_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8722 [1/1] (1.03ns)   --->   "%add_ln813_3260 = add i6 %sext_ln17_879, i6 %sext_ln17_919"   --->   Operation 8722 'add' 'add_ln813_3260' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8723 [1/1] (0.00ns)   --->   "%sext_ln813_1924 = sext i6 %add_ln813_3260"   --->   Operation 8723 'sext' 'sext_ln813_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8724 [1/1] (1.11ns)   --->   "%add_ln813_3261 = add i7 %sext_ln813_1924, i7 %sext_ln813_1923"   --->   Operation 8724 'add' 'add_ln813_3261' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8725 [1/1] (1.03ns)   --->   "%add_ln813_3262 = add i6 %sext_ln17_953, i6 %sext_ln17_1031"   --->   Operation 8725 'add' 'add_ln813_3262' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8726 [1/1] (0.00ns)   --->   "%sext_ln813_1926 = sext i6 %add_ln813_3262"   --->   Operation 8726 'sext' 'sext_ln813_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8727 [1/1] (1.03ns)   --->   "%add_ln813_3263 = add i6 %sext_ln17_1048, i6 %sext_ln17_1061"   --->   Operation 8727 'add' 'add_ln813_3263' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8728 [1/1] (0.00ns)   --->   "%sext_ln813_1927 = sext i6 %add_ln813_3263"   --->   Operation 8728 'sext' 'sext_ln813_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8729 [1/1] (1.11ns)   --->   "%add_ln813_3264 = add i7 %sext_ln813_1927, i7 %sext_ln813_1926"   --->   Operation 8729 'add' 'add_ln813_3264' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8730 [1/1] (1.03ns)   --->   "%add_ln813_3267 = add i6 %sext_ln17_1154, i6 %sext_ln17_1155"   --->   Operation 8730 'add' 'add_ln813_3267' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8731 [1/1] (0.00ns)   --->   "%sext_ln813_1929 = sext i6 %add_ln813_3267"   --->   Operation 8731 'sext' 'sext_ln813_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8732 [1/1] (1.03ns)   --->   "%add_ln813_3268 = add i6 %sext_ln17_1187, i6 %sext_ln17_1263"   --->   Operation 8732 'add' 'add_ln813_3268' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8733 [1/1] (0.00ns)   --->   "%sext_ln813_1930 = sext i6 %add_ln813_3268"   --->   Operation 8733 'sext' 'sext_ln813_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8734 [1/1] (1.11ns)   --->   "%add_ln813_3269 = add i7 %sext_ln813_1930, i7 %sext_ln813_1929"   --->   Operation 8734 'add' 'add_ln813_3269' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8735 [1/1] (0.94ns)   --->   "%add_ln813_3270 = add i5 %sext_ln17_55, i5 %sext_ln17_74"   --->   Operation 8735 'add' 'add_ln813_3270' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8736 [1/1] (0.00ns)   --->   "%sext_ln813_1932 = sext i5 %add_ln813_3270"   --->   Operation 8736 'sext' 'sext_ln813_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8737 [1/1] (0.94ns)   --->   "%add_ln813_3271 = add i5 %sext_ln17_81, i5 %sext_ln17_119"   --->   Operation 8737 'add' 'add_ln813_3271' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8738 [1/1] (0.00ns)   --->   "%sext_ln813_1933 = sext i5 %add_ln813_3271"   --->   Operation 8738 'sext' 'sext_ln813_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8739 [1/1] (1.03ns)   --->   "%add_ln813_3272 = add i6 %sext_ln813_1933, i6 %sext_ln813_1932"   --->   Operation 8739 'add' 'add_ln813_3272' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8740 [1/1] (0.94ns)   --->   "%add_ln813_3274 = add i5 %sext_ln17_145, i5 %sext_ln17_224"   --->   Operation 8740 'add' 'add_ln813_3274' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8741 [1/1] (0.00ns)   --->   "%sext_ln813_1935 = sext i5 %add_ln813_3274"   --->   Operation 8741 'sext' 'sext_ln813_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8742 [1/1] (0.94ns)   --->   "%add_ln813_3275 = add i5 %sext_ln17_225, i5 %sext_ln17_268"   --->   Operation 8742 'add' 'add_ln813_3275' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8743 [1/1] (0.00ns)   --->   "%sext_ln813_1936 = sext i5 %add_ln813_3275"   --->   Operation 8743 'sext' 'sext_ln813_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8744 [1/1] (1.03ns)   --->   "%add_ln813_3276 = add i6 %sext_ln813_1936, i6 %sext_ln813_1935"   --->   Operation 8744 'add' 'add_ln813_3276' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8745 [1/1] (0.94ns)   --->   "%add_ln813_3277 = add i5 %sext_ln17_297, i5 %sext_ln17_313"   --->   Operation 8745 'add' 'add_ln813_3277' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8746 [1/1] (0.94ns)   --->   "%add_ln813_3278 = add i5 %sext_ln17_332, i5 %sext_ln17_352"   --->   Operation 8746 'add' 'add_ln813_3278' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8747 [1/1] (0.00ns)   --->   "%sext_ln813_1939 = sext i5 %add_ln813_3278"   --->   Operation 8747 'sext' 'sext_ln813_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8748 [1/1] (1.03ns)   --->   "%add_ln813_3279 = add i6 %sext_ln813_1939, i6 %sext_ln17_327"   --->   Operation 8748 'add' 'add_ln813_3279' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8749 [1/1] (0.94ns)   --->   "%add_ln813_3284 = add i5 %sext_ln17_406, i5 %sext_ln17_418"   --->   Operation 8749 'add' 'add_ln813_3284' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8750 [1/1] (0.00ns)   --->   "%sext_ln813_1942 = sext i5 %add_ln813_3284"   --->   Operation 8750 'sext' 'sext_ln813_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8751 [1/1] (0.94ns)   --->   "%add_ln813_3285 = add i5 %sext_ln17_458, i5 %sext_ln17_530"   --->   Operation 8751 'add' 'add_ln813_3285' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8752 [1/1] (0.00ns)   --->   "%sext_ln813_1943 = sext i5 %add_ln813_3285"   --->   Operation 8752 'sext' 'sext_ln813_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8753 [1/1] (1.03ns)   --->   "%add_ln813_3286 = add i6 %sext_ln813_1943, i6 %sext_ln813_1942"   --->   Operation 8753 'add' 'add_ln813_3286' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8754 [1/1] (0.94ns)   --->   "%add_ln813_3287 = add i5 %sext_ln17_685, i5 %sext_ln17_691"   --->   Operation 8754 'add' 'add_ln813_3287' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8755 [1/1] (0.00ns)   --->   "%sext_ln813_1945 = sext i5 %add_ln813_3287"   --->   Operation 8755 'sext' 'sext_ln813_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8756 [1/1] (0.94ns)   --->   "%add_ln813_3288 = add i5 %sext_ln17_710, i5 %sext_ln17_726"   --->   Operation 8756 'add' 'add_ln813_3288' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8757 [1/1] (0.00ns)   --->   "%sext_ln813_1946 = sext i5 %add_ln813_3288"   --->   Operation 8757 'sext' 'sext_ln813_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8758 [1/1] (1.03ns)   --->   "%add_ln813_3289 = add i6 %sext_ln813_1946, i6 %sext_ln813_1945"   --->   Operation 8758 'add' 'add_ln813_3289' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8759 [1/1] (0.94ns)   --->   "%add_ln813_3291 = add i5 %sext_ln17_791, i5 %sext_ln17_799"   --->   Operation 8759 'add' 'add_ln813_3291' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8760 [1/1] (0.00ns)   --->   "%sext_ln813_1949 = sext i5 %add_ln813_3291"   --->   Operation 8760 'sext' 'sext_ln813_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8761 [1/1] (0.94ns)   --->   "%add_ln813_3292 = add i5 %sext_ln17_822, i5 %sext_ln17_832"   --->   Operation 8761 'add' 'add_ln813_3292' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8762 [1/1] (0.00ns)   --->   "%sext_ln813_1950 = sext i5 %add_ln813_3292"   --->   Operation 8762 'sext' 'sext_ln813_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8763 [1/1] (1.03ns)   --->   "%add_ln813_3293 = add i6 %sext_ln813_1950, i6 %sext_ln813_1949"   --->   Operation 8763 'add' 'add_ln813_3293' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8764 [1/1] (0.94ns)   --->   "%add_ln813_3294 = add i5 %sext_ln17_861, i5 %sext_ln17_873"   --->   Operation 8764 'add' 'add_ln813_3294' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8765 [1/1] (0.00ns)   --->   "%sext_ln813_1952 = sext i5 %add_ln813_3294"   --->   Operation 8765 'sext' 'sext_ln813_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8766 [1/1] (0.94ns)   --->   "%add_ln813_3295 = add i5 %sext_ln17_905, i5 %sext_ln17_983"   --->   Operation 8766 'add' 'add_ln813_3295' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8767 [1/1] (0.00ns)   --->   "%sext_ln813_1953 = sext i5 %add_ln813_3295"   --->   Operation 8767 'sext' 'sext_ln813_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8768 [1/1] (1.03ns)   --->   "%add_ln813_3296 = add i6 %sext_ln813_1953, i6 %sext_ln813_1952"   --->   Operation 8768 'add' 'add_ln813_3296' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8769 [1/1] (0.94ns)   --->   "%add_ln813_3299 = add i5 %sext_ln17_1016, i5 %sext_ln17_1204"   --->   Operation 8769 'add' 'add_ln813_3299' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8770 [1/1] (0.00ns)   --->   "%sext_ln813_1956 = sext i5 %add_ln813_3299"   --->   Operation 8770 'sext' 'sext_ln813_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8771 [1/1] (0.94ns)   --->   "%add_ln813_3300 = add i5 %sext_ln17_1231, i5 %sext_ln17_1267"   --->   Operation 8771 'add' 'add_ln813_3300' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8772 [1/1] (0.00ns)   --->   "%sext_ln813_1957 = sext i5 %add_ln813_3300"   --->   Operation 8772 'sext' 'sext_ln813_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8773 [1/1] (1.03ns)   --->   "%add_ln813_3301 = add i6 %sext_ln813_1957, i6 %sext_ln813_1956"   --->   Operation 8773 'add' 'add_ln813_3301' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8774 [1/1] (0.94ns)   --->   "%add_ln813_3302 = add i5 %sext_ln17_1326, i5 %sext_ln17_33"   --->   Operation 8774 'add' 'add_ln813_3302' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8775 [1/1] (0.00ns)   --->   "%sext_ln813_1959 = sext i5 %add_ln813_3302"   --->   Operation 8775 'sext' 'sext_ln813_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8776 [1/1] (0.83ns)   --->   "%add_ln813_3303 = add i4 %sext_ln17_189, i4 %sext_ln17_242"   --->   Operation 8776 'add' 'add_ln813_3303' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8777 [1/1] (0.00ns)   --->   "%sext_ln813_1960 = sext i4 %add_ln813_3303"   --->   Operation 8777 'sext' 'sext_ln813_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8778 [1/1] (1.03ns)   --->   "%add_ln813_3304 = add i6 %sext_ln813_1960, i6 %sext_ln813_1959"   --->   Operation 8778 'add' 'add_ln813_3304' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8779 [1/1] (0.83ns)   --->   "%add_ln813_3306 = add i4 %sext_ln17_769, i4 %sext_ln17_804"   --->   Operation 8779 'add' 'add_ln813_3306' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8780 [1/1] (0.00ns)   --->   "%sext_ln813_1963 = sext i4 %add_ln813_3306"   --->   Operation 8780 'sext' 'sext_ln813_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8781 [1/1] (0.83ns)   --->   "%add_ln813_3307 = add i4 %sext_ln17_830, i4 %sext_ln17_1066"   --->   Operation 8781 'add' 'add_ln813_3307' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8782 [1/1] (0.00ns)   --->   "%sext_ln813_1964 = sext i4 %add_ln813_3307"   --->   Operation 8782 'sext' 'sext_ln813_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8783 [1/1] (0.94ns)   --->   "%add_ln813_3308 = add i5 %sext_ln813_1964, i5 %sext_ln813_1963"   --->   Operation 8783 'add' 'add_ln813_3308' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8784 [1/1] (0.00ns)   --->   "%sext_ln813_1965 = sext i5 %add_ln813_3308"   --->   Operation 8784 'sext' 'sext_ln813_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8785 [1/1] (0.83ns)   --->   "%add_ln813_3309 = add i4 %sext_ln17_1092, i4 %sext_ln17_1164"   --->   Operation 8785 'add' 'add_ln813_3309' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8786 [1/1] (0.00ns)   --->   "%sext_ln813_1966 = sext i4 %add_ln813_3309"   --->   Operation 8786 'sext' 'sext_ln813_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8787 [1/1] (0.83ns)   --->   "%add_ln813_3310 = add i4 %sext_ln17_1274, i4 %sext_ln17_1301"   --->   Operation 8787 'add' 'add_ln813_3310' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8788 [1/1] (0.00ns)   --->   "%sext_ln813_1967 = sext i4 %add_ln813_3310"   --->   Operation 8788 'sext' 'sext_ln813_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8789 [1/1] (0.94ns)   --->   "%add_ln813_3311 = add i5 %sext_ln813_1967, i5 %sext_ln17_1242"   --->   Operation 8789 'add' 'add_ln813_3311' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8790 [1/1] (0.00ns)   --->   "%sext_ln813_1968 = sext i5 %add_ln813_3311"   --->   Operation 8790 'sext' 'sext_ln813_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8791 [1/1] (1.03ns)   --->   "%add_ln813_3312 = add i6 %sext_ln813_1968, i6 %sext_ln813_1966"   --->   Operation 8791 'add' 'add_ln813_3312' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8792 [1/1] (0.00ns)   --->   "%sext_ln813_1969 = sext i6 %add_ln813_3312"   --->   Operation 8792 'sext' 'sext_ln813_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8793 [1/1] (1.11ns)   --->   "%add_ln813_3313 = add i7 %sext_ln813_1969, i7 %sext_ln813_1965"   --->   Operation 8793 'add' 'add_ln813_3313' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8794 [1/1] (1.11ns)   --->   "%add_ln813_3343 = add i7 %sext_ln17_768, i7 %sext_ln17_781"   --->   Operation 8794 'add' 'add_ln813_3343' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8795 [1/1] (0.00ns)   --->   "%sext_ln813_1985 = sext i7 %add_ln813_3343"   --->   Operation 8795 'sext' 'sext_ln813_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3344 = add i8 %sext_ln813_1757, i8 %sext_ln818_167"   --->   Operation 8796 'add' 'add_ln813_3344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8797 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3345 = add i8 %add_ln813_3344, i8 %sext_ln813_1985"   --->   Operation 8797 'add' 'add_ln813_3345' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8798 [1/1] (1.11ns)   --->   "%add_ln813_3350 = add i7 %sext_ln17_1020, i7 %sext_ln17_1040"   --->   Operation 8798 'add' 'add_ln813_3350' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8799 [1/1] (1.11ns)   --->   "%add_ln813_3352 = add i7 %sext_ln17_1073, i7 %sext_ln17_1090"   --->   Operation 8799 'add' 'add_ln813_3352' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8800 [1/1] (1.11ns)   --->   "%add_ln813_3353 = add i7 %sext_ln17_1105, i7 %sext_ln17_1112"   --->   Operation 8800 'add' 'add_ln813_3353' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8801 [1/1] (1.11ns)   --->   "%add_ln813_3356 = add i7 %sext_ln17_1123, i7 %sext_ln17_1149"   --->   Operation 8801 'add' 'add_ln813_3356' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8802 [1/1] (1.11ns)   --->   "%add_ln813_3357 = add i7 %sext_ln17_1180, i7 %sext_ln17_1183"   --->   Operation 8802 'add' 'add_ln813_3357' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8803 [1/1] (1.11ns)   --->   "%add_ln813_3359 = add i7 %sext_ln17_1210, i7 %sext_ln17_1220"   --->   Operation 8803 'add' 'add_ln813_3359' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8804 [1/1] (1.11ns)   --->   "%add_ln813_3360 = add i7 %sext_ln17_1261, i7 %sext_ln17_1264"   --->   Operation 8804 'add' 'add_ln813_3360' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8805 [1/1] (1.11ns)   --->   "%add_ln813_3365 = add i7 %sext_ln17_1283, i7 %sext_ln17_1299"   --->   Operation 8805 'add' 'add_ln813_3365' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8806 [1/1] (0.00ns)   --->   "%sext_ln813_1994 = sext i7 %add_ln813_3365"   --->   Operation 8806 'sext' 'sext_ln813_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8807 [1/1] (1.11ns)   --->   "%add_ln813_3366 = add i7 %sext_ln17_1302, i7 %sext_ln17_1312"   --->   Operation 8807 'add' 'add_ln813_3366' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8808 [1/1] (0.00ns)   --->   "%sext_ln813_1995 = sext i7 %add_ln813_3366"   --->   Operation 8808 'sext' 'sext_ln813_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8809 [1/1] (1.20ns)   --->   "%add_ln813_3367 = add i8 %sext_ln813_1995, i8 %sext_ln813_1994"   --->   Operation 8809 'add' 'add_ln813_3367' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8810 [1/1] (1.11ns)   --->   "%add_ln813_3368 = add i7 %sext_ln17_1338, i7 %sext_ln17_1356"   --->   Operation 8810 'add' 'add_ln813_3368' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8811 [1/1] (0.00ns)   --->   "%sext_ln813_1996 = sext i7 %add_ln813_3368"   --->   Operation 8811 'sext' 'sext_ln813_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8812 [1/1] (1.03ns)   --->   "%add_ln813_3369 = add i6 %sext_ln17_45, i6 %sext_ln17_69"   --->   Operation 8812 'add' 'add_ln813_3369' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8813 [1/1] (0.00ns)   --->   "%sext_ln813_1997 = sext i6 %add_ln813_3369"   --->   Operation 8813 'sext' 'sext_ln813_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8814 [1/1] (1.20ns)   --->   "%add_ln813_3370 = add i8 %sext_ln813_1997, i8 %sext_ln813_1996"   --->   Operation 8814 'add' 'add_ln813_3370' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8815 [1/1] (1.03ns)   --->   "%add_ln813_3372 = add i6 %sext_ln17_78, i6 %sext_ln17_96"   --->   Operation 8815 'add' 'add_ln813_3372' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8816 [1/1] (0.00ns)   --->   "%sext_ln813_1998 = sext i6 %add_ln813_3372"   --->   Operation 8816 'sext' 'sext_ln813_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8817 [1/1] (1.03ns)   --->   "%add_ln813_3373 = add i6 %sext_ln17_133, i6 %sext_ln17_147"   --->   Operation 8817 'add' 'add_ln813_3373' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8818 [1/1] (0.00ns)   --->   "%sext_ln813_1999 = sext i6 %add_ln813_3373"   --->   Operation 8818 'sext' 'sext_ln813_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8819 [1/1] (1.11ns)   --->   "%add_ln813_3374 = add i7 %sext_ln813_1999, i7 %sext_ln813_1998"   --->   Operation 8819 'add' 'add_ln813_3374' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8820 [1/1] (1.03ns)   --->   "%add_ln813_3375 = add i6 %sext_ln17_243, i6 %sext_ln17_255"   --->   Operation 8820 'add' 'add_ln813_3375' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8821 [1/1] (1.03ns)   --->   "%add_ln813_3376 = add i6 %sext_ln17_308, i6 %sext_ln17_365"   --->   Operation 8821 'add' 'add_ln813_3376' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8822 [1/1] (0.00ns)   --->   "%sext_ln813_2002 = sext i6 %add_ln813_3376"   --->   Operation 8822 'sext' 'sext_ln813_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8823 [1/1] (1.11ns)   --->   "%add_ln813_3377 = add i7 %sext_ln813_2002, i7 %sext_ln17_283"   --->   Operation 8823 'add' 'add_ln813_3377' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8824 [1/1] (1.03ns)   --->   "%add_ln813_3383 = add i6 %sext_ln17_412, i6 %sext_ln17_575"   --->   Operation 8824 'add' 'add_ln813_3383' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8825 [1/1] (0.00ns)   --->   "%sext_ln813_2004 = sext i6 %add_ln813_3383"   --->   Operation 8825 'sext' 'sext_ln813_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8826 [1/1] (1.03ns)   --->   "%add_ln813_3384 = add i6 %sext_ln17_596, i6 %sext_ln17_613"   --->   Operation 8826 'add' 'add_ln813_3384' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8827 [1/1] (0.00ns)   --->   "%sext_ln813_2005 = sext i6 %add_ln813_3384"   --->   Operation 8827 'sext' 'sext_ln813_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8828 [1/1] (1.11ns)   --->   "%add_ln813_3385 = add i7 %sext_ln813_2005, i7 %sext_ln813_2004"   --->   Operation 8828 'add' 'add_ln813_3385' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8829 [1/1] (1.03ns)   --->   "%add_ln813_3386 = add i6 %sext_ln17_681, i6 %sext_ln17_790"   --->   Operation 8829 'add' 'add_ln813_3386' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8830 [1/1] (0.00ns)   --->   "%sext_ln813_2007 = sext i6 %add_ln813_3386"   --->   Operation 8830 'sext' 'sext_ln813_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8831 [1/1] (1.03ns)   --->   "%add_ln813_3387 = add i6 %sext_ln17_795, i6 %sext_ln17_908"   --->   Operation 8831 'add' 'add_ln813_3387' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8832 [1/1] (0.00ns)   --->   "%sext_ln813_2008 = sext i6 %add_ln813_3387"   --->   Operation 8832 'sext' 'sext_ln813_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8833 [1/1] (1.11ns)   --->   "%add_ln813_3388 = add i7 %sext_ln813_2008, i7 %sext_ln813_2007"   --->   Operation 8833 'add' 'add_ln813_3388' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8834 [1/1] (1.03ns)   --->   "%add_ln813_3390 = add i6 %sext_ln17_940, i6 %sext_ln17_988"   --->   Operation 8834 'add' 'add_ln813_3390' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8835 [1/1] (0.00ns)   --->   "%sext_ln813_2010 = sext i6 %add_ln813_3390"   --->   Operation 8835 'sext' 'sext_ln813_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8836 [1/1] (1.03ns)   --->   "%add_ln813_3391 = add i6 %sext_ln17_991, i6 %sext_ln17_1141"   --->   Operation 8836 'add' 'add_ln813_3391' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8837 [1/1] (0.00ns)   --->   "%sext_ln813_2011 = sext i6 %add_ln813_3391"   --->   Operation 8837 'sext' 'sext_ln813_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8838 [1/1] (1.11ns)   --->   "%add_ln813_3392 = add i7 %sext_ln813_2011, i7 %sext_ln813_2010"   --->   Operation 8838 'add' 'add_ln813_3392' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8839 [1/1] (1.03ns)   --->   "%add_ln813_3393 = add i6 %sext_ln17_1171, i6 %sext_ln17_1191"   --->   Operation 8839 'add' 'add_ln813_3393' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8840 [1/1] (0.00ns)   --->   "%sext_ln813_2013 = sext i6 %add_ln813_3393"   --->   Operation 8840 'sext' 'sext_ln813_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8841 [1/1] (1.03ns)   --->   "%add_ln813_3394 = add i6 %sext_ln17_1208, i6 %sext_ln17_1279"   --->   Operation 8841 'add' 'add_ln813_3394' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8842 [1/1] (0.00ns)   --->   "%sext_ln813_2014 = sext i6 %add_ln813_3394"   --->   Operation 8842 'sext' 'sext_ln813_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8843 [1/1] (1.11ns)   --->   "%add_ln813_3395 = add i7 %sext_ln813_2014, i7 %sext_ln813_2013"   --->   Operation 8843 'add' 'add_ln813_3395' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8844 [1/1] (0.94ns)   --->   "%add_ln813_3398 = add i5 %sext_ln17_13, i5 28"   --->   Operation 8844 'add' 'add_ln813_3398' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8845 [1/1] (0.00ns)   --->   "%sext_ln813_2016 = sext i5 %add_ln813_3398"   --->   Operation 8845 'sext' 'sext_ln813_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8846 [1/1] (0.94ns)   --->   "%add_ln813_3399 = add i5 %sext_ln17_29, i5 %sext_ln17_101"   --->   Operation 8846 'add' 'add_ln813_3399' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8847 [1/1] (0.00ns)   --->   "%sext_ln813_2017 = sext i5 %add_ln813_3399"   --->   Operation 8847 'sext' 'sext_ln813_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8848 [1/1] (1.03ns)   --->   "%add_ln813_3400 = add i6 %sext_ln813_2017, i6 %sext_ln813_2016"   --->   Operation 8848 'add' 'add_ln813_3400' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8849 [1/1] (0.94ns)   --->   "%add_ln813_3401 = add i5 %sext_ln17_184, i5 %sext_ln17_195"   --->   Operation 8849 'add' 'add_ln813_3401' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8850 [1/1] (0.00ns)   --->   "%sext_ln813_2019 = sext i5 %add_ln813_3401"   --->   Operation 8850 'sext' 'sext_ln813_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8851 [1/1] (0.94ns)   --->   "%add_ln813_3402 = add i5 %sext_ln17_203, i5 %sext_ln17_217"   --->   Operation 8851 'add' 'add_ln813_3402' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8852 [1/1] (0.00ns)   --->   "%sext_ln813_2020 = sext i5 %add_ln813_3402"   --->   Operation 8852 'sext' 'sext_ln813_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8853 [1/1] (1.03ns)   --->   "%add_ln813_3403 = add i6 %sext_ln813_2020, i6 %sext_ln813_2019"   --->   Operation 8853 'add' 'add_ln813_3403' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8854 [1/1] (0.94ns)   --->   "%add_ln813_3405 = add i5 %sext_ln17_225, i5 %sext_ln17_334"   --->   Operation 8854 'add' 'add_ln813_3405' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8855 [1/1] (0.00ns)   --->   "%sext_ln813_2023 = sext i5 %add_ln813_3405"   --->   Operation 8855 'sext' 'sext_ln813_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8856 [1/1] (0.94ns)   --->   "%add_ln813_3406 = add i5 %sext_ln17_361, i5 %sext_ln17_418"   --->   Operation 8856 'add' 'add_ln813_3406' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8857 [1/1] (0.00ns)   --->   "%sext_ln813_2024 = sext i5 %add_ln813_3406"   --->   Operation 8857 'sext' 'sext_ln813_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8858 [1/1] (1.03ns)   --->   "%add_ln813_3407 = add i6 %sext_ln813_2024, i6 %sext_ln813_2023"   --->   Operation 8858 'add' 'add_ln813_3407' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8859 [1/1] (0.94ns)   --->   "%add_ln813_3408 = add i5 %sext_ln17_452, i5 %sext_ln17_493"   --->   Operation 8859 'add' 'add_ln813_3408' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8860 [1/1] (0.94ns)   --->   "%add_ln813_3409 = add i5 %sext_ln17_594, i5 %sext_ln17_644"   --->   Operation 8860 'add' 'add_ln813_3409' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8861 [1/1] (0.00ns)   --->   "%sext_ln813_2027 = sext i5 %add_ln813_3409"   --->   Operation 8861 'sext' 'sext_ln813_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8862 [1/1] (1.03ns)   --->   "%add_ln813_3410 = add i6 %sext_ln813_2027, i6 %sext_ln17_576"   --->   Operation 8862 'add' 'add_ln813_3410' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8863 [1/1] (0.94ns)   --->   "%add_ln813_3415 = add i5 %sext_ln17_721, i5 %sext_ln17_742"   --->   Operation 8863 'add' 'add_ln813_3415' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8864 [1/1] (0.00ns)   --->   "%sext_ln813_2030 = sext i5 %add_ln813_3415"   --->   Operation 8864 'sext' 'sext_ln813_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8865 [1/1] (0.94ns)   --->   "%add_ln813_3416 = add i5 %sext_ln17_756, i5 %sext_ln17_822"   --->   Operation 8865 'add' 'add_ln813_3416' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8866 [1/1] (0.00ns)   --->   "%sext_ln813_2031 = sext i5 %add_ln813_3416"   --->   Operation 8866 'sext' 'sext_ln813_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8867 [1/1] (1.03ns)   --->   "%add_ln813_3417 = add i6 %sext_ln813_2031, i6 %sext_ln813_2030"   --->   Operation 8867 'add' 'add_ln813_3417' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8868 [1/1] (0.94ns)   --->   "%add_ln813_3418 = add i5 %sext_ln17_825, i5 %sext_ln17_853"   --->   Operation 8868 'add' 'add_ln813_3418' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8869 [1/1] (0.00ns)   --->   "%sext_ln813_2033 = sext i5 %add_ln813_3418"   --->   Operation 8869 'sext' 'sext_ln813_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8870 [1/1] (0.94ns)   --->   "%add_ln813_3419 = add i5 %sext_ln17_884, i5 %sext_ln17_893"   --->   Operation 8870 'add' 'add_ln813_3419' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8871 [1/1] (0.00ns)   --->   "%sext_ln813_2034 = sext i5 %add_ln813_3419"   --->   Operation 8871 'sext' 'sext_ln813_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8872 [1/1] (1.03ns)   --->   "%add_ln813_3420 = add i6 %sext_ln813_2034, i6 %sext_ln813_2033"   --->   Operation 8872 'add' 'add_ln813_3420' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8873 [1/1] (0.94ns)   --->   "%add_ln813_3422 = add i5 %sext_ln17_956, i5 %sext_ln17_963"   --->   Operation 8873 'add' 'add_ln813_3422' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8874 [1/1] (0.00ns)   --->   "%sext_ln813_2037 = sext i5 %add_ln813_3422"   --->   Operation 8874 'sext' 'sext_ln813_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8875 [1/1] (1.03ns)   --->   "%add_ln813_3423 = add i6 %sext_ln813_2037, i6 %sext_ln813_1020"   --->   Operation 8875 'add' 'add_ln813_3423' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8876 [1/1] (0.94ns)   --->   "%add_ln813_3424 = add i5 %sext_ln17_1059, i5 %sext_ln17_1063"   --->   Operation 8876 'add' 'add_ln813_3424' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8877 [1/1] (0.00ns)   --->   "%sext_ln813_2039 = sext i5 %add_ln813_3424"   --->   Operation 8877 'sext' 'sext_ln813_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8878 [1/1] (0.94ns)   --->   "%add_ln813_3425 = add i5 %sext_ln17_1237, i5 %sext_ln17_57"   --->   Operation 8878 'add' 'add_ln813_3425' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8879 [1/1] (0.00ns)   --->   "%sext_ln813_2040 = sext i5 %add_ln813_3425"   --->   Operation 8879 'sext' 'sext_ln813_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8880 [1/1] (1.03ns)   --->   "%add_ln813_3426 = add i6 %sext_ln813_2040, i6 %sext_ln17_1081"   --->   Operation 8880 'add' 'add_ln813_3426' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8881 [1/1] (0.00ns)   --->   "%sext_ln813_2041 = sext i6 %add_ln813_3426"   --->   Operation 8881 'sext' 'sext_ln813_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8882 [1/1] (1.11ns)   --->   "%add_ln813_3427 = add i7 %sext_ln813_2041, i7 %sext_ln813_2039"   --->   Operation 8882 'add' 'add_ln813_3427' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8883 [1/1] (0.83ns)   --->   "%add_ln813_3430 = add i4 %sext_ln17_326, i4 %sext_ln17_399"   --->   Operation 8883 'add' 'add_ln813_3430' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8884 [1/1] (0.00ns)   --->   "%sext_ln813_2043 = sext i4 %add_ln813_3430"   --->   Operation 8884 'sext' 'sext_ln813_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8885 [1/1] (0.83ns)   --->   "%add_ln813_3431 = add i4 %sext_ln17_431, i4 %sext_ln17_456"   --->   Operation 8885 'add' 'add_ln813_3431' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8886 [1/1] (0.00ns)   --->   "%sext_ln813_2044 = sext i4 %add_ln813_3431"   --->   Operation 8886 'sext' 'sext_ln813_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8887 [1/1] (0.94ns)   --->   "%add_ln813_3432 = add i5 %sext_ln813_2044, i5 %sext_ln813_2043"   --->   Operation 8887 'add' 'add_ln813_3432' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8888 [1/1] (0.00ns)   --->   "%sext_ln813_2045 = sext i5 %add_ln813_3432"   --->   Operation 8888 'sext' 'sext_ln813_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8889 [1/1] (0.83ns)   --->   "%add_ln813_3433 = add i4 %sext_ln17_469, i4 %sext_ln17_499"   --->   Operation 8889 'add' 'add_ln813_3433' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8890 [1/1] (0.00ns)   --->   "%sext_ln813_2046 = sext i4 %add_ln813_3433"   --->   Operation 8890 'sext' 'sext_ln813_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8891 [1/1] (0.83ns)   --->   "%add_ln813_3434 = add i4 %sext_ln17_515, i4 %sext_ln17_704"   --->   Operation 8891 'add' 'add_ln813_3434' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8892 [1/1] (0.00ns)   --->   "%sext_ln813_2047 = sext i4 %add_ln813_3434"   --->   Operation 8892 'sext' 'sext_ln813_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8893 [1/1] (0.94ns)   --->   "%add_ln813_3435 = add i5 %sext_ln813_2047, i5 %sext_ln813_2046"   --->   Operation 8893 'add' 'add_ln813_3435' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8894 [1/1] (0.00ns)   --->   "%sext_ln813_2048 = sext i5 %add_ln813_3435"   --->   Operation 8894 'sext' 'sext_ln813_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8895 [1/1] (1.03ns)   --->   "%add_ln813_3436 = add i6 %sext_ln813_2048, i6 %sext_ln813_2045"   --->   Operation 8895 'add' 'add_ln813_3436' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8896 [1/1] (0.83ns)   --->   "%add_ln813_3437 = add i4 %sext_ln17_875, i4 %sext_ln17_944"   --->   Operation 8896 'add' 'add_ln813_3437' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8897 [1/1] (0.00ns)   --->   "%sext_ln813_2050 = sext i4 %add_ln813_3437"   --->   Operation 8897 'sext' 'sext_ln813_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8898 [1/1] (0.83ns)   --->   "%add_ln813_3438 = add i4 %sext_ln17_1009, i4 %sext_ln17_1015"   --->   Operation 8898 'add' 'add_ln813_3438' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8899 [1/1] (0.00ns)   --->   "%sext_ln813_2051 = sext i4 %add_ln813_3438"   --->   Operation 8899 'sext' 'sext_ln813_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8900 [1/1] (0.94ns)   --->   "%add_ln813_3439 = add i5 %sext_ln813_2051, i5 %sext_ln813_2050"   --->   Operation 8900 'add' 'add_ln813_3439' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8901 [1/1] (0.00ns)   --->   "%sext_ln813_2052 = sext i5 %add_ln813_3439"   --->   Operation 8901 'sext' 'sext_ln813_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8902 [1/1] (0.83ns)   --->   "%add_ln813_3440 = add i4 %sext_ln17_1054, i4 %sext_ln17_1127"   --->   Operation 8902 'add' 'add_ln813_3440' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8903 [1/1] (0.00ns)   --->   "%sext_ln813_2053 = sext i4 %add_ln813_3440"   --->   Operation 8903 'sext' 'sext_ln813_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8904 [1/1] (0.83ns)   --->   "%add_ln813_3441 = add i4 %sext_ln17_1322, i4 %sext_ln17_1329"   --->   Operation 8904 'add' 'add_ln813_3441' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8905 [1/1] (0.00ns)   --->   "%sext_ln813_2054 = sext i4 %add_ln813_3441"   --->   Operation 8905 'sext' 'sext_ln813_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8906 [1/1] (0.94ns)   --->   "%add_ln813_3442 = add i5 %sext_ln813_2054, i5 %sext_ln17_1247"   --->   Operation 8906 'add' 'add_ln813_3442' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8907 [1/1] (0.00ns)   --->   "%sext_ln813_2055 = sext i5 %add_ln813_3442"   --->   Operation 8907 'sext' 'sext_ln813_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8908 [1/1] (1.03ns)   --->   "%add_ln813_3443 = add i6 %sext_ln813_2055, i6 %sext_ln813_2053"   --->   Operation 8908 'add' 'add_ln813_3443' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8909 [1/1] (0.00ns)   --->   "%sext_ln813_2056 = sext i6 %add_ln813_3443"   --->   Operation 8909 'sext' 'sext_ln813_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8910 [1/1] (1.11ns)   --->   "%add_ln813_3444 = add i7 %sext_ln813_2056, i7 %sext_ln813_2052"   --->   Operation 8910 'add' 'add_ln813_3444' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8911 [1/1] (1.11ns)   --->   "%add_ln813_3450 = add i7 %sext_ln17_72, i7 %sext_ln17_89"   --->   Operation 8911 'add' 'add_ln813_3450' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8912 [1/1] (1.11ns)   --->   "%add_ln813_3459 = add i7 %sext_ln17_400, i7 %sext_ln17_454"   --->   Operation 8912 'add' 'add_ln813_3459' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8913 [1/1] (1.11ns)   --->   "%add_ln813_3473 = add i7 %sext_ln17_729, i7 %sext_ln17_779"   --->   Operation 8913 'add' 'add_ln813_3473' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8914 [1/1] (0.00ns)   --->   "%sext_ln813_2071 = sext i7 %add_ln813_3473"   --->   Operation 8914 'sext' 'sext_ln813_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8915 [1/1] (1.11ns)   --->   "%add_ln813_3474 = add i7 %sext_ln17_792, i7 %sext_ln17_820"   --->   Operation 8915 'add' 'add_ln813_3474' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8916 [1/1] (0.00ns)   --->   "%sext_ln813_2072 = sext i7 %add_ln813_3474"   --->   Operation 8916 'sext' 'sext_ln813_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8917 [1/1] (1.20ns)   --->   "%add_ln813_3475 = add i8 %sext_ln813_2072, i8 %sext_ln813_2071"   --->   Operation 8917 'add' 'add_ln813_3475' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8918 [1/1] (1.11ns)   --->   "%add_ln813_3480 = add i7 %sext_ln17_881, i7 %sext_ln17_950"   --->   Operation 8918 'add' 'add_ln813_3480' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8919 [1/1] (1.11ns)   --->   "%add_ln813_3482 = add i7 %sext_ln17_978, i7 %sext_ln17_1024"   --->   Operation 8919 'add' 'add_ln813_3482' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8920 [1/1] (1.11ns)   --->   "%add_ln813_3483 = add i7 %sext_ln17_1053, i7 %sext_ln17_1057"   --->   Operation 8920 'add' 'add_ln813_3483' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8921 [1/1] (1.11ns)   --->   "%add_ln813_3486 = add i7 %sext_ln17_1070, i7 %sext_ln17_1088"   --->   Operation 8921 'add' 'add_ln813_3486' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8922 [1/1] (1.11ns)   --->   "%add_ln813_3488 = add i7 %sext_ln17_1135, i7 %sext_ln17_1163"   --->   Operation 8922 'add' 'add_ln813_3488' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8923 [1/1] (0.00ns)   --->   "%sext_ln813_2078 = sext i7 %add_ln813_3488"   --->   Operation 8923 'sext' 'sext_ln813_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8924 [1/1] (1.11ns)   --->   "%add_ln813_3489 = add i7 %sext_ln17_1180, i7 %sext_ln17_1205"   --->   Operation 8924 'add' 'add_ln813_3489' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8925 [1/1] (0.00ns)   --->   "%sext_ln813_2079 = sext i7 %add_ln813_3489"   --->   Operation 8925 'sext' 'sext_ln813_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8926 [1/1] (1.20ns)   --->   "%add_ln813_3490 = add i8 %sext_ln813_2079, i8 %sext_ln813_2078"   --->   Operation 8926 'add' 'add_ln813_3490' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8927 [1/1] (1.11ns)   --->   "%add_ln813_3493 = add i7 %sext_ln17_1228, i7 %sext_ln17_1253"   --->   Operation 8927 'add' 'add_ln813_3493' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8928 [1/1] (0.00ns)   --->   "%sext_ln813_2080 = sext i7 %add_ln813_3493"   --->   Operation 8928 'sext' 'sext_ln813_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8929 [1/1] (1.11ns)   --->   "%add_ln813_3494 = add i7 %sext_ln17_1256, i7 %sext_ln17_1276"   --->   Operation 8929 'add' 'add_ln813_3494' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8930 [1/1] (0.00ns)   --->   "%sext_ln813_2081 = sext i7 %add_ln813_3494"   --->   Operation 8930 'sext' 'sext_ln813_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8931 [1/1] (1.20ns)   --->   "%add_ln813_3495 = add i8 %sext_ln813_2081, i8 %sext_ln813_2080"   --->   Operation 8931 'add' 'add_ln813_3495' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8932 [1/1] (1.11ns)   --->   "%add_ln813_3496 = add i7 %sext_ln17_1312, i7 %sext_ln17_1336"   --->   Operation 8932 'add' 'add_ln813_3496' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8933 [1/1] (0.00ns)   --->   "%sext_ln813_2082 = sext i7 %add_ln813_3496"   --->   Operation 8933 'sext' 'sext_ln813_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8934 [1/1] (1.11ns)   --->   "%add_ln813_3497 = add i7 %sext_ln17_1340, i7 %sext_ln17_1347"   --->   Operation 8934 'add' 'add_ln813_3497' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8935 [1/1] (0.00ns)   --->   "%sext_ln813_2083 = sext i7 %add_ln813_3497"   --->   Operation 8935 'sext' 'sext_ln813_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8936 [1/1] (1.20ns)   --->   "%add_ln813_3498 = add i8 %sext_ln813_2083, i8 %sext_ln813_2082"   --->   Operation 8936 'add' 'add_ln813_3498' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8937 [1/1] (1.03ns)   --->   "%add_ln813_3500 = add i6 %sext_ln17_34, i6 %sext_ln17_110"   --->   Operation 8937 'add' 'add_ln813_3500' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8938 [1/1] (0.00ns)   --->   "%sext_ln813_2084 = sext i6 %add_ln813_3500"   --->   Operation 8938 'sext' 'sext_ln813_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8939 [1/1] (1.03ns)   --->   "%add_ln813_3501 = add i6 %sext_ln17_122, i6 %sext_ln17_147"   --->   Operation 8939 'add' 'add_ln813_3501' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8940 [1/1] (0.00ns)   --->   "%sext_ln813_2085 = sext i6 %add_ln813_3501"   --->   Operation 8940 'sext' 'sext_ln813_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8941 [1/1] (1.11ns)   --->   "%add_ln813_3502 = add i7 %sext_ln813_2085, i7 %sext_ln813_2084"   --->   Operation 8941 'add' 'add_ln813_3502' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8942 [1/1] (1.03ns)   --->   "%add_ln813_3503 = add i6 %sext_ln17_303, i6 %sext_ln17_344"   --->   Operation 8942 'add' 'add_ln813_3503' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8943 [1/1] (0.00ns)   --->   "%sext_ln813_2088 = sext i6 %add_ln813_3503"   --->   Operation 8943 'sext' 'sext_ln813_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8944 [1/1] (1.11ns)   --->   "%add_ln813_3504 = add i7 %sext_ln813_2088, i7 %sext_ln17_218"   --->   Operation 8944 'add' 'add_ln813_3504' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8945 [1/1] (1.03ns)   --->   "%add_ln813_3510 = add i6 %sext_ln17_384, i6 %sext_ln17_437"   --->   Operation 8945 'add' 'add_ln813_3510' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8946 [1/1] (0.00ns)   --->   "%sext_ln813_2090 = sext i6 %add_ln813_3510"   --->   Operation 8946 'sext' 'sext_ln813_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8947 [1/1] (1.03ns)   --->   "%add_ln813_3511 = add i6 %sext_ln17_443, i6 %sext_ln17_471"   --->   Operation 8947 'add' 'add_ln813_3511' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8948 [1/1] (0.00ns)   --->   "%sext_ln813_2091 = sext i6 %add_ln813_3511"   --->   Operation 8948 'sext' 'sext_ln813_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8949 [1/1] (1.11ns)   --->   "%add_ln813_3512 = add i7 %sext_ln813_2091, i7 %sext_ln813_2090"   --->   Operation 8949 'add' 'add_ln813_3512' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8950 [1/1] (1.03ns)   --->   "%add_ln813_3513 = add i6 %sext_ln17_549, i6 %sext_ln17_585"   --->   Operation 8950 'add' 'add_ln813_3513' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8951 [1/1] (0.00ns)   --->   "%sext_ln813_2093 = sext i6 %add_ln813_3513"   --->   Operation 8951 'sext' 'sext_ln813_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8952 [1/1] (1.03ns)   --->   "%add_ln813_3514 = add i6 %sext_ln17_699, i6 %sext_ln17_720"   --->   Operation 8952 'add' 'add_ln813_3514' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8953 [1/1] (0.00ns)   --->   "%sext_ln813_2094 = sext i6 %add_ln813_3514"   --->   Operation 8953 'sext' 'sext_ln813_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8954 [1/1] (1.11ns)   --->   "%add_ln813_3515 = add i7 %sext_ln813_2094, i7 %sext_ln813_2093"   --->   Operation 8954 'add' 'add_ln813_3515' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8955 [1/1] (1.03ns)   --->   "%add_ln813_3517 = add i6 %sext_ln17_763, i6 %sext_ln17_795"   --->   Operation 8955 'add' 'add_ln813_3517' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8956 [1/1] (0.00ns)   --->   "%sext_ln813_2096 = sext i6 %add_ln813_3517"   --->   Operation 8956 'sext' 'sext_ln813_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8957 [1/1] (1.03ns)   --->   "%add_ln813_3518 = add i6 %sext_ln17_810, i6 %sext_ln17_838"   --->   Operation 8957 'add' 'add_ln813_3518' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8958 [1/1] (0.00ns)   --->   "%sext_ln813_2097 = sext i6 %add_ln813_3518"   --->   Operation 8958 'sext' 'sext_ln813_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8959 [1/1] (1.11ns)   --->   "%add_ln813_3519 = add i7 %sext_ln813_2097, i7 %sext_ln813_2096"   --->   Operation 8959 'add' 'add_ln813_3519' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8960 [1/1] (1.03ns)   --->   "%add_ln813_3520 = add i6 %sext_ln17_845, i6 %sext_ln17_903"   --->   Operation 8960 'add' 'add_ln813_3520' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8961 [1/1] (0.00ns)   --->   "%sext_ln813_2099 = sext i6 %add_ln813_3520"   --->   Operation 8961 'sext' 'sext_ln813_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8962 [1/1] (1.03ns)   --->   "%add_ln813_3521 = add i6 %sext_ln17_953, i6 %sext_ln17_988"   --->   Operation 8962 'add' 'add_ln813_3521' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8963 [1/1] (0.00ns)   --->   "%sext_ln813_2100 = sext i6 %add_ln813_3521"   --->   Operation 8963 'sext' 'sext_ln813_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8964 [1/1] (1.11ns)   --->   "%add_ln813_3522 = add i7 %sext_ln813_2100, i7 %sext_ln813_2099"   --->   Operation 8964 'add' 'add_ln813_3522' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8965 [1/1] (1.03ns)   --->   "%add_ln813_3525 = add i6 %sext_ln17_1121, i6 %sext_ln17_1192"   --->   Operation 8965 'add' 'add_ln813_3525' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8966 [1/1] (0.00ns)   --->   "%sext_ln813_2102 = sext i6 %add_ln813_3525"   --->   Operation 8966 'sext' 'sext_ln813_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8967 [1/1] (1.03ns)   --->   "%add_ln813_3526 = add i6 %sext_ln17_1290, i6 %sext_ln17_65"   --->   Operation 8967 'add' 'add_ln813_3526' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8968 [1/1] (0.00ns)   --->   "%sext_ln813_2103 = sext i6 %add_ln813_3526"   --->   Operation 8968 'sext' 'sext_ln813_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8969 [1/1] (1.11ns)   --->   "%add_ln813_3527 = add i7 %sext_ln813_2103, i7 %sext_ln813_2102"   --->   Operation 8969 'add' 'add_ln813_3527' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8970 [1/1] (0.94ns)   --->   "%add_ln813_3528 = add i5 %sext_ln17_97, i5 %sext_ln17_254"   --->   Operation 8970 'add' 'add_ln813_3528' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8971 [1/1] (0.00ns)   --->   "%sext_ln813_2105 = sext i5 %add_ln813_3528"   --->   Operation 8971 'sext' 'sext_ln813_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8972 [1/1] (0.94ns)   --->   "%add_ln813_3529 = add i5 %sext_ln17_289, i5 %sext_ln17_313"   --->   Operation 8972 'add' 'add_ln813_3529' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8973 [1/1] (0.00ns)   --->   "%sext_ln813_2106 = sext i5 %add_ln813_3529"   --->   Operation 8973 'sext' 'sext_ln813_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8974 [1/1] (1.03ns)   --->   "%add_ln813_3530 = add i6 %sext_ln813_2106, i6 %sext_ln813_2105"   --->   Operation 8974 'add' 'add_ln813_3530' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8975 [1/1] (0.94ns)   --->   "%add_ln813_3532 = add i5 %sext_ln17_361, i5 %sext_ln17_367"   --->   Operation 8975 'add' 'add_ln813_3532' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8976 [1/1] (0.00ns)   --->   "%sext_ln813_2108 = sext i5 %add_ln813_3532"   --->   Operation 8976 'sext' 'sext_ln813_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8977 [1/1] (0.94ns)   --->   "%add_ln813_3533 = add i5 %sext_ln17_377, i5 %sext_ln17_421"   --->   Operation 8977 'add' 'add_ln813_3533' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8978 [1/1] (0.00ns)   --->   "%sext_ln813_2109 = sext i5 %add_ln813_3533"   --->   Operation 8978 'sext' 'sext_ln813_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8979 [1/1] (1.03ns)   --->   "%add_ln813_3534 = add i6 %sext_ln813_2109, i6 %sext_ln813_2108"   --->   Operation 8979 'add' 'add_ln813_3534' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8980 [1/1] (1.03ns)   --->   "%add_ln813_3535 = add i6 %sext_ln813_859, i6 %sext_ln813_1089"   --->   Operation 8980 'add' 'add_ln813_3535' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8981 [1/1] (0.94ns)   --->   "%add_ln813_3539 = add i5 %sext_ln17_533, i5 %sext_ln17_564"   --->   Operation 8981 'add' 'add_ln813_3539' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8982 [1/1] (0.00ns)   --->   "%sext_ln813_2113 = sext i5 %add_ln813_3539"   --->   Operation 8982 'sext' 'sext_ln813_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8983 [1/1] (0.94ns)   --->   "%add_ln813_3540 = add i5 %sext_ln17_580, i5 %sext_ln17_606"   --->   Operation 8983 'add' 'add_ln813_3540' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8984 [1/1] (0.00ns)   --->   "%sext_ln813_2114 = sext i5 %add_ln813_3540"   --->   Operation 8984 'sext' 'sext_ln813_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8985 [1/1] (1.03ns)   --->   "%add_ln813_3541 = add i6 %sext_ln813_2114, i6 %sext_ln813_2113"   --->   Operation 8985 'add' 'add_ln813_3541' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8986 [1/1] (0.94ns)   --->   "%add_ln813_3542 = add i5 %sext_ln17_618, i5 %sext_ln17_642"   --->   Operation 8986 'add' 'add_ln813_3542' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8987 [1/1] (0.00ns)   --->   "%sext_ln813_2116 = sext i5 %add_ln813_3542"   --->   Operation 8987 'sext' 'sext_ln813_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8988 [1/1] (0.94ns)   --->   "%add_ln813_3543 = add i5 %sext_ln17_707, i5 %sext_ln17_736"   --->   Operation 8988 'add' 'add_ln813_3543' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8989 [1/1] (0.00ns)   --->   "%sext_ln813_2117 = sext i5 %add_ln813_3543"   --->   Operation 8989 'sext' 'sext_ln813_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8990 [1/1] (1.03ns)   --->   "%add_ln813_3544 = add i6 %sext_ln813_2117, i6 %sext_ln813_2116"   --->   Operation 8990 'add' 'add_ln813_3544' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8991 [1/1] (0.94ns)   --->   "%add_ln813_3546 = add i5 %sext_ln17_742, i5 %sext_ln17_748"   --->   Operation 8991 'add' 'add_ln813_3546' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8992 [1/1] (0.00ns)   --->   "%sext_ln813_2120 = sext i5 %add_ln813_3546"   --->   Operation 8992 'sext' 'sext_ln813_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8993 [1/1] (0.94ns)   --->   "%add_ln813_3547 = add i5 %sext_ln17_765, i5 %sext_ln17_853"   --->   Operation 8993 'add' 'add_ln813_3547' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8994 [1/1] (0.00ns)   --->   "%sext_ln813_2121 = sext i5 %add_ln813_3547"   --->   Operation 8994 'sext' 'sext_ln813_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8995 [1/1] (1.03ns)   --->   "%add_ln813_3548 = add i6 %sext_ln813_2121, i6 %sext_ln813_2120"   --->   Operation 8995 'add' 'add_ln813_3548' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8996 [1/1] (0.94ns)   --->   "%add_ln813_3549 = add i5 %sext_ln17_893, i5 %sext_ln17_920"   --->   Operation 8996 'add' 'add_ln813_3549' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8997 [1/1] (0.00ns)   --->   "%sext_ln813_2123 = sext i5 %add_ln813_3549"   --->   Operation 8997 'sext' 'sext_ln813_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8998 [1/1] (0.94ns)   --->   "%add_ln813_3550 = add i5 %sext_ln17_931, i5 %sext_ln17_939"   --->   Operation 8998 'add' 'add_ln813_3550' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8999 [1/1] (0.00ns)   --->   "%sext_ln813_2124 = sext i5 %add_ln813_3550"   --->   Operation 8999 'sext' 'sext_ln813_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9000 [1/1] (1.03ns)   --->   "%add_ln813_3551 = add i6 %sext_ln813_2124, i6 %sext_ln813_2123"   --->   Operation 9000 'add' 'add_ln813_3551' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9001 [1/1] (0.94ns)   --->   "%add_ln813_3554 = add i5 %sext_ln17_1144, i5 %sext_ln17_1223"   --->   Operation 9001 'add' 'add_ln813_3554' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9002 [1/1] (0.00ns)   --->   "%sext_ln813_2127 = sext i5 %add_ln813_3554"   --->   Operation 9002 'sext' 'sext_ln813_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9003 [1/1] (1.03ns)   --->   "%add_ln813_3555 = add i6 %sext_ln813_2127, i6 %sext_ln813_1875"   --->   Operation 9003 'add' 'add_ln813_3555' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9004 [1/1] (0.94ns)   --->   "%add_ln813_3556 = add i5 %sext_ln17_1238, i5 %sext_ln17_1294"   --->   Operation 9004 'add' 'add_ln813_3556' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9005 [1/1] (0.00ns)   --->   "%sext_ln813_2129 = sext i5 %add_ln813_3556"   --->   Operation 9005 'sext' 'sext_ln813_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9006 [1/1] (0.94ns)   --->   "%add_ln813_3557 = add i5 %sext_ln17_1308, i5 %sext_ln17_325"   --->   Operation 9006 'add' 'add_ln813_3557' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9007 [1/1] (0.00ns)   --->   "%sext_ln813_2130 = sext i5 %add_ln813_3557"   --->   Operation 9007 'sext' 'sext_ln813_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9008 [1/1] (1.03ns)   --->   "%add_ln813_3558 = add i6 %sext_ln813_2130, i6 %sext_ln813_2129"   --->   Operation 9008 'add' 'add_ln813_3558' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9009 [1/1] (0.83ns)   --->   "%add_ln813_3560 = add i4 %sext_ln17_413, i4 %sext_ln17_875"   --->   Operation 9009 'add' 'add_ln813_3560' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9010 [1/1] (0.00ns)   --->   "%sext_ln813_2133 = sext i4 %add_ln813_3560"   --->   Operation 9010 'sext' 'sext_ln813_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9011 [1/1] (0.83ns)   --->   "%add_ln813_3561 = add i4 %sext_ln17_911, i4 %sext_ln17_1015"   --->   Operation 9011 'add' 'add_ln813_3561' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9012 [1/1] (0.00ns)   --->   "%sext_ln813_2134 = sext i4 %add_ln813_3561"   --->   Operation 9012 'sext' 'sext_ln813_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9013 [1/1] (0.94ns)   --->   "%add_ln813_3562 = add i5 %sext_ln813_2134, i5 %sext_ln813_2133"   --->   Operation 9013 'add' 'add_ln813_3562' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9014 [1/1] (0.00ns)   --->   "%sext_ln813_2135 = sext i5 %add_ln813_3562"   --->   Operation 9014 'sext' 'sext_ln813_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9015 [1/1] (0.83ns)   --->   "%add_ln813_3563 = add i4 %sext_ln17_1033, i4 %sext_ln17_1045"   --->   Operation 9015 'add' 'add_ln813_3563' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9016 [1/1] (0.00ns)   --->   "%sext_ln813_2136 = sext i4 %add_ln813_3563"   --->   Operation 9016 'sext' 'sext_ln813_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9017 [1/1] (0.83ns)   --->   "%add_ln813_3564 = add i4 %sext_ln17_1147, i4 %sext_ln17_1186"   --->   Operation 9017 'add' 'add_ln813_3564' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9018 [1/1] (0.00ns)   --->   "%sext_ln813_2137 = sext i4 %add_ln813_3564"   --->   Operation 9018 'sext' 'sext_ln813_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9019 [1/1] (0.94ns)   --->   "%add_ln813_3565 = add i5 %sext_ln813_2137, i5 %sext_ln17_1075"   --->   Operation 9019 'add' 'add_ln813_3565' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9020 [1/1] (0.00ns)   --->   "%sext_ln813_2138 = sext i5 %add_ln813_3565"   --->   Operation 9020 'sext' 'sext_ln813_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9021 [1/1] (1.03ns)   --->   "%add_ln813_3566 = add i6 %sext_ln813_2138, i6 %sext_ln813_2136"   --->   Operation 9021 'add' 'add_ln813_3566' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9022 [1/1] (0.00ns)   --->   "%sext_ln813_2139 = sext i6 %add_ln813_3566"   --->   Operation 9022 'sext' 'sext_ln813_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9023 [1/1] (1.11ns)   --->   "%add_ln813_3567 = add i7 %sext_ln813_2139, i7 %sext_ln813_2135"   --->   Operation 9023 'add' 'add_ln813_3567' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9024 [1/1] (0.94ns)   --->   "%add_ln813_3572 = add i5 %sext_ln17_27, i5 28"   --->   Operation 9024 'add' 'add_ln813_3572' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9025 [1/1] (0.00ns)   --->   "%sext_ln813_2141 = sext i5 %add_ln813_3572"   --->   Operation 9025 'sext' 'sext_ln813_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9026 [1/1] (1.03ns)   --->   "%add_ln813_3573 = add i6 %sext_ln813_2141, i6 %sext_ln17_4"   --->   Operation 9026 'add' 'add_ln813_3573' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9027 [1/1] (1.11ns)   --->   "%add_ln813_3598 = add i7 %sext_ln17_584, i7 %sext_ln17_657"   --->   Operation 9027 'add' 'add_ln813_3598' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9028 [1/1] (0.00ns)   --->   "%sext_ln813_2155 = sext i7 %add_ln813_3598"   --->   Operation 9028 'sext' 'sext_ln813_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9029 [1/1] (1.11ns)   --->   "%add_ln813_3599 = add i7 %sext_ln17_706, i7 %sext_ln17_750"   --->   Operation 9029 'add' 'add_ln813_3599' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9030 [1/1] (0.00ns)   --->   "%sext_ln813_2156 = sext i7 %add_ln813_3599"   --->   Operation 9030 'sext' 'sext_ln813_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9031 [1/1] (1.20ns)   --->   "%add_ln813_3600 = add i8 %sext_ln813_2156, i8 %sext_ln813_2155"   --->   Operation 9031 'add' 'add_ln813_3600' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9032 [1/1] (1.11ns)   --->   "%add_ln813_3606 = add i7 %sext_ln17_863, i7 %sext_ln17_889"   --->   Operation 9032 'add' 'add_ln813_3606' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9033 [1/1] (1.11ns)   --->   "%add_ln813_3607 = add i7 %sext_ln17_909, i7 %sext_ln17_954"   --->   Operation 9033 'add' 'add_ln813_3607' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9034 [1/1] (1.11ns)   --->   "%add_ln813_3610 = add i7 %sext_ln17_979, i7 %sext_ln17_990"   --->   Operation 9034 'add' 'add_ln813_3610' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9035 [1/1] (1.11ns)   --->   "%add_ln813_3611 = add i7 %sext_ln17_1001, i7 %sext_ln17_1100"   --->   Operation 9035 'add' 'add_ln813_3611' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9036 [1/1] (1.11ns)   --->   "%add_ln813_3613 = add i7 %sext_ln17_1114, i7 %sext_ln17_1119"   --->   Operation 9036 'add' 'add_ln813_3613' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9037 [1/1] (0.00ns)   --->   "%sext_ln813_2162 = sext i7 %add_ln813_3613"   --->   Operation 9037 'sext' 'sext_ln813_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9038 [1/1] (1.11ns)   --->   "%add_ln813_3614 = add i7 %sext_ln17_1139, i7 %sext_ln17_1152"   --->   Operation 9038 'add' 'add_ln813_3614' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9039 [1/1] (0.00ns)   --->   "%sext_ln813_2163 = sext i7 %add_ln813_3614"   --->   Operation 9039 'sext' 'sext_ln813_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9040 [1/1] (1.20ns)   --->   "%add_ln813_3615 = add i8 %sext_ln813_2163, i8 %sext_ln813_2162"   --->   Operation 9040 'add' 'add_ln813_3615' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9041 [1/1] (1.11ns)   --->   "%add_ln813_3618 = add i7 %sext_ln17_1166, i7 %sext_ln17_1197"   --->   Operation 9041 'add' 'add_ln813_3618' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9042 [1/1] (0.00ns)   --->   "%sext_ln813_2164 = sext i7 %add_ln813_3618"   --->   Operation 9042 'sext' 'sext_ln813_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9043 [1/1] (1.11ns)   --->   "%add_ln813_3619 = add i7 %sext_ln17_1258, i7 %sext_ln17_1271"   --->   Operation 9043 'add' 'add_ln813_3619' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9044 [1/1] (0.00ns)   --->   "%sext_ln813_2165 = sext i7 %add_ln813_3619"   --->   Operation 9044 'sext' 'sext_ln813_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9045 [1/1] (1.20ns)   --->   "%add_ln813_3620 = add i8 %sext_ln813_2165, i8 %sext_ln813_2164"   --->   Operation 9045 'add' 'add_ln813_3620' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9046 [1/1] (1.11ns)   --->   "%add_ln813_3621 = add i7 %sext_ln17_1297, i7 %sext_ln17_1315"   --->   Operation 9046 'add' 'add_ln813_3621' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9047 [1/1] (0.00ns)   --->   "%sext_ln813_2166 = sext i7 %add_ln813_3621"   --->   Operation 9047 'sext' 'sext_ln813_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9048 [1/1] (1.11ns)   --->   "%add_ln813_3622 = add i7 %sext_ln17_1341, i7 %sext_ln17_1352"   --->   Operation 9048 'add' 'add_ln813_3622' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9049 [1/1] (0.00ns)   --->   "%sext_ln813_2167 = sext i7 %add_ln813_3622"   --->   Operation 9049 'sext' 'sext_ln813_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9050 [1/1] (1.20ns)   --->   "%add_ln813_3623 = add i8 %sext_ln813_2167, i8 %sext_ln813_2166"   --->   Operation 9050 'add' 'add_ln813_3623' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9051 [1/1] (1.03ns)   --->   "%add_ln813_3625 = add i6 %sext_ln17_58, i6 %sext_ln17_185"   --->   Operation 9051 'add' 'add_ln813_3625' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9052 [1/1] (0.00ns)   --->   "%sext_ln813_2168 = sext i6 %add_ln813_3625"   --->   Operation 9052 'sext' 'sext_ln813_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9053 [1/1] (1.03ns)   --->   "%add_ln813_3626 = add i6 %sext_ln17_284, i6 %sext_ln17_333"   --->   Operation 9053 'add' 'add_ln813_3626' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9054 [1/1] (0.00ns)   --->   "%sext_ln813_2169 = sext i6 %add_ln813_3626"   --->   Operation 9054 'sext' 'sext_ln813_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9055 [1/1] (1.11ns)   --->   "%add_ln813_3627 = add i7 %sext_ln813_2169, i7 %sext_ln813_2168"   --->   Operation 9055 'add' 'add_ln813_3627' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9056 [1/1] (1.03ns)   --->   "%add_ln813_3628 = add i6 %sext_ln17_380, i6 %sext_ln17_390"   --->   Operation 9056 'add' 'add_ln813_3628' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9057 [1/1] (0.00ns)   --->   "%sext_ln813_2171 = sext i6 %add_ln813_3628"   --->   Operation 9057 'sext' 'sext_ln813_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9058 [1/1] (1.03ns)   --->   "%add_ln813_3629 = add i6 %sext_ln17_527, i6 %sext_ln17_613"   --->   Operation 9058 'add' 'add_ln813_3629' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9059 [1/1] (0.00ns)   --->   "%sext_ln813_2172 = sext i6 %add_ln813_3629"   --->   Operation 9059 'sext' 'sext_ln813_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9060 [1/1] (1.11ns)   --->   "%add_ln813_3630 = add i7 %sext_ln813_2172, i7 %sext_ln813_2171"   --->   Operation 9060 'add' 'add_ln813_3630' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9061 [1/1] (1.03ns)   --->   "%add_ln813_3635 = add i6 %sext_ln17_636, i6 %sext_ln17_698"   --->   Operation 9061 'add' 'add_ln813_3635' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9062 [1/1] (0.00ns)   --->   "%sext_ln813_2174 = sext i6 %add_ln813_3635"   --->   Operation 9062 'sext' 'sext_ln813_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9063 [1/1] (1.11ns)   --->   "%add_ln813_3636 = add i7 %sext_ln813_2174, i7 %sext_ln17_619"   --->   Operation 9063 'add' 'add_ln813_3636' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9064 [1/1] (1.03ns)   --->   "%add_ln813_3637 = add i6 %sext_ln17_774, i6 %sext_ln17_826"   --->   Operation 9064 'add' 'add_ln813_3637' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9065 [1/1] (0.00ns)   --->   "%sext_ln813_2176 = sext i6 %add_ln813_3637"   --->   Operation 9065 'sext' 'sext_ln813_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9066 [1/1] (1.03ns)   --->   "%add_ln813_3638 = add i6 %sext_ln17_903, i6 %sext_ln17_940"   --->   Operation 9066 'add' 'add_ln813_3638' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9067 [1/1] (0.00ns)   --->   "%sext_ln813_2177 = sext i6 %add_ln813_3638"   --->   Operation 9067 'sext' 'sext_ln813_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9068 [1/1] (1.11ns)   --->   "%add_ln813_3639 = add i7 %sext_ln813_2177, i7 %sext_ln813_2176"   --->   Operation 9068 'add' 'add_ln813_3639' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9069 [1/1] (1.03ns)   --->   "%add_ln813_3641 = add i6 %sext_ln17_942, i6 %sext_ln17_1017"   --->   Operation 9069 'add' 'add_ln813_3641' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9070 [1/1] (0.00ns)   --->   "%sext_ln813_2179 = sext i6 %add_ln813_3641"   --->   Operation 9070 'sext' 'sext_ln813_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9071 [1/1] (1.03ns)   --->   "%add_ln813_3642 = add i6 %sext_ln17_1051, i6 %sext_ln17_1061"   --->   Operation 9071 'add' 'add_ln813_3642' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9072 [1/1] (0.00ns)   --->   "%sext_ln813_2180 = sext i6 %add_ln813_3642"   --->   Operation 9072 'sext' 'sext_ln813_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9073 [1/1] (1.11ns)   --->   "%add_ln813_3643 = add i7 %sext_ln813_2180, i7 %sext_ln813_2179"   --->   Operation 9073 'add' 'add_ln813_3643' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9074 [1/1] (1.03ns)   --->   "%add_ln813_3644 = add i6 %sext_ln17_1181, i6 %sext_ln17_1190"   --->   Operation 9074 'add' 'add_ln813_3644' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9075 [1/1] (0.00ns)   --->   "%sext_ln813_2182 = sext i6 %add_ln813_3644"   --->   Operation 9075 'sext' 'sext_ln813_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9076 [1/1] (1.03ns)   --->   "%add_ln813_3645 = add i6 %sext_ln17_1232, i6 %sext_ln17_1243"   --->   Operation 9076 'add' 'add_ln813_3645' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9077 [1/1] (0.00ns)   --->   "%sext_ln813_2183 = sext i6 %add_ln813_3645"   --->   Operation 9077 'sext' 'sext_ln813_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9078 [1/1] (1.11ns)   --->   "%add_ln813_3646 = add i7 %sext_ln813_2183, i7 %sext_ln813_2182"   --->   Operation 9078 'add' 'add_ln813_3646' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9079 [1/1] (0.94ns)   --->   "%add_ln813_3649 = add i5 %sext_ln17_81, i5 %sext_ln17_146"   --->   Operation 9079 'add' 'add_ln813_3649' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9080 [1/1] (0.00ns)   --->   "%sext_ln813_2185 = sext i5 %add_ln813_3649"   --->   Operation 9080 'sext' 'sext_ln813_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9081 [1/1] (0.94ns)   --->   "%add_ln813_3650 = add i5 %sext_ln17_162, i5 %sext_ln17_304"   --->   Operation 9081 'add' 'add_ln813_3650' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9082 [1/1] (0.00ns)   --->   "%sext_ln813_2186 = sext i5 %add_ln813_3650"   --->   Operation 9082 'sext' 'sext_ln813_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9083 [1/1] (1.03ns)   --->   "%add_ln813_3651 = add i6 %sext_ln813_2186, i6 %sext_ln813_2185"   --->   Operation 9083 'add' 'add_ln813_3651' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9084 [1/1] (0.94ns)   --->   "%add_ln813_3652 = add i5 %sext_ln17_316, i5 %sext_ln17_361"   --->   Operation 9084 'add' 'add_ln813_3652' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9085 [1/1] (0.00ns)   --->   "%sext_ln813_2188 = sext i5 %add_ln813_3652"   --->   Operation 9085 'sext' 'sext_ln813_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9086 [1/1] (0.94ns)   --->   "%add_ln813_3653 = add i5 %sext_ln17_475, i5 %sext_ln17_550"   --->   Operation 9086 'add' 'add_ln813_3653' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9087 [1/1] (0.00ns)   --->   "%sext_ln813_2189 = sext i5 %add_ln813_3653"   --->   Operation 9087 'sext' 'sext_ln813_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9088 [1/1] (1.03ns)   --->   "%add_ln813_3654 = add i6 %sext_ln813_2189, i6 %sext_ln813_2188"   --->   Operation 9088 'add' 'add_ln813_3654' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9089 [1/1] (0.94ns)   --->   "%add_ln813_3656 = add i5 %sext_ln17_627, i5 %sext_ln17_662"   --->   Operation 9089 'add' 'add_ln813_3656' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9090 [1/1] (0.00ns)   --->   "%sext_ln813_2192 = sext i5 %add_ln813_3656"   --->   Operation 9090 'sext' 'sext_ln813_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9091 [1/1] (1.03ns)   --->   "%add_ln813_3657 = add i6 %sext_ln813_1945, i6 %sext_ln813_2192"   --->   Operation 9091 'add' 'add_ln813_3657' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9092 [1/1] (0.94ns)   --->   "%add_ln813_3658 = add i5 %sext_ln17_721, i5 %sext_ln17_731"   --->   Operation 9092 'add' 'add_ln813_3658' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9093 [1/1] (0.00ns)   --->   "%sext_ln813_2194 = sext i5 %add_ln813_3658"   --->   Operation 9093 'sext' 'sext_ln813_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9094 [1/1] (0.94ns)   --->   "%add_ln813_3659 = add i5 %sext_ln17_836, i5 %sext_ln17_920"   --->   Operation 9094 'add' 'add_ln813_3659' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9095 [1/1] (0.00ns)   --->   "%sext_ln813_2195 = sext i5 %add_ln813_3659"   --->   Operation 9095 'sext' 'sext_ln813_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9096 [1/1] (1.03ns)   --->   "%add_ln813_3660 = add i6 %sext_ln813_2195, i6 %sext_ln813_2194"   --->   Operation 9096 'add' 'add_ln813_3660' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9097 [1/1] (0.94ns)   --->   "%add_ln813_3664 = add i5 %sext_ln17_1094, i5 %sext_ln17_1134"   --->   Operation 9097 'add' 'add_ln813_3664' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9098 [1/1] (0.00ns)   --->   "%sext_ln813_2198 = sext i5 %add_ln813_3664"   --->   Operation 9098 'sext' 'sext_ln813_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9099 [1/1] (1.03ns)   --->   "%add_ln813_3665 = add i6 %sext_ln813_2198, i6 %sext_ln17_930"   --->   Operation 9099 'add' 'add_ln813_3665' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9100 [1/1] (0.94ns)   --->   "%add_ln813_3666 = add i5 %sext_ln17_1204, i5 %sext_ln17_1254"   --->   Operation 9100 'add' 'add_ln813_3666' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9101 [1/1] (0.00ns)   --->   "%sext_ln813_2200 = sext i5 %add_ln813_3666"   --->   Operation 9101 'sext' 'sext_ln813_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9102 [1/1] (0.94ns)   --->   "%add_ln813_3667 = add i5 %sext_ln17_1273, i5 %sext_ln17_1321"   --->   Operation 9102 'add' 'add_ln813_3667' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9103 [1/1] (0.00ns)   --->   "%sext_ln813_2201 = sext i5 %add_ln813_3667"   --->   Operation 9103 'sext' 'sext_ln813_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9104 [1/1] (1.03ns)   --->   "%add_ln813_3668 = add i6 %sext_ln813_2201, i6 %sext_ln813_2200"   --->   Operation 9104 'add' 'add_ln813_3668' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9105 [1/1] (0.94ns)   --->   "%add_ln813_3670 = add i5 %sext_ln17_1335, i5 %sext_ln17_67"   --->   Operation 9105 'add' 'add_ln813_3670' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9106 [1/1] (0.00ns)   --->   "%sext_ln813_2204 = sext i5 %add_ln813_3670"   --->   Operation 9106 'sext' 'sext_ln813_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9107 [1/1] (0.83ns)   --->   "%add_ln813_3671 = add i4 %sext_ln17_125, i4 %sext_ln17_251"   --->   Operation 9107 'add' 'add_ln813_3671' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9108 [1/1] (0.00ns)   --->   "%sext_ln813_2205 = sext i4 %add_ln813_3671"   --->   Operation 9108 'sext' 'sext_ln813_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9109 [1/1] (1.03ns)   --->   "%add_ln813_3672 = add i6 %sext_ln813_2205, i6 %sext_ln813_2204"   --->   Operation 9109 'add' 'add_ln813_3672' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9110 [1/1] (0.83ns)   --->   "%add_ln813_3673 = add i4 %sext_ln17_264, i4 %sext_ln17_294"   --->   Operation 9110 'add' 'add_ln813_3673' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9111 [1/1] (0.00ns)   --->   "%sext_ln813_2207 = sext i4 %add_ln813_3673"   --->   Operation 9111 'sext' 'sext_ln813_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9112 [1/1] (0.83ns)   --->   "%add_ln813_3674 = add i4 %sext_ln17_413, i4 %sext_ln17_450"   --->   Operation 9112 'add' 'add_ln813_3674' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9113 [1/1] (0.00ns)   --->   "%sext_ln813_2208 = sext i4 %add_ln813_3674"   --->   Operation 9113 'sext' 'sext_ln813_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9114 [1/1] (0.94ns)   --->   "%add_ln813_3675 = add i5 %sext_ln813_2208, i5 %sext_ln813_2207"   --->   Operation 9114 'add' 'add_ln813_3675' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9115 [1/1] (0.83ns)   --->   "%add_ln813_3678 = add i4 %sext_ln17_469, i4 %sext_ln17_669"   --->   Operation 9115 'add' 'add_ln813_3678' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9116 [1/1] (0.00ns)   --->   "%sext_ln813_2211 = sext i4 %add_ln813_3678"   --->   Operation 9116 'sext' 'sext_ln813_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9117 [1/1] (0.83ns)   --->   "%add_ln813_3679 = add i4 %sext_ln17_741, i4 %sext_ln17_769"   --->   Operation 9117 'add' 'add_ln813_3679' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9118 [1/1] (0.00ns)   --->   "%sext_ln813_2212 = sext i4 %add_ln813_3679"   --->   Operation 9118 'sext' 'sext_ln813_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9119 [1/1] (0.94ns)   --->   "%add_ln813_3680 = add i5 %sext_ln813_2212, i5 %sext_ln813_2211"   --->   Operation 9119 'add' 'add_ln813_3680' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9120 [1/1] (0.00ns)   --->   "%sext_ln813_2213 = sext i5 %add_ln813_3680"   --->   Operation 9120 'sext' 'sext_ln813_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9121 [1/1] (0.83ns)   --->   "%add_ln813_3681 = add i4 %sext_ln17_797, i4 %sext_ln17_842"   --->   Operation 9121 'add' 'add_ln813_3681' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9122 [1/1] (0.00ns)   --->   "%sext_ln813_2214 = sext i4 %add_ln813_3681"   --->   Operation 9122 'sext' 'sext_ln813_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9123 [1/1] (0.83ns)   --->   "%add_ln813_3682 = add i4 %sext_ln17_854, i4 %sext_ln17_875"   --->   Operation 9123 'add' 'add_ln813_3682' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9124 [1/1] (0.00ns)   --->   "%sext_ln813_2215 = sext i4 %add_ln813_3682"   --->   Operation 9124 'sext' 'sext_ln813_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9125 [1/1] (0.94ns)   --->   "%add_ln813_3683 = add i5 %sext_ln813_2215, i5 %sext_ln813_2214"   --->   Operation 9125 'add' 'add_ln813_3683' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9126 [1/1] (0.00ns)   --->   "%sext_ln813_2216 = sext i5 %add_ln813_3683"   --->   Operation 9126 'sext' 'sext_ln813_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9127 [1/1] (1.03ns)   --->   "%add_ln813_3684 = add i6 %sext_ln813_2216, i6 %sext_ln813_2213"   --->   Operation 9127 'add' 'add_ln813_3684' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9128 [1/1] (0.00ns)   --->   "%sext_ln813_2217 = sext i6 %add_ln813_3684"   --->   Operation 9128 'sext' 'sext_ln813_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9129 [1/1] (0.83ns)   --->   "%add_ln813_3685 = add i4 %sext_ln17_880, i4 %sext_ln17_969"   --->   Operation 9129 'add' 'add_ln813_3685' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9130 [1/1] (0.00ns)   --->   "%sext_ln813_2218 = sext i4 %add_ln813_3685"   --->   Operation 9130 'sext' 'sext_ln813_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9131 [1/1] (0.83ns)   --->   "%add_ln813_3686 = add i4 %sext_ln17_1022, i4 %sext_ln17_1033"   --->   Operation 9131 'add' 'add_ln813_3686' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9132 [1/1] (0.00ns)   --->   "%sext_ln813_2219 = sext i4 %add_ln813_3686"   --->   Operation 9132 'sext' 'sext_ln813_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9133 [1/1] (0.94ns)   --->   "%add_ln813_3687 = add i5 %sext_ln813_2219, i5 %sext_ln813_2218"   --->   Operation 9133 'add' 'add_ln813_3687' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9134 [1/1] (0.00ns)   --->   "%sext_ln813_2220 = sext i5 %add_ln813_3687"   --->   Operation 9134 'sext' 'sext_ln813_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9135 [1/1] (0.83ns)   --->   "%add_ln813_3688 = add i4 %sext_ln17_1045, i4 %sext_ln17_1076"   --->   Operation 9135 'add' 'add_ln813_3688' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9136 [1/1] (0.00ns)   --->   "%sext_ln813_2221 = sext i4 %add_ln813_3688"   --->   Operation 9136 'sext' 'sext_ln813_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9137 [1/1] (0.83ns)   --->   "%add_ln813_3689 = add i4 %sext_ln17_1218, i4 %sext_ln17_1301"   --->   Operation 9137 'add' 'add_ln813_3689' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9138 [1/1] (0.00ns)   --->   "%sext_ln813_2222 = sext i4 %add_ln813_3689"   --->   Operation 9138 'sext' 'sext_ln813_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9139 [1/1] (0.94ns)   --->   "%add_ln813_3690 = add i5 %sext_ln813_2222, i5 %sext_ln813_2221"   --->   Operation 9139 'add' 'add_ln813_3690' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9140 [1/1] (0.00ns)   --->   "%sext_ln813_2223 = sext i5 %add_ln813_3690"   --->   Operation 9140 'sext' 'sext_ln813_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9141 [1/1] (1.03ns)   --->   "%add_ln813_3691 = add i6 %sext_ln813_2223, i6 %sext_ln813_2220"   --->   Operation 9141 'add' 'add_ln813_3691' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9142 [1/1] (0.00ns)   --->   "%sext_ln813_2224 = sext i6 %add_ln813_3691"   --->   Operation 9142 'sext' 'sext_ln813_2224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9143 [1/1] (1.11ns)   --->   "%add_ln813_3692 = add i7 %sext_ln813_2224, i7 %sext_ln813_2217"   --->   Operation 9143 'add' 'add_ln813_3692' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9144 [1/1] (1.03ns)   --->   "%add_ln813_3696 = add i6 %sext_ln17_4, i6 62"   --->   Operation 9144 'add' 'add_ln813_3696' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9145 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i6 %add_ln813_3696"   --->   Operation 9145 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9146 [1/1] (1.28ns)   --->   "%add_ln813_3697 = add i8 %mult_V_86, i8 %mult_V_1120"   --->   Operation 9146 'add' 'add_ln813_3697' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9147 [1/1] (1.28ns)   --->   "%add_ln813_3698 = add i8 %mult_V_1186, i8 %mult_V_1460"   --->   Operation 9147 'add' 'add_ln813_3698' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9148 [1/1] (1.20ns)   --->   "%add_ln813_3701 = add i8 %sext_ln818_35, i8 %sext_ln818_43"   --->   Operation 9148 'add' 'add_ln813_3701' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9149 [1/1] (1.20ns)   --->   "%add_ln813_3705 = add i8 %sext_ln818_93, i8 %sext_ln818_130"   --->   Operation 9149 'add' 'add_ln813_3705' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3707 = add i8 %sext_ln818_135, i8 %sext_ln818_180"   --->   Operation 9150 'add' 'add_ln813_3707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9151 [1/1] (1.20ns)   --->   "%add_ln813_3708 = add i8 %sext_ln818_185, i8 %sext_ln818_199"   --->   Operation 9151 'add' 'add_ln813_3708' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9152 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3709 = add i8 %add_ln813_3708, i8 %add_ln813_3707"   --->   Operation 9152 'add' 'add_ln813_3709' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9153 [1/1] (1.20ns)   --->   "%add_ln813_3713 = add i8 %sext_ln818_246, i8 %sext_ln818_269"   --->   Operation 9153 'add' 'add_ln813_3713' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3715 = add i8 %sext_ln818_279, i8 %sext_ln813_29"   --->   Operation 9154 'add' 'add_ln813_3715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9155 [1/1] (1.11ns)   --->   "%add_ln813_3716 = add i7 %sext_ln17_89, i7 %sext_ln17_91"   --->   Operation 9155 'add' 'add_ln813_3716' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9156 [1/1] (0.00ns)   --->   "%sext_ln813_2226 = sext i7 %add_ln813_3716"   --->   Operation 9156 'sext' 'sext_ln813_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9157 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3717 = add i8 %sext_ln813_2226, i8 %add_ln813_3715"   --->   Operation 9157 'add' 'add_ln813_3717' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9158 [1/1] (1.11ns)   --->   "%add_ln813_3719 = add i7 %sext_ln17_140, i7 %sext_ln17_166"   --->   Operation 9158 'add' 'add_ln813_3719' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9159 [1/1] (1.11ns)   --->   "%add_ln813_3720 = add i7 %sext_ln17_188, i7 %sext_ln17_229"   --->   Operation 9159 'add' 'add_ln813_3720' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9160 [1/1] (1.11ns)   --->   "%add_ln813_3722 = add i7 %sext_ln17_300, i7 %sext_ln17_302"   --->   Operation 9160 'add' 'add_ln813_3722' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9161 [1/1] (0.00ns)   --->   "%sext_ln813_2229 = sext i7 %add_ln813_3722"   --->   Operation 9161 'sext' 'sext_ln813_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9162 [1/1] (1.11ns)   --->   "%add_ln813_3723 = add i7 %sext_ln17_343, i7 %sext_ln17_353"   --->   Operation 9162 'add' 'add_ln813_3723' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9163 [1/1] (0.00ns)   --->   "%sext_ln813_2230 = sext i7 %add_ln813_3723"   --->   Operation 9163 'sext' 'sext_ln813_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9164 [1/1] (1.20ns)   --->   "%add_ln813_3724 = add i8 %sext_ln813_2230, i8 %sext_ln813_2229"   --->   Operation 9164 'add' 'add_ln813_3724' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9165 [1/1] (1.11ns)   --->   "%add_ln813_3731 = add i7 %sext_ln17_428, i7 %sext_ln17_440"   --->   Operation 9165 'add' 'add_ln813_3731' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9166 [1/1] (0.00ns)   --->   "%sext_ln813_2233 = sext i7 %add_ln813_3731"   --->   Operation 9166 'sext' 'sext_ln813_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9167 [1/1] (1.11ns)   --->   "%add_ln813_3732 = add i7 %sext_ln17_460, i7 %sext_ln17_506"   --->   Operation 9167 'add' 'add_ln813_3732' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9168 [1/1] (0.00ns)   --->   "%sext_ln813_2234 = sext i7 %add_ln813_3732"   --->   Operation 9168 'sext' 'sext_ln813_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9169 [1/1] (1.20ns)   --->   "%add_ln813_3733 = add i8 %sext_ln813_2234, i8 %sext_ln813_2233"   --->   Operation 9169 'add' 'add_ln813_3733' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9170 [1/1] (1.11ns)   --->   "%add_ln813_3738 = add i7 %sext_ln17_647, i7 %sext_ln17_657"   --->   Operation 9170 'add' 'add_ln813_3738' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9171 [1/1] (1.11ns)   --->   "%add_ln813_3739 = add i7 %sext_ln17_677, i7 %sext_ln17_693"   --->   Operation 9171 'add' 'add_ln813_3739' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9172 [1/1] (1.11ns)   --->   "%add_ln813_3743 = add i7 %sext_ln17_739, i7 %sext_ln17_773"   --->   Operation 9172 'add' 'add_ln813_3743' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9173 [1/1] (1.11ns)   --->   "%add_ln813_3744 = add i7 %sext_ln17_784, i7 %sext_ln17_813"   --->   Operation 9173 'add' 'add_ln813_3744' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9174 [1/1] (1.11ns)   --->   "%add_ln813_3746 = add i7 %sext_ln17_816, i7 %sext_ln17_839"   --->   Operation 9174 'add' 'add_ln813_3746' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9175 [1/1] (1.11ns)   --->   "%add_ln813_3747 = add i7 %sext_ln17_847, i7 %sext_ln17_886"   --->   Operation 9175 'add' 'add_ln813_3747' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9176 [1/1] (1.11ns)   --->   "%add_ln813_3750 = add i7 %sext_ln17_902, i7 %sext_ln17_951"   --->   Operation 9176 'add' 'add_ln813_3750' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9177 [1/1] (1.11ns)   --->   "%add_ln813_3751 = add i7 %sext_ln17_993, i7 %sext_ln17_1006"   --->   Operation 9177 'add' 'add_ln813_3751' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9178 [1/1] (1.11ns)   --->   "%add_ln813_3753 = add i7 %sext_ln17_1013, i7 %sext_ln17_1021"   --->   Operation 9178 'add' 'add_ln813_3753' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9179 [1/1] (0.00ns)   --->   "%sext_ln813_2245 = sext i7 %add_ln813_3753"   --->   Operation 9179 'sext' 'sext_ln813_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9180 [1/1] (1.11ns)   --->   "%add_ln813_3754 = add i7 %sext_ln17_1073, i7 %sext_ln17_1114"   --->   Operation 9180 'add' 'add_ln813_3754' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9181 [1/1] (0.00ns)   --->   "%sext_ln813_2246 = sext i7 %add_ln813_3754"   --->   Operation 9181 'sext' 'sext_ln813_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3755 = add i8 %sext_ln813_2246, i8 %sext_ln818_227"   --->   Operation 9182 'add' 'add_ln813_3755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9183 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3756 = add i8 %add_ln813_3755, i8 %sext_ln813_2245"   --->   Operation 9183 'add' 'add_ln813_3756' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9184 [1/1] (1.11ns)   --->   "%add_ln813_3761 = add i7 %sext_ln17_1185, i7 %sext_ln17_1265"   --->   Operation 9184 'add' 'add_ln813_3761' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9185 [1/1] (1.03ns)   --->   "%add_ln813_3762 = add i6 %sext_ln17_50, i6 %sext_ln17_69"   --->   Operation 9185 'add' 'add_ln813_3762' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9186 [1/1] (1.03ns)   --->   "%add_ln813_3764 = add i6 %sext_ln17_120, i6 %sext_ln17_133"   --->   Operation 9186 'add' 'add_ln813_3764' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9187 [1/1] (0.00ns)   --->   "%sext_ln813_2249 = sext i6 %add_ln813_3764"   --->   Operation 9187 'sext' 'sext_ln813_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9188 [1/1] (1.03ns)   --->   "%add_ln813_3765 = add i6 %sext_ln17_205, i6 %sext_ln17_250"   --->   Operation 9188 'add' 'add_ln813_3765' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9189 [1/1] (0.00ns)   --->   "%sext_ln813_2250 = sext i6 %add_ln813_3765"   --->   Operation 9189 'sext' 'sext_ln813_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9190 [1/1] (1.11ns)   --->   "%add_ln813_3766 = add i7 %sext_ln813_2250, i7 %sext_ln813_2249"   --->   Operation 9190 'add' 'add_ln813_3766' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9191 [1/1] (1.03ns)   --->   "%add_ln813_3768 = add i6 %sext_ln17_279, i6 %sext_ln17_464"   --->   Operation 9191 'add' 'add_ln813_3768' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9192 [1/1] (0.00ns)   --->   "%sext_ln813_2252 = sext i6 %add_ln813_3768"   --->   Operation 9192 'sext' 'sext_ln813_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9193 [1/1] (1.03ns)   --->   "%add_ln813_3769 = add i6 %sext_ln17_476, i6 %sext_ln17_675"   --->   Operation 9193 'add' 'add_ln813_3769' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9194 [1/1] (0.00ns)   --->   "%sext_ln813_2253 = sext i6 %add_ln813_3769"   --->   Operation 9194 'sext' 'sext_ln813_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9195 [1/1] (1.11ns)   --->   "%add_ln813_3770 = add i7 %sext_ln813_2253, i7 %sext_ln813_2252"   --->   Operation 9195 'add' 'add_ln813_3770' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9196 [1/1] (1.03ns)   --->   "%add_ln813_3771 = add i6 %sext_ln17_699, i6 %sext_ln17_718"   --->   Operation 9196 'add' 'add_ln813_3771' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9197 [1/1] (0.00ns)   --->   "%sext_ln813_2255 = sext i6 %add_ln813_3771"   --->   Operation 9197 'sext' 'sext_ln813_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9198 [1/1] (1.03ns)   --->   "%add_ln813_3772 = add i6 %sext_ln17_737, i6 %sext_ln17_749"   --->   Operation 9198 'add' 'add_ln813_3772' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9199 [1/1] (0.00ns)   --->   "%sext_ln813_2256 = sext i6 %add_ln813_3772"   --->   Operation 9199 'sext' 'sext_ln813_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9200 [1/1] (1.11ns)   --->   "%add_ln813_3773 = add i7 %sext_ln813_2256, i7 %sext_ln813_2255"   --->   Operation 9200 'add' 'add_ln813_3773' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9201 [1/1] (1.03ns)   --->   "%add_ln813_3776 = add i6 %sext_ln17_826, i6 %sext_ln17_852"   --->   Operation 9201 'add' 'add_ln813_3776' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9202 [1/1] (0.00ns)   --->   "%sext_ln813_2258 = sext i6 %add_ln813_3776"   --->   Operation 9202 'sext' 'sext_ln813_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9203 [1/1] (1.03ns)   --->   "%add_ln813_3777 = add i6 %sext_ln17_988, i6 %sext_ln17_1031"   --->   Operation 9203 'add' 'add_ln813_3777' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9204 [1/1] (0.00ns)   --->   "%sext_ln813_2259 = sext i6 %add_ln813_3777"   --->   Operation 9204 'sext' 'sext_ln813_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9205 [1/1] (1.11ns)   --->   "%add_ln813_3778 = add i7 %sext_ln813_2259, i7 %sext_ln813_2258"   --->   Operation 9205 'add' 'add_ln813_3778' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9206 [1/1] (1.03ns)   --->   "%add_ln813_3779 = add i6 %sext_ln17_1243, i6 %sext_ln17_1316"   --->   Operation 9206 'add' 'add_ln813_3779' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9207 [1/1] (0.00ns)   --->   "%sext_ln813_2261 = sext i6 %add_ln813_3779"   --->   Operation 9207 'sext' 'sext_ln813_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9208 [1/1] (1.03ns)   --->   "%add_ln813_3780 = add i6 %sext_ln17_1327, i6 %sext_ln17_1337"   --->   Operation 9208 'add' 'add_ln813_3780' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9209 [1/1] (0.00ns)   --->   "%sext_ln813_2262 = sext i6 %add_ln813_3780"   --->   Operation 9209 'sext' 'sext_ln813_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9210 [1/1] (1.11ns)   --->   "%add_ln813_3781 = add i7 %sext_ln813_2262, i7 %sext_ln813_2261"   --->   Operation 9210 'add' 'add_ln813_3781' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9211 [1/1] (0.94ns)   --->   "%add_ln813_3783 = add i5 %sext_ln17_177, i5 %sext_ln17_217"   --->   Operation 9211 'add' 'add_ln813_3783' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9212 [1/1] (0.00ns)   --->   "%sext_ln813_2264 = sext i5 %add_ln813_3783"   --->   Operation 9212 'sext' 'sext_ln813_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9213 [1/1] (0.94ns)   --->   "%add_ln813_3784 = add i5 %sext_ln17_256, i5 %sext_ln17_287"   --->   Operation 9213 'add' 'add_ln813_3784' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9214 [1/1] (0.00ns)   --->   "%sext_ln813_2265 = sext i5 %add_ln813_3784"   --->   Operation 9214 'sext' 'sext_ln813_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9215 [1/1] (1.03ns)   --->   "%add_ln813_3785 = add i6 %sext_ln813_2265, i6 %sext_ln813_2264"   --->   Operation 9215 'add' 'add_ln813_3785' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9216 [1/1] (0.94ns)   --->   "%add_ln813_3786 = add i5 %sext_ln17_328, i5 %sext_ln17_332"   --->   Operation 9216 'add' 'add_ln813_3786' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9217 [1/1] (1.03ns)   --->   "%add_ln813_3787 = add i6 %sext_ln813_1708, i6 %sext_ln17_373"   --->   Operation 9217 'add' 'add_ln813_3787' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9218 [1/1] (0.94ns)   --->   "%add_ln813_3792 = add i5 %sext_ln17_485, i5 %sext_ln17_516"   --->   Operation 9218 'add' 'add_ln813_3792' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9219 [1/1] (0.00ns)   --->   "%sext_ln813_2270 = sext i5 %add_ln813_3792"   --->   Operation 9219 'sext' 'sext_ln813_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9220 [1/1] (0.94ns)   --->   "%add_ln813_3793 = add i5 %sext_ln17_533, i5 %sext_ln17_604"   --->   Operation 9220 'add' 'add_ln813_3793' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9221 [1/1] (0.00ns)   --->   "%sext_ln813_2271 = sext i5 %add_ln813_3793"   --->   Operation 9221 'sext' 'sext_ln813_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9222 [1/1] (1.03ns)   --->   "%add_ln813_3794 = add i6 %sext_ln813_2271, i6 %sext_ln813_2270"   --->   Operation 9222 'add' 'add_ln813_3794' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9223 [1/1] (0.94ns)   --->   "%add_ln813_3795 = add i5 %sext_ln17_618, i5 %sext_ln17_726"   --->   Operation 9223 'add' 'add_ln813_3795' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9224 [1/1] (0.00ns)   --->   "%sext_ln813_2273 = sext i5 %add_ln813_3795"   --->   Operation 9224 'sext' 'sext_ln813_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9225 [1/1] (0.94ns)   --->   "%add_ln813_3796 = add i5 %sext_ln17_756, i5 %sext_ln17_873"   --->   Operation 9225 'add' 'add_ln813_3796' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9226 [1/1] (0.00ns)   --->   "%sext_ln813_2274 = sext i5 %add_ln813_3796"   --->   Operation 9226 'sext' 'sext_ln813_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9227 [1/1] (1.03ns)   --->   "%add_ln813_3797 = add i6 %sext_ln813_2274, i6 %sext_ln813_2273"   --->   Operation 9227 'add' 'add_ln813_3797' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9228 [1/1] (0.94ns)   --->   "%add_ln813_3799 = add i5 %sext_ln17_906, i5 %sext_ln17_920"   --->   Operation 9228 'add' 'add_ln813_3799' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9229 [1/1] (0.00ns)   --->   "%sext_ln813_2277 = sext i5 %add_ln813_3799"   --->   Operation 9229 'sext' 'sext_ln813_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9230 [1/1] (0.94ns)   --->   "%add_ln813_3800 = add i5 %sext_ln17_939, i5 %sext_ln17_1063"   --->   Operation 9230 'add' 'add_ln813_3800' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9231 [1/1] (0.00ns)   --->   "%sext_ln813_2278 = sext i5 %add_ln813_3800"   --->   Operation 9231 'sext' 'sext_ln813_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9232 [1/1] (1.03ns)   --->   "%add_ln813_3801 = add i6 %sext_ln813_2278, i6 %sext_ln813_2277"   --->   Operation 9232 'add' 'add_ln813_3801' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9233 [1/1] (0.94ns)   --->   "%add_ln813_3802 = add i5 %sext_ln17_1082, i5 %sext_ln17_1122"   --->   Operation 9233 'add' 'add_ln813_3802' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9234 [1/1] (0.00ns)   --->   "%sext_ln813_2280 = sext i5 %add_ln813_3802"   --->   Operation 9234 'sext' 'sext_ln813_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9235 [1/1] (0.94ns)   --->   "%add_ln813_3803 = add i5 %sext_ln17_1151, i5 %sext_ln17_1204"   --->   Operation 9235 'add' 'add_ln813_3803' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9236 [1/1] (0.00ns)   --->   "%sext_ln813_2281 = sext i5 %add_ln813_3803"   --->   Operation 9236 'sext' 'sext_ln813_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9237 [1/1] (1.03ns)   --->   "%add_ln813_3804 = add i6 %sext_ln813_2281, i6 %sext_ln813_2280"   --->   Operation 9237 'add' 'add_ln813_3804' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9238 [1/1] (0.94ns)   --->   "%add_ln813_3807 = add i5 %sext_ln17_1215, i5 %sext_ln17_1223"   --->   Operation 9238 'add' 'add_ln813_3807' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9239 [1/1] (0.00ns)   --->   "%sext_ln813_2284 = sext i5 %add_ln813_3807"   --->   Operation 9239 'sext' 'sext_ln813_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9240 [1/1] (0.94ns)   --->   "%add_ln813_3808 = add i5 %sext_ln17_1235, i5 %sext_ln17_1260"   --->   Operation 9240 'add' 'add_ln813_3808' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9241 [1/1] (0.00ns)   --->   "%sext_ln813_2285 = sext i5 %add_ln813_3808"   --->   Operation 9241 'sext' 'sext_ln813_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9242 [1/1] (1.03ns)   --->   "%add_ln813_3809 = add i6 %sext_ln813_2285, i6 %sext_ln813_2284"   --->   Operation 9242 'add' 'add_ln813_3809' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9243 [1/1] (0.94ns)   --->   "%add_ln813_3810 = add i5 %sext_ln17_1351, i5 %sext_ln17_178"   --->   Operation 9243 'add' 'add_ln813_3810' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9244 [1/1] (0.00ns)   --->   "%sext_ln813_2287 = sext i5 %add_ln813_3810"   --->   Operation 9244 'sext' 'sext_ln813_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9245 [1/1] (1.03ns)   --->   "%add_ln813_3811 = add i6 %sext_ln813_2287, i6 %sext_ln813_1880"   --->   Operation 9245 'add' 'add_ln813_3811' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9246 [1/1] (0.83ns)   --->   "%add_ln813_3813 = add i4 %sext_ln17_376, i4 %sext_ln17_519"   --->   Operation 9246 'add' 'add_ln813_3813' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9247 [1/1] (0.00ns)   --->   "%sext_ln813_2290 = sext i4 %add_ln813_3813"   --->   Operation 9247 'sext' 'sext_ln813_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9248 [1/1] (0.83ns)   --->   "%add_ln813_3814 = add i4 %sext_ln17_611, i4 %sext_ln17_713"   --->   Operation 9248 'add' 'add_ln813_3814' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9249 [1/1] (0.00ns)   --->   "%sext_ln813_2291 = sext i4 %add_ln813_3814"   --->   Operation 9249 'sext' 'sext_ln813_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9250 [1/1] (0.94ns)   --->   "%add_ln813_3815 = add i5 %sext_ln813_2291, i5 %sext_ln813_2290"   --->   Operation 9250 'add' 'add_ln813_3815' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9251 [1/1] (0.00ns)   --->   "%sext_ln813_2292 = sext i5 %add_ln813_3815"   --->   Operation 9251 'sext' 'sext_ln813_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9252 [1/1] (0.83ns)   --->   "%add_ln813_3816 = add i4 %sext_ln17_769, i4 %sext_ln17_1062"   --->   Operation 9252 'add' 'add_ln813_3816' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9253 [1/1] (0.00ns)   --->   "%sext_ln813_2293 = sext i4 %add_ln813_3816"   --->   Operation 9253 'sext' 'sext_ln813_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9254 [1/1] (0.00ns)   --->   "%sext_ln813_2294 = sext i4 %add_ln813_886"   --->   Operation 9254 'sext' 'sext_ln813_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9255 [1/1] (0.94ns)   --->   "%add_ln813_3817 = add i5 %sext_ln813_2294, i5 %sext_ln17_1091"   --->   Operation 9255 'add' 'add_ln813_3817' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9256 [1/1] (0.00ns)   --->   "%sext_ln813_2295 = sext i5 %add_ln813_3817"   --->   Operation 9256 'sext' 'sext_ln813_2295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9257 [1/1] (1.03ns)   --->   "%add_ln813_3818 = add i6 %sext_ln813_2295, i6 %sext_ln813_2293"   --->   Operation 9257 'add' 'add_ln813_3818' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9258 [1/1] (0.00ns)   --->   "%sext_ln813_2296 = sext i6 %add_ln813_3818"   --->   Operation 9258 'sext' 'sext_ln813_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9259 [1/1] (1.11ns)   --->   "%add_ln813_3819 = add i7 %sext_ln813_2296, i7 %sext_ln813_2292"   --->   Operation 9259 'add' 'add_ln813_3819' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9260 [1/1] (1.11ns)   --->   "%add_ln813_3845 = add i7 %sext_ln17_633, i7 %sext_ln17_673"   --->   Operation 9260 'add' 'add_ln813_3845' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9261 [1/1] (1.11ns)   --->   "%add_ln813_3847 = add i7 %sext_ln17_677, i7 %sext_ln17_706"   --->   Operation 9261 'add' 'add_ln813_3847' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9262 [1/1] (0.00ns)   --->   "%sext_ln813_2310 = sext i7 %add_ln813_3847"   --->   Operation 9262 'sext' 'sext_ln813_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9263 [1/1] (1.11ns)   --->   "%add_ln813_3848 = add i7 %sext_ln17_719, i7 %sext_ln17_729"   --->   Operation 9263 'add' 'add_ln813_3848' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9264 [1/1] (0.00ns)   --->   "%sext_ln813_2311 = sext i7 %add_ln813_3848"   --->   Operation 9264 'sext' 'sext_ln813_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9265 [1/1] (1.20ns)   --->   "%add_ln813_3849 = add i8 %sext_ln813_2311, i8 %sext_ln813_2310"   --->   Operation 9265 'add' 'add_ln813_3849' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9266 [1/1] (1.11ns)   --->   "%add_ln813_3853 = add i7 %sext_ln17_754, i7 %sext_ln17_792"   --->   Operation 9266 'add' 'add_ln813_3853' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9267 [1/1] (1.11ns)   --->   "%add_ln813_3855 = add i7 %sext_ln17_808, i7 %sext_ln17_847"   --->   Operation 9267 'add' 'add_ln813_3855' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9268 [1/1] (1.11ns)   --->   "%add_ln813_3856 = add i7 %sext_ln17_855, i7 %sext_ln17_870"   --->   Operation 9268 'add' 'add_ln813_3856' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9269 [1/1] (1.11ns)   --->   "%add_ln813_3859 = add i7 %sext_ln17_902, i7 %sext_ln17_910"   --->   Operation 9269 'add' 'add_ln813_3859' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9270 [1/1] (1.11ns)   --->   "%add_ln813_3860 = add i7 %sext_ln17_946, i7 %sext_ln17_977"   --->   Operation 9270 'add' 'add_ln813_3860' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9271 [1/1] (1.11ns)   --->   "%add_ln813_3862 = add i7 %sext_ln17_990, i7 %sext_ln17_1053"   --->   Operation 9271 'add' 'add_ln813_3862' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9272 [1/1] (0.00ns)   --->   "%sext_ln813_2317 = sext i7 %add_ln813_3862"   --->   Operation 9272 'sext' 'sext_ln813_2317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9273 [1/1] (1.11ns)   --->   "%add_ln813_3863 = add i7 %sext_ln17_1072, i7 %sext_ln17_1098"   --->   Operation 9273 'add' 'add_ln813_3863' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9274 [1/1] (0.00ns)   --->   "%sext_ln813_2318 = sext i7 %add_ln813_3863"   --->   Operation 9274 'sext' 'sext_ln813_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9275 [1/1] (1.20ns)   --->   "%add_ln813_3864 = add i8 %sext_ln813_2318, i8 %sext_ln813_2317"   --->   Operation 9275 'add' 'add_ln813_3864' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9276 [1/1] (1.11ns)   --->   "%add_ln813_3867 = add i7 %sext_ln17_1109, i7 %sext_ln17_1188"   --->   Operation 9276 'add' 'add_ln813_3867' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9277 [1/1] (0.00ns)   --->   "%sext_ln813_2319 = sext i7 %add_ln813_3867"   --->   Operation 9277 'sext' 'sext_ln813_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9278 [1/1] (1.11ns)   --->   "%add_ln813_3868 = add i7 %sext_ln17_1201, i7 %sext_ln17_1251"   --->   Operation 9278 'add' 'add_ln813_3868' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9279 [1/1] (0.00ns)   --->   "%sext_ln813_2320 = sext i7 %add_ln813_3868"   --->   Operation 9279 'sext' 'sext_ln813_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9280 [1/1] (1.20ns)   --->   "%add_ln813_3869 = add i8 %sext_ln813_2320, i8 %sext_ln813_2319"   --->   Operation 9280 'add' 'add_ln813_3869' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9281 [1/1] (1.11ns)   --->   "%add_ln813_3870 = add i7 %sext_ln17_1257, i7 %sext_ln17_1272"   --->   Operation 9281 'add' 'add_ln813_3870' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9282 [1/1] (0.00ns)   --->   "%sext_ln813_2321 = sext i7 %add_ln813_3870"   --->   Operation 9282 'sext' 'sext_ln813_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9283 [1/1] (1.11ns)   --->   "%add_ln813_3871 = add i7 %sext_ln17_1310, i7 %sext_ln17_1340"   --->   Operation 9283 'add' 'add_ln813_3871' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9284 [1/1] (0.00ns)   --->   "%sext_ln813_2322 = sext i7 %add_ln813_3871"   --->   Operation 9284 'sext' 'sext_ln813_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9285 [1/1] (1.20ns)   --->   "%add_ln813_3872 = add i8 %sext_ln813_2322, i8 %sext_ln813_2321"   --->   Operation 9285 'add' 'add_ln813_3872' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9286 [1/1] (1.11ns)   --->   "%add_ln813_3874 = add i7 %sext_ln17_1356, i7 %sext_ln17_32"   --->   Operation 9286 'add' 'add_ln813_3874' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9287 [1/1] (1.03ns)   --->   "%add_ln813_3875 = add i6 %sext_ln17_84, i6 %sext_ln17_279"   --->   Operation 9287 'add' 'add_ln813_3875' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9288 [1/1] (1.03ns)   --->   "%add_ln813_3877 = add i6 %sext_ln17_285, i6 %sext_ln17_344"   --->   Operation 9288 'add' 'add_ln813_3877' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9289 [1/1] (0.00ns)   --->   "%sext_ln813_2325 = sext i6 %add_ln813_3877"   --->   Operation 9289 'sext' 'sext_ln813_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9290 [1/1] (1.03ns)   --->   "%add_ln813_3878 = add i6 %sext_ln17_384, i6 %sext_ln17_420"   --->   Operation 9290 'add' 'add_ln813_3878' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9291 [1/1] (0.00ns)   --->   "%sext_ln813_2326 = sext i6 %add_ln813_3878"   --->   Operation 9291 'sext' 'sext_ln813_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9292 [1/1] (1.11ns)   --->   "%add_ln813_3879 = add i7 %sext_ln813_2326, i7 %sext_ln813_2325"   --->   Operation 9292 'add' 'add_ln813_3879' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9293 [1/1] (1.03ns)   --->   "%add_ln813_3884 = add i6 %sext_ln17_581, i6 %sext_ln17_687"   --->   Operation 9293 'add' 'add_ln813_3884' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9294 [1/1] (0.00ns)   --->   "%sext_ln813_2328 = sext i6 %add_ln813_3884"   --->   Operation 9294 'sext' 'sext_ln813_2328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9295 [1/1] (1.11ns)   --->   "%add_ln813_3885 = add i7 %sext_ln813_2328, i7 %sext_ln17_479"   --->   Operation 9295 'add' 'add_ln813_3885' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9296 [1/1] (1.03ns)   --->   "%add_ln813_3886 = add i6 %sext_ln17_749, i6 %sext_ln17_814"   --->   Operation 9296 'add' 'add_ln813_3886' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9297 [1/1] (0.00ns)   --->   "%sext_ln813_2330 = sext i6 %add_ln813_3886"   --->   Operation 9297 'sext' 'sext_ln813_2330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9298 [1/1] (1.03ns)   --->   "%add_ln813_3887 = add i6 %sext_ln17_835, i6 %sext_ln17_919"   --->   Operation 9298 'add' 'add_ln813_3887' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9299 [1/1] (0.00ns)   --->   "%sext_ln813_2331 = sext i6 %add_ln813_3887"   --->   Operation 9299 'sext' 'sext_ln813_2331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9300 [1/1] (1.11ns)   --->   "%add_ln813_3888 = add i7 %sext_ln813_2331, i7 %sext_ln813_2330"   --->   Operation 9300 'add' 'add_ln813_3888' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9301 [1/1] (1.03ns)   --->   "%add_ln813_3890 = add i6 %sext_ln17_960, i6 %sext_ln17_964"   --->   Operation 9301 'add' 'add_ln813_3890' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9302 [1/1] (0.00ns)   --->   "%sext_ln813_2333 = sext i6 %add_ln813_3890"   --->   Operation 9302 'sext' 'sext_ln813_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9303 [1/1] (1.03ns)   --->   "%add_ln813_3891 = add i6 %sext_ln17_1064, i6 %sext_ln17_1142"   --->   Operation 9303 'add' 'add_ln813_3891' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9304 [1/1] (0.00ns)   --->   "%sext_ln813_2334 = sext i6 %add_ln813_3891"   --->   Operation 9304 'sext' 'sext_ln813_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9305 [1/1] (1.11ns)   --->   "%add_ln813_3892 = add i7 %sext_ln813_2334, i7 %sext_ln813_2333"   --->   Operation 9305 'add' 'add_ln813_3892' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9306 [1/1] (1.03ns)   --->   "%add_ln813_3893 = add i6 %sext_ln17_1168, i6 %sext_ln17_1191"   --->   Operation 9306 'add' 'add_ln813_3893' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9307 [1/1] (0.00ns)   --->   "%sext_ln813_2336 = sext i6 %add_ln813_3893"   --->   Operation 9307 'sext' 'sext_ln813_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9308 [1/1] (1.03ns)   --->   "%add_ln813_3894 = add i6 %sext_ln17_1212, i6 %sext_ln17_1243"   --->   Operation 9308 'add' 'add_ln813_3894' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9309 [1/1] (0.00ns)   --->   "%sext_ln813_2337 = sext i6 %add_ln813_3894"   --->   Operation 9309 'sext' 'sext_ln813_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9310 [1/1] (1.11ns)   --->   "%add_ln813_3895 = add i7 %sext_ln813_2337, i7 %sext_ln813_2336"   --->   Operation 9310 'add' 'add_ln813_3895' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9311 [1/1] (1.03ns)   --->   "%add_ln813_3898 = add i6 %sext_ln17_1325, i6 %sext_ln17_35"   --->   Operation 9311 'add' 'add_ln813_3898' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9312 [1/1] (0.00ns)   --->   "%sext_ln813_2339 = sext i6 %add_ln813_3898"   --->   Operation 9312 'sext' 'sext_ln813_2339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9313 [1/1] (0.94ns)   --->   "%add_ln813_3899 = add i5 %sext_ln17_66, i5 %sext_ln17_74"   --->   Operation 9313 'add' 'add_ln813_3899' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9314 [1/1] (0.00ns)   --->   "%sext_ln813_2340 = sext i5 %add_ln813_3899"   --->   Operation 9314 'sext' 'sext_ln813_2340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9315 [1/1] (1.11ns)   --->   "%add_ln813_3900 = add i7 %sext_ln813_2340, i7 %sext_ln813_2339"   --->   Operation 9315 'add' 'add_ln813_3900' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9316 [1/1] (0.94ns)   --->   "%add_ln813_3901 = add i5 %sext_ln17_158, i5 %sext_ln17_177"   --->   Operation 9316 'add' 'add_ln813_3901' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9317 [1/1] (0.00ns)   --->   "%sext_ln813_2342 = sext i5 %add_ln813_3901"   --->   Operation 9317 'sext' 'sext_ln813_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9318 [1/1] (0.94ns)   --->   "%add_ln813_3902 = add i5 %sext_ln17_182, i5 %sext_ln17_213"   --->   Operation 9318 'add' 'add_ln813_3902' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9319 [1/1] (0.00ns)   --->   "%sext_ln813_2343 = sext i5 %add_ln813_3902"   --->   Operation 9319 'sext' 'sext_ln813_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9320 [1/1] (1.03ns)   --->   "%add_ln813_3903 = add i6 %sext_ln813_2343, i6 %sext_ln813_2342"   --->   Operation 9320 'add' 'add_ln813_3903' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9321 [1/1] (0.94ns)   --->   "%add_ln813_3905 = add i5 %sext_ln17_232, i5 %sext_ln17_256"   --->   Operation 9321 'add' 'add_ln813_3905' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9322 [1/1] (0.00ns)   --->   "%sext_ln813_2345 = sext i5 %add_ln813_3905"   --->   Operation 9322 'sext' 'sext_ln813_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9323 [1/1] (0.94ns)   --->   "%add_ln813_3906 = add i5 %sext_ln17_304, i5 %sext_ln17_362"   --->   Operation 9323 'add' 'add_ln813_3906' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9324 [1/1] (0.00ns)   --->   "%sext_ln813_2346 = sext i5 %add_ln813_3906"   --->   Operation 9324 'sext' 'sext_ln813_2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9325 [1/1] (1.03ns)   --->   "%add_ln813_3907 = add i6 %sext_ln813_2346, i6 %sext_ln813_2345"   --->   Operation 9325 'add' 'add_ln813_3907' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9326 [1/1] (0.94ns)   --->   "%add_ln813_3908 = add i5 %sext_ln17_372, i5 %sext_ln17_451"   --->   Operation 9326 'add' 'add_ln813_3908' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9327 [1/1] (0.00ns)   --->   "%sext_ln813_2348 = sext i5 %add_ln813_3908"   --->   Operation 9327 'sext' 'sext_ln813_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9328 [1/1] (0.94ns)   --->   "%add_ln813_3909 = add i5 %sext_ln17_485, i5 %sext_ln17_530"   --->   Operation 9328 'add' 'add_ln813_3909' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9329 [1/1] (0.00ns)   --->   "%sext_ln813_2349 = sext i5 %add_ln813_3909"   --->   Operation 9329 'sext' 'sext_ln813_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9330 [1/1] (1.03ns)   --->   "%add_ln813_3910 = add i6 %sext_ln813_2349, i6 %sext_ln813_2348"   --->   Operation 9330 'add' 'add_ln813_3910' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9331 [1/1] (0.94ns)   --->   "%add_ln813_3914 = add i5 %sext_ln17_594, i5 %sext_ln17_634"   --->   Operation 9331 'add' 'add_ln813_3914' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9332 [1/1] (0.00ns)   --->   "%sext_ln813_2352 = sext i5 %add_ln813_3914"   --->   Operation 9332 'sext' 'sext_ln813_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9333 [1/1] (1.03ns)   --->   "%add_ln813_3915 = add i6 %sext_ln813_2352, i6 %sext_ln17_563"   --->   Operation 9333 'add' 'add_ln813_3915' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9334 [1/1] (0.94ns)   --->   "%add_ln813_3916 = add i5 %sext_ln17_644, i5 %sext_ln17_653"   --->   Operation 9334 'add' 'add_ln813_3916' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9335 [1/1] (0.00ns)   --->   "%sext_ln813_2354 = sext i5 %add_ln813_3916"   --->   Operation 9335 'sext' 'sext_ln813_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9336 [1/1] (0.94ns)   --->   "%add_ln813_3917 = add i5 %sext_ln17_702, i5 %sext_ln17_782"   --->   Operation 9336 'add' 'add_ln813_3917' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9337 [1/1] (0.00ns)   --->   "%sext_ln813_2355 = sext i5 %add_ln813_3917"   --->   Operation 9337 'sext' 'sext_ln813_2355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9338 [1/1] (1.03ns)   --->   "%add_ln813_3918 = add i6 %sext_ln813_2355, i6 %sext_ln813_2354"   --->   Operation 9338 'add' 'add_ln813_3918' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9339 [1/1] (0.94ns)   --->   "%add_ln813_3920 = add i5 %sext_ln17_799, i5 %sext_ln17_828"   --->   Operation 9339 'add' 'add_ln813_3920' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9340 [1/1] (0.00ns)   --->   "%sext_ln813_2358 = sext i5 %add_ln813_3920"   --->   Operation 9340 'sext' 'sext_ln813_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9341 [1/1] (1.03ns)   --->   "%add_ln813_3921 = add i6 %sext_ln813_2124, i6 %sext_ln813_2358"   --->   Operation 9341 'add' 'add_ln813_3921' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9342 [1/1] (0.94ns)   --->   "%add_ln813_3922 = add i5 %sext_ln17_1003, i5 %sext_ln17_1038"   --->   Operation 9342 'add' 'add_ln813_3922' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9343 [1/1] (0.00ns)   --->   "%sext_ln813_2360 = sext i5 %add_ln813_3922"   --->   Operation 9343 'sext' 'sext_ln813_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9344 [1/1] (0.94ns)   --->   "%add_ln813_3923 = add i5 %sext_ln17_1055, i5 %sext_ln17_1106"   --->   Operation 9344 'add' 'add_ln813_3923' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9345 [1/1] (0.00ns)   --->   "%sext_ln813_2361 = sext i5 %add_ln813_3923"   --->   Operation 9345 'sext' 'sext_ln813_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9346 [1/1] (1.03ns)   --->   "%add_ln813_3924 = add i6 %sext_ln813_2361, i6 %sext_ln813_2360"   --->   Operation 9346 'add' 'add_ln813_3924' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9347 [1/1] (0.94ns)   --->   "%add_ln813_3927 = add i5 %sext_ln17_1122, i5 %sext_ln17_1162"   --->   Operation 9347 'add' 'add_ln813_3927' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9348 [1/1] (0.00ns)   --->   "%sext_ln813_2364 = sext i5 %add_ln813_3927"   --->   Operation 9348 'sext' 'sext_ln813_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9349 [1/1] (0.94ns)   --->   "%add_ln813_3928 = add i5 %sext_ln17_1224, i5 %sext_ln17_1231"   --->   Operation 9349 'add' 'add_ln813_3928' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9350 [1/1] (0.00ns)   --->   "%sext_ln813_2365 = sext i5 %add_ln813_3928"   --->   Operation 9350 'sext' 'sext_ln813_2365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9351 [1/1] (1.03ns)   --->   "%add_ln813_3929 = add i6 %sext_ln813_2365, i6 %sext_ln813_2364"   --->   Operation 9351 'add' 'add_ln813_3929' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9352 [1/1] (0.94ns)   --->   "%add_ln813_3930 = add i5 %sext_ln17_1282, i5 %sext_ln17_1294"   --->   Operation 9352 'add' 'add_ln813_3930' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9353 [1/1] (0.00ns)   --->   "%sext_ln813_2367 = sext i5 %add_ln813_3930"   --->   Operation 9353 'sext' 'sext_ln813_2367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9354 [1/1] (0.94ns)   --->   "%add_ln813_3931 = add i5 %sext_ln17_1308, i5 %sext_ln17_1335"   --->   Operation 9354 'add' 'add_ln813_3931' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9355 [1/1] (0.00ns)   --->   "%sext_ln813_2368 = sext i5 %add_ln813_3931"   --->   Operation 9355 'sext' 'sext_ln813_2368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9356 [1/1] (1.03ns)   --->   "%add_ln813_3932 = add i6 %sext_ln813_2368, i6 %sext_ln813_2367"   --->   Operation 9356 'add' 'add_ln813_3932' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9357 [1/1] (0.83ns)   --->   "%add_ln813_3934 = add i4 %sext_ln17_56, i4 %sext_ln17_137"   --->   Operation 9357 'add' 'add_ln813_3934' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9358 [1/1] (0.00ns)   --->   "%sext_ln813_2371 = sext i4 %add_ln813_3934"   --->   Operation 9358 'sext' 'sext_ln813_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9359 [1/1] (0.83ns)   --->   "%add_ln813_3935 = add i4 %sext_ln17_222, i4 %sext_ln17_294"   --->   Operation 9359 'add' 'add_ln813_3935' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9360 [1/1] (0.00ns)   --->   "%sext_ln813_2372 = sext i4 %add_ln813_3935"   --->   Operation 9360 'sext' 'sext_ln813_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9361 [1/1] (0.94ns)   --->   "%add_ln813_3936 = add i5 %sext_ln813_2372, i5 %sext_ln813_2371"   --->   Operation 9361 'add' 'add_ln813_3936' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9362 [1/1] (0.00ns)   --->   "%sext_ln813_2373 = sext i5 %add_ln813_3936"   --->   Operation 9362 'sext' 'sext_ln813_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9363 [1/1] (0.83ns)   --->   "%add_ln813_3937 = add i4 %sext_ln17_984, i4 %sext_ln17_1083"   --->   Operation 9363 'add' 'add_ln813_3937' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9364 [1/1] (0.00ns)   --->   "%sext_ln813_2374 = sext i4 %add_ln813_3937"   --->   Operation 9364 'sext' 'sext_ln813_2374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9365 [1/1] (0.94ns)   --->   "%add_ln813_3938 = add i5 %sext_ln813_2374, i5 %sext_ln813_2212"   --->   Operation 9365 'add' 'add_ln813_3938' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9366 [1/1] (0.00ns)   --->   "%sext_ln813_2375 = sext i5 %add_ln813_3938"   --->   Operation 9366 'sext' 'sext_ln813_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9367 [1/1] (1.03ns)   --->   "%add_ln813_3939 = add i6 %sext_ln813_2375, i6 %sext_ln813_2373"   --->   Operation 9367 'add' 'add_ln813_3939' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9368 [1/1] (1.11ns)   --->   "%add_ln813_3966 = add i7 %sext_ln17_579, i7 %sext_ln17_600"   --->   Operation 9368 'add' 'add_ln813_3966' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9369 [1/1] (1.11ns)   --->   "%add_ln813_3973 = add i7 %sext_ln17_802, i7 %sext_ln17_813"   --->   Operation 9369 'add' 'add_ln813_3973' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9370 [1/1] (1.11ns)   --->   "%add_ln813_3975 = add i7 %sext_ln17_848, i7 %sext_ln17_864"   --->   Operation 9370 'add' 'add_ln813_3975' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9371 [1/1] (0.00ns)   --->   "%sext_ln813_2389 = sext i7 %add_ln813_3975"   --->   Operation 9371 'sext' 'sext_ln813_2389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9372 [1/1] (1.11ns)   --->   "%add_ln813_3976 = add i7 %sext_ln17_870, i7 %sext_ln17_881"   --->   Operation 9372 'add' 'add_ln813_3976' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9373 [1/1] (0.00ns)   --->   "%sext_ln813_2390 = sext i7 %add_ln813_3976"   --->   Operation 9373 'sext' 'sext_ln813_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9374 [1/1] (1.20ns)   --->   "%add_ln813_3977 = add i8 %sext_ln813_2390, i8 %sext_ln813_2389"   --->   Operation 9374 'add' 'add_ln813_3977' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9375 [1/1] (1.11ns)   --->   "%add_ln813_3982 = add i7 %sext_ln17_1004, i7 %sext_ln17_1032"   --->   Operation 9375 'add' 'add_ln813_3982' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9376 [1/1] (0.00ns)   --->   "%sext_ln813_2393 = sext i7 %add_ln813_3982"   --->   Operation 9376 'sext' 'sext_ln813_2393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9377 [1/1] (1.11ns)   --->   "%add_ln813_3983 = add i7 %sext_ln17_1046, i7 %sext_ln17_1060"   --->   Operation 9377 'add' 'add_ln813_3983' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9378 [1/1] (0.00ns)   --->   "%sext_ln813_2394 = sext i7 %add_ln813_3983"   --->   Operation 9378 'sext' 'sext_ln813_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3984 = add i8 %sext_ln813_2394, i8 %sext_ln818_224"   --->   Operation 9379 'add' 'add_ln813_3984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9380 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3985 = add i8 %add_ln813_3984, i8 %sext_ln813_2393"   --->   Operation 9380 'add' 'add_ln813_3985' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9381 [1/1] (1.11ns)   --->   "%add_ln813_3988 = add i7 %sext_ln17_1068, i7 %sext_ln17_1072"   --->   Operation 9381 'add' 'add_ln813_3988' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9382 [1/1] (1.11ns)   --->   "%add_ln813_3989 = add i7 %sext_ln17_1085, i7 %sext_ln17_1093"   --->   Operation 9382 'add' 'add_ln813_3989' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9383 [1/1] (1.11ns)   --->   "%add_ln813_3991 = add i7 %sext_ln17_1107, i7 %sext_ln17_1153"   --->   Operation 9383 'add' 'add_ln813_3991' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9384 [1/1] (0.00ns)   --->   "%sext_ln813_2397 = sext i7 %add_ln813_3991"   --->   Operation 9384 'sext' 'sext_ln813_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9385 [1/1] (1.11ns)   --->   "%add_ln813_3992 = add i7 %sext_ln17_1180, i7 %sext_ln17_1225"   --->   Operation 9385 'add' 'add_ln813_3992' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9386 [1/1] (0.00ns)   --->   "%sext_ln813_2398 = sext i7 %add_ln813_3992"   --->   Operation 9386 'sext' 'sext_ln813_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9387 [1/1] (1.20ns)   --->   "%add_ln813_3993 = add i8 %sext_ln813_2398, i8 %sext_ln813_2397"   --->   Operation 9387 'add' 'add_ln813_3993' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9388 [1/1] (1.11ns)   --->   "%add_ln813_3995 = add i7 %sext_ln17_1230, i7 %sext_ln17_1239"   --->   Operation 9388 'add' 'add_ln813_3995' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9389 [1/1] (1.11ns)   --->   "%add_ln813_3996 = add i7 %sext_ln17_1253, i7 %sext_ln17_1257"   --->   Operation 9389 'add' 'add_ln813_3996' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9390 [1/1] (1.11ns)   --->   "%add_ln813_3998 = add i7 %sext_ln17_1265, i7 %sext_ln17_1281"   --->   Operation 9390 'add' 'add_ln813_3998' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9391 [1/1] (1.11ns)   --->   "%add_ln813_3999 = add i7 %sext_ln17_1305, i7 %sext_ln17_1310"   --->   Operation 9391 'add' 'add_ln813_3999' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9392 [1/1] (1.03ns)   --->   "%add_ln813_4006 = add i6 %sext_ln17_75, i6 %sext_ln17_298"   --->   Operation 9392 'add' 'add_ln813_4006' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9393 [1/1] (0.00ns)   --->   "%sext_ln813_2403 = sext i6 %add_ln813_4006"   --->   Operation 9393 'sext' 'sext_ln813_2403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9394 [1/1] (1.03ns)   --->   "%add_ln813_4007 = add i6 %sext_ln17_363, i6 %sext_ln17_365"   --->   Operation 9394 'add' 'add_ln813_4007' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9395 [1/1] (0.00ns)   --->   "%sext_ln813_2404 = sext i6 %add_ln813_4007"   --->   Operation 9395 'sext' 'sext_ln813_2404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9396 [1/1] (1.11ns)   --->   "%add_ln813_4008 = add i7 %sext_ln813_2404, i7 %sext_ln813_2403"   --->   Operation 9396 'add' 'add_ln813_4008' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9397 [1/1] (1.03ns)   --->   "%add_ln813_4009 = add i6 %sext_ln17_502, i6 %sext_ln17_558"   --->   Operation 9397 'add' 'add_ln813_4009' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9398 [1/1] (0.00ns)   --->   "%sext_ln813_2406 = sext i6 %add_ln813_4009"   --->   Operation 9398 'sext' 'sext_ln813_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9399 [1/1] (1.03ns)   --->   "%add_ln813_4010 = add i6 %sext_ln17_568, i6 %sext_ln17_654"   --->   Operation 9399 'add' 'add_ln813_4010' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9400 [1/1] (0.00ns)   --->   "%sext_ln813_2407 = sext i6 %add_ln813_4010"   --->   Operation 9400 'sext' 'sext_ln813_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9401 [1/1] (1.11ns)   --->   "%add_ln813_4011 = add i7 %sext_ln813_2407, i7 %sext_ln813_2406"   --->   Operation 9401 'add' 'add_ln813_4011' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9402 [1/1] (1.03ns)   --->   "%add_ln813_4013 = add i6 %sext_ln17_687, i6 %sext_ln17_699"   --->   Operation 9402 'add' 'add_ln813_4013' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9403 [1/1] (0.00ns)   --->   "%sext_ln813_2409 = sext i6 %add_ln813_4013"   --->   Operation 9403 'sext' 'sext_ln813_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9404 [1/1] (1.03ns)   --->   "%add_ln813_4014 = add i6 %sext_ln17_763, i6 %sext_ln17_766"   --->   Operation 9404 'add' 'add_ln813_4014' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9405 [1/1] (0.00ns)   --->   "%sext_ln813_2410 = sext i6 %add_ln813_4014"   --->   Operation 9405 'sext' 'sext_ln813_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9406 [1/1] (1.11ns)   --->   "%add_ln813_4015 = add i7 %sext_ln813_2410, i7 %sext_ln813_2409"   --->   Operation 9406 'add' 'add_ln813_4015' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9407 [1/1] (1.03ns)   --->   "%add_ln813_4016 = add i6 %sext_ln17_919, i6 %sext_ln17_953"   --->   Operation 9407 'add' 'add_ln813_4016' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9408 [1/1] (0.00ns)   --->   "%sext_ln813_2413 = sext i6 %add_ln813_4016"   --->   Operation 9408 'sext' 'sext_ln813_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9409 [1/1] (1.11ns)   --->   "%add_ln813_4017 = add i7 %sext_ln813_2413, i7 %sext_ln17_837"   --->   Operation 9409 'add' 'add_ln813_4017' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9410 [1/1] (1.03ns)   --->   "%add_ln813_4021 = add i6 %sext_ln17_980, i6 %sext_ln17_1155"   --->   Operation 9410 'add' 'add_ln813_4021' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9411 [1/1] (0.00ns)   --->   "%sext_ln813_2415 = sext i6 %add_ln813_4021"   --->   Operation 9411 'sext' 'sext_ln813_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9412 [1/1] (1.03ns)   --->   "%add_ln813_4022 = add i6 %sext_ln17_1187, i6 %sext_ln17_1212"   --->   Operation 9412 'add' 'add_ln813_4022' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9413 [1/1] (0.00ns)   --->   "%sext_ln813_2416 = sext i6 %add_ln813_4022"   --->   Operation 9413 'sext' 'sext_ln813_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9414 [1/1] (1.11ns)   --->   "%add_ln813_4023 = add i7 %sext_ln813_2416, i7 %sext_ln813_2415"   --->   Operation 9414 'add' 'add_ln813_4023' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9415 [1/1] (1.03ns)   --->   "%add_ln813_4024 = add i6 %sext_ln17_1349, i6 %sext_ln17_65"   --->   Operation 9415 'add' 'add_ln813_4024' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9416 [1/1] (0.00ns)   --->   "%sext_ln813_2418 = sext i6 %add_ln813_4024"   --->   Operation 9416 'sext' 'sext_ln813_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9417 [1/1] (0.94ns)   --->   "%add_ln813_4025 = add i5 %sext_ln17_85, i5 %sext_ln17_153"   --->   Operation 9417 'add' 'add_ln813_4025' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9418 [1/1] (0.00ns)   --->   "%sext_ln813_2419 = sext i5 %add_ln813_4025"   --->   Operation 9418 'sext' 'sext_ln813_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9419 [1/1] (1.11ns)   --->   "%add_ln813_4026 = add i7 %sext_ln813_2419, i7 %sext_ln813_2418"   --->   Operation 9419 'add' 'add_ln813_4026' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9420 [1/1] (0.94ns)   --->   "%add_ln813_4028 = add i5 %sext_ln17_232, i5 %sext_ln17_313"   --->   Operation 9420 'add' 'add_ln813_4028' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9421 [1/1] (0.00ns)   --->   "%sext_ln813_2421 = sext i5 %add_ln813_4028"   --->   Operation 9421 'sext' 'sext_ln813_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9422 [1/1] (0.94ns)   --->   "%add_ln813_4029 = add i5 %sext_ln17_323, i5 %sext_ln17_334"   --->   Operation 9422 'add' 'add_ln813_4029' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9423 [1/1] (0.00ns)   --->   "%sext_ln813_2422 = sext i5 %add_ln813_4029"   --->   Operation 9423 'sext' 'sext_ln813_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9424 [1/1] (1.03ns)   --->   "%add_ln813_4030 = add i6 %sext_ln813_2422, i6 %sext_ln813_2421"   --->   Operation 9424 'add' 'add_ln813_4030' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9425 [1/1] (0.94ns)   --->   "%add_ln813_4031 = add i5 %sext_ln17_379, i5 %sext_ln17_606"   --->   Operation 9425 'add' 'add_ln813_4031' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9426 [1/1] (0.94ns)   --->   "%add_ln813_4032 = add i5 %sext_ln17_662, i5 %sext_ln17_670"   --->   Operation 9426 'add' 'add_ln813_4032' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9427 [1/1] (0.00ns)   --->   "%sext_ln813_2425 = sext i5 %add_ln813_4032"   --->   Operation 9427 'sext' 'sext_ln813_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9428 [1/1] (1.03ns)   --->   "%add_ln813_4033 = add i6 %sext_ln813_2425, i6 %sext_ln17_624"   --->   Operation 9428 'add' 'add_ln813_4033' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9429 [1/1] (0.94ns)   --->   "%add_ln813_4038 = add i5 %sext_ln17_707, i5 %sext_ln17_742"   --->   Operation 9429 'add' 'add_ln813_4038' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9430 [1/1] (0.00ns)   --->   "%sext_ln813_2428 = sext i5 %add_ln813_4038"   --->   Operation 9430 'sext' 'sext_ln813_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9431 [1/1] (0.94ns)   --->   "%add_ln813_4039 = add i5 %sext_ln17_822, i5 %sext_ln17_828"   --->   Operation 9431 'add' 'add_ln813_4039' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9432 [1/1] (0.00ns)   --->   "%sext_ln813_2429 = sext i5 %add_ln813_4039"   --->   Operation 9432 'sext' 'sext_ln813_2429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9433 [1/1] (1.03ns)   --->   "%add_ln813_4040 = add i6 %sext_ln813_2429, i6 %sext_ln813_2428"   --->   Operation 9433 'add' 'add_ln813_4040' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9434 [1/1] (0.94ns)   --->   "%add_ln813_4041 = add i5 %sext_ln17_924, i5 %sext_ln17_949"   --->   Operation 9434 'add' 'add_ln813_4041' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9435 [1/1] (0.00ns)   --->   "%sext_ln813_2431 = sext i5 %add_ln813_4041"   --->   Operation 9435 'sext' 'sext_ln813_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9436 [1/1] (1.03ns)   --->   "%add_ln813_4042 = add i6 %sext_ln813_1875, i6 %sext_ln813_2431"   --->   Operation 9436 'add' 'add_ln813_4042' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9437 [1/1] (0.94ns)   --->   "%add_ln813_4044 = add i5 %sext_ln17_1023, i5 %sext_ln17_1124"   --->   Operation 9437 'add' 'add_ln813_4044' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9438 [1/1] (0.00ns)   --->   "%sext_ln813_2434 = sext i5 %add_ln813_4044"   --->   Operation 9438 'sext' 'sext_ln813_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9439 [1/1] (0.94ns)   --->   "%add_ln813_4045 = add i5 %sext_ln17_1144, i5 %sext_ln17_1169"   --->   Operation 9439 'add' 'add_ln813_4045' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9440 [1/1] (0.00ns)   --->   "%sext_ln813_2435 = sext i5 %add_ln813_4045"   --->   Operation 9440 'sext' 'sext_ln813_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9441 [1/1] (1.03ns)   --->   "%add_ln813_4046 = add i6 %sext_ln813_2435, i6 %sext_ln813_2434"   --->   Operation 9441 'add' 'add_ln813_4046' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9442 [1/1] (0.94ns)   --->   "%add_ln813_4047 = add i5 %sext_ln17_1193, i5 %sext_ln17_1321"   --->   Operation 9442 'add' 'add_ln813_4047' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9443 [1/1] (0.00ns)   --->   "%sext_ln813_2437 = sext i5 %add_ln813_4047"   --->   Operation 9443 'sext' 'sext_ln813_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9444 [1/1] (0.00ns)   --->   "%sext_ln813_2438 = sext i4 %add_ln813_116"   --->   Operation 9444 'sext' 'sext_ln813_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9445 [1/1] (0.94ns)   --->   "%add_ln813_4048 = add i5 %sext_ln813_2438, i5 %sext_ln17_159"   --->   Operation 9445 'add' 'add_ln813_4048' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9446 [1/1] (0.00ns)   --->   "%sext_ln813_2439 = sext i5 %add_ln813_4048"   --->   Operation 9446 'sext' 'sext_ln813_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9447 [1/1] (1.03ns)   --->   "%add_ln813_4049 = add i6 %sext_ln813_2439, i6 %sext_ln813_2437"   --->   Operation 9447 'add' 'add_ln813_4049' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9448 [1/1] (0.83ns)   --->   "%add_ln813_4052 = add i4 %sext_ln17_242, i4 %sext_ln17_264"   --->   Operation 9448 'add' 'add_ln813_4052' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9449 [1/1] (0.00ns)   --->   "%sext_ln813_2442 = sext i4 %add_ln813_4052"   --->   Operation 9449 'sext' 'sext_ln813_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9450 [1/1] (0.83ns)   --->   "%add_ln813_4053 = add i4 %sext_ln17_399, i4 %sext_ln17_413"   --->   Operation 9450 'add' 'add_ln813_4053' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9451 [1/1] (0.00ns)   --->   "%sext_ln813_2443 = sext i4 %add_ln813_4053"   --->   Operation 9451 'sext' 'sext_ln813_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9452 [1/1] (0.94ns)   --->   "%add_ln813_4054 = add i5 %sext_ln813_2443, i5 %sext_ln813_2442"   --->   Operation 9452 'add' 'add_ln813_4054' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9453 [1/1] (0.00ns)   --->   "%sext_ln813_2444 = sext i5 %add_ln813_4054"   --->   Operation 9453 'sext' 'sext_ln813_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9454 [1/1] (0.83ns)   --->   "%add_ln813_4055 = add i4 %sext_ln17_547, i4 %sext_ln17_631"   --->   Operation 9454 'add' 'add_ln813_4055' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9455 [1/1] (0.00ns)   --->   "%sext_ln813_2445 = sext i4 %add_ln813_4055"   --->   Operation 9455 'sext' 'sext_ln813_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9456 [1/1] (0.83ns)   --->   "%add_ln813_4056 = add i4 %sext_ln17_648, i4 %sext_ln17_714"   --->   Operation 9456 'add' 'add_ln813_4056' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9457 [1/1] (0.00ns)   --->   "%sext_ln813_2446 = sext i4 %add_ln813_4056"   --->   Operation 9457 'sext' 'sext_ln813_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9458 [1/1] (0.94ns)   --->   "%add_ln813_4057 = add i5 %sext_ln813_2446, i5 %sext_ln813_2445"   --->   Operation 9458 'add' 'add_ln813_4057' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9459 [1/1] (0.00ns)   --->   "%sext_ln813_2447 = sext i5 %add_ln813_4057"   --->   Operation 9459 'sext' 'sext_ln813_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9460 [1/1] (1.03ns)   --->   "%add_ln813_4058 = add i6 %sext_ln813_2447, i6 %sext_ln813_2444"   --->   Operation 9460 'add' 'add_ln813_4058' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9461 [1/1] (0.83ns)   --->   "%add_ln813_4059 = add i4 %sext_ln17_746, i4 %sext_ln17_854"   --->   Operation 9461 'add' 'add_ln813_4059' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9462 [1/1] (0.00ns)   --->   "%sext_ln813_2449 = sext i4 %add_ln813_4059"   --->   Operation 9462 'sext' 'sext_ln813_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9463 [1/1] (0.83ns)   --->   "%add_ln813_4060 = add i4 %sext_ln17_891, i4 %sext_ln17_1015"   --->   Operation 9463 'add' 'add_ln813_4060' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9464 [1/1] (0.00ns)   --->   "%sext_ln813_2450 = sext i4 %add_ln813_4060"   --->   Operation 9464 'sext' 'sext_ln813_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9465 [1/1] (0.94ns)   --->   "%add_ln813_4061 = add i5 %sext_ln813_2450, i5 %sext_ln813_2449"   --->   Operation 9465 'add' 'add_ln813_4061' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9466 [1/1] (0.00ns)   --->   "%sext_ln813_2451 = sext i5 %add_ln813_4061"   --->   Operation 9466 'sext' 'sext_ln813_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9467 [1/1] (0.83ns)   --->   "%add_ln813_4062 = add i4 %sext_ln17_1115, i4 %sext_ln17_1206"   --->   Operation 9467 'add' 'add_ln813_4062' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9468 [1/1] (0.00ns)   --->   "%sext_ln813_2452 = sext i4 %add_ln813_4062"   --->   Operation 9468 'sext' 'sext_ln813_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9469 [1/1] (0.83ns)   --->   "%add_ln813_4063 = add i4 %sext_ln17_1329, i4 %sext_ln17_1346"   --->   Operation 9469 'add' 'add_ln813_4063' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9470 [1/1] (0.00ns)   --->   "%sext_ln813_2453 = sext i4 %add_ln813_4063"   --->   Operation 9470 'sext' 'sext_ln813_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9471 [1/1] (0.94ns)   --->   "%add_ln813_4064 = add i5 %sext_ln813_2453, i5 %sext_ln17_1291"   --->   Operation 9471 'add' 'add_ln813_4064' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9472 [1/1] (0.00ns)   --->   "%sext_ln813_2454 = sext i5 %add_ln813_4064"   --->   Operation 9472 'sext' 'sext_ln813_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9473 [1/1] (1.03ns)   --->   "%add_ln813_4065 = add i6 %sext_ln813_2454, i6 %sext_ln813_2452"   --->   Operation 9473 'add' 'add_ln813_4065' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9474 [1/1] (0.00ns)   --->   "%sext_ln813_2455 = sext i6 %add_ln813_4065"   --->   Operation 9474 'sext' 'sext_ln813_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9475 [1/1] (1.11ns)   --->   "%add_ln813_4066 = add i7 %sext_ln813_2455, i7 %sext_ln813_2451"   --->   Operation 9475 'add' 'add_ln813_4066' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 9476 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i5 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9476 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9477 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i6 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9477 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9478 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i6 %mult_V_4"   --->   Operation 9478 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9479 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i6 %mult_V_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9479 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9480 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i6 %mult_V_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9480 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9481 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i6 %mult_V_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9481 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9482 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i6 %mult_V_10"   --->   Operation 9482 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9483 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i6 %mult_V_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9483 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9484 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i6 %mult_V_11"   --->   Operation 9484 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9485 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i6 %mult_V_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9485 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9486 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i7 %mult_V_14"   --->   Operation 9486 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9487 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i6 %mult_V_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9487 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9488 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i6 %mult_V_21"   --->   Operation 9488 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9489 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i6 %mult_V_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9489 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9490 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i6 %mult_V_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9490 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9491 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i6 %mult_V_24"   --->   Operation 9491 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9492 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i6 %mult_V_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9492 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9493 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i6 %mult_V_40" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9493 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9494 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i6 %mult_V_44" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9494 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9495 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i7 %mult_V_46"   --->   Operation 9495 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9496 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i6 %mult_V_48" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9496 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9497 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i6 %mult_V_49"   --->   Operation 9497 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9498 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i6 %mult_V_49" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9498 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9499 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i6 %mult_V_52" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9499 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9500 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i6 %mult_V_54" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9500 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9501 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i6 %mult_V_55" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9501 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9502 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i6 %mult_V_61" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9502 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9503 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i6 %mult_V_63" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9503 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9504 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i6 %mult_V_65" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9504 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9505 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i6 %mult_V_73"   --->   Operation 9505 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9506 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i6 %mult_V_73" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9506 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9507 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i6 %mult_V_74" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9507 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9508 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i6 %mult_V_77" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9508 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9509 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i6 %mult_V_90"   --->   Operation 9509 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9510 [1/1] (0.00ns)   --->   "%sext_ln17_86 = sext i6 %mult_V_94" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9510 'sext' 'sext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9511 [1/1] (0.00ns)   --->   "%sext_ln17_102 = sext i6 %mult_V_112" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9511 'sext' 'sext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9512 [1/1] (0.00ns)   --->   "%sext_ln17_105 = sext i6 %mult_V_117" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9512 'sext' 'sext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9513 [1/1] (0.00ns)   --->   "%sext_ln17_114 = sext i6 %mult_V_125" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9513 'sext' 'sext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9514 [1/1] (0.00ns)   --->   "%sext_ln17_115 = sext i6 %mult_V_127" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9514 'sext' 'sext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9515 [1/1] (0.00ns)   --->   "%sext_ln17_116 = sext i6 %mult_V_129" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9515 'sext' 'sext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9516 [1/1] (0.00ns)   --->   "%sext_ln17_117 = sext i6 %mult_V_130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9516 'sext' 'sext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9517 [1/1] (0.00ns)   --->   "%sext_ln17_124 = sext i6 %mult_V_137" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9517 'sext' 'sext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9518 [1/1] (0.00ns)   --->   "%sext_ln17_127 = sext i6 %mult_V_140" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9518 'sext' 'sext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9519 [1/1] (0.00ns)   --->   "%sext_ln17_144 = sext i6 %mult_V_157" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9519 'sext' 'sext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9520 [1/1] (0.00ns)   --->   "%sext_ln17_151 = sext i6 %mult_V_165" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9520 'sext' 'sext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9521 [1/1] (0.00ns)   --->   "%sext_ln17_152 = sext i6 %mult_V_167" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9521 'sext' 'sext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9522 [1/1] (0.00ns)   --->   "%sext_ln17_154 = sext i6 %mult_V_169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9522 'sext' 'sext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9523 [1/1] (0.00ns)   --->   "%sext_ln17_157 = sext i6 %mult_V_176" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9523 'sext' 'sext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9524 [1/1] (0.00ns)   --->   "%sext_ln17_161 = sext i6 %mult_V_181" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9524 'sext' 'sext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9525 [1/1] (0.00ns)   --->   "%sext_ln17_163 = sext i6 %mult_V_183" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9525 'sext' 'sext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9526 [1/1] (0.00ns)   --->   "%sext_ln17_167 = sext i5 %mult_V_189" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9526 'sext' 'sext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9527 [1/1] (0.00ns)   --->   "%sext_ln17_171 = sext i6 %mult_V_191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9527 'sext' 'sext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9528 [1/1] (0.00ns)   --->   "%sext_ln17_175 = sext i6 %mult_V_194" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9528 'sext' 'sext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9529 [1/1] (0.00ns)   --->   "%sext_ln17_176 = sext i6 %mult_V_195" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9529 'sext' 'sext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9530 [1/1] (0.00ns)   --->   "%sext_ln17_180 = sext i6 %mult_V_198" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9530 'sext' 'sext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9531 [1/1] (0.00ns)   --->   "%sext_ln17_186 = sext i6 %mult_V_204" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9531 'sext' 'sext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9532 [1/1] (0.00ns)   --->   "%sext_ln17_190 = sext i6 %mult_V_208" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9532 'sext' 'sext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9533 [1/1] (0.00ns)   --->   "%sext_ln17_196 = sext i6 %mult_V_213" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9533 'sext' 'sext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9534 [1/1] (0.00ns)   --->   "%sext_ln17_197 = sext i6 %mult_V_214" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9534 'sext' 'sext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9535 [1/1] (0.00ns)   --->   "%sext_ln17_199 = sext i6 %mult_V_216" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9535 'sext' 'sext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9536 [1/1] (0.00ns)   --->   "%sext_ln17_204 = sext i6 %mult_V_224" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9536 'sext' 'sext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9537 [1/1] (0.00ns)   --->   "%sext_ln17_206 = sext i6 %mult_V_226" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9537 'sext' 'sext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9538 [1/1] (0.00ns)   --->   "%sext_ln17_207 = sext i6 %mult_V_227" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9538 'sext' 'sext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9539 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i7 %mult_V_229"   --->   Operation 9539 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9540 [1/1] (0.00ns)   --->   "%sext_ln17_210 = sext i6 %mult_V_231" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9540 'sext' 'sext_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9541 [1/1] (0.00ns)   --->   "%sext_ln17_212 = sext i6 %mult_V_233" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9541 'sext' 'sext_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9542 [1/1] (0.00ns)   --->   "%sext_ln17_214 = sext i6 %mult_V_236" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9542 'sext' 'sext_ln17_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9543 [1/1] (0.00ns)   --->   "%sext_ln17_215 = sext i6 %mult_V_237" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9543 'sext' 'sext_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9544 [1/1] (0.00ns)   --->   "%sext_ln17_220 = sext i6 %mult_V_241" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9544 'sext' 'sext_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9545 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i7 %mult_V_249"   --->   Operation 9545 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9546 [1/1] (0.00ns)   --->   "%sext_ln17_230 = sext i6 %mult_V_251" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9546 'sext' 'sext_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9547 [1/1] (0.00ns)   --->   "%sext_ln17_231 = sext i6 %mult_V_252" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9547 'sext' 'sext_ln17_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9548 [1/1] (0.00ns)   --->   "%sext_ln17_233 = sext i6 %mult_V_255" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9548 'sext' 'sext_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9549 [1/1] (0.00ns)   --->   "%sext_ln17_234 = sext i6 %mult_V_256" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9549 'sext' 'sext_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9550 [1/1] (0.00ns)   --->   "%sext_ln17_236 = sext i6 %mult_V_258" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9550 'sext' 'sext_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9551 [1/1] (0.00ns)   --->   "%sext_ln17_238 = sext i6 %mult_V_261" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9551 'sext' 'sext_ln17_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9552 [1/1] (0.00ns)   --->   "%sext_ln17_241 = sext i6 %mult_V_266" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9552 'sext' 'sext_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9553 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i7 %mult_V_273"   --->   Operation 9553 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9554 [1/1] (0.00ns)   --->   "%sext_ln17_246 = sext i6 %mult_V_275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9554 'sext' 'sext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9555 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i7 %mult_V_277"   --->   Operation 9555 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9556 [1/1] (0.00ns)   --->   "%sext_ln17_248 = sext i6 %mult_V_278" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9556 'sext' 'sext_ln17_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9557 [1/1] (0.00ns)   --->   "%sext_ln17_252 = sext i6 %mult_V_283" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9557 'sext' 'sext_ln17_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9558 [1/1] (0.00ns)   --->   "%sext_ln17_258 = sext i6 %mult_V_290" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9558 'sext' 'sext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9559 [1/1] (0.00ns)   --->   "%sext_ln17_259 = sext i6 %mult_V_291" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9559 'sext' 'sext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9560 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i6 %mult_V_293"   --->   Operation 9560 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9561 [1/1] (0.00ns)   --->   "%sext_ln17_261 = sext i6 %mult_V_293" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9561 'sext' 'sext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9562 [1/1] (0.00ns)   --->   "%sext_ln17_262 = sext i6 %mult_V_294" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9562 'sext' 'sext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9563 [1/1] (0.00ns)   --->   "%sext_ln17_263 = sext i6 %mult_V_295" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9563 'sext' 'sext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9564 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i6 %mult_V_302"   --->   Operation 9564 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9565 [1/1] (0.00ns)   --->   "%sext_ln17_270 = sext i6 %mult_V_302" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9565 'sext' 'sext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9566 [1/1] (0.00ns)   --->   "%sext_ln17_271 = sext i6 %mult_V_303" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9566 'sext' 'sext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9567 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i7 %mult_V_305"   --->   Operation 9567 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9568 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i7 %mult_V_308"   --->   Operation 9568 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9569 [1/1] (0.00ns)   --->   "%sext_ln17_277 = sext i6 %mult_V_310" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9569 'sext' 'sext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9570 [1/1] (0.00ns)   --->   "%sext_ln17_288 = sext i6 %mult_V_322" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9570 'sext' 'sext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9571 [1/1] (0.00ns)   --->   "%sext_ln17_290 = sext i6 %mult_V_324" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9571 'sext' 'sext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9572 [1/1] (0.00ns)   --->   "%sext_ln17_291 = sext i6 %mult_V_325" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9572 'sext' 'sext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9573 [1/1] (0.00ns)   --->   "%sext_ln17_292 = sext i6 %mult_V_326" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9573 'sext' 'sext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9574 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i6 %mult_V_331"   --->   Operation 9574 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9575 [1/1] (0.00ns)   --->   "%sext_ln17_296 = sext i6 %mult_V_331" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9575 'sext' 'sext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9576 [1/1] (0.00ns)   --->   "%sext_ln17_301 = sext i6 %mult_V_337" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9576 'sext' 'sext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9577 [1/1] (0.00ns)   --->   "%sext_ln17_307 = sext i6 %mult_V_346" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9577 'sext' 'sext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9578 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i6 %mult_V_351" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9578 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9579 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i6 %mult_V_353" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9579 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9580 [1/1] (0.00ns)   --->   "%sext_ln17_314 = sext i6 %mult_V_355" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9580 'sext' 'sext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9581 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i6 %mult_V_362" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9581 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9582 [1/1] (0.00ns)   --->   "%sext_ln17_321 = sext i6 %mult_V_363" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9582 'sext' 'sext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9583 [1/1] (0.00ns)   --->   "%sext_ln17_322 = sext i6 %mult_V_364" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9583 'sext' 'sext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9584 [1/1] (0.00ns)   --->   "%sext_ln17_329 = sext i6 %mult_V_369" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9584 'sext' 'sext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9585 [1/1] (0.00ns)   --->   "%sext_ln17_337 = sext i6 %mult_V_376" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9585 'sext' 'sext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9586 [1/1] (0.00ns)   --->   "%sext_ln17_338 = sext i6 %mult_V_377" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9586 'sext' 'sext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9587 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i6 %mult_V_379"   --->   Operation 9587 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9588 [1/1] (0.00ns)   --->   "%sext_ln17_340 = sext i6 %mult_V_379" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9588 'sext' 'sext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9589 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i6 %mult_V_385"   --->   Operation 9589 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9590 [1/1] (0.00ns)   --->   "%sext_ln17_345 = sext i6 %mult_V_385" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9590 'sext' 'sext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9591 [1/1] (0.00ns)   --->   "%sext_ln17_346 = sext i6 %mult_V_386" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9591 'sext' 'sext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9592 [1/1] (0.00ns)   --->   "%sext_ln17_349 = sext i6 %mult_V_389" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9592 'sext' 'sext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9593 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i7 %mult_V_394"   --->   Operation 9593 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9594 [1/1] (0.00ns)   --->   "%sext_ln17_354 = sext i6 %mult_V_395" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9594 'sext' 'sext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9595 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i7 %mult_V_397"   --->   Operation 9595 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9596 [1/1] (0.00ns)   --->   "%sext_ln17_356 = sext i6 %mult_V_398" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9596 'sext' 'sext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9597 [1/1] (0.00ns)   --->   "%sext_ln17_358 = sext i6 %mult_V_400" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9597 'sext' 'sext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9598 [1/1] (0.00ns)   --->   "%sext_ln17_360 = sext i6 %mult_V_402" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9598 'sext' 'sext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9599 [1/1] (0.00ns)   --->   "%sext_ln17_364 = sext i6 %mult_V_411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9599 'sext' 'sext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9600 [1/1] (0.00ns)   --->   "%sext_ln17_366 = sext i6 %mult_V_414" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9600 'sext' 'sext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9601 [1/1] (0.00ns)   --->   "%sext_ln17_368 = sext i6 %mult_V_416" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9601 'sext' 'sext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9602 [1/1] (0.00ns)   --->   "%sext_ln17_369 = sext i6 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9602 'sext' 'sext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9603 [1/1] (0.00ns)   --->   "%sext_ln17_374 = sext i6 %mult_V_425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9603 'sext' 'sext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9604 [1/1] (0.00ns)   --->   "%sext_ln17_375 = sext i6 %mult_V_426" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9604 'sext' 'sext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9605 [1/1] (0.00ns)   --->   "%sext_ln17_378 = sext i6 %mult_V_431" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9605 'sext' 'sext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9606 [1/1] (0.00ns)   --->   "%sext_ln17_382 = sext i6 %mult_V_436" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9606 'sext' 'sext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9607 [1/1] (0.00ns)   --->   "%sext_ln17_383 = sext i6 %mult_V_437" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9607 'sext' 'sext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9608 [1/1] (0.00ns)   --->   "%sext_ln17_388 = sext i6 %mult_V_441" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9608 'sext' 'sext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9609 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i6 %mult_V_442"   --->   Operation 9609 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9610 [1/1] (0.00ns)   --->   "%sext_ln17_389 = sext i6 %mult_V_442" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9610 'sext' 'sext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9611 [1/1] (0.00ns)   --->   "%sext_ln17_391 = sext i6 %mult_V_451" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9611 'sext' 'sext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9612 [1/1] (0.00ns)   --->   "%sext_ln17_392 = sext i6 %mult_V_452" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9612 'sext' 'sext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9613 [1/1] (0.00ns)   --->   "%sext_ln17_393 = sext i6 %mult_V_453" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9613 'sext' 'sext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9614 [1/1] (0.00ns)   --->   "%sext_ln17_396 = sext i6 %mult_V_456" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9614 'sext' 'sext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9615 [1/1] (0.00ns)   --->   "%sext_ln17_398 = sext i6 %mult_V_461" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9615 'sext' 'sext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9616 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i6 %mult_V_467"   --->   Operation 9616 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9617 [1/1] (0.00ns)   --->   "%sext_ln17_402 = sext i6 %mult_V_467" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9617 'sext' 'sext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9618 [1/1] (0.00ns)   --->   "%sext_ln17_405 = sext i6 %mult_V_469" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9618 'sext' 'sext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9619 [1/1] (0.00ns)   --->   "%sext_ln17_409 = sext i6 %mult_V_472" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9619 'sext' 'sext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9620 [1/1] (0.00ns)   --->   "%sext_ln17_410 = sext i6 %mult_V_473" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9620 'sext' 'sext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9621 [1/1] (0.00ns)   --->   "%sext_ln17_411 = sext i6 %mult_V_474" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9621 'sext' 'sext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9622 [1/1] (0.00ns)   --->   "%sext_ln17_414 = sext i6 %mult_V_478" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9622 'sext' 'sext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9623 [1/1] (0.00ns)   --->   "%sext_ln17_417 = sext i6 %mult_V_480" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9623 'sext' 'sext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9624 [1/1] (0.00ns)   --->   "%sext_ln17_424 = sext i6 %mult_V_490" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9624 'sext' 'sext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9625 [1/1] (0.00ns)   --->   "%sext_ln17_427 = sext i6 %mult_V_497" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9625 'sext' 'sext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9626 [1/1] (0.00ns)   --->   "%sext_ln17_429 = sext i6 %mult_V_499" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9626 'sext' 'sext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9627 [1/1] (0.00ns)   --->   "%sext_ln17_430 = sext i6 %mult_V_500" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9627 'sext' 'sext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9628 [1/1] (0.00ns)   --->   "%sext_ln17_432 = sext i6 %mult_V_502" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9628 'sext' 'sext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9629 [1/1] (0.00ns)   --->   "%sext_ln17_436 = sext i6 %mult_V_506" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9629 'sext' 'sext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9630 [1/1] (0.00ns)   --->   "%sext_ln17_438 = sext i6 %mult_V_508" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9630 'sext' 'sext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9631 [1/1] (0.00ns)   --->   "%sext_ln17_442 = sext i6 %mult_V_514" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9631 'sext' 'sext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9632 [1/1] (0.00ns)   --->   "%sext_ln17_446 = sext i6 %mult_V_521" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9632 'sext' 'sext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9633 [1/1] (0.00ns)   --->   "%sext_ln17_447 = sext i6 %mult_V_523" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9633 'sext' 'sext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9634 [1/1] (0.00ns)   --->   "%sext_ln17_448 = sext i6 %mult_V_524" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9634 'sext' 'sext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9635 [1/1] (0.00ns)   --->   "%sext_ln17_455 = sext i6 %mult_V_535" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9635 'sext' 'sext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9636 [1/1] (0.00ns)   --->   "%sext_ln17_461 = sext i6 %mult_V_542" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9636 'sext' 'sext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9637 [1/1] (0.00ns)   --->   "%sext_ln17_465 = sext i6 %mult_V_547" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9637 'sext' 'sext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9638 [1/1] (0.00ns)   --->   "%sext_ln17_468 = sext i6 %mult_V_550" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9638 'sext' 'sext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9639 [1/1] (0.00ns)   --->   "%sext_ln17_472 = sext i6 %mult_V_555" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9639 'sext' 'sext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9640 [1/1] (0.00ns)   --->   "%sext_ln17_474 = sext i6 %mult_V_557" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9640 'sext' 'sext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9641 [1/1] (0.00ns)   --->   "%sext_ln17_477 = sext i6 %mult_V_560" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9641 'sext' 'sext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9642 [1/1] (0.00ns)   --->   "%sext_ln17_478 = sext i6 %mult_V_561" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9642 'sext' 'sext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9643 [1/1] (0.00ns)   --->   "%sext_ln17_482 = sext i6 %mult_V_566" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9643 'sext' 'sext_ln17_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9644 [1/1] (0.00ns)   --->   "%sext_ln17_487 = sext i6 %mult_V_573" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9644 'sext' 'sext_ln17_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9645 [1/1] (0.00ns)   --->   "%sext_ln17_491 = sext i6 %mult_V_577" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9645 'sext' 'sext_ln17_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9646 [1/1] (0.00ns)   --->   "%sext_ln17_494 = sext i6 %mult_V_581" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9646 'sext' 'sext_ln17_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9647 [1/1] (0.00ns)   --->   "%sext_ln17_496 = sext i6 %mult_V_585" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9647 'sext' 'sext_ln17_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9648 [1/1] (0.00ns)   --->   "%sext_ln17_503 = sext i6 %mult_V_591" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9648 'sext' 'sext_ln17_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9649 [1/1] (0.00ns)   --->   "%sext_ln17_504 = sext i6 %mult_V_592" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9649 'sext' 'sext_ln17_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9650 [1/1] (0.00ns)   --->   "%sext_ln17_511 = sext i6 %mult_V_604" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9650 'sext' 'sext_ln17_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9651 [1/1] (0.00ns)   --->   "%sext_ln17_512 = sext i6 %mult_V_606" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9651 'sext' 'sext_ln17_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9652 [1/1] (0.00ns)   --->   "%sext_ln17_514 = sext i6 %mult_V_609" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9652 'sext' 'sext_ln17_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9653 [1/1] (0.00ns)   --->   "%sext_ln17_525 = sext i6 %mult_V_622" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9653 'sext' 'sext_ln17_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9654 [1/1] (0.00ns)   --->   "%sext_ln17_528 = sext i6 %mult_V_626" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9654 'sext' 'sext_ln17_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9655 [1/1] (0.00ns)   --->   "%sext_ln17_534 = sext i6 %mult_V_634" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9655 'sext' 'sext_ln17_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9656 [1/1] (0.00ns)   --->   "%sext_ln818_118 = sext i6 %mult_V_637"   --->   Operation 9656 'sext' 'sext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9657 [1/1] (0.00ns)   --->   "%sext_ln17_537 = sext i6 %mult_V_637" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9657 'sext' 'sext_ln17_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9658 [1/1] (0.00ns)   --->   "%sext_ln17_541 = sext i6 %mult_V_642" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9658 'sext' 'sext_ln17_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9659 [1/1] (0.00ns)   --->   "%sext_ln17_543 = sext i6 %mult_V_644" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9659 'sext' 'sext_ln17_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9660 [1/1] (0.00ns)   --->   "%sext_ln17_551 = sext i6 %mult_V_654" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9660 'sext' 'sext_ln17_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9661 [1/1] (0.00ns)   --->   "%sext_ln17_552 = sext i6 %mult_V_655" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9661 'sext' 'sext_ln17_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9662 [1/1] (0.00ns)   --->   "%sext_ln17_553 = sext i6 %mult_V_656" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9662 'sext' 'sext_ln17_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9663 [1/1] (0.00ns)   --->   "%sext_ln17_554 = sext i6 %mult_V_657" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9663 'sext' 'sext_ln17_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9664 [1/1] (0.00ns)   --->   "%sext_ln17_556 = sext i6 %mult_V_659" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9664 'sext' 'sext_ln17_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9665 [1/1] (0.00ns)   --->   "%sext_ln17_559 = sext i6 %mult_V_663" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9665 'sext' 'sext_ln17_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9666 [1/1] (0.00ns)   --->   "%sext_ln17_565 = sext i6 %mult_V_673" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9666 'sext' 'sext_ln17_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9667 [1/1] (0.00ns)   --->   "%sext_ln17_567 = sext i6 %mult_V_675" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9667 'sext' 'sext_ln17_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9668 [1/1] (0.00ns)   --->   "%sext_ln17_570 = sext i6 %mult_V_679" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9668 'sext' 'sext_ln17_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9669 [1/1] (0.00ns)   --->   "%sext_ln818_128 = sext i6 %mult_V_688"   --->   Operation 9669 'sext' 'sext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9670 [1/1] (0.00ns)   --->   "%sext_ln818_129 = sext i6 %mult_V_698"   --->   Operation 9670 'sext' 'sext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9671 [1/1] (0.00ns)   --->   "%sext_ln17_589 = sext i6 %mult_V_698" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9671 'sext' 'sext_ln17_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9672 [1/1] (0.00ns)   --->   "%sext_ln17_593 = sext i6 %mult_V_704" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9672 'sext' 'sext_ln17_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9673 [1/1] (0.00ns)   --->   "%sext_ln17_595 = sext i6 %mult_V_706" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9673 'sext' 'sext_ln17_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9674 [1/1] (0.00ns)   --->   "%sext_ln17_599 = sext i6 %mult_V_710" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9674 'sext' 'sext_ln17_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9675 [1/1] (0.00ns)   --->   "%sext_ln17_602 = sext i6 %mult_V_713" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9675 'sext' 'sext_ln17_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9676 [1/1] (0.00ns)   --->   "%sext_ln17_605 = sext i6 %mult_V_717" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9676 'sext' 'sext_ln17_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9677 [1/1] (0.00ns)   --->   "%sext_ln17_607 = sext i6 %mult_V_720" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9677 'sext' 'sext_ln17_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9678 [1/1] (0.00ns)   --->   "%sext_ln17_610 = sext i6 %mult_V_724" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9678 'sext' 'sext_ln17_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9679 [1/1] (0.00ns)   --->   "%sext_ln17_612 = sext i6 %mult_V_726" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9679 'sext' 'sext_ln17_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9680 [1/1] (0.00ns)   --->   "%sext_ln818_134 = sext i6 %mult_V_736"   --->   Operation 9680 'sext' 'sext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9681 [1/1] (0.00ns)   --->   "%sext_ln17_617 = sext i6 %mult_V_736" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9681 'sext' 'sext_ln17_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9682 [1/1] (0.00ns)   --->   "%sext_ln17_621 = sext i6 %mult_V_739" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9682 'sext' 'sext_ln17_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9683 [1/1] (0.00ns)   --->   "%sext_ln17_623 = sext i6 %mult_V_741" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9683 'sext' 'sext_ln17_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9684 [1/1] (0.00ns)   --->   "%sext_ln17_626 = sext i6 %mult_V_744" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9684 'sext' 'sext_ln17_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9685 [1/1] (0.00ns)   --->   "%sext_ln17_630 = sext i6 %mult_V_748" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9685 'sext' 'sext_ln17_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9686 [1/1] (0.00ns)   --->   "%sext_ln17_639 = sext i6 %mult_V_758" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9686 'sext' 'sext_ln17_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9687 [1/1] (0.00ns)   --->   "%sext_ln17_659 = sext i6 %mult_V_782" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9687 'sext' 'sext_ln17_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9688 [1/1] (0.00ns)   --->   "%sext_ln17_660 = sext i6 %mult_V_783" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9688 'sext' 'sext_ln17_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9689 [1/1] (0.00ns)   --->   "%sext_ln17_661 = sext i6 %mult_V_784" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9689 'sext' 'sext_ln17_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9690 [1/1] (0.00ns)   --->   "%sext_ln818_139 = sext i6 %mult_V_799"   --->   Operation 9690 'sext' 'sext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9691 [1/1] (0.00ns)   --->   "%sext_ln17_674 = sext i6 %mult_V_799" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9691 'sext' 'sext_ln17_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9692 [1/1] (0.00ns)   --->   "%sext_ln17_676 = sext i6 %mult_V_804" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9692 'sext' 'sext_ln17_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9693 [1/1] (0.00ns)   --->   "%sext_ln17_694 = sext i6 %mult_V_823" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9693 'sext' 'sext_ln17_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9694 [1/1] (0.00ns)   --->   "%sext_ln818_147 = sext i6 %mult_V_865"   --->   Operation 9694 'sext' 'sext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9695 [1/1] (0.00ns)   --->   "%sext_ln818_152 = sext i6 %mult_V_881"   --->   Operation 9695 'sext' 'sext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9696 [1/1] (0.00ns)   --->   "%sext_ln17_751 = sext i6 %mult_V_893" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9696 'sext' 'sext_ln17_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9697 [1/1] (0.00ns)   --->   "%sext_ln818_158 = sext i6 %mult_V_903"   --->   Operation 9697 'sext' 'sext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9698 [1/1] (0.00ns)   --->   "%sext_ln70_220 = sext i8 %a_V_222" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9698 'sext' 'sext_ln70_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9699 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %a_V_222, i4 0"   --->   Operation 9699 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9700 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i12 %shl_ln1273_254"   --->   Operation 9700 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9701 [1/1] (1.35ns)   --->   "%r_V_779 = sub i13 %sext_ln70_220, i13 %sext_ln1273_352"   --->   Operation 9701 'sub' 'r_V_779' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9702 [1/1] (0.00ns)   --->   "%mult_V_943 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_779, i32 5, i32 12"   --->   Operation 9702 'partselect' 'mult_V_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9703 [1/1] (0.00ns)   --->   "%sext_ln17_819 = sext i6 %mult_V_973" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9703 'sext' 'sext_ln17_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9704 [1/1] (0.00ns)   --->   "%sext_ln818_169 = sext i6 %mult_V_975"   --->   Operation 9704 'sext' 'sext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9705 [1/1] (0.00ns)   --->   "%sext_ln17_827 = sext i6 %mult_V_984" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9705 'sext' 'sext_ln17_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9706 [1/1] (0.00ns)   --->   "%sext_ln818_175 = sext i6 %mult_V_1009"   --->   Operation 9706 'sext' 'sext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9707 [1/1] (0.00ns)   --->   "%sext_ln17_846 = sext i6 %mult_V_1009" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9707 'sext' 'sext_ln17_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9708 [1/1] (0.00ns)   --->   "%sext_ln17_849 = sext i6 %mult_V_1012" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9708 'sext' 'sext_ln17_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9709 [1/1] (0.00ns)   --->   "%sext_ln818_178 = sext i6 %mult_V_1023"   --->   Operation 9709 'sext' 'sext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9710 [1/1] (0.00ns)   --->   "%sext_ln17_858 = sext i6 %mult_V_1023" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9710 'sext' 'sext_ln17_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9711 [1/1] (0.00ns)   --->   "%sext_ln17_872 = sext i6 %mult_V_1041" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9711 'sext' 'sext_ln17_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9712 [1/1] (0.00ns)   --->   "%sext_ln818_181 = sext i6 %mult_V_1045"   --->   Operation 9712 'sext' 'sext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9713 [1/1] (0.00ns)   --->   "%sext_ln17_876 = sext i6 %mult_V_1045" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9713 'sext' 'sext_ln17_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9714 [1/1] (0.00ns)   --->   "%sext_ln17_878 = sext i6 %mult_V_1048" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9714 'sext' 'sext_ln17_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9715 [1/1] (0.00ns)   --->   "%sext_ln818_183 = sext i7 %mult_V_1051"   --->   Operation 9715 'sext' 'sext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9716 [1/1] (0.00ns)   --->   "%sext_ln17_895 = sext i6 %mult_V_1073" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9716 'sext' 'sext_ln17_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9717 [1/1] (0.00ns)   --->   "%sext_ln17_937 = sext i6 %mult_V_1125" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9717 'sext' 'sext_ln17_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9718 [1/1] (0.00ns)   --->   "%sext_ln818_204 = sext i7 %mult_V_1158"   --->   Operation 9718 'sext' 'sext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9719 [1/1] (0.00ns)   --->   "%sext_ln17_989 = sext i6 %mult_V_1198" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 9719 'sext' 'sext_ln17_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9720 [1/1] (0.00ns)   --->   "%sext_ln818_221 = sext i7 %mult_V_1252"   --->   Operation 9720 'sext' 'sext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9721 [1/1] (0.00ns)   --->   "%sext_ln818_230 = sext i7 %mult_V_1294"   --->   Operation 9721 'sext' 'sext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9722 [1/1] (0.00ns)   --->   "%sext_ln818_235 = sext i7 %mult_V_1346"   --->   Operation 9722 'sext' 'sext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9723 [1/1] (0.00ns)   --->   "%sext_ln818_240 = sext i6 %mult_V_1402"   --->   Operation 9723 'sext' 'sext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9724 [1/1] (0.00ns)   --->   "%sext_ln818_244 = sext i7 %mult_V_1429"   --->   Operation 9724 'sext' 'sext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9725 [1/1] (0.00ns)   --->   "%sext_ln818_248 = sext i6 %mult_V_1454"   --->   Operation 9725 'sext' 'sext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9726 [1/1] (0.00ns)   --->   "%sext_ln818_251 = sext i7 %mult_V_1489"   --->   Operation 9726 'sext' 'sext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9727 [1/1] (0.00ns)   --->   "%sext_ln818_254 = sext i6 %mult_V_1496"   --->   Operation 9727 'sext' 'sext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9728 [1/1] (0.00ns)   --->   "%sext_ln818_265 = sext i6 %mult_V_1565"   --->   Operation 9728 'sext' 'sext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9729 [1/1] (0.00ns)   --->   "%sext_ln818_267 = sext i6 %mult_V_1580"   --->   Operation 9729 'sext' 'sext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9730 [1/1] (0.00ns)   --->   "%sext_ln818_277 = sext i7 %mult_V_1626"   --->   Operation 9730 'sext' 'sext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9731 [1/1] (1.03ns)   --->   "%add_ln813 = add i6 %sext_ln17_8, i6 62"   --->   Operation 9731 'add' 'add_ln813' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9732 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i6 %add_ln813"   --->   Operation 9732 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9733 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i6 %add_ln813"   --->   Operation 9733 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9734 [1/1] (1.11ns)   --->   "%add_ln813_1 = add i7 %sext_ln17_10, i7 122"   --->   Operation 9734 'add' 'add_ln813_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9735 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i7 %add_ln813_1"   --->   Operation 9735 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9736 [1/1] (1.11ns)   --->   "%add_ln813_2 = add i7 %sext_ln17_11, i7 124"   --->   Operation 9736 'add' 'add_ln813_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9737 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i7 %add_ln813_2"   --->   Operation 9737 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9738 [1/1] (1.11ns)   --->   "%add_ln813_3 = add i7 %sext_ln17_12, i7 120"   --->   Operation 9738 'add' 'add_ln813_3' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9739 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i7 %add_ln813_3"   --->   Operation 9739 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9740 [1/1] (0.94ns)   --->   "%add_ln813_4 = add i5 %sext_ln17_24, i5 26"   --->   Operation 9740 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9741 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i5 %add_ln813_4"   --->   Operation 9741 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9742 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i5 %add_ln813_4"   --->   Operation 9742 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9743 [1/1] (1.11ns)   --->   "%add_ln813_5 = add i7 %sext_ln813_19, i7 %sext_ln17_18"   --->   Operation 9743 'add' 'add_ln813_5' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9744 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i7 %add_ln813_5"   --->   Operation 9744 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9745 [1/1] (1.11ns)   --->   "%add_ln813_6 = add i7 %sext_ln17_49, i7 %sext_ln17_60"   --->   Operation 9745 'add' 'add_ln813_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9746 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i7 %add_ln813_6"   --->   Operation 9746 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_7 = add i8 %sext_ln813_33, i8 %sext_ln813_32"   --->   Operation 9747 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9748 [1/1] (1.11ns)   --->   "%add_ln813_8 = add i7 %sext_ln17_72, i7 %sext_ln17_91"   --->   Operation 9748 'add' 'add_ln813_8' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9749 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i7 %add_ln813_8"   --->   Operation 9749 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9750 [1/1] (1.11ns)   --->   "%add_ln813_9 = add i7 %sext_ln17_114, i7 %sext_ln17_127"   --->   Operation 9750 'add' 'add_ln813_9' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9751 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i7 %add_ln813_9"   --->   Operation 9751 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9752 [1/1] (1.20ns)   --->   "%add_ln813_10 = add i8 %sext_ln813_35, i8 %sext_ln813_34"   --->   Operation 9752 'add' 'add_ln813_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9753 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_11 = add i8 %add_ln813_10, i8 %add_ln813_7"   --->   Operation 9753 'add' 'add_ln813_11' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9754 [1/1] (1.11ns)   --->   "%add_ln813_12 = add i7 %sext_ln17_136, i7 %sext_ln17_190"   --->   Operation 9754 'add' 'add_ln813_12' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9755 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i7 %add_ln813_12"   --->   Operation 9755 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9756 [1/1] (1.11ns)   --->   "%add_ln813_13 = add i7 %sext_ln17_199, i7 %sext_ln17_214"   --->   Operation 9756 'add' 'add_ln813_13' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9757 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i7 %add_ln813_13"   --->   Operation 9757 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_14 = add i8 %sext_ln813_37, i8 %sext_ln813_36"   --->   Operation 9758 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9759 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_18 = add i8 %add_ln813_17, i8 %add_ln813_14"   --->   Operation 9759 'add' 'add_ln813_18' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9760 [1/1] (1.11ns)   --->   "%add_ln813_20 = add i7 %sext_ln17_311, i7 %sext_ln17_340"   --->   Operation 9760 'add' 'add_ln813_20' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9761 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i7 %add_ln813_20"   --->   Operation 9761 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9762 [1/1] (1.11ns)   --->   "%add_ln813_21 = add i7 %sext_ln17_393, i7 %sext_ln17_414"   --->   Operation 9762 'add' 'add_ln813_21' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9763 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i7 %add_ln813_21"   --->   Operation 9763 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9764 [1/1] (1.20ns)   --->   "%add_ln813_22 = add i8 %sext_ln813_41, i8 %sext_ln813_40"   --->   Operation 9764 'add' 'add_ln813_22' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9765 [1/1] (1.11ns)   --->   "%add_ln813_23 = add i7 %sext_ln17_440, i7 %sext_ln17_448"   --->   Operation 9765 'add' 'add_ln813_23' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9766 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i7 %add_ln813_23"   --->   Operation 9766 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9767 [1/1] (1.11ns)   --->   "%add_ln813_24 = add i7 %sext_ln17_491, i7 %sext_ln17_556"   --->   Operation 9767 'add' 'add_ln813_24' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9768 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i7 %add_ln813_24"   --->   Operation 9768 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9769 [1/1] (1.20ns)   --->   "%add_ln813_25 = add i8 %sext_ln813_43, i8 %sext_ln813_42"   --->   Operation 9769 'add' 'add_ln813_25' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_26 = add i8 %add_ln813_25, i8 %add_ln813_22"   --->   Operation 9770 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9771 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i7 %add_ln813_27"   --->   Operation 9771 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9772 [1/1] (1.11ns)   --->   "%add_ln813_28 = add i7 %sext_ln17_607, i7 %sext_ln17_626"   --->   Operation 9772 'add' 'add_ln813_28' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9773 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i7 %add_ln813_28"   --->   Operation 9773 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_29 = add i8 %sext_ln813_45, i8 %sext_ln813_44"   --->   Operation 9774 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9775 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i7 %add_ln813_30"   --->   Operation 9775 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9776 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i7 %add_ln813_31"   --->   Operation 9776 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9777 [1/1] (1.20ns)   --->   "%add_ln813_32 = add i8 %sext_ln813_47, i8 %sext_ln813_46"   --->   Operation 9777 'add' 'add_ln813_32' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9778 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_33 = add i8 %add_ln813_32, i8 %add_ln813_29"   --->   Operation 9778 'add' 'add_ln813_33' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9779 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_34 = add i8 %add_ln813_33, i8 %add_ln813_26"   --->   Operation 9779 'add' 'add_ln813_34' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9780 [1/1] (1.11ns)   --->   "%add_ln813_36 = add i7 %sext_ln17_784, i7 %sext_ln17_794"   --->   Operation 9780 'add' 'add_ln813_36' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9781 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i7 %add_ln813_36"   --->   Operation 9781 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9782 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i7 %add_ln813_37"   --->   Operation 9782 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_38 = add i8 %sext_ln813_49, i8 %sext_ln813_48"   --->   Operation 9783 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9784 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i7 %add_ln813_39"   --->   Operation 9784 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9785 [1/1] (1.11ns)   --->   "%add_ln813_40 = add i7 %sext_ln17_876, i7 %sext_ln17_886"   --->   Operation 9785 'add' 'add_ln813_40' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9786 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i7 %add_ln813_40"   --->   Operation 9786 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9787 [1/1] (1.20ns)   --->   "%add_ln813_41 = add i8 %sext_ln813_51, i8 %sext_ln813_50"   --->   Operation 9787 'add' 'add_ln813_41' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9788 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_42 = add i8 %add_ln813_41, i8 %add_ln813_38"   --->   Operation 9788 'add' 'add_ln813_42' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9789 [1/1] (1.11ns)   --->   "%add_ln813_43 = add i7 %sext_ln17_895, i7 %sext_ln17_913"   --->   Operation 9789 'add' 'add_ln813_43' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9790 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i7 %add_ln813_43"   --->   Operation 9790 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9791 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i7 %add_ln813_44"   --->   Operation 9791 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_45 = add i8 %sext_ln813_53, i8 %sext_ln813_52"   --->   Operation 9792 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9793 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_49 = add i8 %add_ln813_48, i8 %add_ln813_45"   --->   Operation 9793 'add' 'add_ln813_49' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_57 = add i8 %add_ln813_56, i8 %add_ln813_53"   --->   Operation 9794 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9795 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i7 %add_ln813_58"   --->   Operation 9795 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9796 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i7 %add_ln813_59"   --->   Operation 9796 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_60 = add i8 %sext_ln813_61, i8 %sext_ln813_60"   --->   Operation 9797 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9798 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i7 %add_ln813_61"   --->   Operation 9798 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9799 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i7 %add_ln813_63"   --->   Operation 9799 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9800 [1/1] (1.20ns)   --->   "%add_ln813_64 = add i8 %sext_ln813_64, i8 %sext_ln813_62"   --->   Operation 9800 'add' 'add_ln813_64' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9801 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_65 = add i8 %add_ln813_64, i8 %add_ln813_60"   --->   Operation 9801 'add' 'add_ln813_65' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9802 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_66 = add i8 %add_ln813_65, i8 %add_ln813_57"   --->   Operation 9802 'add' 'add_ln813_66' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9803 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i7 %add_ln813_71"   --->   Operation 9803 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9804 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i7 %add_ln813_74"   --->   Operation 9804 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_75 = add i8 %sext_ln813_70, i8 %sext_ln813_67"   --->   Operation 9805 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9806 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i7 %add_ln813_78"   --->   Operation 9806 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9807 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i7 %add_ln813_81"   --->   Operation 9807 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9808 [1/1] (1.20ns)   --->   "%add_ln813_82 = add i8 %sext_ln813_76, i8 %sext_ln813_73"   --->   Operation 9808 'add' 'add_ln813_82' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9809 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_83 = add i8 %add_ln813_82, i8 %add_ln813_75"   --->   Operation 9809 'add' 'add_ln813_83' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9810 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i6 %add_ln813_86"   --->   Operation 9810 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9811 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i6 %add_ln813_89"   --->   Operation 9811 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9812 [1/1] (1.11ns)   --->   "%add_ln813_90 = add i7 %sext_ln813_82, i7 %sext_ln813_79"   --->   Operation 9812 'add' 'add_ln813_90' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9813 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i7 %add_ln813_90"   --->   Operation 9813 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9814 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i6 %add_ln813_93"   --->   Operation 9814 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9815 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i6 %add_ln813_96"   --->   Operation 9815 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9816 [1/1] (1.11ns)   --->   "%add_ln813_97 = add i7 %sext_ln813_89, i7 %sext_ln813_86"   --->   Operation 9816 'add' 'add_ln813_97' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9817 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i7 %add_ln813_97"   --->   Operation 9817 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9818 [1/1] (1.20ns)   --->   "%add_ln813_98 = add i8 %sext_ln813_90, i8 %sext_ln813_83"   --->   Operation 9818 'add' 'add_ln813_98' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_99 = add i8 %add_ln813_98, i8 %add_ln813_83"   --->   Operation 9819 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9820 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i6 %add_ln813_102"   --->   Operation 9820 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9821 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i6 %add_ln813_105"   --->   Operation 9821 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9822 [1/1] (1.11ns)   --->   "%add_ln813_106 = add i7 %sext_ln813_96, i7 %sext_ln813_93"   --->   Operation 9822 'add' 'add_ln813_106' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9823 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i7 %add_ln813_106"   --->   Operation 9823 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9824 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i6 %add_ln813_109"   --->   Operation 9824 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9825 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i6 %add_ln813_112"   --->   Operation 9825 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9826 [1/1] (1.11ns)   --->   "%add_ln813_113 = add i7 %sext_ln813_103, i7 %sext_ln813_100"   --->   Operation 9826 'add' 'add_ln813_113' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9827 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i7 %add_ln813_113"   --->   Operation 9827 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_114 = add i8 %sext_ln813_104, i8 %sext_ln813_97"   --->   Operation 9828 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9829 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i7 %add_ln813_121"   --->   Operation 9829 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9830 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i7 %add_ln813_129"   --->   Operation 9830 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9831 [1/1] (1.20ns)   --->   "%add_ln813_130 = add i8 %sext_ln813_119, i8 %sext_ln813_111"   --->   Operation 9831 'add' 'add_ln813_130' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9832 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_131 = add i8 %add_ln813_130, i8 %add_ln813_114"   --->   Operation 9832 'add' 'add_ln813_131' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9833 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_132 = add i8 %add_ln813_131, i8 %add_ln813_99"   --->   Operation 9833 'add' 'add_ln813_132' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_136 = add i8 %add_ln813_135, i8 %add_ln813_134"   --->   Operation 9834 'add' 'add_ln813_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9835 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_140 = add i8 %add_ln813_139, i8 %add_ln813_136"   --->   Operation 9835 'add' 'add_ln813_140' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_143 = add i8 %add_ln813_142, i8 %add_ln813_141"   --->   Operation 9836 'add' 'add_ln813_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9837 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_147 = add i8 %add_ln813_146, i8 %add_ln813_143"   --->   Operation 9837 'add' 'add_ln813_147' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_148 = add i8 %add_ln813_147, i8 %add_ln813_140"   --->   Operation 9838 'add' 'add_ln813_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_155 = add i8 %add_ln813_154, i8 %add_ln813_151"   --->   Operation 9839 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_158 = add i8 %add_ln813_157, i8 %add_ln813_156"   --->   Operation 9840 'add' 'add_ln813_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9841 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_162 = add i8 %add_ln813_161, i8 %add_ln813_158"   --->   Operation 9841 'add' 'add_ln813_162' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9842 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_163 = add i8 %add_ln813_162, i8 %add_ln813_155"   --->   Operation 9842 'add' 'add_ln813_163' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9843 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_164 = add i8 %add_ln813_163, i8 %add_ln813_148"   --->   Operation 9843 'add' 'add_ln813_164' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9844 [1/1] (1.11ns)   --->   "%add_ln813_165 = add i7 %sext_ln17_31, i7 %sext_ln17_40"   --->   Operation 9844 'add' 'add_ln813_165' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9845 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i7 %add_ln813_165"   --->   Operation 9845 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9846 [1/1] (1.11ns)   --->   "%add_ln813_166 = add i7 %sext_ln17_48, i7 %sext_ln17_64"   --->   Operation 9846 'add' 'add_ln813_166' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9847 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i7 %add_ln813_166"   --->   Operation 9847 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_167 = add i8 %sext_ln813_121, i8 %sext_ln813_120"   --->   Operation 9848 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9849 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i7 %add_ln813_168"   --->   Operation 9849 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9850 [1/1] (1.11ns)   --->   "%add_ln813_169 = add i7 %sext_ln17_152, i7 %sext_ln17_180"   --->   Operation 9850 'add' 'add_ln813_169' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9851 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i7 %add_ln813_169"   --->   Operation 9851 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9852 [1/1] (1.20ns)   --->   "%add_ln813_170 = add i8 %sext_ln813_123, i8 %sext_ln813_122"   --->   Operation 9852 'add' 'add_ln813_170' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9853 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_171 = add i8 %add_ln813_170, i8 %add_ln813_167"   --->   Operation 9853 'add' 'add_ln813_171' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9854 [1/1] (1.11ns)   --->   "%add_ln813_172 = add i7 %sext_ln17_214, i7 %sext_ln17_230"   --->   Operation 9854 'add' 'add_ln813_172' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9855 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i7 %add_ln813_172"   --->   Operation 9855 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9856 [1/1] (1.11ns)   --->   "%add_ln813_173 = add i7 %sext_ln17_235, i7 %sext_ln17_262"   --->   Operation 9856 'add' 'add_ln813_173' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9857 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i7 %add_ln813_173"   --->   Operation 9857 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_174 = add i8 %sext_ln813_125, i8 %sext_ln813_124"   --->   Operation 9858 'add' 'add_ln813_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9859 [1/1] (1.11ns)   --->   "%add_ln813_175 = add i7 %sext_ln17_290, i7 %sext_ln17_314"   --->   Operation 9859 'add' 'add_ln813_175' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9860 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i7 %add_ln813_175"   --->   Operation 9860 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9861 [1/1] (1.11ns)   --->   "%add_ln813_176 = add i7 %sext_ln17_353, i7 %sext_ln17_360"   --->   Operation 9861 'add' 'add_ln813_176' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9862 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i7 %add_ln813_176"   --->   Operation 9862 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9863 [1/1] (1.20ns)   --->   "%add_ln813_177 = add i8 %sext_ln813_127, i8 %sext_ln813_126"   --->   Operation 9863 'add' 'add_ln813_177' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9864 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_178 = add i8 %add_ln813_177, i8 %add_ln813_174"   --->   Operation 9864 'add' 'add_ln813_178' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9865 [1/1] (1.11ns)   --->   "%add_ln813_180 = add i7 %sext_ln17_374, i7 %sext_ln17_409"   --->   Operation 9865 'add' 'add_ln813_180' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9866 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i7 %add_ln813_180"   --->   Operation 9866 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9867 [1/1] (1.11ns)   --->   "%add_ln813_181 = add i7 %sext_ln17_424, i7 %sext_ln17_436"   --->   Operation 9867 'add' 'add_ln813_181' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9868 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i7 %add_ln813_181"   --->   Operation 9868 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9869 [1/1] (1.20ns)   --->   "%add_ln813_182 = add i8 %sext_ln813_129, i8 %sext_ln813_128"   --->   Operation 9869 'add' 'add_ln813_182' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9870 [1/1] (1.11ns)   --->   "%add_ln813_183 = add i7 %sext_ln17_455, i7 %sext_ln17_474"   --->   Operation 9870 'add' 'add_ln813_183' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9871 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i7 %add_ln813_183"   --->   Operation 9871 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9872 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i7 %add_ln813_184"   --->   Operation 9872 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9873 [1/1] (1.20ns)   --->   "%add_ln813_185 = add i8 %sext_ln813_131, i8 %sext_ln813_130"   --->   Operation 9873 'add' 'add_ln813_185' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_186 = add i8 %add_ln813_185, i8 %add_ln813_182"   --->   Operation 9874 'add' 'add_ln813_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9875 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i7 %add_ln813_187"   --->   Operation 9875 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9876 [1/1] (1.11ns)   --->   "%add_ln813_188 = add i7 %sext_ln17_615, i7 %sext_ln17_626"   --->   Operation 9876 'add' 'add_ln813_188' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9877 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i7 %add_ln813_188"   --->   Operation 9877 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_189 = add i8 %sext_ln813_133, i8 %sext_ln813_132"   --->   Operation 9878 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9879 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_193 = add i8 %add_ln813_192, i8 %add_ln813_189"   --->   Operation 9879 'add' 'add_ln813_193' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9880 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_194 = add i8 %add_ln813_193, i8 %add_ln813_186"   --->   Operation 9880 'add' 'add_ln813_194' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9881 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i7 %add_ln813_197"   --->   Operation 9881 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9882 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i7 %add_ln813_198"   --->   Operation 9882 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9883 [1/1] (1.20ns)   --->   "%add_ln813_199 = add i8 %sext_ln813_137, i8 %sext_ln813_136"   --->   Operation 9883 'add' 'add_ln813_199' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_203 = add i8 %add_ln813_202, i8 %add_ln813_199"   --->   Operation 9884 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9885 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i7 %add_ln813_204"   --->   Operation 9885 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9886 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i7 %add_ln813_205"   --->   Operation 9886 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_206 = add i8 %sext_ln813_141, i8 %sext_ln813_140"   --->   Operation 9887 'add' 'add_ln813_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9888 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i7 %add_ln813_207"   --->   Operation 9888 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9889 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i7 %add_ln813_208"   --->   Operation 9889 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9890 [1/1] (1.20ns)   --->   "%add_ln813_209 = add i8 %sext_ln813_143, i8 %sext_ln813_142"   --->   Operation 9890 'add' 'add_ln813_209' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9891 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_210 = add i8 %add_ln813_209, i8 %add_ln813_206"   --->   Operation 9891 'add' 'add_ln813_210' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9892 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_211 = add i8 %add_ln813_210, i8 %add_ln813_203"   --->   Operation 9892 'add' 'add_ln813_211' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9893 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i7 %add_ln813_212"   --->   Operation 9893 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9894 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i7 %add_ln813_213"   --->   Operation 9894 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9895 [1/1] (1.20ns)   --->   "%add_ln813_214 = add i8 %sext_ln813_145, i8 %sext_ln813_144"   --->   Operation 9895 'add' 'add_ln813_214' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9896 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i7 %add_ln813_217"   --->   Operation 9896 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_218 = add i8 %sext_ln813_148, i8 %add_ln813_214"   --->   Operation 9897 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9898 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i7 %add_ln813_221"   --->   Operation 9898 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9899 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i7 %add_ln813_224"   --->   Operation 9899 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9900 [1/1] (1.20ns)   --->   "%add_ln813_225 = add i8 %sext_ln813_154, i8 %sext_ln813_151"   --->   Operation 9900 'add' 'add_ln813_225' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9901 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_226 = add i8 %add_ln813_225, i8 %add_ln813_218"   --->   Operation 9901 'add' 'add_ln813_226' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9902 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i7 %add_ln813_230"   --->   Operation 9902 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9903 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i6 %add_ln813_233"   --->   Operation 9903 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9904 [1/1] (1.20ns)   --->   "%add_ln813_234 = add i8 %sext_ln813_160, i8 %sext_ln813_157"   --->   Operation 9904 'add' 'add_ln813_234' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9905 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i6 %add_ln813_237"   --->   Operation 9905 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9906 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i6 %add_ln813_240"   --->   Operation 9906 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9907 [1/1] (1.11ns)   --->   "%add_ln813_241 = add i7 %sext_ln813_166, i7 %sext_ln813_163"   --->   Operation 9907 'add' 'add_ln813_241' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9908 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i7 %add_ln813_241"   --->   Operation 9908 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_242 = add i8 %sext_ln813_167, i8 %add_ln813_234"   --->   Operation 9909 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9910 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i6 %add_ln813_245"   --->   Operation 9910 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9911 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i6 %add_ln813_248"   --->   Operation 9911 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9912 [1/1] (1.11ns)   --->   "%add_ln813_249 = add i7 %sext_ln813_173, i7 %sext_ln813_170"   --->   Operation 9912 'add' 'add_ln813_249' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9913 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i7 %add_ln813_249"   --->   Operation 9913 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9914 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i7 %add_ln813_257"   --->   Operation 9914 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9915 [1/1] (1.20ns)   --->   "%add_ln813_258 = add i8 %sext_ln813_182, i8 %sext_ln813_174"   --->   Operation 9915 'add' 'add_ln813_258' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9916 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_259 = add i8 %add_ln813_258, i8 %add_ln813_242"   --->   Operation 9916 'add' 'add_ln813_259' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9917 [1/1] (1.11ns)   --->   "%add_ln813_262 = add i7 %sext_ln17_31, i7 %sext_ln17_52"   --->   Operation 9917 'add' 'add_ln813_262' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9918 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i7 %add_ln813_262"   --->   Operation 9918 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_263 = add i8 %sext_ln813_183, i8 %sext_ln813_23"   --->   Operation 9919 'add' 'add_ln813_263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9920 [1/1] (1.11ns)   --->   "%add_ln813_264 = add i7 %sext_ln17_60, i7 %sext_ln17_86"   --->   Operation 9920 'add' 'add_ln813_264' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9921 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i7 %add_ln813_264"   --->   Operation 9921 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9922 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i7 %add_ln813_265"   --->   Operation 9922 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9923 [1/1] (1.20ns)   --->   "%add_ln813_266 = add i8 %sext_ln813_185, i8 %sext_ln813_184"   --->   Operation 9923 'add' 'add_ln813_266' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9924 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_267 = add i8 %add_ln813_266, i8 %add_ln813_263"   --->   Operation 9924 'add' 'add_ln813_267' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9925 [1/1] (1.11ns)   --->   "%add_ln813_268 = add i7 %sext_ln17_212, i7 %sext_ln17_241"   --->   Operation 9925 'add' 'add_ln813_268' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9926 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i7 %add_ln813_268"   --->   Operation 9926 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9927 [1/1] (1.11ns)   --->   "%add_ln813_269 = add i7 %sext_ln17_252, i7 %sext_ln17_270"   --->   Operation 9927 'add' 'add_ln813_269' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9928 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i7 %add_ln813_269"   --->   Operation 9928 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_270 = add i8 %sext_ln813_187, i8 %sext_ln813_186"   --->   Operation 9929 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9930 [1/1] (1.11ns)   --->   "%add_ln813_271 = add i7 %sext_ln17_307, i7 %sext_ln17_312"   --->   Operation 9930 'add' 'add_ln813_271' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9931 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i7 %add_ln813_271"   --->   Operation 9931 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9932 [1/1] (1.11ns)   --->   "%add_ln813_272 = add i7 %sext_ln17_349, i7 %sext_ln17_369"   --->   Operation 9932 'add' 'add_ln813_272' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9933 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i7 %add_ln813_272"   --->   Operation 9933 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9934 [1/1] (1.20ns)   --->   "%add_ln813_273 = add i8 %sext_ln813_189, i8 %sext_ln813_188"   --->   Operation 9934 'add' 'add_ln813_273' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9935 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_274 = add i8 %add_ln813_273, i8 %add_ln813_270"   --->   Operation 9935 'add' 'add_ln813_274' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9936 [1/1] (1.11ns)   --->   "%add_ln813_276 = add i7 %sext_ln17_447, i7 %sext_ln17_465"   --->   Operation 9936 'add' 'add_ln813_276' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9937 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i7 %add_ln813_276"   --->   Operation 9937 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9938 [1/1] (1.20ns)   --->   "%add_ln813_277 = add i8 %sext_ln813_190, i8 %sext_ln818_92"   --->   Operation 9938 'add' 'add_ln813_277' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9939 [1/1] (1.11ns)   --->   "%add_ln813_278 = add i7 %sext_ln17_491, i7 %sext_ln17_512"   --->   Operation 9939 'add' 'add_ln813_278' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9940 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i7 %add_ln813_278"   --->   Operation 9940 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9941 [1/1] (1.11ns)   --->   "%add_ln813_279 = add i7 %sext_ln17_556, i7 %sext_ln17_599"   --->   Operation 9941 'add' 'add_ln813_279' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9942 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i7 %add_ln813_279"   --->   Operation 9942 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9943 [1/1] (1.20ns)   --->   "%add_ln813_280 = add i8 %sext_ln813_192, i8 %sext_ln813_191"   --->   Operation 9943 'add' 'add_ln813_280' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_281 = add i8 %add_ln813_280, i8 %add_ln813_277"   --->   Operation 9944 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9945 [1/1] (1.11ns)   --->   "%add_ln813_282 = add i7 %sext_ln17_625, i7 %sext_ln17_652"   --->   Operation 9945 'add' 'add_ln813_282' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9946 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i7 %add_ln813_282"   --->   Operation 9946 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9947 [1/1] (1.11ns)   --->   "%add_ln813_283 = add i7 %sext_ln17_660, i7 %sext_ln17_674"   --->   Operation 9947 'add' 'add_ln813_283' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9948 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i7 %add_ln813_283"   --->   Operation 9948 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_284 = add i8 %sext_ln813_194, i8 %sext_ln813_193"   --->   Operation 9949 'add' 'add_ln813_284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9950 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_288 = add i8 %add_ln813_287, i8 %add_ln813_284"   --->   Operation 9950 'add' 'add_ln813_288' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9951 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_289 = add i8 %add_ln813_288, i8 %add_ln813_281"   --->   Operation 9951 'add' 'add_ln813_289' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9952 [1/1] (1.11ns)   --->   "%add_ln813_291 = add i7 %sext_ln17_872, i7 %sext_ln17_887"   --->   Operation 9952 'add' 'add_ln813_291' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9953 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i7 %add_ln813_291"   --->   Operation 9953 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_292 = add i8 %sext_ln813_197, i8 %sext_ln818_169"   --->   Operation 9954 'add' 'add_ln813_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9955 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_296 = add i8 %add_ln813_295, i8 %add_ln813_292"   --->   Operation 9955 'add' 'add_ln813_296' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9956 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i7 %add_ln813_297"   --->   Operation 9956 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9957 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i7 %add_ln813_298"   --->   Operation 9957 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_299 = add i8 %sext_ln813_201, i8 %sext_ln813_200"   --->   Operation 9958 'add' 'add_ln813_299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9959 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_303 = add i8 %add_ln813_302, i8 %add_ln813_299"   --->   Operation 9959 'add' 'add_ln813_303' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_304 = add i8 %add_ln813_303, i8 %add_ln813_296"   --->   Operation 9960 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_311 = add i8 %add_ln813_310, i8 %add_ln813_307"   --->   Operation 9961 'add' 'add_ln813_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9962 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i7 %add_ln813_314"   --->   Operation 9962 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9963 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i7 %add_ln813_317"   --->   Operation 9963 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9964 [1/1] (1.20ns)   --->   "%add_ln813_318 = add i8 %sext_ln813_213, i8 %sext_ln813_210"   --->   Operation 9964 'add' 'add_ln813_318' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9965 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_319 = add i8 %add_ln813_318, i8 %add_ln813_311"   --->   Operation 9965 'add' 'add_ln813_319' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9966 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_320 = add i8 %add_ln813_319, i8 %add_ln813_304"   --->   Operation 9966 'add' 'add_ln813_320' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9967 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i7 %add_ln813_323"   --->   Operation 9967 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9968 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i6 %add_ln813_324"   --->   Operation 9968 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9969 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i6 %add_ln813_325"   --->   Operation 9969 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9970 [1/1] (1.11ns)   --->   "%add_ln813_326 = add i7 %sext_ln813_217, i7 %sext_ln813_216"   --->   Operation 9970 'add' 'add_ln813_326' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9971 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i7 %add_ln813_326"   --->   Operation 9971 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_327 = add i8 %sext_ln813_218, i8 %sext_ln813_215"   --->   Operation 9972 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9973 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i7 %add_ln813_330"   --->   Operation 9973 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9974 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i6 %add_ln813_333"   --->   Operation 9974 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9975 [1/1] (1.20ns)   --->   "%add_ln813_334 = add i8 %sext_ln813_224, i8 %sext_ln813_221"   --->   Operation 9975 'add' 'add_ln813_334' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9976 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_335 = add i8 %add_ln813_334, i8 %add_ln813_327"   --->   Operation 9976 'add' 'add_ln813_335' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9977 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i6 %add_ln813_338"   --->   Operation 9977 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9978 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i6 %add_ln813_341"   --->   Operation 9978 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9979 [1/1] (1.11ns)   --->   "%add_ln813_342 = add i7 %sext_ln813_230, i7 %sext_ln813_227"   --->   Operation 9979 'add' 'add_ln813_342' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9980 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i7 %add_ln813_342"   --->   Operation 9980 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9981 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i6 %add_ln813_345"   --->   Operation 9981 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9982 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i6 %add_ln813_348"   --->   Operation 9982 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9983 [1/1] (1.11ns)   --->   "%add_ln813_349 = add i7 %sext_ln813_237, i7 %sext_ln813_234"   --->   Operation 9983 'add' 'add_ln813_349' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9984 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i7 %add_ln813_349"   --->   Operation 9984 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9985 [1/1] (1.20ns)   --->   "%add_ln813_350 = add i8 %sext_ln813_238, i8 %sext_ln813_231"   --->   Operation 9985 'add' 'add_ln813_350' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9986 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i6 %add_ln813_353"   --->   Operation 9986 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9987 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i6 %add_ln813_356"   --->   Operation 9987 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9988 [1/1] (1.11ns)   --->   "%add_ln813_357 = add i7 %sext_ln813_243, i7 %sext_ln813_240"   --->   Operation 9988 'add' 'add_ln813_357' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9989 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i7 %add_ln813_357"   --->   Operation 9989 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9990 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i6 %add_ln813_360"   --->   Operation 9990 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9991 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i6 %add_ln813_363"   --->   Operation 9991 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9992 [1/1] (1.11ns)   --->   "%add_ln813_364 = add i7 %sext_ln813_250, i7 %sext_ln813_247"   --->   Operation 9992 'add' 'add_ln813_364' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9993 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i7 %add_ln813_364"   --->   Operation 9993 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_365 = add i8 %sext_ln813_251, i8 %sext_ln813_244"   --->   Operation 9994 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9995 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i6 %add_ln813_368"   --->   Operation 9995 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9996 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i5 %add_ln813_371"   --->   Operation 9996 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9997 [1/1] (1.11ns)   --->   "%add_ln813_372 = add i7 %sext_ln813_257, i7 %sext_ln813_254"   --->   Operation 9997 'add' 'add_ln813_372' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9998 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i7 %add_ln813_372"   --->   Operation 9998 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9999 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i6 %add_ln813_379"   --->   Operation 9999 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10000 [1/1] (1.20ns)   --->   "%add_ln813_380 = add i8 %sext_ln813_265, i8 %sext_ln813_258"   --->   Operation 10000 'add' 'add_ln813_380' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10001 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_381 = add i8 %add_ln813_380, i8 %add_ln813_365"   --->   Operation 10001 'add' 'add_ln813_381' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10002 [1/1] (1.11ns)   --->   "%add_ln813_385 = add i7 %sext_ln17_10, i7 %sext_ln17_88"   --->   Operation 10002 'add' 'add_ln813_385' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10003 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i7 %add_ln813_385"   --->   Operation 10003 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_386 = add i8 %sext_ln813_266, i8 %add_ln813_384"   --->   Operation 10004 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10005 [1/1] (1.11ns)   --->   "%add_ln813_387 = add i7 %sext_ln17_90, i7 %sext_ln17_105"   --->   Operation 10005 'add' 'add_ln813_387' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10006 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i7 %add_ln813_387"   --->   Operation 10006 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10007 [1/1] (1.11ns)   --->   "%add_ln813_388 = add i7 %sext_ln17_196, i7 %sext_ln17_220"   --->   Operation 10007 'add' 'add_ln813_388' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10008 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i7 %add_ln813_388"   --->   Operation 10008 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10009 [1/1] (1.20ns)   --->   "%add_ln813_389 = add i8 %sext_ln813_268, i8 %sext_ln813_267"   --->   Operation 10009 'add' 'add_ln813_389' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10010 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_390 = add i8 %add_ln813_389, i8 %add_ln813_386"   --->   Operation 10010 'add' 'add_ln813_390' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10011 [1/1] (1.11ns)   --->   "%add_ln813_391 = add i7 %sext_ln17_263, i7 %sext_ln17_307"   --->   Operation 10011 'add' 'add_ln813_391' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10012 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i7 %add_ln813_391"   --->   Operation 10012 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10013 [1/1] (1.11ns)   --->   "%add_ln813_392 = add i7 %sext_ln17_340, i7 %sext_ln17_424"   --->   Operation 10013 'add' 'add_ln813_392' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10014 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i7 %add_ln813_392"   --->   Operation 10014 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_393 = add i8 %sext_ln813_270, i8 %sext_ln813_269"   --->   Operation 10015 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10016 [1/1] (1.11ns)   --->   "%add_ln813_394 = add i7 %sext_ln17_462, i7 %sext_ln17_474"   --->   Operation 10016 'add' 'add_ln813_394' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10017 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i7 %add_ln813_394"   --->   Operation 10017 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10018 [1/1] (1.11ns)   --->   "%add_ln813_395 = add i7 %sext_ln17_487, i7 %sext_ln17_534"   --->   Operation 10018 'add' 'add_ln813_395' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10019 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i7 %add_ln813_395"   --->   Operation 10019 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10020 [1/1] (1.20ns)   --->   "%add_ln813_396 = add i8 %sext_ln813_272, i8 %sext_ln813_271"   --->   Operation 10020 'add' 'add_ln813_396' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10021 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_397 = add i8 %add_ln813_396, i8 %add_ln813_393"   --->   Operation 10021 'add' 'add_ln813_397' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10022 [1/1] (1.11ns)   --->   "%add_ln813_399 = add i7 %sext_ln17_543, i7 %sext_ln17_551"   --->   Operation 10022 'add' 'add_ln813_399' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10023 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i7 %add_ln813_399"   --->   Operation 10023 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10024 [1/1] (1.11ns)   --->   "%add_ln813_400 = add i7 %sext_ln17_583, i7 %sext_ln17_599"   --->   Operation 10024 'add' 'add_ln813_400' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10025 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i7 %add_ln813_400"   --->   Operation 10025 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10026 [1/1] (1.20ns)   --->   "%add_ln813_401 = add i8 %sext_ln813_274, i8 %sext_ln813_273"   --->   Operation 10026 'add' 'add_ln813_401' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10027 [1/1] (1.11ns)   --->   "%add_ln813_402 = add i7 %sext_ln17_607, i7 %sext_ln17_652"   --->   Operation 10027 'add' 'add_ln813_402' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10028 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i7 %add_ln813_402"   --->   Operation 10028 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10029 [1/1] (1.11ns)   --->   "%add_ln813_403 = add i7 %sext_ln17_664, i7 %sext_ln17_677"   --->   Operation 10029 'add' 'add_ln813_403' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10030 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i7 %add_ln813_403"   --->   Operation 10030 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10031 [1/1] (1.20ns)   --->   "%add_ln813_404 = add i8 %sext_ln813_276, i8 %sext_ln813_275"   --->   Operation 10031 'add' 'add_ln813_404' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_405 = add i8 %add_ln813_404, i8 %add_ln813_401"   --->   Operation 10032 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10033 [1/1] (1.11ns)   --->   "%add_ln813_406 = add i7 %sext_ln17_686, i7 %sext_ln17_751"   --->   Operation 10033 'add' 'add_ln813_406' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10034 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i7 %add_ln813_406"   --->   Operation 10034 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10035 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i7 %add_ln813_407"   --->   Operation 10035 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_408 = add i8 %sext_ln813_278, i8 %sext_ln813_277"   --->   Operation 10036 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10037 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_412 = add i8 %add_ln813_411, i8 %add_ln813_408"   --->   Operation 10037 'add' 'add_ln813_412' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10038 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_413 = add i8 %add_ln813_412, i8 %add_ln813_405"   --->   Operation 10038 'add' 'add_ln813_413' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10039 [1/1] (1.11ns)   --->   "%add_ln813_415 = add i7 %sext_ln17_863, i7 %sext_ln17_878"   --->   Operation 10039 'add' 'add_ln813_415' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10040 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i7 %add_ln813_415"   --->   Operation 10040 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10041 [1/1] (1.11ns)   --->   "%add_ln813_416 = add i7 %sext_ln17_915, i7 %sext_ln17_934"   --->   Operation 10041 'add' 'add_ln813_416' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10042 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i7 %add_ln813_416"   --->   Operation 10042 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_417 = add i8 %sext_ln813_282, i8 %sext_ln813_281"   --->   Operation 10043 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10044 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i7 %add_ln813_418"   --->   Operation 10044 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10045 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i7 %add_ln813_419"   --->   Operation 10045 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10046 [1/1] (1.20ns)   --->   "%add_ln813_420 = add i8 %sext_ln813_284, i8 %sext_ln813_283"   --->   Operation 10046 'add' 'add_ln813_420' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10047 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_421 = add i8 %add_ln813_420, i8 %add_ln813_417"   --->   Operation 10047 'add' 'add_ln813_421' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10048 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i7 %add_ln813_422"   --->   Operation 10048 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10049 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i7 %add_ln813_423"   --->   Operation 10049 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_424 = add i8 %sext_ln813_286, i8 %sext_ln813_285"   --->   Operation 10050 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10051 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i7 %add_ln813_425"   --->   Operation 10051 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10052 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i7 %add_ln813_426"   --->   Operation 10052 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10053 [1/1] (1.20ns)   --->   "%add_ln813_427 = add i8 %sext_ln813_288, i8 %sext_ln813_287"   --->   Operation 10053 'add' 'add_ln813_427' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10054 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_428 = add i8 %add_ln813_427, i8 %add_ln813_424"   --->   Operation 10054 'add' 'add_ln813_428' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_429 = add i8 %add_ln813_428, i8 %add_ln813_421"   --->   Operation 10055 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10056 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i7 %add_ln813_430"   --->   Operation 10056 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10057 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i7 %add_ln813_431"   --->   Operation 10057 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10058 [1/1] (1.20ns)   --->   "%add_ln813_432 = add i8 %sext_ln813_290, i8 %sext_ln813_289"   --->   Operation 10058 'add' 'add_ln813_432' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10059 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i7 %add_ln813_433"   --->   Operation 10059 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10060 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i7 %add_ln813_434"   --->   Operation 10060 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10061 [1/1] (1.20ns)   --->   "%add_ln813_435 = add i8 %sext_ln813_292, i8 %sext_ln813_291"   --->   Operation 10061 'add' 'add_ln813_435' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_436 = add i8 %add_ln813_435, i8 %add_ln813_432"   --->   Operation 10062 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10063 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i7 %add_ln813_437"   --->   Operation 10063 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10064 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i7 %add_ln813_438"   --->   Operation 10064 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_439 = add i8 %sext_ln813_294, i8 %sext_ln813_293"   --->   Operation 10065 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10066 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i7 %add_ln813_442"   --->   Operation 10066 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10067 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_443 = add i8 %sext_ln813_297, i8 %add_ln813_439"   --->   Operation 10067 'add' 'add_ln813_443' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10068 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_444 = add i8 %add_ln813_443, i8 %add_ln813_436"   --->   Operation 10068 'add' 'add_ln813_444' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10069 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_445 = add i8 %add_ln813_444, i8 %add_ln813_429"   --->   Operation 10069 'add' 'add_ln813_445' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10070 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i7 %add_ln813_449"   --->   Operation 10070 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10071 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i7 %add_ln813_452"   --->   Operation 10071 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_453 = add i8 %sext_ln813_303, i8 %sext_ln813_300"   --->   Operation 10072 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10073 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i7 %add_ln813_456"   --->   Operation 10073 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10074 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i7 %add_ln813_459"   --->   Operation 10074 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10075 [1/1] (1.20ns)   --->   "%add_ln813_460 = add i8 %sext_ln813_309, i8 %sext_ln813_306"   --->   Operation 10075 'add' 'add_ln813_460' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10076 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_461 = add i8 %add_ln813_460, i8 %add_ln813_453"   --->   Operation 10076 'add' 'add_ln813_461' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10077 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i7 %add_ln813_464"   --->   Operation 10077 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10078 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i6 %add_ln813_467"   --->   Operation 10078 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_468 = add i8 %sext_ln813_315, i8 %sext_ln813_312"   --->   Operation 10079 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10080 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i6 %add_ln813_471"   --->   Operation 10080 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10081 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i6 %add_ln813_474"   --->   Operation 10081 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10082 [1/1] (1.11ns)   --->   "%add_ln813_475 = add i7 %sext_ln813_321, i7 %sext_ln813_318"   --->   Operation 10082 'add' 'add_ln813_475' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10083 [1/1] (0.00ns)   --->   "%sext_ln813_322 = sext i7 %add_ln813_475"   --->   Operation 10083 'sext' 'sext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10084 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_476 = add i8 %sext_ln813_322, i8 %add_ln813_468"   --->   Operation 10084 'add' 'add_ln813_476' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_477 = add i8 %add_ln813_476, i8 %add_ln813_461"   --->   Operation 10085 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10086 [1/1] (0.00ns)   --->   "%sext_ln813_325 = sext i6 %add_ln813_480"   --->   Operation 10086 'sext' 'sext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10087 [1/1] (0.00ns)   --->   "%sext_ln813_328 = sext i6 %add_ln813_483"   --->   Operation 10087 'sext' 'sext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10088 [1/1] (1.11ns)   --->   "%add_ln813_484 = add i7 %sext_ln813_328, i7 %sext_ln813_325"   --->   Operation 10088 'add' 'add_ln813_484' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10089 [1/1] (0.00ns)   --->   "%sext_ln813_329 = sext i7 %add_ln813_484"   --->   Operation 10089 'sext' 'sext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10090 [1/1] (0.00ns)   --->   "%sext_ln813_332 = sext i6 %add_ln813_487"   --->   Operation 10090 'sext' 'sext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10091 [1/1] (0.00ns)   --->   "%sext_ln813_335 = sext i5 %add_ln813_490"   --->   Operation 10091 'sext' 'sext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10092 [1/1] (1.11ns)   --->   "%add_ln813_491 = add i7 %sext_ln813_335, i7 %sext_ln813_332"   --->   Operation 10092 'add' 'add_ln813_491' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10093 [1/1] (0.00ns)   --->   "%sext_ln813_336 = sext i7 %add_ln813_491"   --->   Operation 10093 'sext' 'sext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_492 = add i8 %sext_ln813_336, i8 %sext_ln813_329"   --->   Operation 10094 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10095 [1/1] (0.00ns)   --->   "%sext_ln813_349 = sext i7 %add_ln813_505"   --->   Operation 10095 'sext' 'sext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10096 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_506 = add i8 %sext_ln813_349, i8 %add_ln813_492"   --->   Operation 10096 'add' 'add_ln813_506' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10097 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_507 = add i8 %add_ln813_506, i8 %add_ln813_477"   --->   Operation 10097 'add' 'add_ln813_507' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10098 [1/1] (1.11ns)   --->   "%add_ln813_509 = add i7 %sext_ln17_12, i7 %sext_ln17_40"   --->   Operation 10098 'add' 'add_ln813_509' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10099 [1/1] (0.00ns)   --->   "%sext_ln813_350 = sext i7 %add_ln813_509"   --->   Operation 10099 'sext' 'sext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10100 [1/1] (1.11ns)   --->   "%add_ln813_510 = add i7 %sext_ln17_105, i7 %sext_ln17_114"   --->   Operation 10100 'add' 'add_ln813_510' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10101 [1/1] (0.00ns)   --->   "%sext_ln813_351 = sext i7 %add_ln813_510"   --->   Operation 10101 'sext' 'sext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_511 = add i8 %sext_ln813_351, i8 %sext_ln813_350"   --->   Operation 10102 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10103 [1/1] (1.11ns)   --->   "%add_ln813_512 = add i7 %sext_ln17_152, i7 %sext_ln17_171"   --->   Operation 10103 'add' 'add_ln813_512' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10104 [1/1] (0.00ns)   --->   "%sext_ln813_352 = sext i7 %add_ln813_512"   --->   Operation 10104 'sext' 'sext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10105 [1/1] (1.11ns)   --->   "%add_ln813_513 = add i7 %sext_ln17_196, i7 %sext_ln17_206"   --->   Operation 10105 'add' 'add_ln813_513' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10106 [1/1] (0.00ns)   --->   "%sext_ln813_353 = sext i7 %add_ln813_513"   --->   Operation 10106 'sext' 'sext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10107 [1/1] (1.20ns)   --->   "%add_ln813_514 = add i8 %sext_ln813_353, i8 %sext_ln813_352"   --->   Operation 10107 'add' 'add_ln813_514' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10108 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_515 = add i8 %add_ln813_514, i8 %add_ln813_511"   --->   Operation 10108 'add' 'add_ln813_515' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10109 [1/1] (1.11ns)   --->   "%add_ln813_516 = add i7 %sext_ln17_211, i7 %sext_ln17_241"   --->   Operation 10109 'add' 'add_ln813_516' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10110 [1/1] (0.00ns)   --->   "%sext_ln813_354 = sext i7 %add_ln813_516"   --->   Operation 10110 'sext' 'sext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10111 [1/1] (1.11ns)   --->   "%add_ln813_517 = add i7 %sext_ln17_271, i7 %sext_ln17_288"   --->   Operation 10111 'add' 'add_ln813_517' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10112 [1/1] (0.00ns)   --->   "%sext_ln813_355 = sext i7 %add_ln813_517"   --->   Operation 10112 'sext' 'sext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_518 = add i8 %sext_ln813_355, i8 %sext_ln813_354"   --->   Operation 10113 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10114 [1/1] (1.11ns)   --->   "%add_ln813_519 = add i7 %sext_ln17_307, i7 %sext_ln17_311"   --->   Operation 10114 'add' 'add_ln813_519' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10115 [1/1] (0.00ns)   --->   "%sext_ln813_356 = sext i7 %add_ln813_519"   --->   Operation 10115 'sext' 'sext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10116 [1/1] (1.11ns)   --->   "%add_ln813_520 = add i7 %sext_ln17_337, i7 %sext_ln17_355"   --->   Operation 10116 'add' 'add_ln813_520' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10117 [1/1] (0.00ns)   --->   "%sext_ln813_357 = sext i7 %add_ln813_520"   --->   Operation 10117 'sext' 'sext_ln813_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10118 [1/1] (1.20ns)   --->   "%add_ln813_521 = add i8 %sext_ln813_357, i8 %sext_ln813_356"   --->   Operation 10118 'add' 'add_ln813_521' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10119 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_522 = add i8 %add_ln813_521, i8 %add_ln813_518"   --->   Operation 10119 'add' 'add_ln813_522' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10120 [1/1] (1.11ns)   --->   "%add_ln813_524 = add i7 %sext_ln17_356, i7 %sext_ln17_369"   --->   Operation 10120 'add' 'add_ln813_524' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10121 [1/1] (0.00ns)   --->   "%sext_ln813_358 = sext i7 %add_ln813_524"   --->   Operation 10121 'sext' 'sext_ln813_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10122 [1/1] (1.11ns)   --->   "%add_ln813_525 = add i7 %sext_ln17_378, i7 %sext_ln17_391"   --->   Operation 10122 'add' 'add_ln813_525' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10123 [1/1] (0.00ns)   --->   "%sext_ln813_359 = sext i7 %add_ln813_525"   --->   Operation 10123 'sext' 'sext_ln813_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10124 [1/1] (1.20ns)   --->   "%add_ln813_526 = add i8 %sext_ln813_359, i8 %sext_ln813_358"   --->   Operation 10124 'add' 'add_ln813_526' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10125 [1/1] (1.11ns)   --->   "%add_ln813_527 = add i7 %sext_ln17_393, i7 %sext_ln17_427"   --->   Operation 10125 'add' 'add_ln813_527' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10126 [1/1] (0.00ns)   --->   "%sext_ln813_360 = sext i7 %add_ln813_527"   --->   Operation 10126 'sext' 'sext_ln813_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10127 [1/1] (1.11ns)   --->   "%add_ln813_528 = add i7 %sext_ln17_442, i7 %sext_ln17_468"   --->   Operation 10127 'add' 'add_ln813_528' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10128 [1/1] (0.00ns)   --->   "%sext_ln813_361 = sext i7 %add_ln813_528"   --->   Operation 10128 'sext' 'sext_ln813_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10129 [1/1] (1.20ns)   --->   "%add_ln813_529 = add i8 %sext_ln813_361, i8 %sext_ln813_360"   --->   Operation 10129 'add' 'add_ln813_529' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_530 = add i8 %add_ln813_529, i8 %add_ln813_526"   --->   Operation 10130 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10131 [1/1] (1.11ns)   --->   "%add_ln813_531 = add i7 %sext_ln17_477, i7 %sext_ln17_506"   --->   Operation 10131 'add' 'add_ln813_531' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10132 [1/1] (0.00ns)   --->   "%sext_ln813_362 = sext i7 %add_ln813_531"   --->   Operation 10132 'sext' 'sext_ln813_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10133 [1/1] (1.11ns)   --->   "%add_ln813_532 = add i7 %sext_ln17_553, i7 %sext_ln17_556"   --->   Operation 10133 'add' 'add_ln813_532' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10134 [1/1] (0.00ns)   --->   "%sext_ln813_363 = sext i7 %add_ln813_532"   --->   Operation 10134 'sext' 'sext_ln813_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_533 = add i8 %sext_ln813_363, i8 %sext_ln813_362"   --->   Operation 10135 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10136 [1/1] (0.00ns)   --->   "%sext_ln813_364 = sext i7 %add_ln813_534"   --->   Operation 10136 'sext' 'sext_ln813_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10137 [1/1] (0.00ns)   --->   "%sext_ln813_365 = sext i7 %add_ln813_535"   --->   Operation 10137 'sext' 'sext_ln813_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10138 [1/1] (1.20ns)   --->   "%add_ln813_536 = add i8 %sext_ln813_365, i8 %sext_ln813_364"   --->   Operation 10138 'add' 'add_ln813_536' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10139 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_537 = add i8 %add_ln813_536, i8 %add_ln813_533"   --->   Operation 10139 'add' 'add_ln813_537' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10140 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_538 = add i8 %add_ln813_537, i8 %add_ln813_530"   --->   Operation 10140 'add' 'add_ln813_538' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10141 [1/1] (1.11ns)   --->   "%add_ln813_540 = add i7 %sext_ln17_660, i7 %sext_ln17_684"   --->   Operation 10141 'add' 'add_ln813_540' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10142 [1/1] (0.00ns)   --->   "%sext_ln813_366 = sext i7 %add_ln813_540"   --->   Operation 10142 'sext' 'sext_ln813_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10143 [1/1] (0.00ns)   --->   "%sext_ln813_367 = sext i7 %add_ln813_541"   --->   Operation 10143 'sext' 'sext_ln813_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_542 = add i8 %sext_ln813_367, i8 %sext_ln813_366"   --->   Operation 10144 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10145 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_546 = add i8 %add_ln813_545, i8 %add_ln813_542"   --->   Operation 10145 'add' 'add_ln813_546' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10146 [1/1] (1.11ns)   --->   "%add_ln813_547 = add i7 %sext_ln17_849, i7 %sext_ln17_863"   --->   Operation 10146 'add' 'add_ln813_547' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10147 [1/1] (0.00ns)   --->   "%sext_ln813_370 = sext i7 %add_ln813_547"   --->   Operation 10147 'sext' 'sext_ln813_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10148 [1/1] (1.11ns)   --->   "%add_ln813_548 = add i7 %sext_ln17_874, i7 %sext_ln17_887"   --->   Operation 10148 'add' 'add_ln813_548' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10149 [1/1] (0.00ns)   --->   "%sext_ln813_371 = sext i7 %add_ln813_548"   --->   Operation 10149 'sext' 'sext_ln813_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_549 = add i8 %sext_ln813_371, i8 %sext_ln813_370"   --->   Operation 10150 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10151 [1/1] (0.00ns)   --->   "%sext_ln813_372 = sext i7 %add_ln813_550"   --->   Operation 10151 'sext' 'sext_ln813_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10152 [1/1] (0.00ns)   --->   "%sext_ln813_373 = sext i7 %add_ln813_551"   --->   Operation 10152 'sext' 'sext_ln813_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10153 [1/1] (1.20ns)   --->   "%add_ln813_552 = add i8 %sext_ln813_373, i8 %sext_ln813_372"   --->   Operation 10153 'add' 'add_ln813_552' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10154 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_553 = add i8 %add_ln813_552, i8 %add_ln813_549"   --->   Operation 10154 'add' 'add_ln813_553' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_561 = add i8 %add_ln813_560, i8 %add_ln813_557"   --->   Operation 10155 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10156 [1/1] (0.00ns)   --->   "%sext_ln813_378 = sext i7 %add_ln813_562"   --->   Operation 10156 'sext' 'sext_ln813_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10157 [1/1] (0.00ns)   --->   "%sext_ln813_379 = sext i7 %add_ln813_563"   --->   Operation 10157 'sext' 'sext_ln813_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_564 = add i8 %sext_ln813_379, i8 %sext_ln813_378"   --->   Operation 10158 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10159 [1/1] (0.00ns)   --->   "%sext_ln813_380 = sext i7 %add_ln813_565"   --->   Operation 10159 'sext' 'sext_ln813_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10160 [1/1] (0.00ns)   --->   "%sext_ln813_382 = sext i7 %add_ln813_567"   --->   Operation 10160 'sext' 'sext_ln813_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10161 [1/1] (1.20ns)   --->   "%add_ln813_568 = add i8 %sext_ln813_382, i8 %sext_ln813_380"   --->   Operation 10161 'add' 'add_ln813_568' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10162 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_569 = add i8 %add_ln813_568, i8 %add_ln813_564"   --->   Operation 10162 'add' 'add_ln813_569' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10163 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_570 = add i8 %add_ln813_569, i8 %add_ln813_561"   --->   Operation 10163 'add' 'add_ln813_570' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10164 [1/1] (0.00ns)   --->   "%sext_ln813_385 = sext i7 %add_ln813_575"   --->   Operation 10164 'sext' 'sext_ln813_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10165 [1/1] (0.00ns)   --->   "%sext_ln813_388 = sext i7 %add_ln813_578"   --->   Operation 10165 'sext' 'sext_ln813_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_579 = add i8 %sext_ln813_388, i8 %sext_ln813_385"   --->   Operation 10166 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10167 [1/1] (0.00ns)   --->   "%sext_ln813_391 = sext i7 %add_ln813_582"   --->   Operation 10167 'sext' 'sext_ln813_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10168 [1/1] (0.00ns)   --->   "%sext_ln813_394 = sext i7 %add_ln813_585"   --->   Operation 10168 'sext' 'sext_ln813_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10169 [1/1] (1.20ns)   --->   "%add_ln813_586 = add i8 %sext_ln813_394, i8 %sext_ln813_391"   --->   Operation 10169 'add' 'add_ln813_586' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10170 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_587 = add i8 %add_ln813_586, i8 %add_ln813_579"   --->   Operation 10170 'add' 'add_ln813_587' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10171 [1/1] (0.00ns)   --->   "%sext_ln813_397 = sext i7 %add_ln813_590"   --->   Operation 10171 'sext' 'sext_ln813_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10172 [1/1] (0.00ns)   --->   "%sext_ln813_400 = sext i7 %add_ln813_593"   --->   Operation 10172 'sext' 'sext_ln813_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_594 = add i8 %sext_ln813_400, i8 %sext_ln813_397"   --->   Operation 10173 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10174 [1/1] (0.00ns)   --->   "%sext_ln813_403 = sext i6 %add_ln813_596"   --->   Operation 10174 'sext' 'sext_ln813_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10175 [1/1] (0.00ns)   --->   "%sext_ln813_404 = sext i5 %add_ln813_597"   --->   Operation 10175 'sext' 'sext_ln813_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10176 [1/1] (0.00ns)   --->   "%sext_ln813_406 = sext i6 %add_ln813_599"   --->   Operation 10176 'sext' 'sext_ln813_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10177 [1/1] (1.11ns)   --->   "%add_ln813_600 = add i7 %sext_ln813_406, i7 %sext_ln813_404"   --->   Operation 10177 'add' 'add_ln813_600' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10178 [1/1] (0.00ns)   --->   "%sext_ln813_407 = sext i7 %add_ln813_600"   --->   Operation 10178 'sext' 'sext_ln813_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10179 [1/1] (1.20ns)   --->   "%add_ln813_601 = add i8 %sext_ln813_407, i8 %sext_ln813_403"   --->   Operation 10179 'add' 'add_ln813_601' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10180 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_602 = add i8 %add_ln813_601, i8 %add_ln813_594"   --->   Operation 10180 'add' 'add_ln813_602' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10181 [1/1] (0.00ns)   --->   "%sext_ln813_410 = sext i6 %add_ln813_606"   --->   Operation 10181 'sext' 'sext_ln813_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10182 [1/1] (0.00ns)   --->   "%sext_ln813_413 = sext i6 %add_ln813_609"   --->   Operation 10182 'sext' 'sext_ln813_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10183 [1/1] (1.11ns)   --->   "%add_ln813_610 = add i7 %sext_ln813_413, i7 %sext_ln813_410"   --->   Operation 10183 'add' 'add_ln813_610' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10184 [1/1] (0.00ns)   --->   "%sext_ln813_414 = sext i7 %add_ln813_610"   --->   Operation 10184 'sext' 'sext_ln813_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10185 [1/1] (0.00ns)   --->   "%sext_ln813_417 = sext i6 %add_ln813_613"   --->   Operation 10185 'sext' 'sext_ln813_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10186 [1/1] (0.00ns)   --->   "%sext_ln813_420 = sext i6 %add_ln813_616"   --->   Operation 10186 'sext' 'sext_ln813_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10187 [1/1] (1.11ns)   --->   "%add_ln813_617 = add i7 %sext_ln813_420, i7 %sext_ln813_417"   --->   Operation 10187 'add' 'add_ln813_617' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10188 [1/1] (0.00ns)   --->   "%sext_ln813_421 = sext i7 %add_ln813_617"   --->   Operation 10188 'sext' 'sext_ln813_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_618 = add i8 %sext_ln813_421, i8 %sext_ln813_414"   --->   Operation 10189 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10190 [1/1] (0.00ns)   --->   "%sext_ln813_424 = sext i6 %add_ln813_621"   --->   Operation 10190 'sext' 'sext_ln813_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10191 [1/1] (0.00ns)   --->   "%sext_ln813_427 = sext i5 %add_ln813_624"   --->   Operation 10191 'sext' 'sext_ln813_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10192 [1/1] (1.11ns)   --->   "%add_ln813_625 = add i7 %sext_ln813_427, i7 %sext_ln813_424"   --->   Operation 10192 'add' 'add_ln813_625' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10193 [1/1] (0.00ns)   --->   "%sext_ln813_428 = sext i7 %add_ln813_625"   --->   Operation 10193 'sext' 'sext_ln813_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10194 [1/1] (0.00ns)   --->   "%sext_ln813_436 = sext i7 %add_ln813_633"   --->   Operation 10194 'sext' 'sext_ln813_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10195 [1/1] (1.20ns)   --->   "%add_ln813_634 = add i8 %sext_ln813_436, i8 %sext_ln813_428"   --->   Operation 10195 'add' 'add_ln813_634' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10196 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_635 = add i8 %add_ln813_634, i8 %add_ln813_618"   --->   Operation 10196 'add' 'add_ln813_635' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_640 = add i8 %add_ln813_639, i8 %add_ln813_638"   --->   Operation 10197 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_641 = add i8 %mult_V_943, i8 %mult_V_991"   --->   Operation 10198 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10199 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_643 = add i8 %add_ln813_642, i8 %add_ln813_641"   --->   Operation 10199 'add' 'add_ln813_643' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10200 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_644 = add i8 %add_ln813_643, i8 %add_ln813_640"   --->   Operation 10200 'add' 'add_ln813_644' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_647 = add i8 %add_ln813_646, i8 %add_ln813_645"   --->   Operation 10201 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10202 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_651 = add i8 %add_ln813_650, i8 %add_ln813_647"   --->   Operation 10202 'add' 'add_ln813_651' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_659 = add i8 %add_ln813_658, i8 %add_ln813_655"   --->   Operation 10203 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10204 [1/1] (1.20ns)   --->   "%add_ln813_661 = add i8 %sext_ln818_277, i8 %sext_ln818_27"   --->   Operation 10204 'add' 'add_ln813_661' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_662 = add i8 %add_ln813_661, i8 %add_ln813_660"   --->   Operation 10205 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10206 [1/1] (0.00ns)   --->   "%sext_ln813_437 = sext i7 %add_ln813_663"   --->   Operation 10206 'sext' 'sext_ln813_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10207 [1/1] (0.00ns)   --->   "%sext_ln813_438 = sext i7 %add_ln813_664"   --->   Operation 10207 'sext' 'sext_ln813_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10208 [1/1] (1.20ns)   --->   "%add_ln813_665 = add i8 %sext_ln813_438, i8 %sext_ln813_437"   --->   Operation 10208 'add' 'add_ln813_665' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10209 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_666 = add i8 %add_ln813_665, i8 %add_ln813_662"   --->   Operation 10209 'add' 'add_ln813_666' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10210 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_667 = add i8 %add_ln813_666, i8 %add_ln813_659"   --->   Operation 10210 'add' 'add_ln813_667' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10211 [1/1] (0.00ns)   --->   "%sext_ln813_439 = sext i7 %add_ln813_669"   --->   Operation 10211 'sext' 'sext_ln813_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10212 [1/1] (1.11ns)   --->   "%add_ln813_670 = add i7 %sext_ln17_292, i7 %sext_ln17_301"   --->   Operation 10212 'add' 'add_ln813_670' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10213 [1/1] (0.00ns)   --->   "%sext_ln813_440 = sext i7 %add_ln813_670"   --->   Operation 10213 'sext' 'sext_ln813_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_671 = add i8 %sext_ln813_440, i8 %sext_ln813_439"   --->   Operation 10214 'add' 'add_ln813_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10215 [1/1] (1.11ns)   --->   "%add_ln813_672 = add i7 %sext_ln17_356, i7 %sext_ln17_374"   --->   Operation 10215 'add' 'add_ln813_672' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10216 [1/1] (0.00ns)   --->   "%sext_ln813_441 = sext i7 %add_ln813_672"   --->   Operation 10216 'sext' 'sext_ln813_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10217 [1/1] (1.11ns)   --->   "%add_ln813_673 = add i7 %sext_ln17_383, i7 %sext_ln17_392"   --->   Operation 10217 'add' 'add_ln813_673' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10218 [1/1] (0.00ns)   --->   "%sext_ln813_442 = sext i7 %add_ln813_673"   --->   Operation 10218 'sext' 'sext_ln813_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10219 [1/1] (1.20ns)   --->   "%add_ln813_674 = add i8 %sext_ln813_442, i8 %sext_ln813_441"   --->   Operation 10219 'add' 'add_ln813_674' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10220 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_675 = add i8 %add_ln813_674, i8 %add_ln813_671"   --->   Operation 10220 'add' 'add_ln813_675' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10221 [1/1] (1.11ns)   --->   "%add_ln813_676 = add i7 %sext_ln17_429, i7 %sext_ln17_438"   --->   Operation 10221 'add' 'add_ln813_676' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10222 [1/1] (0.00ns)   --->   "%sext_ln813_443 = sext i7 %add_ln813_676"   --->   Operation 10222 'sext' 'sext_ln813_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10223 [1/1] (1.11ns)   --->   "%add_ln813_677 = add i7 %sext_ln17_455, i7 %sext_ln17_528"   --->   Operation 10223 'add' 'add_ln813_677' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10224 [1/1] (0.00ns)   --->   "%sext_ln813_444 = sext i7 %add_ln813_677"   --->   Operation 10224 'sext' 'sext_ln813_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_678 = add i8 %sext_ln813_444, i8 %sext_ln813_443"   --->   Operation 10225 'add' 'add_ln813_678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10226 [1/1] (1.11ns)   --->   "%add_ln813_679 = add i7 %sext_ln17_554, i7 %sext_ln17_615"   --->   Operation 10226 'add' 'add_ln813_679' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10227 [1/1] (0.00ns)   --->   "%sext_ln813_445 = sext i7 %add_ln813_679"   --->   Operation 10227 'sext' 'sext_ln813_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10228 [1/1] (1.20ns)   --->   "%add_ln813_680 = add i8 %sext_ln813_193, i8 %sext_ln813_445"   --->   Operation 10228 'add' 'add_ln813_680' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10229 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_681 = add i8 %add_ln813_680, i8 %add_ln813_678"   --->   Operation 10229 'add' 'add_ln813_681' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10230 [1/1] (1.11ns)   --->   "%add_ln813_683 = add i7 %sext_ln17_660, i7 %sext_ln17_686"   --->   Operation 10230 'add' 'add_ln813_683' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10231 [1/1] (0.00ns)   --->   "%sext_ln813_446 = sext i7 %add_ln813_683"   --->   Operation 10231 'sext' 'sext_ln813_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10232 [1/1] (0.00ns)   --->   "%sext_ln813_447 = sext i7 %add_ln813_684"   --->   Operation 10232 'sext' 'sext_ln813_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10233 [1/1] (1.20ns)   --->   "%add_ln813_685 = add i8 %sext_ln813_447, i8 %sext_ln813_446"   --->   Operation 10233 'add' 'add_ln813_685' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_689 = add i8 %add_ln813_688, i8 %add_ln813_685"   --->   Operation 10234 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10235 [1/1] (1.11ns)   --->   "%add_ln813_690 = add i7 %sext_ln17_849, i7 %sext_ln17_858"   --->   Operation 10235 'add' 'add_ln813_690' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10236 [1/1] (0.00ns)   --->   "%sext_ln813_450 = sext i7 %add_ln813_690"   --->   Operation 10236 'sext' 'sext_ln813_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10237 [1/1] (1.11ns)   --->   "%add_ln813_691 = add i7 %sext_ln17_876, i7 %sext_ln17_904"   --->   Operation 10237 'add' 'add_ln813_691' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10238 [1/1] (0.00ns)   --->   "%sext_ln813_451 = sext i7 %add_ln813_691"   --->   Operation 10238 'sext' 'sext_ln813_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_692 = add i8 %sext_ln813_451, i8 %sext_ln813_450"   --->   Operation 10239 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10240 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_697 = add i8 %add_ln813_696, i8 %add_ln813_692"   --->   Operation 10240 'add' 'add_ln813_697' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10241 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_698 = add i8 %add_ln813_697, i8 %add_ln813_689"   --->   Operation 10241 'add' 'add_ln813_698' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10242 [1/1] (0.00ns)   --->   "%sext_ln813_454 = sext i7 %add_ln813_701"   --->   Operation 10242 'sext' 'sext_ln813_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10243 [1/1] (0.00ns)   --->   "%sext_ln813_455 = sext i7 %add_ln813_702"   --->   Operation 10243 'sext' 'sext_ln813_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10244 [1/1] (1.20ns)   --->   "%add_ln813_703 = add i8 %sext_ln813_455, i8 %sext_ln813_454"   --->   Operation 10244 'add' 'add_ln813_703' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_707 = add i8 %add_ln813_706, i8 %add_ln813_703"   --->   Operation 10245 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10246 [1/1] (0.00ns)   --->   "%sext_ln813_458 = sext i7 %add_ln813_708"   --->   Operation 10246 'sext' 'sext_ln813_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10247 [1/1] (0.00ns)   --->   "%sext_ln813_459 = sext i7 %add_ln813_709"   --->   Operation 10247 'sext' 'sext_ln813_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_710 = add i8 %sext_ln813_459, i8 %sext_ln813_458"   --->   Operation 10248 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10249 [1/1] (0.00ns)   --->   "%sext_ln813_462 = sext i7 %add_ln813_713"   --->   Operation 10249 'sext' 'sext_ln813_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10250 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_714 = add i8 %sext_ln813_462, i8 %add_ln813_710"   --->   Operation 10250 'add' 'add_ln813_714' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10251 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_715 = add i8 %add_ln813_714, i8 %add_ln813_707"   --->   Operation 10251 'add' 'add_ln813_715' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10252 [1/1] (0.00ns)   --->   "%sext_ln813_465 = sext i7 %add_ln813_718"   --->   Operation 10252 'sext' 'sext_ln813_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10253 [1/1] (0.00ns)   --->   "%sext_ln813_468 = sext i7 %add_ln813_721"   --->   Operation 10253 'sext' 'sext_ln813_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_722 = add i8 %sext_ln813_468, i8 %sext_ln813_465"   --->   Operation 10254 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10255 [1/1] (0.00ns)   --->   "%sext_ln813_471 = sext i7 %add_ln813_725"   --->   Operation 10255 'sext' 'sext_ln813_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10256 [1/1] (0.00ns)   --->   "%sext_ln813_472 = sext i6 %add_ln813_726"   --->   Operation 10256 'sext' 'sext_ln813_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10257 [1/1] (0.00ns)   --->   "%sext_ln813_474 = sext i6 %add_ln813_728"   --->   Operation 10257 'sext' 'sext_ln813_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10258 [1/1] (1.11ns)   --->   "%add_ln813_729 = add i7 %sext_ln813_474, i7 %sext_ln813_472"   --->   Operation 10258 'add' 'add_ln813_729' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10259 [1/1] (0.00ns)   --->   "%sext_ln813_475 = sext i7 %add_ln813_729"   --->   Operation 10259 'sext' 'sext_ln813_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10260 [1/1] (1.20ns)   --->   "%add_ln813_730 = add i8 %sext_ln813_475, i8 %sext_ln813_471"   --->   Operation 10260 'add' 'add_ln813_730' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10261 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_731 = add i8 %add_ln813_730, i8 %add_ln813_722"   --->   Operation 10261 'add' 'add_ln813_731' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10262 [1/1] (0.00ns)   --->   "%sext_ln813_478 = sext i6 %add_ln813_735"   --->   Operation 10262 'sext' 'sext_ln813_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10263 [1/1] (0.00ns)   --->   "%sext_ln813_481 = sext i6 %add_ln813_738"   --->   Operation 10263 'sext' 'sext_ln813_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10264 [1/1] (1.11ns)   --->   "%add_ln813_739 = add i7 %sext_ln813_481, i7 %sext_ln813_478"   --->   Operation 10264 'add' 'add_ln813_739' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10265 [1/1] (0.00ns)   --->   "%sext_ln813_482 = sext i7 %add_ln813_739"   --->   Operation 10265 'sext' 'sext_ln813_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10266 [1/1] (0.00ns)   --->   "%sext_ln813_485 = sext i6 %add_ln813_742"   --->   Operation 10266 'sext' 'sext_ln813_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10267 [1/1] (0.00ns)   --->   "%sext_ln813_488 = sext i6 %add_ln813_745"   --->   Operation 10267 'sext' 'sext_ln813_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10268 [1/1] (1.11ns)   --->   "%add_ln813_746 = add i7 %sext_ln813_488, i7 %sext_ln813_485"   --->   Operation 10268 'add' 'add_ln813_746' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10269 [1/1] (0.00ns)   --->   "%sext_ln813_489 = sext i7 %add_ln813_746"   --->   Operation 10269 'sext' 'sext_ln813_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_747 = add i8 %sext_ln813_489, i8 %sext_ln813_482"   --->   Operation 10270 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10271 [1/1] (0.00ns)   --->   "%sext_ln813_491 = sext i6 %add_ln813_749"   --->   Operation 10271 'sext' 'sext_ln813_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10272 [1/1] (0.00ns)   --->   "%sext_ln813_494 = sext i6 %add_ln813_752"   --->   Operation 10272 'sext' 'sext_ln813_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10273 [1/1] (1.11ns)   --->   "%add_ln813_753 = add i7 %sext_ln813_494, i7 %sext_ln813_491"   --->   Operation 10273 'add' 'add_ln813_753' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10274 [1/1] (0.00ns)   --->   "%sext_ln813_495 = sext i7 %add_ln813_753"   --->   Operation 10274 'sext' 'sext_ln813_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10275 [1/1] (0.00ns)   --->   "%sext_ln813_503 = sext i7 %add_ln813_761"   --->   Operation 10275 'sext' 'sext_ln813_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10276 [1/1] (1.20ns)   --->   "%add_ln813_762 = add i8 %sext_ln813_503, i8 %sext_ln813_495"   --->   Operation 10276 'add' 'add_ln813_762' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10277 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_763 = add i8 %add_ln813_762, i8 %add_ln813_747"   --->   Operation 10277 'add' 'add_ln813_763' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10278 [1/1] (1.20ns)   --->   "%add_ln813_767 = add i8 %sext_ln818_182, i8 %sext_ln818_204"   --->   Operation 10278 'add' 'add_ln813_767' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10279 [1/1] (1.11ns)   --->   "%add_ln813_768 = add i7 %sext_ln17_17, i7 %sext_ln17_25"   --->   Operation 10279 'add' 'add_ln813_768' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10280 [1/1] (0.00ns)   --->   "%sext_ln813_505 = sext i7 %add_ln813_768"   --->   Operation 10280 'sext' 'sext_ln813_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_769 = add i8 %sext_ln813_505, i8 %add_ln813_767"   --->   Operation 10281 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10282 [1/1] (1.11ns)   --->   "%add_ln813_770 = add i7 %sext_ln17_48, i7 %sext_ln17_71"   --->   Operation 10282 'add' 'add_ln813_770' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10283 [1/1] (0.00ns)   --->   "%sext_ln813_506 = sext i7 %add_ln813_770"   --->   Operation 10283 'sext' 'sext_ln813_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10284 [1/1] (1.11ns)   --->   "%add_ln813_771 = add i7 %sext_ln17_91, i7 %sext_ln17_102"   --->   Operation 10284 'add' 'add_ln813_771' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10285 [1/1] (0.00ns)   --->   "%sext_ln813_507 = sext i7 %add_ln813_771"   --->   Operation 10285 'sext' 'sext_ln813_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10286 [1/1] (1.20ns)   --->   "%add_ln813_772 = add i8 %sext_ln813_507, i8 %sext_ln813_506"   --->   Operation 10286 'add' 'add_ln813_772' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10287 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_773 = add i8 %add_ln813_772, i8 %add_ln813_769"   --->   Operation 10287 'add' 'add_ln813_773' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10288 [1/1] (1.11ns)   --->   "%add_ln813_774 = add i7 %sext_ln17_157, i7 %sext_ln17_180"   --->   Operation 10288 'add' 'add_ln813_774' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10289 [1/1] (0.00ns)   --->   "%sext_ln813_508 = sext i7 %add_ln813_774"   --->   Operation 10289 'sext' 'sext_ln813_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10290 [1/1] (1.11ns)   --->   "%add_ln813_775 = add i7 %sext_ln17_199, i7 %sext_ln17_207"   --->   Operation 10290 'add' 'add_ln813_775' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10291 [1/1] (0.00ns)   --->   "%sext_ln813_509 = sext i7 %add_ln813_775"   --->   Operation 10291 'sext' 'sext_ln813_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_776 = add i8 %sext_ln813_509, i8 %sext_ln813_508"   --->   Operation 10292 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10293 [1/1] (1.11ns)   --->   "%add_ln813_777 = add i7 %sext_ln17_236, i7 %sext_ln17_246"   --->   Operation 10293 'add' 'add_ln813_777' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10294 [1/1] (0.00ns)   --->   "%sext_ln813_510 = sext i7 %add_ln813_777"   --->   Operation 10294 'sext' 'sext_ln813_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10295 [1/1] (1.11ns)   --->   "%add_ln813_778 = add i7 %sext_ln17_275, i7 %sext_ln17_293"   --->   Operation 10295 'add' 'add_ln813_778' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10296 [1/1] (0.00ns)   --->   "%sext_ln813_511 = sext i7 %add_ln813_778"   --->   Operation 10296 'sext' 'sext_ln813_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10297 [1/1] (1.20ns)   --->   "%add_ln813_779 = add i8 %sext_ln813_511, i8 %sext_ln813_510"   --->   Operation 10297 'add' 'add_ln813_779' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10298 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_780 = add i8 %add_ln813_779, i8 %add_ln813_776"   --->   Operation 10298 'add' 'add_ln813_780' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10299 [1/1] (0.00ns)   --->   "%sext_ln813_512 = sext i7 %add_ln813_782"   --->   Operation 10299 'sext' 'sext_ln813_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10300 [1/1] (1.11ns)   --->   "%add_ln813_783 = add i7 %sext_ln17_331, i7 %sext_ln17_340"   --->   Operation 10300 'add' 'add_ln813_783' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10301 [1/1] (0.00ns)   --->   "%sext_ln813_513 = sext i7 %add_ln813_783"   --->   Operation 10301 'sext' 'sext_ln813_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10302 [1/1] (1.20ns)   --->   "%add_ln813_784 = add i8 %sext_ln813_513, i8 %sext_ln813_512"   --->   Operation 10302 'add' 'add_ln813_784' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10303 [1/1] (1.11ns)   --->   "%add_ln813_785 = add i7 %sext_ln17_356, i7 %sext_ln17_364"   --->   Operation 10303 'add' 'add_ln813_785' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10304 [1/1] (0.00ns)   --->   "%sext_ln813_514 = sext i7 %add_ln813_785"   --->   Operation 10304 'sext' 'sext_ln813_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10305 [1/1] (1.11ns)   --->   "%add_ln813_786 = add i7 %sext_ln17_375, i7 %sext_ln17_402"   --->   Operation 10305 'add' 'add_ln813_786' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10306 [1/1] (0.00ns)   --->   "%sext_ln813_515 = sext i7 %add_ln813_786"   --->   Operation 10306 'sext' 'sext_ln813_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10307 [1/1] (1.20ns)   --->   "%add_ln813_787 = add i8 %sext_ln813_515, i8 %sext_ln813_514"   --->   Operation 10307 'add' 'add_ln813_787' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_788 = add i8 %add_ln813_787, i8 %add_ln813_784"   --->   Operation 10308 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10309 [1/1] (1.11ns)   --->   "%add_ln813_789 = add i7 %sext_ln17_430, i7 %sext_ln17_447"   --->   Operation 10309 'add' 'add_ln813_789' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10310 [1/1] (0.00ns)   --->   "%sext_ln813_516 = sext i7 %add_ln813_789"   --->   Operation 10310 'sext' 'sext_ln813_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10311 [1/1] (1.11ns)   --->   "%add_ln813_790 = add i7 %sext_ln17_465, i7 %sext_ln17_472"   --->   Operation 10311 'add' 'add_ln813_790' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10312 [1/1] (0.00ns)   --->   "%sext_ln813_517 = sext i7 %add_ln813_790"   --->   Operation 10312 'sext' 'sext_ln813_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_791 = add i8 %sext_ln813_517, i8 %sext_ln813_516"   --->   Operation 10313 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10314 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_795 = add i8 %add_ln813_794, i8 %add_ln813_791"   --->   Operation 10314 'add' 'add_ln813_795' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10315 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_796 = add i8 %add_ln813_795, i8 %add_ln813_788"   --->   Operation 10315 'add' 'add_ln813_796' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10316 [1/1] (1.11ns)   --->   "%add_ln813_798 = add i7 %sext_ln17_565, i7 %sext_ln17_626"   --->   Operation 10316 'add' 'add_ln813_798' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10317 [1/1] (0.00ns)   --->   "%sext_ln813_520 = sext i7 %add_ln813_798"   --->   Operation 10317 'sext' 'sext_ln813_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10318 [1/1] (1.11ns)   --->   "%add_ln813_799 = add i7 %sext_ln17_661, i7 %sext_ln17_676"   --->   Operation 10318 'add' 'add_ln813_799' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10319 [1/1] (0.00ns)   --->   "%sext_ln813_521 = sext i7 %add_ln813_799"   --->   Operation 10319 'sext' 'sext_ln813_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_800 = add i8 %sext_ln813_521, i8 %sext_ln813_520"   --->   Operation 10320 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10321 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_804 = add i8 %add_ln813_803, i8 %add_ln813_800"   --->   Operation 10321 'add' 'add_ln813_804' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10322 [1/1] (0.00ns)   --->   "%sext_ln813_524 = sext i7 %add_ln813_805"   --->   Operation 10322 'sext' 'sext_ln813_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10323 [1/1] (0.00ns)   --->   "%sext_ln813_525 = sext i7 %add_ln813_806"   --->   Operation 10323 'sext' 'sext_ln813_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_807 = add i8 %sext_ln813_525, i8 %sext_ln813_524"   --->   Operation 10324 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10325 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_811 = add i8 %add_ln813_810, i8 %add_ln813_807"   --->   Operation 10325 'add' 'add_ln813_811' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_819 = add i8 %add_ln813_818, i8 %add_ln813_815"   --->   Operation 10326 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10327 [1/1] (0.00ns)   --->   "%sext_ln813_532 = sext i7 %add_ln813_820"   --->   Operation 10327 'sext' 'sext_ln813_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10328 [1/1] (0.00ns)   --->   "%sext_ln813_533 = sext i7 %add_ln813_821"   --->   Operation 10328 'sext' 'sext_ln813_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_822 = add i8 %sext_ln813_533, i8 %sext_ln813_532"   --->   Operation 10329 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10330 [1/1] (0.00ns)   --->   "%sext_ln813_534 = sext i7 %add_ln813_823"   --->   Operation 10330 'sext' 'sext_ln813_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10331 [1/1] (0.00ns)   --->   "%sext_ln813_535 = sext i7 %add_ln813_824"   --->   Operation 10331 'sext' 'sext_ln813_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10332 [1/1] (1.20ns)   --->   "%add_ln813_825 = add i8 %sext_ln813_535, i8 %sext_ln813_534"   --->   Operation 10332 'add' 'add_ln813_825' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10333 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_826 = add i8 %add_ln813_825, i8 %add_ln813_822"   --->   Operation 10333 'add' 'add_ln813_826' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10334 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_827 = add i8 %add_ln813_826, i8 %add_ln813_819"   --->   Operation 10334 'add' 'add_ln813_827' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10335 [1/1] (0.00ns)   --->   "%sext_ln813_540 = sext i7 %add_ln813_835"   --->   Operation 10335 'sext' 'sext_ln813_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_836 = add i8 %sext_ln813_540, i8 %add_ln813_832"   --->   Operation 10336 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10337 [1/1] (0.00ns)   --->   "%sext_ln813_543 = sext i7 %add_ln813_839"   --->   Operation 10337 'sext' 'sext_ln813_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10338 [1/1] (0.00ns)   --->   "%sext_ln813_546 = sext i7 %add_ln813_842"   --->   Operation 10338 'sext' 'sext_ln813_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10339 [1/1] (1.20ns)   --->   "%add_ln813_843 = add i8 %sext_ln813_546, i8 %sext_ln813_543"   --->   Operation 10339 'add' 'add_ln813_843' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10340 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_844 = add i8 %add_ln813_843, i8 %add_ln813_836"   --->   Operation 10340 'add' 'add_ln813_844' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10341 [1/1] (0.00ns)   --->   "%sext_ln813_549 = sext i7 %add_ln813_847"   --->   Operation 10341 'sext' 'sext_ln813_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10342 [1/1] (0.00ns)   --->   "%sext_ln813_552 = sext i6 %add_ln813_850"   --->   Operation 10342 'sext' 'sext_ln813_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_851 = add i8 %sext_ln813_552, i8 %sext_ln813_549"   --->   Operation 10343 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10344 [1/1] (0.00ns)   --->   "%sext_ln813_555 = sext i6 %add_ln813_854"   --->   Operation 10344 'sext' 'sext_ln813_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10345 [1/1] (0.00ns)   --->   "%sext_ln813_558 = sext i6 %add_ln813_857"   --->   Operation 10345 'sext' 'sext_ln813_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10346 [1/1] (1.11ns)   --->   "%add_ln813_858 = add i7 %sext_ln813_558, i7 %sext_ln813_555"   --->   Operation 10346 'add' 'add_ln813_858' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10347 [1/1] (0.00ns)   --->   "%sext_ln813_559 = sext i7 %add_ln813_858"   --->   Operation 10347 'sext' 'sext_ln813_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10348 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_859 = add i8 %sext_ln813_559, i8 %add_ln813_851"   --->   Operation 10348 'add' 'add_ln813_859' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_860 = add i8 %add_ln813_859, i8 %add_ln813_844"   --->   Operation 10349 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10350 [1/1] (0.00ns)   --->   "%sext_ln813_562 = sext i6 %add_ln813_863"   --->   Operation 10350 'sext' 'sext_ln813_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10351 [1/1] (0.00ns)   --->   "%sext_ln813_565 = sext i6 %add_ln813_866"   --->   Operation 10351 'sext' 'sext_ln813_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10352 [1/1] (1.11ns)   --->   "%add_ln813_867 = add i7 %sext_ln813_565, i7 %sext_ln813_562"   --->   Operation 10352 'add' 'add_ln813_867' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10353 [1/1] (0.00ns)   --->   "%sext_ln813_566 = sext i7 %add_ln813_867"   --->   Operation 10353 'sext' 'sext_ln813_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10354 [1/1] (0.00ns)   --->   "%sext_ln813_569 = sext i6 %add_ln813_870"   --->   Operation 10354 'sext' 'sext_ln813_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10355 [1/1] (0.00ns)   --->   "%sext_ln813_572 = sext i6 %add_ln813_873"   --->   Operation 10355 'sext' 'sext_ln813_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10356 [1/1] (1.11ns)   --->   "%add_ln813_874 = add i7 %sext_ln813_572, i7 %sext_ln813_569"   --->   Operation 10356 'add' 'add_ln813_874' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10357 [1/1] (0.00ns)   --->   "%sext_ln813_573 = sext i7 %add_ln813_874"   --->   Operation 10357 'sext' 'sext_ln813_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_875 = add i8 %sext_ln813_573, i8 %sext_ln813_566"   --->   Operation 10358 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10359 [1/1] (0.00ns)   --->   "%sext_ln813_580 = sext i6 %add_ln813_882"   --->   Operation 10359 'sext' 'sext_ln813_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10360 [1/1] (0.00ns)   --->   "%sext_ln813_588 = sext i7 %add_ln813_890"   --->   Operation 10360 'sext' 'sext_ln813_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10361 [1/1] (1.20ns)   --->   "%add_ln813_891 = add i8 %sext_ln813_588, i8 %sext_ln813_580"   --->   Operation 10361 'add' 'add_ln813_891' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10362 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_892 = add i8 %add_ln813_891, i8 %add_ln813_875"   --->   Operation 10362 'add' 'add_ln813_892' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10363 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_893 = add i8 %add_ln813_892, i8 %add_ln813_860"   --->   Operation 10363 'add' 'add_ln813_893' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_898 = add i8 %add_ln813_897, i8 %add_ln813_896"   --->   Operation 10364 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10365 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_902 = add i8 %add_ln813_901, i8 %add_ln813_898"   --->   Operation 10365 'add' 'add_ln813_902' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_905 = add i8 %add_ln813_904, i8 %add_ln813_903"   --->   Operation 10366 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_906 = add i8 %mult_V_1106, i8 %mult_V_1146"   --->   Operation 10367 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10368 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_908 = add i8 %add_ln813_907, i8 %add_ln813_906"   --->   Operation 10368 'add' 'add_ln813_908' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10369 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_909 = add i8 %add_ln813_908, i8 %add_ln813_905"   --->   Operation 10369 'add' 'add_ln813_909' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_917 = add i8 %add_ln813_916, i8 %add_ln813_913"   --->   Operation 10370 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10371 [1/1] (1.20ns)   --->   "%add_ln813_919 = add i8 %sext_ln818_49, i8 %sext_ln818_51"   --->   Operation 10371 'add' 'add_ln813_919' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_920 = add i8 %add_ln813_919, i8 %add_ln813_918"   --->   Operation 10372 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_921 = add i8 %sext_ln818_58, i8 %sext_ln818_65"   --->   Operation 10373 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10374 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_924 = add i8 %add_ln813_923, i8 %add_ln813_921"   --->   Operation 10374 'add' 'add_ln813_924' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10375 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_925 = add i8 %add_ln813_924, i8 %add_ln813_920"   --->   Operation 10375 'add' 'add_ln813_925' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10376 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_926 = add i8 %add_ln813_925, i8 %add_ln813_917"   --->   Operation 10376 'add' 'add_ln813_926' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_930 = add i8 %add_ln813_929, i8 %add_ln813_928"   --->   Operation 10377 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10378 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_934 = add i8 %add_ln813_933, i8 %add_ln813_930"   --->   Operation 10378 'add' 'add_ln813_934' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_937 = add i8 %add_ln813_936, i8 %add_ln813_935"   --->   Operation 10379 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_938 = add i8 %sext_ln818_263, i8 %sext_ln818_278"   --->   Operation 10380 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10381 [1/1] (0.00ns)   --->   "%sext_ln813_589 = sext i7 %add_ln813_939"   --->   Operation 10381 'sext' 'sext_ln813_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10382 [1/1] (1.20ns)   --->   "%add_ln813_940 = add i8 %sext_ln813_589, i8 %sext_ln818_29"   --->   Operation 10382 'add' 'add_ln813_940' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10383 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_941 = add i8 %add_ln813_940, i8 %add_ln813_938"   --->   Operation 10383 'add' 'add_ln813_941' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10384 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_942 = add i8 %add_ln813_941, i8 %add_ln813_937"   --->   Operation 10384 'add' 'add_ln813_942' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10385 [1/1] (1.11ns)   --->   "%add_ln813_944 = add i7 %sext_ln17_215, i7 %sext_ln17_258"   --->   Operation 10385 'add' 'add_ln813_944' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10386 [1/1] (0.00ns)   --->   "%sext_ln813_590 = sext i7 %add_ln813_944"   --->   Operation 10386 'sext' 'sext_ln813_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10387 [1/1] (1.11ns)   --->   "%add_ln813_945 = add i7 %sext_ln17_320, i7 %sext_ln17_340"   --->   Operation 10387 'add' 'add_ln813_945' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10388 [1/1] (0.00ns)   --->   "%sext_ln813_591 = sext i7 %add_ln813_945"   --->   Operation 10388 'sext' 'sext_ln813_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10389 [1/1] (1.20ns)   --->   "%add_ln813_946 = add i8 %sext_ln813_591, i8 %sext_ln813_590"   --->   Operation 10389 'add' 'add_ln813_946' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10390 [1/1] (1.11ns)   --->   "%add_ln813_947 = add i7 %sext_ln17_358, i7 %sext_ln17_402"   --->   Operation 10390 'add' 'add_ln813_947' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10391 [1/1] (0.00ns)   --->   "%sext_ln813_592 = sext i7 %add_ln813_947"   --->   Operation 10391 'sext' 'sext_ln813_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10392 [1/1] (1.11ns)   --->   "%add_ln813_948 = add i7 %sext_ln17_432, i7 %sext_ln17_474"   --->   Operation 10392 'add' 'add_ln813_948' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10393 [1/1] (0.00ns)   --->   "%sext_ln813_593 = sext i7 %add_ln813_948"   --->   Operation 10393 'sext' 'sext_ln813_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10394 [1/1] (1.20ns)   --->   "%add_ln813_949 = add i8 %sext_ln813_593, i8 %sext_ln813_592"   --->   Operation 10394 'add' 'add_ln813_949' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_950 = add i8 %add_ln813_949, i8 %add_ln813_946"   --->   Operation 10395 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10396 [1/1] (0.00ns)   --->   "%sext_ln813_594 = sext i7 %add_ln813_951"   --->   Operation 10396 'sext' 'sext_ln813_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10397 [1/1] (1.11ns)   --->   "%add_ln813_952 = add i7 %sext_ln17_537, i7 %sext_ln17_567"   --->   Operation 10397 'add' 'add_ln813_952' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10398 [1/1] (0.00ns)   --->   "%sext_ln813_595 = sext i7 %add_ln813_952"   --->   Operation 10398 'sext' 'sext_ln813_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_953 = add i8 %sext_ln813_595, i8 %sext_ln813_594"   --->   Operation 10399 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10400 [1/1] (0.00ns)   --->   "%sext_ln813_596 = sext i7 %add_ln813_954"   --->   Operation 10400 'sext' 'sext_ln813_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10401 [1/1] (0.00ns)   --->   "%sext_ln813_597 = sext i7 %add_ln813_955"   --->   Operation 10401 'sext' 'sext_ln813_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_956 = add i8 %sext_ln813_597, i8 %sext_ln818_134"   --->   Operation 10402 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10403 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_957 = add i8 %add_ln813_956, i8 %sext_ln813_596"   --->   Operation 10403 'add' 'add_ln813_957' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10404 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_958 = add i8 %add_ln813_957, i8 %add_ln813_953"   --->   Operation 10404 'add' 'add_ln813_958' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10405 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_959 = add i8 %add_ln813_958, i8 %add_ln813_950"   --->   Operation 10405 'add' 'add_ln813_959' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10406 [1/1] (0.00ns)   --->   "%sext_ln813_598 = sext i7 %add_ln813_962"   --->   Operation 10406 'sext' 'sext_ln813_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10407 [1/1] (1.11ns)   --->   "%add_ln813_963 = add i7 %sext_ln17_732, i7 %sext_ln17_757"   --->   Operation 10407 'add' 'add_ln813_963' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10408 [1/1] (0.00ns)   --->   "%sext_ln813_599 = sext i7 %add_ln813_963"   --->   Operation 10408 'sext' 'sext_ln813_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10409 [1/1] (1.20ns)   --->   "%add_ln813_964 = add i8 %sext_ln813_599, i8 %sext_ln813_598"   --->   Operation 10409 'add' 'add_ln813_964' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_968 = add i8 %add_ln813_967, i8 %add_ln813_964"   --->   Operation 10410 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10411 [1/1] (1.11ns)   --->   "%add_ln813_969 = add i7 %sext_ln17_887, i7 %sext_ln17_913"   --->   Operation 10411 'add' 'add_ln813_969' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10412 [1/1] (0.00ns)   --->   "%sext_ln813_602 = sext i7 %add_ln813_969"   --->   Operation 10412 'sext' 'sext_ln813_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10413 [1/1] (0.00ns)   --->   "%sext_ln813_603 = sext i7 %add_ln813_970"   --->   Operation 10413 'sext' 'sext_ln813_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_971 = add i8 %sext_ln813_603, i8 %sext_ln813_602"   --->   Operation 10414 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10415 [1/1] (0.00ns)   --->   "%sext_ln813_604 = sext i7 %add_ln813_972"   --->   Operation 10415 'sext' 'sext_ln813_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10416 [1/1] (0.00ns)   --->   "%sext_ln813_605 = sext i7 %add_ln813_973"   --->   Operation 10416 'sext' 'sext_ln813_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10417 [1/1] (1.20ns)   --->   "%add_ln813_974 = add i8 %sext_ln813_605, i8 %sext_ln813_604"   --->   Operation 10417 'add' 'add_ln813_974' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10418 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_975 = add i8 %add_ln813_974, i8 %add_ln813_971"   --->   Operation 10418 'add' 'add_ln813_975' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10419 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_976 = add i8 %add_ln813_975, i8 %add_ln813_968"   --->   Operation 10419 'add' 'add_ln813_976' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10420 [1/1] (0.00ns)   --->   "%sext_ln813_606 = sext i7 %add_ln813_977"   --->   Operation 10420 'sext' 'sext_ln813_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10421 [1/1] (0.00ns)   --->   "%sext_ln813_607 = sext i7 %add_ln813_978"   --->   Operation 10421 'sext' 'sext_ln813_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10422 [1/1] (1.20ns)   --->   "%add_ln813_979 = add i8 %sext_ln813_607, i8 %sext_ln813_606"   --->   Operation 10422 'add' 'add_ln813_979' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_983 = add i8 %add_ln813_982, i8 %add_ln813_979"   --->   Operation 10423 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10424 [1/1] (0.00ns)   --->   "%sext_ln813_610 = sext i7 %add_ln813_984"   --->   Operation 10424 'sext' 'sext_ln813_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10425 [1/1] (1.11ns)   --->   "%add_ln813_985 = add i7 %sext_ln17_17, i7 %sext_ln17_167"   --->   Operation 10425 'add' 'add_ln813_985' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10426 [1/1] (0.00ns)   --->   "%sext_ln813_611 = sext i7 %add_ln813_985"   --->   Operation 10426 'sext' 'sext_ln813_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_986 = add i8 %sext_ln813_611, i8 %sext_ln813_610"   --->   Operation 10427 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10428 [1/1] (0.00ns)   --->   "%sext_ln813_612 = sext i6 %add_ln813_987"   --->   Operation 10428 'sext' 'sext_ln813_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10429 [1/1] (0.00ns)   --->   "%sext_ln813_614 = sext i7 %add_ln813_989"   --->   Operation 10429 'sext' 'sext_ln813_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10430 [1/1] (1.20ns)   --->   "%add_ln813_990 = add i8 %sext_ln813_614, i8 %sext_ln813_612"   --->   Operation 10430 'add' 'add_ln813_990' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10431 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_991 = add i8 %add_ln813_990, i8 %add_ln813_986"   --->   Operation 10431 'add' 'add_ln813_991' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10432 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_992 = add i8 %add_ln813_991, i8 %add_ln813_983"   --->   Operation 10432 'add' 'add_ln813_992' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10433 [1/1] (0.00ns)   --->   "%sext_ln813_617 = sext i7 %add_ln813_996"   --->   Operation 10433 'sext' 'sext_ln813_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10434 [1/1] (0.00ns)   --->   "%sext_ln813_620 = sext i7 %add_ln813_999"   --->   Operation 10434 'sext' 'sext_ln813_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10435 [1/1] (1.20ns)   --->   "%add_ln813_1000 = add i8 %sext_ln813_620, i8 %sext_ln813_617"   --->   Operation 10435 'add' 'add_ln813_1000' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10436 [1/1] (0.00ns)   --->   "%sext_ln813_621 = sext i6 %add_ln813_1001"   --->   Operation 10436 'sext' 'sext_ln813_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10437 [1/1] (0.00ns)   --->   "%sext_ln813_622 = sext i7 %add_ln813_1002"   --->   Operation 10437 'sext' 'sext_ln813_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1003 = add i8 %sext_ln813_622, i8 %sext_ln813_621"   --->   Operation 10438 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10439 [1/1] (0.00ns)   --->   "%sext_ln813_623 = sext i5 %add_ln813_1004"   --->   Operation 10439 'sext' 'sext_ln813_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10440 [1/1] (0.00ns)   --->   "%sext_ln813_625 = sext i6 %add_ln813_1006"   --->   Operation 10440 'sext' 'sext_ln813_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10441 [1/1] (1.11ns)   --->   "%add_ln813_1007 = add i7 %sext_ln813_625, i7 %sext_ln813_623"   --->   Operation 10441 'add' 'add_ln813_1007' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10442 [1/1] (0.00ns)   --->   "%sext_ln813_626 = sext i7 %add_ln813_1007"   --->   Operation 10442 'sext' 'sext_ln813_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10443 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1008 = add i8 %sext_ln813_626, i8 %add_ln813_1003"   --->   Operation 10443 'add' 'add_ln813_1008' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1009 = add i8 %add_ln813_1008, i8 %add_ln813_1000"   --->   Operation 10444 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10445 [1/1] (0.00ns)   --->   "%sext_ln813_629 = sext i6 %add_ln813_1012"   --->   Operation 10445 'sext' 'sext_ln813_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10446 [1/1] (0.00ns)   --->   "%sext_ln813_632 = sext i6 %add_ln813_1015"   --->   Operation 10446 'sext' 'sext_ln813_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10447 [1/1] (1.11ns)   --->   "%add_ln813_1016 = add i7 %sext_ln813_632, i7 %sext_ln813_629"   --->   Operation 10447 'add' 'add_ln813_1016' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10448 [1/1] (0.00ns)   --->   "%sext_ln813_633 = sext i7 %add_ln813_1016"   --->   Operation 10448 'sext' 'sext_ln813_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10449 [1/1] (0.00ns)   --->   "%sext_ln813_636 = sext i6 %add_ln813_1019"   --->   Operation 10449 'sext' 'sext_ln813_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10450 [1/1] (0.00ns)   --->   "%sext_ln813_640 = sext i6 %add_ln813_1023"   --->   Operation 10450 'sext' 'sext_ln813_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10451 [1/1] (1.11ns)   --->   "%add_ln813_1024 = add i7 %sext_ln813_640, i7 %sext_ln813_636"   --->   Operation 10451 'add' 'add_ln813_1024' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10452 [1/1] (0.00ns)   --->   "%sext_ln813_641 = sext i7 %add_ln813_1024"   --->   Operation 10452 'sext' 'sext_ln813_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10453 [1/1] (1.20ns)   --->   "%add_ln813_1025 = add i8 %sext_ln813_641, i8 %sext_ln813_633"   --->   Operation 10453 'add' 'add_ln813_1025' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10454 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1026 = add i8 %add_ln813_1025, i8 %add_ln813_1009"   --->   Operation 10454 'add' 'add_ln813_1026' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10455 [1/1] (1.28ns)   --->   "%add_ln813_1029 = add i8 %sext_ln813_23, i8 %mult_V_115"   --->   Operation 10455 'add' 'add_ln813_1029' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1031 = add i8 %add_ln813_1030, i8 %add_ln813_1029"   --->   Operation 10456 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10457 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1035 = add i8 %add_ln813_1034, i8 %add_ln813_1031"   --->   Operation 10457 'add' 'add_ln813_1035' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1038 = add i8 %add_ln813_1037, i8 %add_ln813_1036"   --->   Operation 10458 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10459 [1/1] (1.11ns)   --->   "%add_ln813_1039 = add i7 %sext_ln17_19, i7 %sext_ln17_28"   --->   Operation 10459 'add' 'add_ln813_1039' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10460 [1/1] (0.00ns)   --->   "%sext_ln813_642 = sext i7 %add_ln813_1039"   --->   Operation 10460 'sext' 'sext_ln813_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10461 [1/1] (1.11ns)   --->   "%add_ln813_1040 = add i7 %sext_ln17_49, i7 %sext_ln17_73"   --->   Operation 10461 'add' 'add_ln813_1040' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10462 [1/1] (0.00ns)   --->   "%sext_ln813_643 = sext i7 %add_ln813_1040"   --->   Operation 10462 'sext' 'sext_ln813_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10463 [1/1] (1.20ns)   --->   "%add_ln813_1041 = add i8 %sext_ln813_643, i8 %sext_ln813_642"   --->   Operation 10463 'add' 'add_ln813_1041' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10464 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1042 = add i8 %add_ln813_1041, i8 %add_ln813_1038"   --->   Operation 10464 'add' 'add_ln813_1042' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10465 [1/1] (0.00ns)   --->   "%sext_ln813_644 = sext i7 %add_ln813_1044"   --->   Operation 10465 'sext' 'sext_ln813_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10466 [1/1] (1.11ns)   --->   "%add_ln813_1045 = add i7 %sext_ln17_114, i7 %sext_ln17_129"   --->   Operation 10466 'add' 'add_ln813_1045' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10467 [1/1] (0.00ns)   --->   "%sext_ln813_645 = sext i7 %add_ln813_1045"   --->   Operation 10467 'sext' 'sext_ln813_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10468 [1/1] (1.20ns)   --->   "%add_ln813_1046 = add i8 %sext_ln813_645, i8 %sext_ln813_644"   --->   Operation 10468 'add' 'add_ln813_1046' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10469 [1/1] (1.11ns)   --->   "%add_ln813_1047 = add i7 %sext_ln17_171, i7 %sext_ln17_238"   --->   Operation 10469 'add' 'add_ln813_1047' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10470 [1/1] (0.00ns)   --->   "%sext_ln813_646 = sext i7 %add_ln813_1047"   --->   Operation 10470 'sext' 'sext_ln813_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10471 [1/1] (1.11ns)   --->   "%add_ln813_1048 = add i7 %sext_ln17_248, i7 %sext_ln17_358"   --->   Operation 10471 'add' 'add_ln813_1048' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10472 [1/1] (0.00ns)   --->   "%sext_ln813_647 = sext i7 %add_ln813_1048"   --->   Operation 10472 'sext' 'sext_ln813_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10473 [1/1] (1.20ns)   --->   "%add_ln813_1049 = add i8 %sext_ln813_647, i8 %sext_ln813_646"   --->   Operation 10473 'add' 'add_ln813_1049' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1050 = add i8 %add_ln813_1049, i8 %add_ln813_1046"   --->   Operation 10474 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10475 [1/1] (1.11ns)   --->   "%add_ln813_1051 = add i7 %sext_ln17_388, i7 %sext_ln17_417"   --->   Operation 10475 'add' 'add_ln813_1051' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10476 [1/1] (0.00ns)   --->   "%sext_ln813_648 = sext i7 %add_ln813_1051"   --->   Operation 10476 'sext' 'sext_ln813_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10477 [1/1] (1.11ns)   --->   "%add_ln813_1052 = add i7 %sext_ln17_432, i7 %sext_ln17_448"   --->   Operation 10477 'add' 'add_ln813_1052' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10478 [1/1] (0.00ns)   --->   "%sext_ln813_649 = sext i7 %add_ln813_1052"   --->   Operation 10478 'sext' 'sext_ln813_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1053 = add i8 %sext_ln813_649, i8 %sext_ln813_648"   --->   Operation 10479 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10480 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1057 = add i8 %add_ln813_1056, i8 %add_ln813_1053"   --->   Operation 10480 'add' 'add_ln813_1057' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10481 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1058 = add i8 %add_ln813_1057, i8 %add_ln813_1050"   --->   Operation 10481 'add' 'add_ln813_1058' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10482 [1/1] (1.11ns)   --->   "%add_ln813_1060 = add i7 %sext_ln17_589, i7 %sext_ln17_599"   --->   Operation 10482 'add' 'add_ln813_1060' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10483 [1/1] (0.00ns)   --->   "%sext_ln813_652 = sext i7 %add_ln813_1060"   --->   Operation 10483 'sext' 'sext_ln813_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10484 [1/1] (0.00ns)   --->   "%sext_ln813_653 = sext i7 %add_ln813_1061"   --->   Operation 10484 'sext' 'sext_ln813_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1062 = add i8 %sext_ln813_653, i8 %sext_ln813_652"   --->   Operation 10485 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10486 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1066 = add i8 %add_ln813_1065, i8 %add_ln813_1062"   --->   Operation 10486 'add' 'add_ln813_1066' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10487 [1/1] (0.00ns)   --->   "%sext_ln813_656 = sext i7 %add_ln813_1067"   --->   Operation 10487 'sext' 'sext_ln813_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10488 [1/1] (1.11ns)   --->   "%add_ln813_1068 = add i7 %sext_ln17_827, i7 %sext_ln17_878"   --->   Operation 10488 'add' 'add_ln813_1068' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10489 [1/1] (0.00ns)   --->   "%sext_ln813_657 = sext i7 %add_ln813_1068"   --->   Operation 10489 'sext' 'sext_ln813_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1069 = add i8 %sext_ln813_657, i8 %sext_ln813_656"   --->   Operation 10490 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10491 [1/1] (0.00ns)   --->   "%sext_ln813_658 = sext i7 %add_ln813_1070"   --->   Operation 10491 'sext' 'sext_ln813_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10492 [1/1] (0.00ns)   --->   "%sext_ln813_659 = sext i7 %add_ln813_1071"   --->   Operation 10492 'sext' 'sext_ln813_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10493 [1/1] (1.20ns)   --->   "%add_ln813_1072 = add i8 %sext_ln813_659, i8 %sext_ln813_658"   --->   Operation 10493 'add' 'add_ln813_1072' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10494 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1073 = add i8 %add_ln813_1072, i8 %add_ln813_1069"   --->   Operation 10494 'add' 'add_ln813_1073' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1074 = add i8 %add_ln813_1073, i8 %add_ln813_1066"   --->   Operation 10495 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10496 [1/1] (0.00ns)   --->   "%sext_ln813_662 = sext i7 %add_ln813_1078"   --->   Operation 10496 'sext' 'sext_ln813_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10497 [1/1] (0.00ns)   --->   "%sext_ln813_663 = sext i7 %add_ln813_1079"   --->   Operation 10497 'sext' 'sext_ln813_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10498 [1/1] (1.20ns)   --->   "%add_ln813_1080 = add i8 %sext_ln813_663, i8 %sext_ln813_662"   --->   Operation 10498 'add' 'add_ln813_1080' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1081 = add i8 %add_ln813_1080, i8 %add_ln813_1077"   --->   Operation 10499 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10500 [1/1] (0.00ns)   --->   "%sext_ln813_664 = sext i7 %add_ln813_1082"   --->   Operation 10500 'sext' 'sext_ln813_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10501 [1/1] (0.00ns)   --->   "%sext_ln813_665 = sext i7 %add_ln813_1083"   --->   Operation 10501 'sext' 'sext_ln813_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1084 = add i8 %sext_ln813_665, i8 %sext_ln813_664"   --->   Operation 10502 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10503 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1088 = add i8 %add_ln813_1087, i8 %add_ln813_1084"   --->   Operation 10503 'add' 'add_ln813_1088' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10504 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1089 = add i8 %add_ln813_1088, i8 %add_ln813_1081"   --->   Operation 10504 'add' 'add_ln813_1089' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10505 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1090 = add i8 %add_ln813_1089, i8 %add_ln813_1074"   --->   Operation 10505 'add' 'add_ln813_1090' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10506 [1/1] (0.00ns)   --->   "%sext_ln813_670 = sext i7 %add_ln813_1094"   --->   Operation 10506 'sext' 'sext_ln813_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10507 [1/1] (0.00ns)   --->   "%sext_ln813_673 = sext i7 %add_ln813_1097"   --->   Operation 10507 'sext' 'sext_ln813_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1098 = add i8 %sext_ln813_673, i8 %sext_ln813_670"   --->   Operation 10508 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10509 [1/1] (0.00ns)   --->   "%sext_ln813_676 = sext i7 %add_ln813_1101"   --->   Operation 10509 'sext' 'sext_ln813_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10510 [1/1] (0.00ns)   --->   "%sext_ln813_679 = sext i7 %add_ln813_1104"   --->   Operation 10510 'sext' 'sext_ln813_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10511 [1/1] (1.20ns)   --->   "%add_ln813_1105 = add i8 %sext_ln813_679, i8 %sext_ln813_676"   --->   Operation 10511 'add' 'add_ln813_1105' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10512 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1106 = add i8 %add_ln813_1105, i8 %add_ln813_1098"   --->   Operation 10512 'add' 'add_ln813_1106' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10513 [1/1] (0.00ns)   --->   "%sext_ln813_682 = sext i7 %add_ln813_1109"   --->   Operation 10513 'sext' 'sext_ln813_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10514 [1/1] (0.00ns)   --->   "%sext_ln813_685 = sext i7 %add_ln813_1112"   --->   Operation 10514 'sext' 'sext_ln813_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1113 = add i8 %sext_ln813_685, i8 %sext_ln813_682"   --->   Operation 10515 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10516 [1/1] (0.00ns)   --->   "%sext_ln813_688 = sext i6 %add_ln813_1116"   --->   Operation 10516 'sext' 'sext_ln813_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10517 [1/1] (0.00ns)   --->   "%sext_ln813_691 = sext i6 %add_ln813_1119"   --->   Operation 10517 'sext' 'sext_ln813_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10518 [1/1] (1.11ns)   --->   "%add_ln813_1120 = add i7 %sext_ln813_691, i7 %sext_ln813_688"   --->   Operation 10518 'add' 'add_ln813_1120' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10519 [1/1] (0.00ns)   --->   "%sext_ln813_692 = sext i7 %add_ln813_1120"   --->   Operation 10519 'sext' 'sext_ln813_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10520 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1121 = add i8 %sext_ln813_692, i8 %add_ln813_1113"   --->   Operation 10520 'add' 'add_ln813_1121' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1122 = add i8 %add_ln813_1121, i8 %add_ln813_1106"   --->   Operation 10521 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10522 [1/1] (0.00ns)   --->   "%sext_ln813_695 = sext i6 %add_ln813_1125"   --->   Operation 10522 'sext' 'sext_ln813_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10523 [1/1] (0.00ns)   --->   "%sext_ln813_698 = sext i6 %add_ln813_1128"   --->   Operation 10523 'sext' 'sext_ln813_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10524 [1/1] (1.11ns)   --->   "%add_ln813_1129 = add i7 %sext_ln813_698, i7 %sext_ln813_695"   --->   Operation 10524 'add' 'add_ln813_1129' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10525 [1/1] (0.00ns)   --->   "%sext_ln813_699 = sext i7 %add_ln813_1129"   --->   Operation 10525 'sext' 'sext_ln813_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10526 [1/1] (0.00ns)   --->   "%sext_ln813_702 = sext i6 %add_ln813_1132"   --->   Operation 10526 'sext' 'sext_ln813_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10527 [1/1] (0.00ns)   --->   "%sext_ln813_705 = sext i6 %add_ln813_1135"   --->   Operation 10527 'sext' 'sext_ln813_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10528 [1/1] (1.11ns)   --->   "%add_ln813_1136 = add i7 %sext_ln813_705, i7 %sext_ln813_702"   --->   Operation 10528 'add' 'add_ln813_1136' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10529 [1/1] (0.00ns)   --->   "%sext_ln813_706 = sext i7 %add_ln813_1136"   --->   Operation 10529 'sext' 'sext_ln813_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1137 = add i8 %sext_ln813_706, i8 %sext_ln813_699"   --->   Operation 10530 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10531 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1153 = add i8 %add_ln813_1152, i8 %add_ln813_1137"   --->   Operation 10531 'add' 'add_ln813_1153' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10532 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1154 = add i8 %add_ln813_1153, i8 %add_ln813_1122"   --->   Operation 10532 'add' 'add_ln813_1154' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10533 [1/1] (1.11ns)   --->   "%add_ln813_1157 = add i7 %sext_ln17_28, i7 %sext_ln17_61"   --->   Operation 10533 'add' 'add_ln813_1157' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10534 [1/1] (0.00ns)   --->   "%sext_ln813_722 = sext i7 %add_ln813_1157"   --->   Operation 10534 'sext' 'sext_ln813_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1158 = add i8 %sext_ln813_722, i8 %sext_ln818_2"   --->   Operation 10535 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10536 [1/1] (1.11ns)   --->   "%add_ln813_1159 = add i7 %sext_ln17_115, i7 %sext_ln17_136"   --->   Operation 10536 'add' 'add_ln813_1159' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10537 [1/1] (0.00ns)   --->   "%sext_ln813_723 = sext i7 %add_ln813_1159"   --->   Operation 10537 'sext' 'sext_ln813_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10538 [1/1] (1.11ns)   --->   "%add_ln813_1160 = add i7 %sext_ln17_229, i7 %sext_ln17_259"   --->   Operation 10538 'add' 'add_ln813_1160' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10539 [1/1] (0.00ns)   --->   "%sext_ln813_724 = sext i7 %add_ln813_1160"   --->   Operation 10539 'sext' 'sext_ln813_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10540 [1/1] (1.20ns)   --->   "%add_ln813_1161 = add i8 %sext_ln813_724, i8 %sext_ln813_723"   --->   Operation 10540 'add' 'add_ln813_1161' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10541 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1162 = add i8 %add_ln813_1161, i8 %add_ln813_1158"   --->   Operation 10541 'add' 'add_ln813_1162' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10542 [1/1] (1.11ns)   --->   "%add_ln813_1163 = add i7 %sext_ln17_266, i7 %sext_ln17_277"   --->   Operation 10542 'add' 'add_ln813_1163' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10543 [1/1] (0.00ns)   --->   "%sext_ln813_725 = sext i7 %add_ln813_1163"   --->   Operation 10543 'sext' 'sext_ln813_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10544 [1/1] (1.11ns)   --->   "%add_ln813_1164 = add i7 %sext_ln17_292, i7 %sext_ln17_312"   --->   Operation 10544 'add' 'add_ln813_1164' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10545 [1/1] (0.00ns)   --->   "%sext_ln813_726 = sext i7 %add_ln813_1164"   --->   Operation 10545 'sext' 'sext_ln813_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1165 = add i8 %sext_ln813_726, i8 %sext_ln813_725"   --->   Operation 10546 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10547 [1/1] (1.11ns)   --->   "%add_ln813_1166 = add i7 %sext_ln17_349, i7 %sext_ln17_356"   --->   Operation 10547 'add' 'add_ln813_1166' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10548 [1/1] (0.00ns)   --->   "%sext_ln813_727 = sext i7 %add_ln813_1166"   --->   Operation 10548 'sext' 'sext_ln813_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10549 [1/1] (1.11ns)   --->   "%add_ln813_1167 = add i7 %sext_ln17_364, i7 %sext_ln17_375"   --->   Operation 10549 'add' 'add_ln813_1167' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10550 [1/1] (0.00ns)   --->   "%sext_ln813_728 = sext i7 %add_ln813_1167"   --->   Operation 10550 'sext' 'sext_ln813_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10551 [1/1] (1.20ns)   --->   "%add_ln813_1168 = add i8 %sext_ln813_728, i8 %sext_ln813_727"   --->   Operation 10551 'add' 'add_ln813_1168' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10552 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1169 = add i8 %add_ln813_1168, i8 %add_ln813_1165"   --->   Operation 10552 'add' 'add_ln813_1169' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10553 [1/1] (1.11ns)   --->   "%add_ln813_1171 = add i7 %sext_ln17_402, i7 %sext_ln17_424"   --->   Operation 10553 'add' 'add_ln813_1171' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10554 [1/1] (0.00ns)   --->   "%sext_ln813_729 = sext i7 %add_ln813_1171"   --->   Operation 10554 'sext' 'sext_ln813_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10555 [1/1] (1.11ns)   --->   "%add_ln813_1172 = add i7 %sext_ln17_474, i7 %sext_ln17_482"   --->   Operation 10555 'add' 'add_ln813_1172' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10556 [1/1] (0.00ns)   --->   "%sext_ln813_730 = sext i7 %add_ln813_1172"   --->   Operation 10556 'sext' 'sext_ln813_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10557 [1/1] (1.20ns)   --->   "%add_ln813_1173 = add i8 %sext_ln813_730, i8 %sext_ln813_729"   --->   Operation 10557 'add' 'add_ln813_1173' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10558 [1/1] (1.11ns)   --->   "%add_ln813_1174 = add i7 %sext_ln17_491, i7 %sext_ln17_510"   --->   Operation 10558 'add' 'add_ln813_1174' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10559 [1/1] (0.00ns)   --->   "%sext_ln813_731 = sext i7 %add_ln813_1174"   --->   Operation 10559 'sext' 'sext_ln813_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10560 [1/1] (1.11ns)   --->   "%add_ln813_1175 = add i7 %sext_ln17_555, i7 %sext_ln17_599"   --->   Operation 10560 'add' 'add_ln813_1175' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10561 [1/1] (0.00ns)   --->   "%sext_ln813_732 = sext i7 %add_ln813_1175"   --->   Operation 10561 'sext' 'sext_ln813_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10562 [1/1] (1.20ns)   --->   "%add_ln813_1176 = add i8 %sext_ln813_732, i8 %sext_ln813_731"   --->   Operation 10562 'add' 'add_ln813_1176' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1177 = add i8 %add_ln813_1176, i8 %add_ln813_1173"   --->   Operation 10563 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10564 [1/1] (0.00ns)   --->   "%sext_ln813_733 = sext i7 %add_ln813_1178"   --->   Operation 10564 'sext' 'sext_ln813_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10565 [1/1] (1.11ns)   --->   "%add_ln813_1179 = add i7 %sext_ln17_661, i7 %sext_ln17_671"   --->   Operation 10565 'add' 'add_ln813_1179' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10566 [1/1] (0.00ns)   --->   "%sext_ln813_734 = sext i7 %add_ln813_1179"   --->   Operation 10566 'sext' 'sext_ln813_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1180 = add i8 %sext_ln813_734, i8 %sext_ln813_733"   --->   Operation 10567 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10568 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1184 = add i8 %add_ln813_1183, i8 %add_ln813_1180"   --->   Operation 10568 'add' 'add_ln813_1184' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10569 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1185 = add i8 %add_ln813_1184, i8 %add_ln813_1177"   --->   Operation 10569 'add' 'add_ln813_1185' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10570 [1/1] (0.00ns)   --->   "%sext_ln813_737 = sext i7 %add_ln813_1187"   --->   Operation 10570 'sext' 'sext_ln813_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1188 = add i8 %sext_ln813_737, i8 %sext_ln818_178"   --->   Operation 10571 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10572 [1/1] (0.00ns)   --->   "%sext_ln813_738 = sext i7 %add_ln813_1189"   --->   Operation 10572 'sext' 'sext_ln813_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10573 [1/1] (0.00ns)   --->   "%sext_ln813_739 = sext i7 %add_ln813_1190"   --->   Operation 10573 'sext' 'sext_ln813_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10574 [1/1] (1.20ns)   --->   "%add_ln813_1191 = add i8 %sext_ln813_739, i8 %sext_ln813_738"   --->   Operation 10574 'add' 'add_ln813_1191' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10575 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1192 = add i8 %add_ln813_1191, i8 %add_ln813_1188"   --->   Operation 10575 'add' 'add_ln813_1192' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10576 [1/1] (0.00ns)   --->   "%sext_ln813_740 = sext i7 %add_ln813_1193"   --->   Operation 10576 'sext' 'sext_ln813_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10577 [1/1] (0.00ns)   --->   "%sext_ln813_741 = sext i7 %add_ln813_1194"   --->   Operation 10577 'sext' 'sext_ln813_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1195 = add i8 %sext_ln813_741, i8 %sext_ln813_740"   --->   Operation 10578 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10579 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1199 = add i8 %add_ln813_1198, i8 %add_ln813_1195"   --->   Operation 10579 'add' 'add_ln813_1199' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1200 = add i8 %add_ln813_1199, i8 %add_ln813_1192"   --->   Operation 10580 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1207 = add i8 %add_ln813_1206, i8 %add_ln813_1203"   --->   Operation 10581 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10582 [1/1] (0.00ns)   --->   "%sext_ln813_750 = sext i7 %add_ln813_1210"   --->   Operation 10582 'sext' 'sext_ln813_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10583 [1/1] (0.00ns)   --->   "%sext_ln813_753 = sext i7 %add_ln813_1213"   --->   Operation 10583 'sext' 'sext_ln813_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10584 [1/1] (1.20ns)   --->   "%add_ln813_1214 = add i8 %sext_ln813_753, i8 %sext_ln813_750"   --->   Operation 10584 'add' 'add_ln813_1214' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10585 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1215 = add i8 %add_ln813_1214, i8 %add_ln813_1207"   --->   Operation 10585 'add' 'add_ln813_1215' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10586 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1216 = add i8 %add_ln813_1215, i8 %add_ln813_1200"   --->   Operation 10586 'add' 'add_ln813_1216' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10587 [1/1] (0.00ns)   --->   "%sext_ln813_755 = sext i7 %add_ln813_1219"   --->   Operation 10587 'sext' 'sext_ln813_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10588 [1/1] (0.00ns)   --->   "%sext_ln813_758 = sext i7 %add_ln813_1222"   --->   Operation 10588 'sext' 'sext_ln813_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1223 = add i8 %sext_ln813_758, i8 %sext_ln813_755"   --->   Operation 10589 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10590 [1/1] (0.00ns)   --->   "%sext_ln813_761 = sext i7 %add_ln813_1226"   --->   Operation 10590 'sext' 'sext_ln813_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10591 [1/1] (0.00ns)   --->   "%sext_ln813_764 = sext i7 %add_ln813_1229"   --->   Operation 10591 'sext' 'sext_ln813_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10592 [1/1] (1.20ns)   --->   "%add_ln813_1230 = add i8 %sext_ln813_764, i8 %sext_ln813_761"   --->   Operation 10592 'add' 'add_ln813_1230' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10593 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1231 = add i8 %add_ln813_1230, i8 %add_ln813_1223"   --->   Operation 10593 'add' 'add_ln813_1231' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10594 [1/1] (0.00ns)   --->   "%sext_ln813_767 = sext i7 %add_ln813_1234"   --->   Operation 10594 'sext' 'sext_ln813_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10595 [1/1] (0.00ns)   --->   "%sext_ln813_770 = sext i7 %add_ln813_1237"   --->   Operation 10595 'sext' 'sext_ln813_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1238 = add i8 %sext_ln813_770, i8 %sext_ln813_767"   --->   Operation 10596 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10597 [1/1] (0.00ns)   --->   "%sext_ln813_773 = sext i6 %add_ln813_1241"   --->   Operation 10597 'sext' 'sext_ln813_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10598 [1/1] (0.00ns)   --->   "%sext_ln813_776 = sext i6 %add_ln813_1244"   --->   Operation 10598 'sext' 'sext_ln813_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10599 [1/1] (1.11ns)   --->   "%add_ln813_1245 = add i7 %sext_ln813_776, i7 %sext_ln813_773"   --->   Operation 10599 'add' 'add_ln813_1245' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10600 [1/1] (0.00ns)   --->   "%sext_ln813_777 = sext i7 %add_ln813_1245"   --->   Operation 10600 'sext' 'sext_ln813_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10601 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1246 = add i8 %sext_ln813_777, i8 %add_ln813_1238"   --->   Operation 10601 'add' 'add_ln813_1246' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10602 [1/1] (0.00ns)   --->   "%sext_ln813_780 = sext i6 %add_ln813_1250"   --->   Operation 10602 'sext' 'sext_ln813_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10603 [1/1] (0.00ns)   --->   "%sext_ln813_782 = sext i6 %add_ln813_1252"   --->   Operation 10603 'sext' 'sext_ln813_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10604 [1/1] (1.11ns)   --->   "%add_ln813_1253 = add i7 %sext_ln813_782, i7 %sext_ln813_780"   --->   Operation 10604 'add' 'add_ln813_1253' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10605 [1/1] (0.00ns)   --->   "%sext_ln813_783 = sext i7 %add_ln813_1253"   --->   Operation 10605 'sext' 'sext_ln813_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10606 [1/1] (0.00ns)   --->   "%sext_ln813_786 = sext i6 %add_ln813_1256"   --->   Operation 10606 'sext' 'sext_ln813_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10607 [1/1] (0.00ns)   --->   "%sext_ln813_789 = sext i6 %add_ln813_1259"   --->   Operation 10607 'sext' 'sext_ln813_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10608 [1/1] (1.11ns)   --->   "%add_ln813_1260 = add i7 %sext_ln813_789, i7 %sext_ln813_786"   --->   Operation 10608 'add' 'add_ln813_1260' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10609 [1/1] (0.00ns)   --->   "%sext_ln813_790 = sext i7 %add_ln813_1260"   --->   Operation 10609 'sext' 'sext_ln813_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1261 = add i8 %sext_ln813_790, i8 %sext_ln813_783"   --->   Operation 10610 'add' 'add_ln813_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10611 [1/1] (0.00ns)   --->   "%sext_ln813_793 = sext i6 %add_ln813_1264"   --->   Operation 10611 'sext' 'sext_ln813_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10612 [1/1] (0.00ns)   --->   "%sext_ln813_796 = sext i6 %add_ln813_1267"   --->   Operation 10612 'sext' 'sext_ln813_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10613 [1/1] (1.11ns)   --->   "%add_ln813_1268 = add i7 %sext_ln813_796, i7 %sext_ln813_793"   --->   Operation 10613 'add' 'add_ln813_1268' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10614 [1/1] (0.00ns)   --->   "%sext_ln813_797 = sext i7 %add_ln813_1268"   --->   Operation 10614 'sext' 'sext_ln813_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10615 [1/1] (0.00ns)   --->   "%sext_ln813_800 = sext i6 %add_ln813_1271"   --->   Operation 10615 'sext' 'sext_ln813_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10616 [1/1] (0.00ns)   --->   "%sext_ln813_803 = sext i5 %add_ln813_1274"   --->   Operation 10616 'sext' 'sext_ln813_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10617 [1/1] (1.11ns)   --->   "%add_ln813_1275 = add i7 %sext_ln813_803, i7 %sext_ln813_800"   --->   Operation 10617 'add' 'add_ln813_1275' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10618 [1/1] (0.00ns)   --->   "%sext_ln813_804 = sext i7 %add_ln813_1275"   --->   Operation 10618 'sext' 'sext_ln813_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10619 [1/1] (1.20ns)   --->   "%add_ln813_1276 = add i8 %sext_ln813_804, i8 %sext_ln813_797"   --->   Operation 10619 'add' 'add_ln813_1276' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10620 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1277 = add i8 %add_ln813_1276, i8 %add_ln813_1261"   --->   Operation 10620 'add' 'add_ln813_1277' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10621 [1/1] (1.11ns)   --->   "%add_ln813_1280 = add i7 %sext_ln17_17, i7 %sext_ln17_52"   --->   Operation 10621 'add' 'add_ln813_1280' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10622 [1/1] (0.00ns)   --->   "%sext_ln813_805 = sext i7 %add_ln813_1280"   --->   Operation 10622 'sext' 'sext_ln813_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10623 [1/1] (1.11ns)   --->   "%add_ln813_1281 = add i7 %sext_ln17_71, i7 %sext_ln17_131"   --->   Operation 10623 'add' 'add_ln813_1281' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10624 [1/1] (0.00ns)   --->   "%sext_ln813_806 = sext i7 %add_ln813_1281"   --->   Operation 10624 'sext' 'sext_ln813_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1282 = add i8 %sext_ln813_806, i8 %sext_ln813_805"   --->   Operation 10625 'add' 'add_ln813_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10626 [1/1] (0.00ns)   --->   "%sext_ln813_807 = sext i7 %add_ln813_1283"   --->   Operation 10626 'sext' 'sext_ln813_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10627 [1/1] (1.11ns)   --->   "%add_ln813_1284 = add i7 %sext_ln17_202, i7 %sext_ln17_248"   --->   Operation 10627 'add' 'add_ln813_1284' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10628 [1/1] (0.00ns)   --->   "%sext_ln813_808 = sext i7 %add_ln813_1284"   --->   Operation 10628 'sext' 'sext_ln813_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10629 [1/1] (1.20ns)   --->   "%add_ln813_1285 = add i8 %sext_ln813_808, i8 %sext_ln813_807"   --->   Operation 10629 'add' 'add_ln813_1285' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10630 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1286 = add i8 %add_ln813_1285, i8 %add_ln813_1282"   --->   Operation 10630 'add' 'add_ln813_1286' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10631 [1/1] (1.11ns)   --->   "%add_ln813_1287 = add i7 %sext_ln17_266, i7 %sext_ln17_296"   --->   Operation 10631 'add' 'add_ln813_1287' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10632 [1/1] (0.00ns)   --->   "%sext_ln813_809 = sext i7 %add_ln813_1287"   --->   Operation 10632 'sext' 'sext_ln813_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10633 [1/1] (1.11ns)   --->   "%add_ln813_1288 = add i7 %sext_ln17_331, i7 %sext_ln17_366"   --->   Operation 10633 'add' 'add_ln813_1288' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10634 [1/1] (0.00ns)   --->   "%sext_ln813_810 = sext i7 %add_ln813_1288"   --->   Operation 10634 'sext' 'sext_ln813_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1289 = add i8 %sext_ln813_810, i8 %sext_ln813_809"   --->   Operation 10635 'add' 'add_ln813_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10636 [1/1] (1.11ns)   --->   "%add_ln813_1290 = add i7 %sext_ln17_389, i7 %sext_ln17_405"   --->   Operation 10636 'add' 'add_ln813_1290' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10637 [1/1] (0.00ns)   --->   "%sext_ln813_811 = sext i7 %add_ln813_1290"   --->   Operation 10637 'sext' 'sext_ln813_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10638 [1/1] (1.11ns)   --->   "%add_ln813_1291 = add i7 %sext_ln17_424, i7 %sext_ln17_430"   --->   Operation 10638 'add' 'add_ln813_1291' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10639 [1/1] (0.00ns)   --->   "%sext_ln813_812 = sext i7 %add_ln813_1291"   --->   Operation 10639 'sext' 'sext_ln813_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10640 [1/1] (1.20ns)   --->   "%add_ln813_1292 = add i8 %sext_ln813_812, i8 %sext_ln813_811"   --->   Operation 10640 'add' 'add_ln813_1292' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10641 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1293 = add i8 %add_ln813_1292, i8 %add_ln813_1289"   --->   Operation 10641 'add' 'add_ln813_1293' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10642 [1/1] (1.11ns)   --->   "%add_ln813_1295 = add i7 %sext_ln17_460, i7 %sext_ln17_465"   --->   Operation 10642 'add' 'add_ln813_1295' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10643 [1/1] (0.00ns)   --->   "%sext_ln813_813 = sext i7 %add_ln813_1295"   --->   Operation 10643 'sext' 'sext_ln813_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10644 [1/1] (1.11ns)   --->   "%add_ln813_1296 = add i7 %sext_ln17_510, i7 %sext_ln17_554"   --->   Operation 10644 'add' 'add_ln813_1296' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10645 [1/1] (0.00ns)   --->   "%sext_ln813_814 = sext i7 %add_ln813_1296"   --->   Operation 10645 'sext' 'sext_ln813_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10646 [1/1] (1.20ns)   --->   "%add_ln813_1297 = add i8 %sext_ln813_814, i8 %sext_ln813_813"   --->   Operation 10646 'add' 'add_ln813_1297' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10647 [1/1] (1.11ns)   --->   "%add_ln813_1298 = add i7 %sext_ln17_569, i7 %sext_ln17_600"   --->   Operation 10647 'add' 'add_ln813_1298' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10648 [1/1] (0.00ns)   --->   "%sext_ln813_815 = sext i7 %add_ln813_1298"   --->   Operation 10648 'sext' 'sext_ln813_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10649 [1/1] (1.11ns)   --->   "%add_ln813_1299 = add i7 %sext_ln17_610, i7 %sext_ln17_621"   --->   Operation 10649 'add' 'add_ln813_1299' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10650 [1/1] (0.00ns)   --->   "%sext_ln813_816 = sext i7 %add_ln813_1299"   --->   Operation 10650 'sext' 'sext_ln813_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10651 [1/1] (1.20ns)   --->   "%add_ln813_1300 = add i8 %sext_ln813_816, i8 %sext_ln813_815"   --->   Operation 10651 'add' 'add_ln813_1300' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1301 = add i8 %add_ln813_1300, i8 %add_ln813_1297"   --->   Operation 10652 'add' 'add_ln813_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10653 [1/1] (1.11ns)   --->   "%add_ln813_1302 = add i7 %sext_ln17_625, i7 %sext_ln17_664"   --->   Operation 10653 'add' 'add_ln813_1302' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10654 [1/1] (0.00ns)   --->   "%sext_ln813_817 = sext i7 %add_ln813_1302"   --->   Operation 10654 'sext' 'sext_ln813_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10655 [1/1] (1.11ns)   --->   "%add_ln813_1303 = add i7 %sext_ln17_671, i7 %sext_ln17_690"   --->   Operation 10655 'add' 'add_ln813_1303' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10656 [1/1] (0.00ns)   --->   "%sext_ln813_818 = sext i7 %add_ln813_1303"   --->   Operation 10656 'sext' 'sext_ln813_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1304 = add i8 %sext_ln813_818, i8 %sext_ln813_817"   --->   Operation 10657 'add' 'add_ln813_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10658 [1/1] (0.00ns)   --->   "%sext_ln813_819 = sext i7 %add_ln813_1305"   --->   Operation 10658 'sext' 'sext_ln813_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10659 [1/1] (0.00ns)   --->   "%sext_ln813_820 = sext i7 %add_ln813_1306"   --->   Operation 10659 'sext' 'sext_ln813_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1307 = add i8 %sext_ln813_820, i8 %sext_ln818_152"   --->   Operation 10660 'add' 'add_ln813_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10661 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1308 = add i8 %add_ln813_1307, i8 %sext_ln813_819"   --->   Operation 10661 'add' 'add_ln813_1308' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10662 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1309 = add i8 %add_ln813_1308, i8 %add_ln813_1304"   --->   Operation 10662 'add' 'add_ln813_1309' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10663 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1310 = add i8 %add_ln813_1309, i8 %add_ln813_1301"   --->   Operation 10663 'add' 'add_ln813_1310' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10664 [1/1] (1.11ns)   --->   "%add_ln813_1312 = add i7 %sext_ln17_807, i7 %sext_ln17_819"   --->   Operation 10664 'add' 'add_ln813_1312' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10665 [1/1] (0.00ns)   --->   "%sext_ln813_821 = sext i7 %add_ln813_1312"   --->   Operation 10665 'sext' 'sext_ln813_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10666 [1/1] (1.11ns)   --->   "%add_ln813_1313 = add i7 %sext_ln17_827, i7 %sext_ln17_849"   --->   Operation 10666 'add' 'add_ln813_1313' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10667 [1/1] (0.00ns)   --->   "%sext_ln813_822 = sext i7 %add_ln813_1313"   --->   Operation 10667 'sext' 'sext_ln813_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1314 = add i8 %sext_ln813_822, i8 %sext_ln813_821"   --->   Operation 10668 'add' 'add_ln813_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10669 [1/1] (1.11ns)   --->   "%add_ln813_1315 = add i7 %sext_ln17_863, i7 %sext_ln17_869"   --->   Operation 10669 'add' 'add_ln813_1315' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10670 [1/1] (0.00ns)   --->   "%sext_ln813_823 = sext i7 %add_ln813_1315"   --->   Operation 10670 'sext' 'sext_ln813_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10671 [1/1] (1.11ns)   --->   "%add_ln813_1316 = add i7 %sext_ln17_886, i7 %sext_ln17_904"   --->   Operation 10671 'add' 'add_ln813_1316' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10672 [1/1] (0.00ns)   --->   "%sext_ln813_824 = sext i7 %add_ln813_1316"   --->   Operation 10672 'sext' 'sext_ln813_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10673 [1/1] (1.20ns)   --->   "%add_ln813_1317 = add i8 %sext_ln813_824, i8 %sext_ln813_823"   --->   Operation 10673 'add' 'add_ln813_1317' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10674 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1318 = add i8 %add_ln813_1317, i8 %add_ln813_1314"   --->   Operation 10674 'add' 'add_ln813_1318' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10675 [1/1] (1.11ns)   --->   "%add_ln813_1319 = add i7 %sext_ln17_915, i7 %sext_ln17_937"   --->   Operation 10675 'add' 'add_ln813_1319' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10676 [1/1] (0.00ns)   --->   "%sext_ln813_825 = sext i7 %add_ln813_1319"   --->   Operation 10676 'sext' 'sext_ln813_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10677 [1/1] (0.00ns)   --->   "%sext_ln813_826 = sext i7 %add_ln813_1320"   --->   Operation 10677 'sext' 'sext_ln813_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1321 = add i8 %sext_ln813_826, i8 %sext_ln813_825"   --->   Operation 10678 'add' 'add_ln813_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10679 [1/1] (0.00ns)   --->   "%sext_ln813_827 = sext i7 %add_ln813_1322"   --->   Operation 10679 'sext' 'sext_ln813_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10680 [1/1] (0.00ns)   --->   "%sext_ln813_828 = sext i7 %add_ln813_1323"   --->   Operation 10680 'sext' 'sext_ln813_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10681 [1/1] (1.20ns)   --->   "%add_ln813_1324 = add i8 %sext_ln813_828, i8 %sext_ln813_827"   --->   Operation 10681 'add' 'add_ln813_1324' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10682 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1325 = add i8 %add_ln813_1324, i8 %add_ln813_1321"   --->   Operation 10682 'add' 'add_ln813_1325' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10683 [1/1] (0.00ns)   --->   "%sext_ln813_829 = sext i7 %add_ln813_1327"   --->   Operation 10683 'sext' 'sext_ln813_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10684 [1/1] (0.00ns)   --->   "%sext_ln813_830 = sext i7 %add_ln813_1328"   --->   Operation 10684 'sext' 'sext_ln813_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10685 [1/1] (1.20ns)   --->   "%add_ln813_1329 = add i8 %sext_ln813_830, i8 %sext_ln813_829"   --->   Operation 10685 'add' 'add_ln813_1329' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10686 [1/1] (0.00ns)   --->   "%sext_ln813_831 = sext i7 %add_ln813_1330"   --->   Operation 10686 'sext' 'sext_ln813_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10687 [1/1] (1.20ns)   --->   "%add_ln813_1331 = add i8 %sext_ln813_831, i8 %sext_ln813_533"   --->   Operation 10687 'add' 'add_ln813_1331' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1332 = add i8 %add_ln813_1331, i8 %add_ln813_1329"   --->   Operation 10688 'add' 'add_ln813_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10689 [1/1] (0.00ns)   --->   "%sext_ln813_832 = sext i7 %add_ln813_1333"   --->   Operation 10689 'sext' 'sext_ln813_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10690 [1/1] (0.00ns)   --->   "%sext_ln813_833 = sext i7 %add_ln813_1334"   --->   Operation 10690 'sext' 'sext_ln813_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1335 = add i8 %sext_ln813_833, i8 %sext_ln813_832"   --->   Operation 10691 'add' 'add_ln813_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10692 [1/1] (0.00ns)   --->   "%sext_ln813_834 = sext i6 %add_ln813_1336"   --->   Operation 10692 'sext' 'sext_ln813_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10693 [1/1] (0.00ns)   --->   "%sext_ln813_836 = sext i7 %add_ln813_1338"   --->   Operation 10693 'sext' 'sext_ln813_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10694 [1/1] (1.20ns)   --->   "%add_ln813_1339 = add i8 %sext_ln813_836, i8 %sext_ln813_834"   --->   Operation 10694 'add' 'add_ln813_1339' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10695 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1340 = add i8 %add_ln813_1339, i8 %add_ln813_1335"   --->   Operation 10695 'add' 'add_ln813_1340' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10696 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1341 = add i8 %add_ln813_1340, i8 %add_ln813_1332"   --->   Operation 10696 'add' 'add_ln813_1341' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10697 [1/1] (0.00ns)   --->   "%sext_ln813_839 = sext i7 %add_ln813_1346"   --->   Operation 10697 'sext' 'sext_ln813_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10698 [1/1] (0.00ns)   --->   "%sext_ln813_842 = sext i7 %add_ln813_1349"   --->   Operation 10698 'sext' 'sext_ln813_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1350 = add i8 %sext_ln813_842, i8 %sext_ln813_839"   --->   Operation 10699 'add' 'add_ln813_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10700 [1/1] (0.00ns)   --->   "%sext_ln813_845 = sext i7 %add_ln813_1353"   --->   Operation 10700 'sext' 'sext_ln813_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10701 [1/1] (0.00ns)   --->   "%sext_ln813_848 = sext i7 %add_ln813_1356"   --->   Operation 10701 'sext' 'sext_ln813_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10702 [1/1] (1.20ns)   --->   "%add_ln813_1357 = add i8 %sext_ln813_848, i8 %sext_ln813_845"   --->   Operation 10702 'add' 'add_ln813_1357' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10703 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1358 = add i8 %add_ln813_1357, i8 %add_ln813_1350"   --->   Operation 10703 'add' 'add_ln813_1358' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10704 [1/1] (0.00ns)   --->   "%sext_ln813_851 = sext i7 %add_ln813_1361"   --->   Operation 10704 'sext' 'sext_ln813_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10705 [1/1] (0.00ns)   --->   "%sext_ln813_854 = sext i7 %add_ln813_1364"   --->   Operation 10705 'sext' 'sext_ln813_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1365 = add i8 %sext_ln813_854, i8 %sext_ln813_851"   --->   Operation 10706 'add' 'add_ln813_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10707 [1/1] (0.00ns)   --->   "%sext_ln813_857 = sext i6 %add_ln813_1368"   --->   Operation 10707 'sext' 'sext_ln813_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10708 [1/1] (0.00ns)   --->   "%sext_ln813_858 = sext i5 %add_ln813_1369"   --->   Operation 10708 'sext' 'sext_ln813_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10709 [1/1] (0.00ns)   --->   "%sext_ln813_860 = sext i6 %add_ln813_1371"   --->   Operation 10709 'sext' 'sext_ln813_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10710 [1/1] (1.11ns)   --->   "%add_ln813_1372 = add i7 %sext_ln813_860, i7 %sext_ln813_858"   --->   Operation 10710 'add' 'add_ln813_1372' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10711 [1/1] (0.00ns)   --->   "%sext_ln813_861 = sext i7 %add_ln813_1372"   --->   Operation 10711 'sext' 'sext_ln813_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10712 [1/1] (1.20ns)   --->   "%add_ln813_1373 = add i8 %sext_ln813_861, i8 %sext_ln813_857"   --->   Operation 10712 'add' 'add_ln813_1373' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10713 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1374 = add i8 %add_ln813_1373, i8 %add_ln813_1365"   --->   Operation 10713 'add' 'add_ln813_1374' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10714 [1/1] (0.00ns)   --->   "%sext_ln813_864 = sext i6 %add_ln813_1378"   --->   Operation 10714 'sext' 'sext_ln813_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10715 [1/1] (0.00ns)   --->   "%sext_ln813_867 = sext i6 %add_ln813_1381"   --->   Operation 10715 'sext' 'sext_ln813_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10716 [1/1] (1.11ns)   --->   "%add_ln813_1382 = add i7 %sext_ln813_867, i7 %sext_ln813_864"   --->   Operation 10716 'add' 'add_ln813_1382' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10717 [1/1] (0.00ns)   --->   "%sext_ln813_868 = sext i7 %add_ln813_1382"   --->   Operation 10717 'sext' 'sext_ln813_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10718 [1/1] (0.00ns)   --->   "%sext_ln813_870 = sext i6 %add_ln813_1384"   --->   Operation 10718 'sext' 'sext_ln813_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10719 [1/1] (0.00ns)   --->   "%sext_ln813_873 = sext i6 %add_ln813_1387"   --->   Operation 10719 'sext' 'sext_ln813_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10720 [1/1] (1.11ns)   --->   "%add_ln813_1388 = add i7 %sext_ln813_873, i7 %sext_ln813_870"   --->   Operation 10720 'add' 'add_ln813_1388' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10721 [1/1] (0.00ns)   --->   "%sext_ln813_874 = sext i7 %add_ln813_1388"   --->   Operation 10721 'sext' 'sext_ln813_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1389 = add i8 %sext_ln813_874, i8 %sext_ln813_868"   --->   Operation 10722 'add' 'add_ln813_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10723 [1/1] (0.00ns)   --->   "%sext_ln813_881 = sext i7 %add_ln813_1396"   --->   Operation 10723 'sext' 'sext_ln813_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10724 [1/1] (0.00ns)   --->   "%sext_ln813_889 = sext i7 %add_ln813_1404"   --->   Operation 10724 'sext' 'sext_ln813_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10725 [1/1] (1.20ns)   --->   "%add_ln813_1405 = add i8 %sext_ln813_889, i8 %sext_ln813_881"   --->   Operation 10725 'add' 'add_ln813_1405' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10726 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1406 = add i8 %add_ln813_1405, i8 %add_ln813_1389"   --->   Operation 10726 'add' 'add_ln813_1406' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1413 = add i8 %add_ln813_1412, i8 %add_ln813_1411"   --->   Operation 10727 'add' 'add_ln813_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1414 = add i8 %mult_V_443, i8 %mult_V_603"   --->   Operation 10728 'add' 'add_ln813_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10729 [1/1] (1.28ns)   --->   "%add_ln813_1415 = add i8 %mult_V_620, i8 %mult_V_678"   --->   Operation 10729 'add' 'add_ln813_1415' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10730 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1416 = add i8 %add_ln813_1415, i8 %add_ln813_1414"   --->   Operation 10730 'add' 'add_ln813_1416' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10731 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1417 = add i8 %add_ln813_1416, i8 %add_ln813_1413"   --->   Operation 10731 'add' 'add_ln813_1417' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1420 = add i8 %add_ln813_1419, i8 %add_ln813_1418"   --->   Operation 10732 'add' 'add_ln813_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10733 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1424 = add i8 %add_ln813_1423, i8 %add_ln813_1420"   --->   Operation 10733 'add' 'add_ln813_1424' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1432 = add i8 %add_ln813_1431, i8 %add_ln813_1428"   --->   Operation 10734 'add' 'add_ln813_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10735 [1/1] (1.20ns)   --->   "%add_ln813_1434 = add i8 %sext_ln818_221, i8 %sext_ln818_235"   --->   Operation 10735 'add' 'add_ln813_1434' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1435 = add i8 %add_ln813_1434, i8 %add_ln813_1433"   --->   Operation 10736 'add' 'add_ln813_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1436 = add i8 %sext_ln818_278, i8 %sext_ln818_10"   --->   Operation 10737 'add' 'add_ln813_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10738 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1439 = add i8 %add_ln813_1438, i8 %add_ln813_1436"   --->   Operation 10738 'add' 'add_ln813_1439' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10739 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1440 = add i8 %add_ln813_1439, i8 %add_ln813_1435"   --->   Operation 10739 'add' 'add_ln813_1440' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10740 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1441 = add i8 %add_ln813_1440, i8 %add_ln813_1432"   --->   Operation 10740 'add' 'add_ln813_1441' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10741 [1/1] (1.11ns)   --->   "%add_ln813_1443 = add i7 %sext_ln17_210, i7 %sext_ln17_215"   --->   Operation 10741 'add' 'add_ln813_1443' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10742 [1/1] (0.00ns)   --->   "%sext_ln813_891 = sext i7 %add_ln813_1443"   --->   Operation 10742 'sext' 'sext_ln813_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10743 [1/1] (1.11ns)   --->   "%add_ln813_1444 = add i7 %sext_ln17_288, i7 %sext_ln17_314"   --->   Operation 10743 'add' 'add_ln813_1444' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10744 [1/1] (0.00ns)   --->   "%sext_ln813_892 = sext i7 %add_ln813_1444"   --->   Operation 10744 'sext' 'sext_ln813_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1445 = add i8 %sext_ln813_892, i8 %sext_ln813_891"   --->   Operation 10745 'add' 'add_ln813_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10746 [1/1] (1.11ns)   --->   "%add_ln813_1446 = add i7 %sext_ln17_321, i7 %sext_ln17_396"   --->   Operation 10746 'add' 'add_ln813_1446' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10747 [1/1] (0.00ns)   --->   "%sext_ln813_893 = sext i7 %add_ln813_1446"   --->   Operation 10747 'sext' 'sext_ln813_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10748 [1/1] (1.11ns)   --->   "%add_ln813_1447 = add i7 %sext_ln17_429, i7 %sext_ln17_442"   --->   Operation 10748 'add' 'add_ln813_1447' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10749 [1/1] (0.00ns)   --->   "%sext_ln813_894 = sext i7 %add_ln813_1447"   --->   Operation 10749 'sext' 'sext_ln813_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10750 [1/1] (1.20ns)   --->   "%add_ln813_1448 = add i8 %sext_ln813_894, i8 %sext_ln813_893"   --->   Operation 10750 'add' 'add_ln813_1448' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10751 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1449 = add i8 %add_ln813_1448, i8 %add_ln813_1445"   --->   Operation 10751 'add' 'add_ln813_1449' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10752 [1/1] (1.11ns)   --->   "%add_ln813_1450 = add i7 %sext_ln17_461, i7 %sext_ln17_465"   --->   Operation 10752 'add' 'add_ln813_1450' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10753 [1/1] (0.00ns)   --->   "%sext_ln813_895 = sext i7 %add_ln813_1450"   --->   Operation 10753 'sext' 'sext_ln813_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10754 [1/1] (1.11ns)   --->   "%add_ln813_1451 = add i7 %sext_ln17_537, i7 %sext_ln17_548"   --->   Operation 10754 'add' 'add_ln813_1451' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10755 [1/1] (0.00ns)   --->   "%sext_ln813_896 = sext i7 %add_ln813_1451"   --->   Operation 10755 'sext' 'sext_ln813_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1452 = add i8 %sext_ln813_896, i8 %sext_ln813_895"   --->   Operation 10756 'add' 'add_ln813_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10757 [1/1] (1.11ns)   --->   "%add_ln813_1453 = add i7 %sext_ln17_607, i7 %sext_ln17_617"   --->   Operation 10757 'add' 'add_ln813_1453' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10758 [1/1] (0.00ns)   --->   "%sext_ln813_897 = sext i7 %add_ln813_1453"   --->   Operation 10758 'sext' 'sext_ln813_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10759 [1/1] (1.11ns)   --->   "%add_ln813_1454 = add i7 %sext_ln17_686, i7 %sext_ln17_733"   --->   Operation 10759 'add' 'add_ln813_1454' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10760 [1/1] (0.00ns)   --->   "%sext_ln813_898 = sext i7 %add_ln813_1454"   --->   Operation 10760 'sext' 'sext_ln813_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10761 [1/1] (1.20ns)   --->   "%add_ln813_1455 = add i8 %sext_ln813_898, i8 %sext_ln813_897"   --->   Operation 10761 'add' 'add_ln813_1455' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10762 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1456 = add i8 %add_ln813_1455, i8 %add_ln813_1452"   --->   Operation 10762 'add' 'add_ln813_1456' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1464 = add i8 %add_ln813_1463, i8 %add_ln813_1460"   --->   Operation 10763 'add' 'add_ln813_1464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10764 [1/1] (0.00ns)   --->   "%sext_ln813_903 = sext i7 %add_ln813_1465"   --->   Operation 10764 'sext' 'sext_ln813_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10765 [1/1] (0.00ns)   --->   "%sext_ln813_904 = sext i7 %add_ln813_1466"   --->   Operation 10765 'sext' 'sext_ln813_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1467 = add i8 %sext_ln813_904, i8 %sext_ln813_903"   --->   Operation 10766 'add' 'add_ln813_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10767 [1/1] (0.00ns)   --->   "%sext_ln813_905 = sext i7 %add_ln813_1468"   --->   Operation 10767 'sext' 'sext_ln813_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10768 [1/1] (0.00ns)   --->   "%sext_ln813_906 = sext i7 %add_ln813_1469"   --->   Operation 10768 'sext' 'sext_ln813_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1470 = add i8 %sext_ln813_906, i8 %sext_ln818_267"   --->   Operation 10769 'add' 'add_ln813_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10770 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1471 = add i8 %add_ln813_1470, i8 %sext_ln813_905"   --->   Operation 10770 'add' 'add_ln813_1471' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10771 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1472 = add i8 %add_ln813_1471, i8 %add_ln813_1467"   --->   Operation 10771 'add' 'add_ln813_1472' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10772 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1473 = add i8 %add_ln813_1472, i8 %add_ln813_1464"   --->   Operation 10772 'add' 'add_ln813_1473' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10773 [1/1] (0.00ns)   --->   "%sext_ln813_909 = sext i6 %add_ln813_1479"   --->   Operation 10773 'sext' 'sext_ln813_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10774 [1/1] (0.00ns)   --->   "%sext_ln813_910 = sext i6 %add_ln813_1480"   --->   Operation 10774 'sext' 'sext_ln813_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10775 [1/1] (1.11ns)   --->   "%add_ln813_1481 = add i7 %sext_ln813_910, i7 %sext_ln813_909"   --->   Operation 10775 'add' 'add_ln813_1481' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10776 [1/1] (0.00ns)   --->   "%sext_ln813_911 = sext i7 %add_ln813_1481"   --->   Operation 10776 'sext' 'sext_ln813_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1482 = add i8 %sext_ln813_911, i8 %add_ln813_1478"   --->   Operation 10777 'add' 'add_ln813_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10778 [1/1] (0.00ns)   --->   "%sext_ln813_914 = sext i7 %add_ln813_1485"   --->   Operation 10778 'sext' 'sext_ln813_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10779 [1/1] (0.00ns)   --->   "%sext_ln813_917 = sext i7 %add_ln813_1488"   --->   Operation 10779 'sext' 'sext_ln813_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10780 [1/1] (1.20ns)   --->   "%add_ln813_1489 = add i8 %sext_ln813_917, i8 %sext_ln813_914"   --->   Operation 10780 'add' 'add_ln813_1489' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10781 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1490 = add i8 %add_ln813_1489, i8 %add_ln813_1482"   --->   Operation 10781 'add' 'add_ln813_1490' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10782 [1/1] (0.00ns)   --->   "%sext_ln813_920 = sext i7 %add_ln813_1493"   --->   Operation 10782 'sext' 'sext_ln813_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10783 [1/1] (0.00ns)   --->   "%sext_ln813_923 = sext i7 %add_ln813_1496"   --->   Operation 10783 'sext' 'sext_ln813_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1497 = add i8 %sext_ln813_923, i8 %sext_ln813_920"   --->   Operation 10784 'add' 'add_ln813_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10785 [1/1] (0.00ns)   --->   "%sext_ln813_926 = sext i6 %add_ln813_1500"   --->   Operation 10785 'sext' 'sext_ln813_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10786 [1/1] (0.00ns)   --->   "%sext_ln813_927 = sext i5 %add_ln813_1501"   --->   Operation 10786 'sext' 'sext_ln813_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10787 [1/1] (0.00ns)   --->   "%sext_ln813_929 = sext i6 %add_ln813_1503"   --->   Operation 10787 'sext' 'sext_ln813_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10788 [1/1] (1.11ns)   --->   "%add_ln813_1504 = add i7 %sext_ln813_929, i7 %sext_ln813_927"   --->   Operation 10788 'add' 'add_ln813_1504' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10789 [1/1] (0.00ns)   --->   "%sext_ln813_930 = sext i7 %add_ln813_1504"   --->   Operation 10789 'sext' 'sext_ln813_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10790 [1/1] (1.20ns)   --->   "%add_ln813_1505 = add i8 %sext_ln813_930, i8 %sext_ln813_926"   --->   Operation 10790 'add' 'add_ln813_1505' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10791 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1506 = add i8 %add_ln813_1505, i8 %add_ln813_1497"   --->   Operation 10791 'add' 'add_ln813_1506' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10792 [1/1] (0.00ns)   --->   "%sext_ln813_933 = sext i6 %add_ln813_1510"   --->   Operation 10792 'sext' 'sext_ln813_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10793 [1/1] (0.00ns)   --->   "%sext_ln813_936 = sext i6 %add_ln813_1513"   --->   Operation 10793 'sext' 'sext_ln813_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10794 [1/1] (1.11ns)   --->   "%add_ln813_1514 = add i7 %sext_ln813_936, i7 %sext_ln813_933"   --->   Operation 10794 'add' 'add_ln813_1514' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10795 [1/1] (0.00ns)   --->   "%sext_ln813_937 = sext i7 %add_ln813_1514"   --->   Operation 10795 'sext' 'sext_ln813_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10796 [1/1] (0.00ns)   --->   "%sext_ln813_940 = sext i6 %add_ln813_1517"   --->   Operation 10796 'sext' 'sext_ln813_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10797 [1/1] (0.00ns)   --->   "%sext_ln813_943 = sext i6 %add_ln813_1520"   --->   Operation 10797 'sext' 'sext_ln813_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10798 [1/1] (1.11ns)   --->   "%add_ln813_1521 = add i7 %sext_ln813_943, i7 %sext_ln813_940"   --->   Operation 10798 'add' 'add_ln813_1521' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10799 [1/1] (0.00ns)   --->   "%sext_ln813_944 = sext i7 %add_ln813_1521"   --->   Operation 10799 'sext' 'sext_ln813_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1522 = add i8 %sext_ln813_944, i8 %sext_ln813_937"   --->   Operation 10800 'add' 'add_ln813_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10801 [1/1] (0.00ns)   --->   "%sext_ln813_947 = sext i6 %add_ln813_1525"   --->   Operation 10801 'sext' 'sext_ln813_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10802 [1/1] (0.00ns)   --->   "%sext_ln813_949 = sext i6 %add_ln813_1527"   --->   Operation 10802 'sext' 'sext_ln813_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10803 [1/1] (1.11ns)   --->   "%add_ln813_1528 = add i7 %sext_ln813_949, i7 %sext_ln813_947"   --->   Operation 10803 'add' 'add_ln813_1528' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10804 [1/1] (0.00ns)   --->   "%sext_ln813_950 = sext i7 %add_ln813_1528"   --->   Operation 10804 'sext' 'sext_ln813_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10805 [1/1] (0.00ns)   --->   "%sext_ln813_953 = sext i6 %add_ln813_1531"   --->   Operation 10805 'sext' 'sext_ln813_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10806 [1/1] (0.00ns)   --->   "%sext_ln813_957 = sext i6 %add_ln813_1535"   --->   Operation 10806 'sext' 'sext_ln813_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10807 [1/1] (1.11ns)   --->   "%add_ln813_1536 = add i7 %sext_ln813_957, i7 %sext_ln813_953"   --->   Operation 10807 'add' 'add_ln813_1536' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10808 [1/1] (0.00ns)   --->   "%sext_ln813_958 = sext i7 %add_ln813_1536"   --->   Operation 10808 'sext' 'sext_ln813_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10809 [1/1] (1.20ns)   --->   "%add_ln813_1537 = add i8 %sext_ln813_958, i8 %sext_ln813_950"   --->   Operation 10809 'add' 'add_ln813_1537' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10810 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1538 = add i8 %add_ln813_1537, i8 %add_ln813_1522"   --->   Operation 10810 'add' 'add_ln813_1538' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10811 [1/1] (1.20ns)   --->   "%add_ln813_1541 = add i8 %sext_ln813_24, i8 %sext_ln818_8"   --->   Operation 10811 'add' 'add_ln813_1541' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10812 [1/1] (1.11ns)   --->   "%add_ln813_1542 = add i7 %sext_ln17_64, i7 %sext_ln17_73"   --->   Operation 10812 'add' 'add_ln813_1542' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10813 [1/1] (0.00ns)   --->   "%sext_ln813_959 = sext i7 %add_ln813_1542"   --->   Operation 10813 'sext' 'sext_ln813_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1543 = add i8 %sext_ln813_959, i8 %add_ln813_1541"   --->   Operation 10814 'add' 'add_ln813_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10815 [1/1] (1.11ns)   --->   "%add_ln813_1544 = add i7 %sext_ln17_86, i7 %sext_ln17_90"   --->   Operation 10815 'add' 'add_ln813_1544' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10816 [1/1] (0.00ns)   --->   "%sext_ln813_960 = sext i7 %add_ln813_1544"   --->   Operation 10816 'sext' 'sext_ln813_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10817 [1/1] (1.11ns)   --->   "%add_ln813_1545 = add i7 %sext_ln17_105, i7 %sext_ln17_115"   --->   Operation 10817 'add' 'add_ln813_1545' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10818 [1/1] (0.00ns)   --->   "%sext_ln813_961 = sext i7 %add_ln813_1545"   --->   Operation 10818 'sext' 'sext_ln813_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10819 [1/1] (1.20ns)   --->   "%add_ln813_1546 = add i8 %sext_ln813_961, i8 %sext_ln813_960"   --->   Operation 10819 'add' 'add_ln813_1546' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10820 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1547 = add i8 %add_ln813_1546, i8 %add_ln813_1543"   --->   Operation 10820 'add' 'add_ln813_1547' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10821 [1/1] (1.11ns)   --->   "%add_ln813_1548 = add i7 %sext_ln17_127, i7 %sext_ln17_151"   --->   Operation 10821 'add' 'add_ln813_1548' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10822 [1/1] (0.00ns)   --->   "%sext_ln813_962 = sext i7 %add_ln813_1548"   --->   Operation 10822 'sext' 'sext_ln813_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10823 [1/1] (1.11ns)   --->   "%add_ln813_1549 = add i7 %sext_ln17_175, i7 %sext_ln17_183"   --->   Operation 10823 'add' 'add_ln813_1549' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10824 [1/1] (0.00ns)   --->   "%sext_ln813_963 = sext i7 %add_ln813_1549"   --->   Operation 10824 'sext' 'sext_ln813_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1550 = add i8 %sext_ln813_963, i8 %sext_ln813_962"   --->   Operation 10825 'add' 'add_ln813_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10826 [1/1] (1.11ns)   --->   "%add_ln813_1551 = add i7 %sext_ln17_199, i7 %sext_ln17_235"   --->   Operation 10826 'add' 'add_ln813_1551' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10827 [1/1] (0.00ns)   --->   "%sext_ln813_964 = sext i7 %add_ln813_1551"   --->   Operation 10827 'sext' 'sext_ln813_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10828 [1/1] (0.00ns)   --->   "%sext_ln813_965 = sext i7 %add_ln813_1552"   --->   Operation 10828 'sext' 'sext_ln813_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10829 [1/1] (1.20ns)   --->   "%add_ln813_1553 = add i8 %sext_ln813_965, i8 %sext_ln813_964"   --->   Operation 10829 'add' 'add_ln813_1553' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10830 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1554 = add i8 %add_ln813_1553, i8 %add_ln813_1550"   --->   Operation 10830 'add' 'add_ln813_1554' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10831 [1/1] (1.11ns)   --->   "%add_ln813_1556 = add i7 %sext_ln17_322, i7 %sext_ln17_343"   --->   Operation 10831 'add' 'add_ln813_1556' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10832 [1/1] (0.00ns)   --->   "%sext_ln813_966 = sext i7 %add_ln813_1556"   --->   Operation 10832 'sext' 'sext_ln813_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10833 [1/1] (1.11ns)   --->   "%add_ln813_1557 = add i7 %sext_ln17_356, i7 %sext_ln17_368"   --->   Operation 10833 'add' 'add_ln813_1557' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10834 [1/1] (0.00ns)   --->   "%sext_ln813_967 = sext i7 %add_ln813_1557"   --->   Operation 10834 'sext' 'sext_ln813_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10835 [1/1] (1.20ns)   --->   "%add_ln813_1558 = add i8 %sext_ln813_967, i8 %sext_ln813_966"   --->   Operation 10835 'add' 'add_ln813_1558' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10836 [1/1] (1.11ns)   --->   "%add_ln813_1559 = add i7 %sext_ln17_378, i7 %sext_ln17_388"   --->   Operation 10836 'add' 'add_ln813_1559' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10837 [1/1] (0.00ns)   --->   "%sext_ln813_968 = sext i7 %add_ln813_1559"   --->   Operation 10837 'sext' 'sext_ln813_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10838 [1/1] (1.11ns)   --->   "%add_ln813_1560 = add i7 %sext_ln17_414, i7 %sext_ln17_442"   --->   Operation 10838 'add' 'add_ln813_1560' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10839 [1/1] (0.00ns)   --->   "%sext_ln813_969 = sext i7 %add_ln813_1560"   --->   Operation 10839 'sext' 'sext_ln813_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10840 [1/1] (1.20ns)   --->   "%add_ln813_1561 = add i8 %sext_ln813_969, i8 %sext_ln813_968"   --->   Operation 10840 'add' 'add_ln813_1561' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1562 = add i8 %add_ln813_1561, i8 %add_ln813_1558"   --->   Operation 10841 'add' 'add_ln813_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10842 [1/1] (1.11ns)   --->   "%add_ln813_1563 = add i7 %sext_ln17_503, i7 %sext_ln17_511"   --->   Operation 10842 'add' 'add_ln813_1563' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10843 [1/1] (0.00ns)   --->   "%sext_ln813_970 = sext i7 %add_ln813_1563"   --->   Operation 10843 'sext' 'sext_ln813_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10844 [1/1] (1.11ns)   --->   "%add_ln813_1564 = add i7 %sext_ln17_570, i7 %sext_ln17_676"   --->   Operation 10844 'add' 'add_ln813_1564' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10845 [1/1] (0.00ns)   --->   "%sext_ln813_971 = sext i7 %add_ln813_1564"   --->   Operation 10845 'sext' 'sext_ln813_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1565 = add i8 %sext_ln813_971, i8 %sext_ln813_970"   --->   Operation 10846 'add' 'add_ln813_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10847 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1569 = add i8 %add_ln813_1568, i8 %add_ln813_1565"   --->   Operation 10847 'add' 'add_ln813_1569' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10848 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1570 = add i8 %add_ln813_1569, i8 %add_ln813_1562"   --->   Operation 10848 'add' 'add_ln813_1570' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10849 [1/1] (0.00ns)   --->   "%sext_ln813_974 = sext i7 %add_ln813_1572"   --->   Operation 10849 'sext' 'sext_ln813_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10850 [1/1] (0.00ns)   --->   "%sext_ln813_975 = sext i7 %add_ln813_1573"   --->   Operation 10850 'sext' 'sext_ln813_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1574 = add i8 %sext_ln813_975, i8 %sext_ln813_974"   --->   Operation 10851 'add' 'add_ln813_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10852 [1/1] (0.00ns)   --->   "%sext_ln813_976 = sext i7 %add_ln813_1575"   --->   Operation 10852 'sext' 'sext_ln813_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10853 [1/1] (0.00ns)   --->   "%sext_ln813_977 = sext i7 %add_ln813_1576"   --->   Operation 10853 'sext' 'sext_ln813_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10854 [1/1] (1.20ns)   --->   "%add_ln813_1577 = add i8 %sext_ln813_977, i8 %sext_ln813_976"   --->   Operation 10854 'add' 'add_ln813_1577' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10855 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1578 = add i8 %add_ln813_1577, i8 %add_ln813_1574"   --->   Operation 10855 'add' 'add_ln813_1578' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10856 [1/1] (0.00ns)   --->   "%sext_ln813_978 = sext i7 %add_ln813_1579"   --->   Operation 10856 'sext' 'sext_ln813_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10857 [1/1] (0.00ns)   --->   "%sext_ln813_979 = sext i7 %add_ln813_1580"   --->   Operation 10857 'sext' 'sext_ln813_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1581 = add i8 %sext_ln813_979, i8 %sext_ln813_978"   --->   Operation 10858 'add' 'add_ln813_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10859 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1585 = add i8 %add_ln813_1584, i8 %add_ln813_1581"   --->   Operation 10859 'add' 'add_ln813_1585' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1586 = add i8 %add_ln813_1585, i8 %add_ln813_1578"   --->   Operation 10860 'add' 'add_ln813_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1593 = add i8 %add_ln813_1592, i8 %add_ln813_1589"   --->   Operation 10861 'add' 'add_ln813_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10862 [1/1] (0.00ns)   --->   "%sext_ln813_986 = sext i7 %add_ln813_1594"   --->   Operation 10862 'sext' 'sext_ln813_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10863 [1/1] (0.00ns)   --->   "%sext_ln813_987 = sext i6 %add_ln813_1595"   --->   Operation 10863 'sext' 'sext_ln813_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1596 = add i8 %sext_ln813_987, i8 %sext_ln813_986"   --->   Operation 10864 'add' 'add_ln813_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10865 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1601 = add i8 %add_ln813_1600, i8 %add_ln813_1596"   --->   Operation 10865 'add' 'add_ln813_1601' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10866 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1602 = add i8 %add_ln813_1601, i8 %add_ln813_1593"   --->   Operation 10866 'add' 'add_ln813_1602' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10867 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1603 = add i8 %add_ln813_1602, i8 %add_ln813_1586"   --->   Operation 10867 'add' 'add_ln813_1603' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10868 [1/1] (0.00ns)   --->   "%sext_ln813_993 = sext i7 %add_ln813_1607"   --->   Operation 10868 'sext' 'sext_ln813_993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10869 [1/1] (0.00ns)   --->   "%sext_ln813_996 = sext i7 %add_ln813_1610"   --->   Operation 10869 'sext' 'sext_ln813_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1611 = add i8 %sext_ln813_996, i8 %sext_ln813_993"   --->   Operation 10870 'add' 'add_ln813_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10871 [1/1] (0.00ns)   --->   "%sext_ln813_999 = sext i7 %add_ln813_1614"   --->   Operation 10871 'sext' 'sext_ln813_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10872 [1/1] (0.00ns)   --->   "%sext_ln813_1002 = sext i7 %add_ln813_1617"   --->   Operation 10872 'sext' 'sext_ln813_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10873 [1/1] (1.20ns)   --->   "%add_ln813_1618 = add i8 %sext_ln813_1002, i8 %sext_ln813_999"   --->   Operation 10873 'add' 'add_ln813_1618' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10874 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1619 = add i8 %add_ln813_1618, i8 %add_ln813_1611"   --->   Operation 10874 'add' 'add_ln813_1619' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10875 [1/1] (0.00ns)   --->   "%sext_ln813_1005 = sext i7 %add_ln813_1622"   --->   Operation 10875 'sext' 'sext_ln813_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10876 [1/1] (0.00ns)   --->   "%sext_ln813_1008 = sext i7 %add_ln813_1625"   --->   Operation 10876 'sext' 'sext_ln813_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1626 = add i8 %sext_ln813_1008, i8 %sext_ln813_1005"   --->   Operation 10877 'add' 'add_ln813_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10878 [1/1] (0.00ns)   --->   "%sext_ln813_1011 = sext i6 %add_ln813_1629"   --->   Operation 10878 'sext' 'sext_ln813_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10879 [1/1] (0.00ns)   --->   "%sext_ln813_1014 = sext i6 %add_ln813_1632"   --->   Operation 10879 'sext' 'sext_ln813_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10880 [1/1] (1.11ns)   --->   "%add_ln813_1633 = add i7 %sext_ln813_1014, i7 %sext_ln813_1011"   --->   Operation 10880 'add' 'add_ln813_1633' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10881 [1/1] (0.00ns)   --->   "%sext_ln813_1015 = sext i7 %add_ln813_1633"   --->   Operation 10881 'sext' 'sext_ln813_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10882 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1634 = add i8 %sext_ln813_1015, i8 %add_ln813_1626"   --->   Operation 10882 'add' 'add_ln813_1634' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1635 = add i8 %add_ln813_1634, i8 %add_ln813_1619"   --->   Operation 10883 'add' 'add_ln813_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10884 [1/1] (0.00ns)   --->   "%sext_ln813_1018 = sext i6 %add_ln813_1638"   --->   Operation 10884 'sext' 'sext_ln813_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10885 [1/1] (0.00ns)   --->   "%sext_ln813_1021 = sext i6 %add_ln813_1641"   --->   Operation 10885 'sext' 'sext_ln813_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10886 [1/1] (1.11ns)   --->   "%add_ln813_1642 = add i7 %sext_ln813_1021, i7 %sext_ln813_1018"   --->   Operation 10886 'add' 'add_ln813_1642' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10887 [1/1] (0.00ns)   --->   "%sext_ln813_1022 = sext i7 %add_ln813_1642"   --->   Operation 10887 'sext' 'sext_ln813_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10888 [1/1] (0.00ns)   --->   "%sext_ln813_1025 = sext i6 %add_ln813_1645"   --->   Operation 10888 'sext' 'sext_ln813_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10889 [1/1] (0.00ns)   --->   "%sext_ln813_1028 = sext i6 %add_ln813_1648"   --->   Operation 10889 'sext' 'sext_ln813_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10890 [1/1] (1.11ns)   --->   "%add_ln813_1649 = add i7 %sext_ln813_1028, i7 %sext_ln813_1025"   --->   Operation 10890 'add' 'add_ln813_1649' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10891 [1/1] (0.00ns)   --->   "%sext_ln813_1029 = sext i7 %add_ln813_1649"   --->   Operation 10891 'sext' 'sext_ln813_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1650 = add i8 %sext_ln813_1029, i8 %sext_ln813_1022"   --->   Operation 10892 'add' 'add_ln813_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10893 [1/1] (0.00ns)   --->   "%sext_ln813_1036 = sext i6 %add_ln813_1657"   --->   Operation 10893 'sext' 'sext_ln813_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10894 [1/1] (0.00ns)   --->   "%sext_ln813_1043 = sext i7 %add_ln813_1664"   --->   Operation 10894 'sext' 'sext_ln813_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10895 [1/1] (1.20ns)   --->   "%add_ln813_1665 = add i8 %sext_ln813_1043, i8 %sext_ln813_1036"   --->   Operation 10895 'add' 'add_ln813_1665' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10896 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1666 = add i8 %add_ln813_1665, i8 %add_ln813_1650"   --->   Operation 10896 'add' 'add_ln813_1666' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10897 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1667 = add i8 %add_ln813_1666, i8 %add_ln813_1635"   --->   Operation 10897 'add' 'add_ln813_1667' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1672 = add i8 %add_ln813_1671, i8 %add_ln813_1670"   --->   Operation 10898 'add' 'add_ln813_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10899 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1676 = add i8 %add_ln813_1675, i8 %add_ln813_1672"   --->   Operation 10899 'add' 'add_ln813_1676' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1679 = add i8 %add_ln813_1678, i8 %add_ln813_1677"   --->   Operation 10900 'add' 'add_ln813_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10901 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1683 = add i8 %add_ln813_1682, i8 %add_ln813_1679"   --->   Operation 10901 'add' 'add_ln813_1683' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10902 [1/1] (1.11ns)   --->   "%add_ln813_1688 = add i7 %sext_ln17_39, i7 %sext_ln17_49"   --->   Operation 10902 'add' 'add_ln813_1688' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10903 [1/1] (0.00ns)   --->   "%sext_ln813_1044 = sext i7 %add_ln813_1688"   --->   Operation 10903 'sext' 'sext_ln813_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10904 [1/1] (1.11ns)   --->   "%add_ln813_1689 = add i7 %sext_ln17_70, i7 %sext_ln17_105"   --->   Operation 10904 'add' 'add_ln813_1689' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10905 [1/1] (0.00ns)   --->   "%sext_ln813_1045 = sext i7 %add_ln813_1689"   --->   Operation 10905 'sext' 'sext_ln813_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10906 [1/1] (1.20ns)   --->   "%add_ln813_1690 = add i8 %sext_ln813_1045, i8 %sext_ln813_1044"   --->   Operation 10906 'add' 'add_ln813_1690' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10907 [1/1] (1.11ns)   --->   "%add_ln813_1692 = add i7 %sext_ln17_116, i7 %sext_ln17_171"   --->   Operation 10907 'add' 'add_ln813_1692' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10908 [1/1] (0.00ns)   --->   "%sext_ln813_1046 = sext i7 %add_ln813_1692"   --->   Operation 10908 'sext' 'sext_ln813_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10909 [1/1] (1.11ns)   --->   "%add_ln813_1693 = add i7 %sext_ln17_183, i7 %sext_ln17_207"   --->   Operation 10909 'add' 'add_ln813_1693' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10910 [1/1] (0.00ns)   --->   "%sext_ln813_1047 = sext i7 %add_ln813_1693"   --->   Operation 10910 'sext' 'sext_ln813_1047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1694 = add i8 %sext_ln813_1047, i8 %sext_ln813_1046"   --->   Operation 10911 'add' 'add_ln813_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10912 [1/1] (1.11ns)   --->   "%add_ln813_1695 = add i7 %sext_ln17_220, i7 %sext_ln17_238"   --->   Operation 10912 'add' 'add_ln813_1695' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10913 [1/1] (0.00ns)   --->   "%sext_ln813_1048 = sext i7 %add_ln813_1695"   --->   Operation 10913 'sext' 'sext_ln813_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10914 [1/1] (1.11ns)   --->   "%add_ln813_1696 = add i7 %sext_ln17_321, i7 %sext_ln17_368"   --->   Operation 10914 'add' 'add_ln813_1696' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10915 [1/1] (0.00ns)   --->   "%sext_ln813_1049 = sext i7 %add_ln813_1696"   --->   Operation 10915 'sext' 'sext_ln813_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1697 = add i8 %sext_ln813_1049, i8 %sext_ln818_62"   --->   Operation 10916 'add' 'add_ln813_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10917 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1698 = add i8 %add_ln813_1697, i8 %sext_ln813_1048"   --->   Operation 10917 'add' 'add_ln813_1698' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10918 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1699 = add i8 %add_ln813_1698, i8 %add_ln813_1694"   --->   Operation 10918 'add' 'add_ln813_1699' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10919 [1/1] (1.11ns)   --->   "%add_ln813_1702 = add i7 %sext_ln17_468, i7 %sext_ln17_504"   --->   Operation 10919 'add' 'add_ln813_1702' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10920 [1/1] (0.00ns)   --->   "%sext_ln813_1050 = sext i7 %add_ln813_1702"   --->   Operation 10920 'sext' 'sext_ln813_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10921 [1/1] (1.11ns)   --->   "%add_ln813_1703 = add i7 %sext_ln17_518, i7 %sext_ln17_559"   --->   Operation 10921 'add' 'add_ln813_1703' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10922 [1/1] (0.00ns)   --->   "%sext_ln813_1051 = sext i7 %add_ln813_1703"   --->   Operation 10922 'sext' 'sext_ln813_1051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1704 = add i8 %sext_ln813_1051, i8 %sext_ln813_1050"   --->   Operation 10923 'add' 'add_ln813_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10924 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1708 = add i8 %add_ln813_1707, i8 %add_ln813_1704"   --->   Operation 10924 'add' 'add_ln813_1708' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10925 [1/1] (0.00ns)   --->   "%sext_ln813_1054 = sext i7 %add_ln813_1709"   --->   Operation 10925 'sext' 'sext_ln813_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10926 [1/1] (0.00ns)   --->   "%sext_ln813_1055 = sext i7 %add_ln813_1710"   --->   Operation 10926 'sext' 'sext_ln813_1055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1711 = add i8 %sext_ln813_1055, i8 %sext_ln813_1054"   --->   Operation 10927 'add' 'add_ln813_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10928 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1715 = add i8 %add_ln813_1714, i8 %add_ln813_1711"   --->   Operation 10928 'add' 'add_ln813_1715' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1716 = add i8 %add_ln813_1715, i8 %add_ln813_1708"   --->   Operation 10929 'add' 'add_ln813_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1723 = add i8 %add_ln813_1722, i8 %add_ln813_1719"   --->   Operation 10930 'add' 'add_ln813_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10931 [1/1] (0.00ns)   --->   "%sext_ln813_1062 = sext i7 %add_ln813_1724"   --->   Operation 10931 'sext' 'sext_ln813_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10932 [1/1] (0.00ns)   --->   "%sext_ln813_1063 = sext i7 %add_ln813_1725"   --->   Operation 10932 'sext' 'sext_ln813_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1726 = add i8 %sext_ln813_1063, i8 %sext_ln813_1062"   --->   Operation 10933 'add' 'add_ln813_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10934 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1731 = add i8 %add_ln813_1730, i8 %add_ln813_1726"   --->   Operation 10934 'add' 'add_ln813_1731' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10935 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1732 = add i8 %add_ln813_1731, i8 %add_ln813_1723"   --->   Operation 10935 'add' 'add_ln813_1732' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10936 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1733 = add i8 %add_ln813_1732, i8 %add_ln813_1716"   --->   Operation 10936 'add' 'add_ln813_1733' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10937 [1/1] (0.00ns)   --->   "%sext_ln813_1070 = sext i7 %add_ln813_1740"   --->   Operation 10937 'sext' 'sext_ln813_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1741 = add i8 %sext_ln813_1070, i8 %add_ln813_1737"   --->   Operation 10938 'add' 'add_ln813_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10939 [1/1] (0.00ns)   --->   "%sext_ln813_1073 = sext i7 %add_ln813_1744"   --->   Operation 10939 'sext' 'sext_ln813_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10940 [1/1] (0.00ns)   --->   "%sext_ln813_1076 = sext i7 %add_ln813_1747"   --->   Operation 10940 'sext' 'sext_ln813_1076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10941 [1/1] (1.20ns)   --->   "%add_ln813_1748 = add i8 %sext_ln813_1076, i8 %sext_ln813_1073"   --->   Operation 10941 'add' 'add_ln813_1748' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10942 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1749 = add i8 %add_ln813_1748, i8 %add_ln813_1741"   --->   Operation 10942 'add' 'add_ln813_1749' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10943 [1/1] (0.00ns)   --->   "%sext_ln813_1079 = sext i7 %add_ln813_1752"   --->   Operation 10943 'sext' 'sext_ln813_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10944 [1/1] (0.00ns)   --->   "%sext_ln813_1082 = sext i7 %add_ln813_1755"   --->   Operation 10944 'sext' 'sext_ln813_1082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1756 = add i8 %sext_ln813_1082, i8 %sext_ln813_1079"   --->   Operation 10945 'add' 'add_ln813_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10946 [1/1] (0.00ns)   --->   "%sext_ln813_1085 = sext i6 %add_ln813_1759"   --->   Operation 10946 'sext' 'sext_ln813_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10947 [1/1] (0.00ns)   --->   "%sext_ln813_1088 = sext i7 %add_ln813_1762"   --->   Operation 10947 'sext' 'sext_ln813_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10948 [1/1] (1.20ns)   --->   "%add_ln813_1763 = add i8 %sext_ln813_1088, i8 %sext_ln813_1085"   --->   Operation 10948 'add' 'add_ln813_1763' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10949 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1764 = add i8 %add_ln813_1763, i8 %add_ln813_1756"   --->   Operation 10949 'add' 'add_ln813_1764' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10950 [1/1] (0.00ns)   --->   "%sext_ln813_1091 = sext i6 %add_ln813_1768"   --->   Operation 10950 'sext' 'sext_ln813_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10951 [1/1] (0.00ns)   --->   "%sext_ln813_1094 = sext i6 %add_ln813_1771"   --->   Operation 10951 'sext' 'sext_ln813_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10952 [1/1] (1.11ns)   --->   "%add_ln813_1772 = add i7 %sext_ln813_1094, i7 %sext_ln813_1091"   --->   Operation 10952 'add' 'add_ln813_1772' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10953 [1/1] (0.00ns)   --->   "%sext_ln813_1095 = sext i7 %add_ln813_1772"   --->   Operation 10953 'sext' 'sext_ln813_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10954 [1/1] (0.00ns)   --->   "%sext_ln813_1098 = sext i6 %add_ln813_1775"   --->   Operation 10954 'sext' 'sext_ln813_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10955 [1/1] (0.00ns)   --->   "%sext_ln813_1099 = sext i5 %add_ln813_1776"   --->   Operation 10955 'sext' 'sext_ln813_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10956 [1/1] (0.00ns)   --->   "%sext_ln813_1101 = sext i6 %add_ln813_1778"   --->   Operation 10956 'sext' 'sext_ln813_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10957 [1/1] (1.11ns)   --->   "%add_ln813_1779 = add i7 %sext_ln813_1101, i7 %sext_ln813_1099"   --->   Operation 10957 'add' 'add_ln813_1779' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10958 [1/1] (0.00ns)   --->   "%sext_ln813_1102 = sext i7 %add_ln813_1779"   --->   Operation 10958 'sext' 'sext_ln813_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10959 [1/1] (1.20ns)   --->   "%add_ln813_1780 = add i8 %sext_ln813_1102, i8 %sext_ln813_1098"   --->   Operation 10959 'add' 'add_ln813_1780' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1781 = add i8 %add_ln813_1780, i8 %sext_ln813_1095"   --->   Operation 10960 'add' 'add_ln813_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10961 [1/1] (0.00ns)   --->   "%sext_ln813_1105 = sext i6 %add_ln813_1784"   --->   Operation 10961 'sext' 'sext_ln813_1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10962 [1/1] (0.00ns)   --->   "%sext_ln813_1108 = sext i6 %add_ln813_1787"   --->   Operation 10962 'sext' 'sext_ln813_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10963 [1/1] (1.11ns)   --->   "%add_ln813_1788 = add i7 %sext_ln813_1108, i7 %sext_ln813_1105"   --->   Operation 10963 'add' 'add_ln813_1788' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10964 [1/1] (0.00ns)   --->   "%sext_ln813_1109 = sext i7 %add_ln813_1788"   --->   Operation 10964 'sext' 'sext_ln813_1109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10965 [1/1] (0.00ns)   --->   "%sext_ln813_1117 = sext i7 %add_ln813_1796"   --->   Operation 10965 'sext' 'sext_ln813_1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10966 [1/1] (1.20ns)   --->   "%add_ln813_1797 = add i8 %sext_ln813_1117, i8 %sext_ln813_1109"   --->   Operation 10966 'add' 'add_ln813_1797' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10967 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1798 = add i8 %add_ln813_1797, i8 %add_ln813_1781"   --->   Operation 10967 'add' 'add_ln813_1798' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10968 [1/1] (1.28ns)   --->   "%add_ln813_1802 = add i8 %mult_V_664, i8 %mult_V_867"   --->   Operation 10968 'add' 'add_ln813_1802' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1803 = add i8 %add_ln813_1802, i8 %add_ln813_1801"   --->   Operation 10969 'add' 'add_ln813_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1804 = add i8 %mult_V_1128, i8 %mult_V_1178"   --->   Operation 10970 'add' 'add_ln813_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10971 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1806 = add i8 %add_ln813_1805, i8 %add_ln813_1804"   --->   Operation 10971 'add' 'add_ln813_1806' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10972 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1807 = add i8 %add_ln813_1806, i8 %add_ln813_1803"   --->   Operation 10972 'add' 'add_ln813_1807' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10973 [1/1] (1.20ns)   --->   "%add_ln813_1808 = add i8 %sext_ln813_27, i8 %sext_ln818_4"   --->   Operation 10973 'add' 'add_ln813_1808' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1810 = add i8 %add_ln813_1809, i8 %add_ln813_1808"   --->   Operation 10974 'add' 'add_ln813_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10975 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1814 = add i8 %add_ln813_1813, i8 %add_ln813_1810"   --->   Operation 10975 'add' 'add_ln813_1814' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1816 = add i8 %sext_ln818_183, i8 %sext_ln818_216"   --->   Operation 10976 'add' 'add_ln813_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10977 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1818 = add i8 %add_ln813_1817, i8 %add_ln813_1816"   --->   Operation 10977 'add' 'add_ln813_1818' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1819 = add i8 %sext_ln818_244, i8 %sext_ln818_17"   --->   Operation 10978 'add' 'add_ln813_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10979 [1/1] (1.11ns)   --->   "%add_ln813_1820 = add i7 %sext_ln17_53, i7 %sext_ln17_73"   --->   Operation 10979 'add' 'add_ln813_1820' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10980 [1/1] (0.00ns)   --->   "%sext_ln813_1118 = sext i7 %add_ln813_1820"   --->   Operation 10980 'sext' 'sext_ln813_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10981 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1821 = add i8 %sext_ln813_1118, i8 %add_ln813_1819"   --->   Operation 10981 'add' 'add_ln813_1821' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1822 = add i8 %add_ln813_1821, i8 %add_ln813_1818"   --->   Operation 10982 'add' 'add_ln813_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10983 [1/1] (1.11ns)   --->   "%add_ln813_1823 = add i7 %sext_ln17_102, i7 %sext_ln17_117"   --->   Operation 10983 'add' 'add_ln813_1823' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10984 [1/1] (0.00ns)   --->   "%sext_ln813_1119 = sext i7 %add_ln813_1823"   --->   Operation 10984 'sext' 'sext_ln813_1119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10985 [1/1] (1.11ns)   --->   "%add_ln813_1824 = add i7 %sext_ln17_140, i7 %sext_ln17_190"   --->   Operation 10985 'add' 'add_ln813_1824' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10986 [1/1] (0.00ns)   --->   "%sext_ln813_1120 = sext i7 %add_ln813_1824"   --->   Operation 10986 'sext' 'sext_ln813_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1825 = add i8 %sext_ln813_1120, i8 %sext_ln813_1119"   --->   Operation 10987 'add' 'add_ln813_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10988 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1829 = add i8 %add_ln813_1828, i8 %add_ln813_1825"   --->   Operation 10988 'add' 'add_ln813_1829' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10989 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1830 = add i8 %add_ln813_1829, i8 %add_ln813_1822"   --->   Operation 10989 'add' 'add_ln813_1830' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10990 [1/1] (1.11ns)   --->   "%add_ln813_1832 = add i7 %sext_ln17_343, i7 %sext_ln17_360"   --->   Operation 10990 'add' 'add_ln813_1832' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10991 [1/1] (0.00ns)   --->   "%sext_ln813_1123 = sext i7 %add_ln813_1832"   --->   Operation 10991 'sext' 'sext_ln813_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10992 [1/1] (1.11ns)   --->   "%add_ln813_1833 = add i7 %sext_ln17_467, i7 %sext_ln17_511"   --->   Operation 10992 'add' 'add_ln813_1833' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10993 [1/1] (0.00ns)   --->   "%sext_ln813_1124 = sext i7 %add_ln813_1833"   --->   Operation 10993 'sext' 'sext_ln813_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1834 = add i8 %sext_ln813_1124, i8 %sext_ln813_1123"   --->   Operation 10994 'add' 'add_ln813_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10995 [1/1] (1.11ns)   --->   "%add_ln813_1835 = add i7 %sext_ln17_525, i7 %sext_ln17_569"   --->   Operation 10995 'add' 'add_ln813_1835' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10996 [1/1] (0.00ns)   --->   "%sext_ln813_1125 = sext i7 %add_ln813_1835"   --->   Operation 10996 'sext' 'sext_ln813_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10997 [1/1] (1.11ns)   --->   "%add_ln813_1836 = add i7 %sext_ln17_600, i7 %sext_ln17_612"   --->   Operation 10997 'add' 'add_ln813_1836' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10998 [1/1] (0.00ns)   --->   "%sext_ln813_1126 = sext i7 %add_ln813_1836"   --->   Operation 10998 'sext' 'sext_ln813_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10999 [1/1] (1.20ns)   --->   "%add_ln813_1837 = add i8 %sext_ln813_1126, i8 %sext_ln813_1125"   --->   Operation 10999 'add' 'add_ln813_1837' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11000 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1838 = add i8 %add_ln813_1837, i8 %add_ln813_1834"   --->   Operation 11000 'add' 'add_ln813_1838' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11001 [1/1] (1.11ns)   --->   "%add_ln813_1839 = add i7 %sext_ln17_630, i7 %sext_ln17_657"   --->   Operation 11001 'add' 'add_ln813_1839' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11002 [1/1] (0.00ns)   --->   "%sext_ln813_1127 = sext i7 %add_ln813_1839"   --->   Operation 11002 'sext' 'sext_ln813_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11003 [1/1] (0.00ns)   --->   "%sext_ln813_1128 = sext i7 %add_ln813_1840"   --->   Operation 11003 'sext' 'sext_ln813_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1841 = add i8 %sext_ln813_1128, i8 %sext_ln813_1127"   --->   Operation 11004 'add' 'add_ln813_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11005 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1845 = add i8 %add_ln813_1844, i8 %add_ln813_1841"   --->   Operation 11005 'add' 'add_ln813_1845' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1853 = add i8 %add_ln813_1852, i8 %add_ln813_1849"   --->   Operation 11006 'add' 'add_ln813_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11007 [1/1] (0.00ns)   --->   "%sext_ln813_1135 = sext i7 %add_ln813_1854"   --->   Operation 11007 'sext' 'sext_ln813_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11008 [1/1] (0.00ns)   --->   "%sext_ln813_1136 = sext i7 %add_ln813_1855"   --->   Operation 11008 'sext' 'sext_ln813_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1856 = add i8 %sext_ln813_1136, i8 %sext_ln813_1135"   --->   Operation 11009 'add' 'add_ln813_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11010 [1/1] (0.00ns)   --->   "%sext_ln813_1137 = sext i7 %add_ln813_1857"   --->   Operation 11010 'sext' 'sext_ln813_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11011 [1/1] (0.00ns)   --->   "%sext_ln813_1139 = sext i7 %add_ln813_1859"   --->   Operation 11011 'sext' 'sext_ln813_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11012 [1/1] (1.20ns)   --->   "%add_ln813_1860 = add i8 %sext_ln813_1139, i8 %sext_ln813_1137"   --->   Operation 11012 'add' 'add_ln813_1860' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11013 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1861 = add i8 %add_ln813_1860, i8 %add_ln813_1856"   --->   Operation 11013 'add' 'add_ln813_1861' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11014 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1862 = add i8 %add_ln813_1861, i8 %add_ln813_1853"   --->   Operation 11014 'add' 'add_ln813_1862' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11015 [1/1] (0.00ns)   --->   "%sext_ln813_1142 = sext i7 %add_ln813_1867"   --->   Operation 11015 'sext' 'sext_ln813_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11016 [1/1] (0.00ns)   --->   "%sext_ln813_1145 = sext i7 %add_ln813_1870"   --->   Operation 11016 'sext' 'sext_ln813_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1871 = add i8 %sext_ln813_1145, i8 %sext_ln813_1142"   --->   Operation 11017 'add' 'add_ln813_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11018 [1/1] (0.00ns)   --->   "%sext_ln813_1148 = sext i7 %add_ln813_1874"   --->   Operation 11018 'sext' 'sext_ln813_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11019 [1/1] (0.00ns)   --->   "%sext_ln813_1151 = sext i7 %add_ln813_1877"   --->   Operation 11019 'sext' 'sext_ln813_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11020 [1/1] (1.20ns)   --->   "%add_ln813_1878 = add i8 %sext_ln813_1151, i8 %sext_ln813_1148"   --->   Operation 11020 'add' 'add_ln813_1878' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11021 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1879 = add i8 %add_ln813_1878, i8 %add_ln813_1871"   --->   Operation 11021 'add' 'add_ln813_1879' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11022 [1/1] (0.00ns)   --->   "%sext_ln813_1154 = sext i7 %add_ln813_1882"   --->   Operation 11022 'sext' 'sext_ln813_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11023 [1/1] (0.00ns)   --->   "%sext_ln813_1157 = sext i6 %add_ln813_1885"   --->   Operation 11023 'sext' 'sext_ln813_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1886 = add i8 %sext_ln813_1157, i8 %sext_ln813_1154"   --->   Operation 11024 'add' 'add_ln813_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11025 [1/1] (0.00ns)   --->   "%sext_ln813_1160 = sext i6 %add_ln813_1889"   --->   Operation 11025 'sext' 'sext_ln813_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11026 [1/1] (0.00ns)   --->   "%sext_ln813_1162 = sext i6 %add_ln813_1891"   --->   Operation 11026 'sext' 'sext_ln813_1162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11027 [1/1] (1.11ns)   --->   "%add_ln813_1892 = add i7 %sext_ln813_1162, i7 %sext_ln813_1160"   --->   Operation 11027 'add' 'add_ln813_1892' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11028 [1/1] (0.00ns)   --->   "%sext_ln813_1163 = sext i7 %add_ln813_1892"   --->   Operation 11028 'sext' 'sext_ln813_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11029 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1893 = add i8 %sext_ln813_1163, i8 %add_ln813_1886"   --->   Operation 11029 'add' 'add_ln813_1893' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11030 [1/1] (0.00ns)   --->   "%sext_ln813_1166 = sext i6 %add_ln813_1897"   --->   Operation 11030 'sext' 'sext_ln813_1166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11031 [1/1] (0.00ns)   --->   "%sext_ln813_1169 = sext i6 %add_ln813_1900"   --->   Operation 11031 'sext' 'sext_ln813_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11032 [1/1] (1.11ns)   --->   "%add_ln813_1901 = add i7 %sext_ln813_1169, i7 %sext_ln813_1166"   --->   Operation 11032 'add' 'add_ln813_1901' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11033 [1/1] (0.00ns)   --->   "%sext_ln813_1170 = sext i7 %add_ln813_1901"   --->   Operation 11033 'sext' 'sext_ln813_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11034 [1/1] (0.00ns)   --->   "%sext_ln813_1173 = sext i6 %add_ln813_1904"   --->   Operation 11034 'sext' 'sext_ln813_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11035 [1/1] (0.00ns)   --->   "%sext_ln813_1176 = sext i6 %add_ln813_1907"   --->   Operation 11035 'sext' 'sext_ln813_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11036 [1/1] (1.11ns)   --->   "%add_ln813_1908 = add i7 %sext_ln813_1176, i7 %sext_ln813_1173"   --->   Operation 11036 'add' 'add_ln813_1908' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11037 [1/1] (0.00ns)   --->   "%sext_ln813_1177 = sext i7 %add_ln813_1908"   --->   Operation 11037 'sext' 'sext_ln813_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1909 = add i8 %sext_ln813_1177, i8 %sext_ln813_1170"   --->   Operation 11038 'add' 'add_ln813_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11039 [1/1] (0.00ns)   --->   "%sext_ln813_1180 = sext i6 %add_ln813_1912"   --->   Operation 11039 'sext' 'sext_ln813_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11040 [1/1] (0.00ns)   --->   "%sext_ln813_1182 = sext i5 %add_ln813_1914"   --->   Operation 11040 'sext' 'sext_ln813_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11041 [1/1] (1.11ns)   --->   "%add_ln813_1915 = add i7 %sext_ln813_1182, i7 %sext_ln813_1180"   --->   Operation 11041 'add' 'add_ln813_1915' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11042 [1/1] (0.00ns)   --->   "%sext_ln813_1183 = sext i7 %add_ln813_1915"   --->   Operation 11042 'sext' 'sext_ln813_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11043 [1/1] (0.00ns)   --->   "%sext_ln813_1191 = sext i7 %add_ln813_1923"   --->   Operation 11043 'sext' 'sext_ln813_1191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11044 [1/1] (1.20ns)   --->   "%add_ln813_1924 = add i8 %sext_ln813_1191, i8 %sext_ln813_1183"   --->   Operation 11044 'add' 'add_ln813_1924' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11045 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1925 = add i8 %add_ln813_1924, i8 %add_ln813_1909"   --->   Operation 11045 'add' 'add_ln813_1925' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1930 = add i8 %add_ln813_1929, i8 %mult_V_68"   --->   Operation 11046 'add' 'add_ln813_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11047 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1934 = add i8 %add_ln813_1933, i8 %add_ln813_1930"   --->   Operation 11047 'add' 'add_ln813_1934' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1937 = add i8 %add_ln813_1936, i8 %add_ln813_1935"   --->   Operation 11048 'add' 'add_ln813_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1938 = add i8 %mult_V_1257, i8 %mult_V_1349"   --->   Operation 11049 'add' 'add_ln813_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11050 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1940 = add i8 %add_ln813_1939, i8 %add_ln813_1938"   --->   Operation 11050 'add' 'add_ln813_1940' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11051 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1941 = add i8 %add_ln813_1940, i8 %add_ln813_1937"   --->   Operation 11051 'add' 'add_ln813_1941' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1942 = add i8 %add_ln813_1941, i8 %add_ln813_1934"   --->   Operation 11052 'add' 'add_ln813_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1949 = add i8 %add_ln813_1948, i8 %add_ln813_1945"   --->   Operation 11053 'add' 'add_ln813_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1952 = add i8 %add_ln813_1951, i8 %add_ln813_1950"   --->   Operation 11054 'add' 'add_ln813_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11055 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1956 = add i8 %add_ln813_1955, i8 %add_ln813_1952"   --->   Operation 11055 'add' 'add_ln813_1956' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11056 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1957 = add i8 %add_ln813_1956, i8 %add_ln813_1949"   --->   Operation 11056 'add' 'add_ln813_1957' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11057 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1958 = add i8 %add_ln813_1957, i8 %add_ln813_1942"   --->   Operation 11057 'add' 'add_ln813_1958' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1961 = add i8 %add_ln813_1960, i8 %add_ln813_1959"   --->   Operation 11058 'add' 'add_ln813_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11059 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1965 = add i8 %add_ln813_1964, i8 %add_ln813_1961"   --->   Operation 11059 'add' 'add_ln813_1965' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11060 [1/1] (1.11ns)   --->   "%add_ln813_1966 = add i7 %sext_ln17_54, i7 %sext_ln17_90"   --->   Operation 11060 'add' 'add_ln813_1966' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11061 [1/1] (0.00ns)   --->   "%sext_ln813_1192 = sext i7 %add_ln813_1966"   --->   Operation 11061 'sext' 'sext_ln813_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11062 [1/1] (1.11ns)   --->   "%add_ln813_1967 = add i7 %sext_ln17_117, i7 %sext_ln17_154"   --->   Operation 11062 'add' 'add_ln813_1967' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11063 [1/1] (0.00ns)   --->   "%sext_ln813_1193 = sext i7 %add_ln813_1967"   --->   Operation 11063 'sext' 'sext_ln813_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1968 = add i8 %sext_ln813_1193, i8 %sext_ln813_1192"   --->   Operation 11064 'add' 'add_ln813_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11065 [1/1] (1.11ns)   --->   "%add_ln813_1969 = add i7 %sext_ln17_161, i7 %sext_ln17_176"   --->   Operation 11065 'add' 'add_ln813_1969' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11066 [1/1] (0.00ns)   --->   "%sext_ln813_1194 = sext i7 %add_ln813_1969"   --->   Operation 11066 'sext' 'sext_ln813_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11067 [1/1] (1.11ns)   --->   "%add_ln813_1970 = add i7 %sext_ln17_229, i7 %sext_ln17_266"   --->   Operation 11067 'add' 'add_ln813_1970' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11068 [1/1] (0.00ns)   --->   "%sext_ln813_1195 = sext i7 %add_ln813_1970"   --->   Operation 11068 'sext' 'sext_ln813_1195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11069 [1/1] (1.20ns)   --->   "%add_ln813_1971 = add i8 %sext_ln813_1195, i8 %sext_ln813_1194"   --->   Operation 11069 'add' 'add_ln813_1971' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11070 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1972 = add i8 %add_ln813_1971, i8 %add_ln813_1968"   --->   Operation 11070 'add' 'add_ln813_1972' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11071 [1/1] (1.11ns)   --->   "%add_ln813_1974 = add i7 %sext_ln17_275, i7 %sext_ln17_292"   --->   Operation 11071 'add' 'add_ln813_1974' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11072 [1/1] (0.00ns)   --->   "%sext_ln813_1196 = sext i7 %add_ln813_1974"   --->   Operation 11072 'sext' 'sext_ln813_1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11073 [1/1] (1.11ns)   --->   "%add_ln813_1975 = add i7 %sext_ln17_345, i7 %sext_ln17_374"   --->   Operation 11073 'add' 'add_ln813_1975' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11074 [1/1] (0.00ns)   --->   "%sext_ln813_1197 = sext i7 %add_ln813_1975"   --->   Operation 11074 'sext' 'sext_ln813_1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11075 [1/1] (1.20ns)   --->   "%add_ln813_1976 = add i8 %sext_ln813_1197, i8 %sext_ln813_1196"   --->   Operation 11075 'add' 'add_ln813_1976' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11076 [1/1] (1.11ns)   --->   "%add_ln813_1977 = add i7 %sext_ln17_410, i7 %sext_ln17_436"   --->   Operation 11076 'add' 'add_ln813_1977' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11077 [1/1] (0.00ns)   --->   "%sext_ln813_1198 = sext i7 %add_ln813_1977"   --->   Operation 11077 'sext' 'sext_ln813_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11078 [1/1] (1.11ns)   --->   "%add_ln813_1978 = add i7 %sext_ln17_438, i7 %sext_ln17_462"   --->   Operation 11078 'add' 'add_ln813_1978' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11079 [1/1] (0.00ns)   --->   "%sext_ln813_1199 = sext i7 %add_ln813_1978"   --->   Operation 11079 'sext' 'sext_ln813_1199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11080 [1/1] (1.20ns)   --->   "%add_ln813_1979 = add i8 %sext_ln813_1199, i8 %sext_ln813_1198"   --->   Operation 11080 'add' 'add_ln813_1979' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1980 = add i8 %add_ln813_1979, i8 %add_ln813_1976"   --->   Operation 11081 'add' 'add_ln813_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11082 [1/1] (1.11ns)   --->   "%add_ln813_1981 = add i7 %sext_ln17_474, i7 %sext_ln17_506"   --->   Operation 11082 'add' 'add_ln813_1981' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11083 [1/1] (0.00ns)   --->   "%sext_ln813_1200 = sext i7 %add_ln813_1981"   --->   Operation 11083 'sext' 'sext_ln813_1200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11084 [1/1] (1.11ns)   --->   "%add_ln813_1982 = add i7 %sext_ln17_541, i7 %sext_ln17_600"   --->   Operation 11084 'add' 'add_ln813_1982' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11085 [1/1] (0.00ns)   --->   "%sext_ln813_1201 = sext i7 %add_ln813_1982"   --->   Operation 11085 'sext' 'sext_ln813_1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1983 = add i8 %sext_ln813_1201, i8 %sext_ln813_1200"   --->   Operation 11086 'add' 'add_ln813_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11087 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1986 = add i8 %add_ln813_1985, i8 %add_ln813_1983"   --->   Operation 11087 'add' 'add_ln813_1986' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11088 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1987 = add i8 %add_ln813_1986, i8 %add_ln813_1980"   --->   Operation 11088 'add' 'add_ln813_1987' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11089 [1/1] (1.11ns)   --->   "%add_ln813_1990 = add i7 %sext_ln17_677, i7 %sext_ln17_709"   --->   Operation 11089 'add' 'add_ln813_1990' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11090 [1/1] (0.00ns)   --->   "%sext_ln813_1203 = sext i7 %add_ln813_1990"   --->   Operation 11090 'sext' 'sext_ln813_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11091 [1/1] (1.20ns)   --->   "%add_ln813_1991 = add i8 %sext_ln813_1203, i8 %sext_ln818_139"   --->   Operation 11091 'add' 'add_ln813_1991' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11092 [1/1] (0.00ns)   --->   "%sext_ln813_1204 = sext i7 %add_ln813_1992"   --->   Operation 11092 'sext' 'sext_ln813_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11093 [1/1] (1.11ns)   --->   "%add_ln813_1993 = add i7 %sext_ln17_846, i7 %sext_ln17_864"   --->   Operation 11093 'add' 'add_ln813_1993' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11094 [1/1] (0.00ns)   --->   "%sext_ln813_1205 = sext i7 %add_ln813_1993"   --->   Operation 11094 'sext' 'sext_ln813_1205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11095 [1/1] (1.20ns)   --->   "%add_ln813_1994 = add i8 %sext_ln813_1205, i8 %sext_ln813_1204"   --->   Operation 11095 'add' 'add_ln813_1994' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1995 = add i8 %add_ln813_1994, i8 %add_ln813_1991"   --->   Operation 11096 'add' 'add_ln813_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11097 [1/1] (1.11ns)   --->   "%add_ln813_1996 = add i7 %sext_ln17_876, i7 %sext_ln17_934"   --->   Operation 11097 'add' 'add_ln813_1996' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11098 [1/1] (0.00ns)   --->   "%sext_ln813_1206 = sext i7 %add_ln813_1996"   --->   Operation 11098 'sext' 'sext_ln813_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11099 [1/1] (0.00ns)   --->   "%sext_ln813_1207 = sext i7 %add_ln813_1997"   --->   Operation 11099 'sext' 'sext_ln813_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1998 = add i8 %sext_ln813_1207, i8 %sext_ln813_1206"   --->   Operation 11100 'add' 'add_ln813_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11101 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2002 = add i8 %add_ln813_2001, i8 %add_ln813_1998"   --->   Operation 11101 'add' 'add_ln813_2002' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11102 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2003 = add i8 %add_ln813_2002, i8 %add_ln813_1995"   --->   Operation 11102 'add' 'add_ln813_2003' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11103 [1/1] (0.00ns)   --->   "%sext_ln813_1213 = sext i7 %add_ln813_2009"   --->   Operation 11103 'sext' 'sext_ln813_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2010 = add i8 %sext_ln813_1213, i8 %add_ln813_2006"   --->   Operation 11104 'add' 'add_ln813_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11105 [1/1] (0.00ns)   --->   "%sext_ln813_1216 = sext i7 %add_ln813_2013"   --->   Operation 11105 'sext' 'sext_ln813_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11106 [1/1] (0.00ns)   --->   "%sext_ln813_1219 = sext i7 %add_ln813_2016"   --->   Operation 11106 'sext' 'sext_ln813_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11107 [1/1] (1.20ns)   --->   "%add_ln813_2017 = add i8 %sext_ln813_1219, i8 %sext_ln813_1216"   --->   Operation 11107 'add' 'add_ln813_2017' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11108 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2018 = add i8 %add_ln813_2017, i8 %add_ln813_2010"   --->   Operation 11108 'add' 'add_ln813_2018' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11109 [1/1] (0.00ns)   --->   "%sext_ln813_1222 = sext i7 %add_ln813_2022"   --->   Operation 11109 'sext' 'sext_ln813_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11110 [1/1] (0.00ns)   --->   "%sext_ln813_1224 = sext i6 %add_ln813_2024"   --->   Operation 11110 'sext' 'sext_ln813_1224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11111 [1/1] (1.20ns)   --->   "%add_ln813_2025 = add i8 %sext_ln813_1224, i8 %sext_ln813_1222"   --->   Operation 11111 'add' 'add_ln813_2025' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11112 [1/1] (0.00ns)   --->   "%sext_ln813_1227 = sext i6 %add_ln813_2028"   --->   Operation 11112 'sext' 'sext_ln813_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11113 [1/1] (0.00ns)   --->   "%sext_ln813_1230 = sext i6 %add_ln813_2031"   --->   Operation 11113 'sext' 'sext_ln813_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11114 [1/1] (1.11ns)   --->   "%add_ln813_2032 = add i7 %sext_ln813_1230, i7 %sext_ln813_1227"   --->   Operation 11114 'add' 'add_ln813_2032' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11115 [1/1] (0.00ns)   --->   "%sext_ln813_1231 = sext i7 %add_ln813_2032"   --->   Operation 11115 'sext' 'sext_ln813_1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2033 = add i8 %sext_ln813_1231, i8 %add_ln813_2025"   --->   Operation 11116 'add' 'add_ln813_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11117 [1/1] (0.00ns)   --->   "%sext_ln813_1234 = sext i6 %add_ln813_2036"   --->   Operation 11117 'sext' 'sext_ln813_1234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11118 [1/1] (0.00ns)   --->   "%sext_ln813_1237 = sext i6 %add_ln813_2039"   --->   Operation 11118 'sext' 'sext_ln813_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11119 [1/1] (1.11ns)   --->   "%add_ln813_2040 = add i7 %sext_ln813_1237, i7 %sext_ln813_1234"   --->   Operation 11119 'add' 'add_ln813_2040' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11120 [1/1] (0.00ns)   --->   "%sext_ln813_1238 = sext i7 %add_ln813_2040"   --->   Operation 11120 'sext' 'sext_ln813_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11121 [1/1] (0.00ns)   --->   "%sext_ln813_1241 = sext i6 %add_ln813_2043"   --->   Operation 11121 'sext' 'sext_ln813_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11122 [1/1] (0.00ns)   --->   "%sext_ln813_1244 = sext i5 %add_ln813_2046"   --->   Operation 11122 'sext' 'sext_ln813_1244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11123 [1/1] (1.11ns)   --->   "%add_ln813_2047 = add i7 %sext_ln813_1244, i7 %sext_ln813_1241"   --->   Operation 11123 'add' 'add_ln813_2047' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11124 [1/1] (0.00ns)   --->   "%sext_ln813_1245 = sext i7 %add_ln813_2047"   --->   Operation 11124 'sext' 'sext_ln813_1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11125 [1/1] (1.20ns)   --->   "%add_ln813_2048 = add i8 %sext_ln813_1245, i8 %sext_ln813_1238"   --->   Operation 11125 'add' 'add_ln813_2048' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11126 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2049 = add i8 %add_ln813_2048, i8 %add_ln813_2033"   --->   Operation 11126 'add' 'add_ln813_2049' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2056 = add i8 %add_ln813_2055, i8 %add_ln813_2054"   --->   Operation 11127 'add' 'add_ln813_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11128 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2060 = add i8 %add_ln813_2059, i8 %add_ln813_2056"   --->   Operation 11128 'add' 'add_ln813_2060' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2063 = add i8 %add_ln813_2062, i8 %add_ln813_2061"   --->   Operation 11129 'add' 'add_ln813_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11130 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2067 = add i8 %add_ln813_2066, i8 %add_ln813_2063"   --->   Operation 11130 'add' 'add_ln813_2067' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2068 = add i8 %add_ln813_2067, i8 %add_ln813_2060"   --->   Operation 11131 'add' 'add_ln813_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2069 = add i8 %sext_ln818_49, i8 %sext_ln818_76"   --->   Operation 11132 'add' 'add_ln813_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11133 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2071 = add i8 %add_ln813_2070, i8 %add_ln813_2069"   --->   Operation 11133 'add' 'add_ln813_2071' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2075 = add i8 %add_ln813_2074, i8 %add_ln813_2071"   --->   Operation 11134 'add' 'add_ln813_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2078 = add i8 %add_ln813_2077, i8 %add_ln813_2076"   --->   Operation 11135 'add' 'add_ln813_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11136 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2083 = add i8 %add_ln813_2082, i8 %add_ln813_2078"   --->   Operation 11136 'add' 'add_ln813_2083' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11137 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2084 = add i8 %add_ln813_2083, i8 %add_ln813_2075"   --->   Operation 11137 'add' 'add_ln813_2084' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11138 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2085 = add i8 %add_ln813_2084, i8 %add_ln813_2068"   --->   Operation 11138 'add' 'add_ln813_2085' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2088 = add i8 %add_ln813_2087, i8 %add_ln813_2086"   --->   Operation 11139 'add' 'add_ln813_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11140 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2092 = add i8 %add_ln813_2091, i8 %add_ln813_2088"   --->   Operation 11140 'add' 'add_ln813_2092' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11141 [1/1] (1.11ns)   --->   "%add_ln813_2093 = add i7 %sext_ln17_238, i7 %sext_ln17_248"   --->   Operation 11141 'add' 'add_ln813_2093' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11142 [1/1] (0.00ns)   --->   "%sext_ln813_1247 = sext i7 %add_ln813_2093"   --->   Operation 11142 'sext' 'sext_ln813_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11143 [1/1] (1.11ns)   --->   "%add_ln813_2094 = add i7 %sext_ln17_262, i7 %sext_ln17_271"   --->   Operation 11143 'add' 'add_ln813_2094' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11144 [1/1] (0.00ns)   --->   "%sext_ln813_1248 = sext i7 %add_ln813_2094"   --->   Operation 11144 'sext' 'sext_ln813_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2095 = add i8 %sext_ln813_1248, i8 %sext_ln813_1247"   --->   Operation 11145 'add' 'add_ln813_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11146 [1/1] (1.11ns)   --->   "%add_ln813_2096 = add i7 %sext_ln17_291, i7 %sext_ln17_292"   --->   Operation 11146 'add' 'add_ln813_2096' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11147 [1/1] (0.00ns)   --->   "%sext_ln813_1249 = sext i7 %add_ln813_2096"   --->   Operation 11147 'sext' 'sext_ln813_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11148 [1/1] (1.11ns)   --->   "%add_ln813_2097 = add i7 %sext_ln17_337, i7 %sext_ln17_378"   --->   Operation 11148 'add' 'add_ln813_2097' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11149 [1/1] (0.00ns)   --->   "%sext_ln813_1250 = sext i7 %add_ln813_2097"   --->   Operation 11149 'sext' 'sext_ln813_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11150 [1/1] (1.20ns)   --->   "%add_ln813_2098 = add i8 %sext_ln813_1250, i8 %sext_ln813_1249"   --->   Operation 11150 'add' 'add_ln813_2098' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11151 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2099 = add i8 %add_ln813_2098, i8 %add_ln813_2095"   --->   Operation 11151 'add' 'add_ln813_2099' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11152 [1/1] (1.11ns)   --->   "%add_ln813_2101 = add i7 %sext_ln17_411, i7 %sext_ln17_417"   --->   Operation 11152 'add' 'add_ln813_2101' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11153 [1/1] (0.00ns)   --->   "%sext_ln813_1251 = sext i7 %add_ln813_2101"   --->   Operation 11153 'sext' 'sext_ln813_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11154 [1/1] (1.11ns)   --->   "%add_ln813_2102 = add i7 %sext_ln17_468, i7 %sext_ln17_477"   --->   Operation 11154 'add' 'add_ln813_2102' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11155 [1/1] (0.00ns)   --->   "%sext_ln813_1252 = sext i7 %add_ln813_2102"   --->   Operation 11155 'sext' 'sext_ln813_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11156 [1/1] (1.20ns)   --->   "%add_ln813_2103 = add i8 %sext_ln813_1252, i8 %sext_ln813_1251"   --->   Operation 11156 'add' 'add_ln813_2103' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11157 [1/1] (1.11ns)   --->   "%add_ln813_2104 = add i7 %sext_ln17_494, i7 %sext_ln17_593"   --->   Operation 11157 'add' 'add_ln813_2104' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11158 [1/1] (0.00ns)   --->   "%sext_ln813_1253 = sext i7 %add_ln813_2104"   --->   Operation 11158 'sext' 'sext_ln813_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11159 [1/1] (1.11ns)   --->   "%add_ln813_2105 = add i7 %sext_ln17_602, i7 %sext_ln17_621"   --->   Operation 11159 'add' 'add_ln813_2105' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11160 [1/1] (0.00ns)   --->   "%sext_ln813_1254 = sext i7 %add_ln813_2105"   --->   Operation 11160 'sext' 'sext_ln813_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11161 [1/1] (1.20ns)   --->   "%add_ln813_2106 = add i8 %sext_ln813_1254, i8 %sext_ln813_1253"   --->   Operation 11161 'add' 'add_ln813_2106' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2107 = add i8 %add_ln813_2106, i8 %add_ln813_2103"   --->   Operation 11162 'add' 'add_ln813_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11163 [1/1] (1.11ns)   --->   "%add_ln813_2108 = add i7 %sext_ln17_690, i7 %sext_ln17_728"   --->   Operation 11163 'add' 'add_ln813_2108' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11164 [1/1] (0.00ns)   --->   "%sext_ln813_1255 = sext i7 %add_ln813_2108"   --->   Operation 11164 'sext' 'sext_ln813_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11165 [1/1] (0.00ns)   --->   "%sext_ln813_1256 = sext i7 %add_ln813_2109"   --->   Operation 11165 'sext' 'sext_ln813_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2110 = add i8 %sext_ln813_1256, i8 %sext_ln813_1255"   --->   Operation 11166 'add' 'add_ln813_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11167 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2115 = add i8 %add_ln813_2114, i8 %add_ln813_2110"   --->   Operation 11167 'add' 'add_ln813_2115' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11168 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2116 = add i8 %add_ln813_2115, i8 %add_ln813_2107"   --->   Operation 11168 'add' 'add_ln813_2116' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2125 = add i8 %add_ln813_2124, i8 %add_ln813_2121"   --->   Operation 11169 'add' 'add_ln813_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11170 [1/1] (0.00ns)   --->   "%sext_ln813_1263 = sext i7 %add_ln813_2126"   --->   Operation 11170 'sext' 'sext_ln813_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11171 [1/1] (0.00ns)   --->   "%sext_ln813_1264 = sext i7 %add_ln813_2127"   --->   Operation 11171 'sext' 'sext_ln813_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2128 = add i8 %sext_ln813_1264, i8 %sext_ln813_1263"   --->   Operation 11172 'add' 'add_ln813_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11173 [1/1] (0.00ns)   --->   "%sext_ln813_1267 = sext i7 %add_ln813_2131"   --->   Operation 11173 'sext' 'sext_ln813_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11174 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2132 = add i8 %sext_ln813_1267, i8 %add_ln813_2128"   --->   Operation 11174 'add' 'add_ln813_2132' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11175 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2133 = add i8 %add_ln813_2132, i8 %add_ln813_2125"   --->   Operation 11175 'add' 'add_ln813_2133' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11176 [1/1] (0.00ns)   --->   "%sext_ln813_1270 = sext i7 %add_ln813_2136"   --->   Operation 11176 'sext' 'sext_ln813_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11177 [1/1] (0.00ns)   --->   "%sext_ln813_1273 = sext i7 %add_ln813_2139"   --->   Operation 11177 'sext' 'sext_ln813_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2140 = add i8 %sext_ln813_1273, i8 %sext_ln813_1270"   --->   Operation 11178 'add' 'add_ln813_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11179 [1/1] (0.00ns)   --->   "%sext_ln813_1275 = sext i7 %add_ln813_2142"   --->   Operation 11179 'sext' 'sext_ln813_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11180 [1/1] (0.00ns)   --->   "%sext_ln813_1279 = sext i7 %add_ln813_2146"   --->   Operation 11180 'sext' 'sext_ln813_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11181 [1/1] (1.20ns)   --->   "%add_ln813_2147 = add i8 %sext_ln813_1279, i8 %sext_ln813_1275"   --->   Operation 11181 'add' 'add_ln813_2147' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11182 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2148 = add i8 %add_ln813_2147, i8 %add_ln813_2140"   --->   Operation 11182 'add' 'add_ln813_2148' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11183 [1/1] (0.00ns)   --->   "%sext_ln813_1282 = sext i6 %add_ln813_2152"   --->   Operation 11183 'sext' 'sext_ln813_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11184 [1/1] (0.00ns)   --->   "%sext_ln813_1285 = sext i6 %add_ln813_2155"   --->   Operation 11184 'sext' 'sext_ln813_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11185 [1/1] (1.11ns)   --->   "%add_ln813_2156 = add i7 %sext_ln813_1285, i7 %sext_ln813_1282"   --->   Operation 11185 'add' 'add_ln813_2156' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11186 [1/1] (0.00ns)   --->   "%sext_ln813_1286 = sext i7 %add_ln813_2156"   --->   Operation 11186 'sext' 'sext_ln813_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11187 [1/1] (0.00ns)   --->   "%sext_ln813_1288 = sext i6 %add_ln813_2158"   --->   Operation 11187 'sext' 'sext_ln813_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11188 [1/1] (0.00ns)   --->   "%sext_ln813_1291 = sext i6 %add_ln813_2161"   --->   Operation 11188 'sext' 'sext_ln813_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11189 [1/1] (1.11ns)   --->   "%add_ln813_2162 = add i7 %sext_ln813_1291, i7 %sext_ln813_1288"   --->   Operation 11189 'add' 'add_ln813_2162' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11190 [1/1] (0.00ns)   --->   "%sext_ln813_1292 = sext i7 %add_ln813_2162"   --->   Operation 11190 'sext' 'sext_ln813_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2163 = add i8 %sext_ln813_1292, i8 %sext_ln813_1286"   --->   Operation 11191 'add' 'add_ln813_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11192 [1/1] (0.00ns)   --->   "%sext_ln813_1295 = sext i6 %add_ln813_2166"   --->   Operation 11192 'sext' 'sext_ln813_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11193 [1/1] (0.00ns)   --->   "%sext_ln813_1298 = sext i6 %add_ln813_2169"   --->   Operation 11193 'sext' 'sext_ln813_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11194 [1/1] (1.11ns)   --->   "%add_ln813_2170 = add i7 %sext_ln813_1298, i7 %sext_ln813_1295"   --->   Operation 11194 'add' 'add_ln813_2170' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11195 [1/1] (0.00ns)   --->   "%sext_ln813_1299 = sext i7 %add_ln813_2170"   --->   Operation 11195 'sext' 'sext_ln813_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11196 [1/1] (0.00ns)   --->   "%sext_ln813_1302 = sext i6 %add_ln813_2173"   --->   Operation 11196 'sext' 'sext_ln813_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11197 [1/1] (0.00ns)   --->   "%sext_ln813_1306 = sext i6 %add_ln813_2177"   --->   Operation 11197 'sext' 'sext_ln813_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11198 [1/1] (1.11ns)   --->   "%add_ln813_2178 = add i7 %sext_ln813_1306, i7 %sext_ln813_1302"   --->   Operation 11198 'add' 'add_ln813_2178' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11199 [1/1] (0.00ns)   --->   "%sext_ln813_1307 = sext i7 %add_ln813_2178"   --->   Operation 11199 'sext' 'sext_ln813_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11200 [1/1] (1.20ns)   --->   "%add_ln813_2179 = add i8 %sext_ln813_1307, i8 %sext_ln813_1299"   --->   Operation 11200 'add' 'add_ln813_2179' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11201 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2180 = add i8 %add_ln813_2179, i8 %add_ln813_2163"   --->   Operation 11201 'add' 'add_ln813_2180' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2184 = add i8 %add_ln813_2183, i8 %sext_ln813_27"   --->   Operation 11202 'add' 'add_ln813_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11203 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2188 = add i8 %add_ln813_2187, i8 %add_ln813_2184"   --->   Operation 11203 'add' 'add_ln813_2188' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11204 [1/1] (1.11ns)   --->   "%add_ln813_2189 = add i7 %sext_ln17_186, i7 %sext_ln17_196"   --->   Operation 11204 'add' 'add_ln813_2189' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11205 [1/1] (0.00ns)   --->   "%sext_ln813_1309 = sext i7 %add_ln813_2189"   --->   Operation 11205 'sext' 'sext_ln813_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11206 [1/1] (1.11ns)   --->   "%add_ln813_2190 = add i7 %sext_ln17_204, i7 %sext_ln17_215"   --->   Operation 11206 'add' 'add_ln813_2190' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11207 [1/1] (0.00ns)   --->   "%sext_ln813_1310 = sext i7 %add_ln813_2190"   --->   Operation 11207 'sext' 'sext_ln813_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2191 = add i8 %sext_ln813_1310, i8 %sext_ln813_1309"   --->   Operation 11208 'add' 'add_ln813_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11209 [1/1] (1.11ns)   --->   "%add_ln813_2192 = add i7 %sext_ln17_246, i7 %sext_ln17_270"   --->   Operation 11209 'add' 'add_ln813_2192' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11210 [1/1] (0.00ns)   --->   "%sext_ln813_1311 = sext i7 %add_ln813_2192"   --->   Operation 11210 'sext' 'sext_ln813_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11211 [1/1] (0.00ns)   --->   "%sext_ln813_1312 = sext i7 %add_ln813_2193"   --->   Operation 11211 'sext' 'sext_ln813_1312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11212 [1/1] (1.20ns)   --->   "%add_ln813_2194 = add i8 %sext_ln813_1312, i8 %sext_ln813_1311"   --->   Operation 11212 'add' 'add_ln813_2194' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11213 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2195 = add i8 %add_ln813_2194, i8 %add_ln813_2191"   --->   Operation 11213 'add' 'add_ln813_2195' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11214 [1/1] (1.11ns)   --->   "%add_ln813_2197 = add i7 %sext_ln17_405, i7 %sext_ln17_461"   --->   Operation 11214 'add' 'add_ln813_2197' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11215 [1/1] (0.00ns)   --->   "%sext_ln813_1313 = sext i7 %add_ln813_2197"   --->   Operation 11215 'sext' 'sext_ln813_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11216 [1/1] (1.11ns)   --->   "%add_ln813_2198 = add i7 %sext_ln17_474, i7 %sext_ln17_511"   --->   Operation 11216 'add' 'add_ln813_2198' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11217 [1/1] (0.00ns)   --->   "%sext_ln813_1314 = sext i7 %add_ln813_2198"   --->   Operation 11217 'sext' 'sext_ln813_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11218 [1/1] (1.20ns)   --->   "%add_ln813_2199 = add i8 %sext_ln813_1314, i8 %sext_ln813_1313"   --->   Operation 11218 'add' 'add_ln813_2199' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11219 [1/1] (1.11ns)   --->   "%add_ln813_2200 = add i7 %sext_ln17_531, i7 %sext_ln17_565"   --->   Operation 11219 'add' 'add_ln813_2200' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11220 [1/1] (0.00ns)   --->   "%sext_ln813_1315 = sext i7 %add_ln813_2200"   --->   Operation 11220 'sext' 'sext_ln813_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11221 [1/1] (1.20ns)   --->   "%add_ln813_2201 = add i8 %sext_ln813_274, i8 %sext_ln813_1315"   --->   Operation 11221 'add' 'add_ln813_2201' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2202 = add i8 %add_ln813_2201, i8 %add_ln813_2199"   --->   Operation 11222 'add' 'add_ln813_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11223 [1/1] (1.11ns)   --->   "%add_ln813_2203 = add i7 %sext_ln17_607, i7 %sext_ln17_639"   --->   Operation 11223 'add' 'add_ln813_2203' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11224 [1/1] (0.00ns)   --->   "%sext_ln813_1316 = sext i7 %add_ln813_2203"   --->   Operation 11224 'sext' 'sext_ln813_1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11225 [1/1] (0.00ns)   --->   "%sext_ln813_1317 = sext i7 %add_ln813_2204"   --->   Operation 11225 'sext' 'sext_ln813_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2205 = add i8 %sext_ln813_1317, i8 %sext_ln813_1316"   --->   Operation 11226 'add' 'add_ln813_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11227 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2209 = add i8 %add_ln813_2208, i8 %add_ln813_2205"   --->   Operation 11227 'add' 'add_ln813_2209' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11228 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2210 = add i8 %add_ln813_2209, i8 %add_ln813_2202"   --->   Operation 11228 'add' 'add_ln813_2210' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11229 [1/1] (1.11ns)   --->   "%add_ln813_2212 = add i7 %sext_ln17_728, i7 %sext_ln17_751"   --->   Operation 11229 'add' 'add_ln813_2212' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11230 [1/1] (0.00ns)   --->   "%sext_ln813_1320 = sext i7 %add_ln813_2212"   --->   Operation 11230 'sext' 'sext_ln813_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11231 [1/1] (0.00ns)   --->   "%sext_ln813_1321 = sext i7 %add_ln813_2213"   --->   Operation 11231 'sext' 'sext_ln813_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2214 = add i8 %sext_ln813_1321, i8 %sext_ln813_1320"   --->   Operation 11232 'add' 'add_ln813_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11233 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2218 = add i8 %add_ln813_2217, i8 %add_ln813_2214"   --->   Operation 11233 'add' 'add_ln813_2218' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11234 [1/1] (0.00ns)   --->   "%sext_ln813_1324 = sext i7 %add_ln813_2219"   --->   Operation 11234 'sext' 'sext_ln813_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11235 [1/1] (0.00ns)   --->   "%sext_ln813_1325 = sext i7 %add_ln813_2220"   --->   Operation 11235 'sext' 'sext_ln813_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2221 = add i8 %sext_ln813_1325, i8 %sext_ln813_1324"   --->   Operation 11236 'add' 'add_ln813_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11237 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2225 = add i8 %add_ln813_2224, i8 %add_ln813_2221"   --->   Operation 11237 'add' 'add_ln813_2225' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2226 = add i8 %add_ln813_2225, i8 %add_ln813_2218"   --->   Operation 11238 'add' 'add_ln813_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11239 [1/1] (0.00ns)   --->   "%sext_ln813_1332 = sext i7 %add_ln813_2232"   --->   Operation 11239 'sext' 'sext_ln813_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2233 = add i8 %sext_ln813_1332, i8 %add_ln813_2229"   --->   Operation 11240 'add' 'add_ln813_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11241 [1/1] (0.00ns)   --->   "%sext_ln813_1335 = sext i7 %add_ln813_2236"   --->   Operation 11241 'sext' 'sext_ln813_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11242 [1/1] (0.00ns)   --->   "%sext_ln813_1338 = sext i7 %add_ln813_2239"   --->   Operation 11242 'sext' 'sext_ln813_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11243 [1/1] (1.20ns)   --->   "%add_ln813_2240 = add i8 %sext_ln813_1338, i8 %sext_ln813_1335"   --->   Operation 11243 'add' 'add_ln813_2240' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11244 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2241 = add i8 %add_ln813_2240, i8 %add_ln813_2233"   --->   Operation 11244 'add' 'add_ln813_2241' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11245 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2242 = add i8 %add_ln813_2241, i8 %add_ln813_2226"   --->   Operation 11245 'add' 'add_ln813_2242' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11246 [1/1] (0.00ns)   --->   "%sext_ln813_1340 = sext i7 %add_ln813_2245"   --->   Operation 11246 'sext' 'sext_ln813_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11247 [1/1] (0.00ns)   --->   "%sext_ln813_1343 = sext i7 %add_ln813_2248"   --->   Operation 11247 'sext' 'sext_ln813_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2249 = add i8 %sext_ln813_1343, i8 %sext_ln813_1340"   --->   Operation 11248 'add' 'add_ln813_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11249 [1/1] (0.00ns)   --->   "%sext_ln813_1346 = sext i7 %add_ln813_2252"   --->   Operation 11249 'sext' 'sext_ln813_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11250 [1/1] (0.00ns)   --->   "%sext_ln813_1349 = sext i7 %add_ln813_2255"   --->   Operation 11250 'sext' 'sext_ln813_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11251 [1/1] (1.20ns)   --->   "%add_ln813_2256 = add i8 %sext_ln813_1349, i8 %sext_ln813_1346"   --->   Operation 11251 'add' 'add_ln813_2256' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11252 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2257 = add i8 %add_ln813_2256, i8 %add_ln813_2249"   --->   Operation 11252 'add' 'add_ln813_2257' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11253 [1/1] (0.00ns)   --->   "%sext_ln813_1352 = sext i7 %add_ln813_2260"   --->   Operation 11253 'sext' 'sext_ln813_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11254 [1/1] (0.00ns)   --->   "%sext_ln813_1355 = sext i6 %add_ln813_2263"   --->   Operation 11254 'sext' 'sext_ln813_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2264 = add i8 %sext_ln813_1355, i8 %sext_ln813_1352"   --->   Operation 11255 'add' 'add_ln813_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11256 [1/1] (0.00ns)   --->   "%sext_ln813_1358 = sext i6 %add_ln813_2267"   --->   Operation 11256 'sext' 'sext_ln813_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11257 [1/1] (0.00ns)   --->   "%sext_ln813_1361 = sext i6 %add_ln813_2270"   --->   Operation 11257 'sext' 'sext_ln813_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11258 [1/1] (1.11ns)   --->   "%add_ln813_2271 = add i7 %sext_ln813_1361, i7 %sext_ln813_1358"   --->   Operation 11258 'add' 'add_ln813_2271' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11259 [1/1] (0.00ns)   --->   "%sext_ln813_1362 = sext i7 %add_ln813_2271"   --->   Operation 11259 'sext' 'sext_ln813_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11260 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2272 = add i8 %sext_ln813_1362, i8 %add_ln813_2264"   --->   Operation 11260 'add' 'add_ln813_2272' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11261 [1/1] (0.00ns)   --->   "%sext_ln813_1365 = sext i6 %add_ln813_2276"   --->   Operation 11261 'sext' 'sext_ln813_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11262 [1/1] (0.00ns)   --->   "%sext_ln813_1368 = sext i6 %add_ln813_2279"   --->   Operation 11262 'sext' 'sext_ln813_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11263 [1/1] (1.11ns)   --->   "%add_ln813_2280 = add i7 %sext_ln813_1368, i7 %sext_ln813_1365"   --->   Operation 11263 'add' 'add_ln813_2280' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11264 [1/1] (0.00ns)   --->   "%sext_ln813_1369 = sext i7 %add_ln813_2280"   --->   Operation 11264 'sext' 'sext_ln813_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11265 [1/1] (0.00ns)   --->   "%sext_ln813_1372 = sext i6 %add_ln813_2283"   --->   Operation 11265 'sext' 'sext_ln813_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11266 [1/1] (0.00ns)   --->   "%sext_ln813_1375 = sext i6 %add_ln813_2286"   --->   Operation 11266 'sext' 'sext_ln813_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11267 [1/1] (1.11ns)   --->   "%add_ln813_2287 = add i7 %sext_ln813_1375, i7 %sext_ln813_1372"   --->   Operation 11267 'add' 'add_ln813_2287' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11268 [1/1] (0.00ns)   --->   "%sext_ln813_1376 = sext i7 %add_ln813_2287"   --->   Operation 11268 'sext' 'sext_ln813_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2288 = add i8 %sext_ln813_1376, i8 %sext_ln813_1369"   --->   Operation 11269 'add' 'add_ln813_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11270 [1/1] (0.00ns)   --->   "%sext_ln813_1378 = sext i6 %add_ln813_2290"   --->   Operation 11270 'sext' 'sext_ln813_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11271 [1/1] (0.00ns)   --->   "%sext_ln813_1381 = sext i6 %add_ln813_2293"   --->   Operation 11271 'sext' 'sext_ln813_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11272 [1/1] (1.11ns)   --->   "%add_ln813_2294 = add i7 %sext_ln813_1381, i7 %sext_ln813_1378"   --->   Operation 11272 'add' 'add_ln813_2294' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11273 [1/1] (0.00ns)   --->   "%sext_ln813_1382 = sext i7 %add_ln813_2294"   --->   Operation 11273 'sext' 'sext_ln813_1382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11274 [1/1] (0.00ns)   --->   "%sext_ln813_1389 = sext i6 %add_ln813_2301"   --->   Operation 11274 'sext' 'sext_ln813_1389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11275 [1/1] (1.20ns)   --->   "%add_ln813_2302 = add i8 %sext_ln813_1389, i8 %sext_ln813_1382"   --->   Operation 11275 'add' 'add_ln813_2302' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11276 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2303 = add i8 %add_ln813_2302, i8 %add_ln813_2288"   --->   Operation 11276 'add' 'add_ln813_2303' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11277 [1/1] (1.28ns)   --->   "%add_ln813_2307 = add i8 %mult_V_664, i8 %mult_V_678"   --->   Operation 11277 'add' 'add_ln813_2307' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2308 = add i8 %add_ln813_2307, i8 %add_ln813_2306"   --->   Operation 11278 'add' 'add_ln813_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11279 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2312 = add i8 %add_ln813_2311, i8 %add_ln813_2308"   --->   Operation 11279 'add' 'add_ln813_2312' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2315 = add i8 %add_ln813_2314, i8 %add_ln813_2313"   --->   Operation 11280 'add' 'add_ln813_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2316 = add i8 %mult_V_1290, i8 %mult_V_1637"   --->   Operation 11281 'add' 'add_ln813_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11282 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2319 = add i8 %add_ln813_2318, i8 %add_ln813_2316"   --->   Operation 11282 'add' 'add_ln813_2319' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11283 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2320 = add i8 %add_ln813_2319, i8 %add_ln813_2315"   --->   Operation 11283 'add' 'add_ln813_2320' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2328 = add i8 %add_ln813_2327, i8 %add_ln813_2324"   --->   Operation 11284 'add' 'add_ln813_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11285 [1/1] (1.20ns)   --->   "%add_ln813_2330 = add i8 %sext_ln818_251, i8 %sext_ln818"   --->   Operation 11285 'add' 'add_ln813_2330' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2331 = add i8 %add_ln813_2330, i8 %add_ln813_2329"   --->   Operation 11286 'add' 'add_ln813_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11287 [1/1] (0.00ns)   --->   "%sext_ln813_1390 = sext i7 %add_ln813_2332"   --->   Operation 11287 'sext' 'sext_ln813_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11288 [1/1] (0.00ns)   --->   "%sext_ln813_1391 = sext i7 %add_ln813_2333"   --->   Operation 11288 'sext' 'sext_ln813_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2334 = add i8 %sext_ln813_1391, i8 %sext_ln818_21"   --->   Operation 11289 'add' 'add_ln813_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11290 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2335 = add i8 %add_ln813_2334, i8 %sext_ln813_1390"   --->   Operation 11290 'add' 'add_ln813_2335' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11291 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2336 = add i8 %add_ln813_2335, i8 %add_ln813_2331"   --->   Operation 11291 'add' 'add_ln813_2336' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11292 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2337 = add i8 %add_ln813_2336, i8 %add_ln813_2328"   --->   Operation 11292 'add' 'add_ln813_2337' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11293 [1/1] (1.11ns)   --->   "%add_ln813_2339 = add i7 %sext_ln17_116, i7 %sext_ln17_163"   --->   Operation 11293 'add' 'add_ln813_2339' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11294 [1/1] (0.00ns)   --->   "%sext_ln813_1392 = sext i7 %add_ln813_2339"   --->   Operation 11294 'sext' 'sext_ln813_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11295 [1/1] (1.11ns)   --->   "%add_ln813_2340 = add i7 %sext_ln17_197, i7 %sext_ln17_207"   --->   Operation 11295 'add' 'add_ln813_2340' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11296 [1/1] (0.00ns)   --->   "%sext_ln813_1393 = sext i7 %add_ln813_2340"   --->   Operation 11296 'sext' 'sext_ln813_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2341 = add i8 %sext_ln813_1393, i8 %sext_ln813_1392"   --->   Operation 11297 'add' 'add_ln813_2341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11298 [1/1] (1.11ns)   --->   "%add_ln813_2342 = add i7 %sext_ln17_214, i7 %sext_ln17_231"   --->   Operation 11298 'add' 'add_ln813_2342' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11299 [1/1] (0.00ns)   --->   "%sext_ln813_1394 = sext i7 %add_ln813_2342"   --->   Operation 11299 'sext' 'sext_ln813_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11300 [1/1] (1.11ns)   --->   "%add_ln813_2343 = add i7 %sext_ln17_266, i7 %sext_ln17_288"   --->   Operation 11300 'add' 'add_ln813_2343' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11301 [1/1] (0.00ns)   --->   "%sext_ln813_1395 = sext i7 %add_ln813_2343"   --->   Operation 11301 'sext' 'sext_ln813_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11302 [1/1] (1.20ns)   --->   "%add_ln813_2344 = add i8 %sext_ln813_1395, i8 %sext_ln813_1394"   --->   Operation 11302 'add' 'add_ln813_2344' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11303 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2345 = add i8 %add_ln813_2344, i8 %add_ln813_2341"   --->   Operation 11303 'add' 'add_ln813_2345' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11304 [1/1] (1.11ns)   --->   "%add_ln813_2346 = add i7 %sext_ln17_293, i7 %sext_ln17_320"   --->   Operation 11304 'add' 'add_ln813_2346' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11305 [1/1] (0.00ns)   --->   "%sext_ln813_1396 = sext i7 %add_ln813_2346"   --->   Operation 11305 'sext' 'sext_ln813_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11306 [1/1] (1.11ns)   --->   "%add_ln813_2347 = add i7 %sext_ln17_345, i7 %sext_ln17_354"   --->   Operation 11306 'add' 'add_ln813_2347' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11307 [1/1] (0.00ns)   --->   "%sext_ln813_1397 = sext i7 %add_ln813_2347"   --->   Operation 11307 'sext' 'sext_ln813_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2348 = add i8 %sext_ln813_1397, i8 %sext_ln813_1396"   --->   Operation 11308 'add' 'add_ln813_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11309 [1/1] (1.11ns)   --->   "%add_ln813_2349 = add i7 %sext_ln17_356, i7 %sext_ln17_375"   --->   Operation 11309 'add' 'add_ln813_2349' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11310 [1/1] (0.00ns)   --->   "%sext_ln813_1398 = sext i7 %add_ln813_2349"   --->   Operation 11310 'sext' 'sext_ln813_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11311 [1/1] (1.11ns)   --->   "%add_ln813_2350 = add i7 %sext_ln17_414, i7 %sext_ln17_430"   --->   Operation 11311 'add' 'add_ln813_2350' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11312 [1/1] (0.00ns)   --->   "%sext_ln813_1399 = sext i7 %add_ln813_2350"   --->   Operation 11312 'sext' 'sext_ln813_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2351 = add i8 %sext_ln813_1399, i8 %sext_ln818_85"   --->   Operation 11313 'add' 'add_ln813_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11314 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2352 = add i8 %add_ln813_2351, i8 %sext_ln813_1398"   --->   Operation 11314 'add' 'add_ln813_2352' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11315 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2353 = add i8 %add_ln813_2352, i8 %add_ln813_2348"   --->   Operation 11315 'add' 'add_ln813_2353' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11316 [1/1] (1.11ns)   --->   "%add_ln813_2355 = add i7 %sext_ln17_478, i7 %sext_ln17_487"   --->   Operation 11316 'add' 'add_ln813_2355' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11317 [1/1] (0.00ns)   --->   "%sext_ln813_1400 = sext i7 %add_ln813_2355"   --->   Operation 11317 'sext' 'sext_ln813_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11318 [1/1] (1.11ns)   --->   "%add_ln813_2356 = add i7 %sext_ln17_504, i7 %sext_ln17_512"   --->   Operation 11318 'add' 'add_ln813_2356' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11319 [1/1] (0.00ns)   --->   "%sext_ln813_1401 = sext i7 %add_ln813_2356"   --->   Operation 11319 'sext' 'sext_ln813_1401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11320 [1/1] (1.20ns)   --->   "%add_ln813_2357 = add i8 %sext_ln813_1401, i8 %sext_ln813_1400"   --->   Operation 11320 'add' 'add_ln813_2357' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11321 [1/1] (1.11ns)   --->   "%add_ln813_2358 = add i7 %sext_ln17_531, i7 %sext_ln17_552"   --->   Operation 11321 'add' 'add_ln813_2358' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11322 [1/1] (0.00ns)   --->   "%sext_ln813_1402 = sext i7 %add_ln813_2358"   --->   Operation 11322 'sext' 'sext_ln813_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2359 = add i8 %sext_ln813_367, i8 %sext_ln818_128"   --->   Operation 11323 'add' 'add_ln813_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11324 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2360 = add i8 %add_ln813_2359, i8 %sext_ln813_1402"   --->   Operation 11324 'add' 'add_ln813_2360' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2361 = add i8 %add_ln813_2360, i8 %add_ln813_2357"   --->   Operation 11325 'add' 'add_ln813_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11326 [1/1] (1.11ns)   --->   "%add_ln813_2362 = add i7 %sext_ln17_725, i7 %sext_ln17_784"   --->   Operation 11326 'add' 'add_ln813_2362' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11327 [1/1] (0.00ns)   --->   "%sext_ln813_1403 = sext i7 %add_ln813_2362"   --->   Operation 11327 'sext' 'sext_ln813_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11328 [1/1] (0.00ns)   --->   "%sext_ln813_1404 = sext i7 %add_ln813_2363"   --->   Operation 11328 'sext' 'sext_ln813_1404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2364 = add i8 %sext_ln813_1404, i8 %sext_ln813_1403"   --->   Operation 11329 'add' 'add_ln813_2364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11330 [1/1] (0.00ns)   --->   "%sext_ln813_1405 = sext i7 %add_ln813_2365"   --->   Operation 11330 'sext' 'sext_ln813_1405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11331 [1/1] (0.00ns)   --->   "%sext_ln813_1406 = sext i7 %add_ln813_2366"   --->   Operation 11331 'sext' 'sext_ln813_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2367 = add i8 %sext_ln813_1406, i8 %sext_ln818_181"   --->   Operation 11332 'add' 'add_ln813_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11333 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2368 = add i8 %add_ln813_2367, i8 %sext_ln813_1405"   --->   Operation 11333 'add' 'add_ln813_2368' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11334 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2369 = add i8 %add_ln813_2368, i8 %add_ln813_2364"   --->   Operation 11334 'add' 'add_ln813_2369' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11335 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2370 = add i8 %add_ln813_2369, i8 %add_ln813_2361"   --->   Operation 11335 'add' 'add_ln813_2370' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11336 [1/1] (0.00ns)   --->   "%sext_ln813_1409 = sext i7 %add_ln813_2376"   --->   Operation 11336 'sext' 'sext_ln813_1409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11337 [1/1] (0.00ns)   --->   "%sext_ln813_1410 = sext i7 %add_ln813_2377"   --->   Operation 11337 'sext' 'sext_ln813_1410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11338 [1/1] (1.20ns)   --->   "%add_ln813_2378 = add i8 %sext_ln813_1410, i8 %sext_ln813_1409"   --->   Operation 11338 'add' 'add_ln813_2378' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2379 = add i8 %add_ln813_2378, i8 %add_ln813_2375"   --->   Operation 11339 'add' 'add_ln813_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11340 [1/1] (0.00ns)   --->   "%sext_ln813_1411 = sext i7 %add_ln813_2380"   --->   Operation 11340 'sext' 'sext_ln813_1411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11341 [1/1] (0.00ns)   --->   "%sext_ln813_1412 = sext i7 %add_ln813_2381"   --->   Operation 11341 'sext' 'sext_ln813_1412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2382 = add i8 %sext_ln813_1412, i8 %sext_ln813_1411"   --->   Operation 11342 'add' 'add_ln813_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11343 [1/1] (0.00ns)   --->   "%sext_ln813_1413 = sext i6 %add_ln813_2383"   --->   Operation 11343 'sext' 'sext_ln813_1413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11344 [1/1] (0.00ns)   --->   "%sext_ln813_1415 = sext i7 %add_ln813_2385"   --->   Operation 11344 'sext' 'sext_ln813_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11345 [1/1] (1.20ns)   --->   "%add_ln813_2386 = add i8 %sext_ln813_1415, i8 %sext_ln813_1413"   --->   Operation 11345 'add' 'add_ln813_2386' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11346 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2387 = add i8 %add_ln813_2386, i8 %add_ln813_2382"   --->   Operation 11346 'add' 'add_ln813_2387' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11347 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2388 = add i8 %add_ln813_2387, i8 %add_ln813_2379"   --->   Operation 11347 'add' 'add_ln813_2388' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11348 [1/1] (0.00ns)   --->   "%sext_ln813_1418 = sext i7 %add_ln813_2391"   --->   Operation 11348 'sext' 'sext_ln813_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2396 = add i8 %add_ln813_2395, i8 %sext_ln813_1418"   --->   Operation 11349 'add' 'add_ln813_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11350 [1/1] (0.00ns)   --->   "%sext_ln813_1424 = sext i7 %add_ln813_2399"   --->   Operation 11350 'sext' 'sext_ln813_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11351 [1/1] (0.00ns)   --->   "%sext_ln813_1425 = sext i6 %add_ln813_324"   --->   Operation 11351 'sext' 'sext_ln813_1425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11352 [1/1] (0.00ns)   --->   "%sext_ln813_1427 = sext i7 %add_ln813_2401"   --->   Operation 11352 'sext' 'sext_ln813_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2402 = add i8 %sext_ln813_1427, i8 %sext_ln813_1425"   --->   Operation 11353 'add' 'add_ln813_2402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11354 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2403 = add i8 %add_ln813_2402, i8 %sext_ln813_1424"   --->   Operation 11354 'add' 'add_ln813_2403' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11355 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2404 = add i8 %add_ln813_2403, i8 %add_ln813_2396"   --->   Operation 11355 'add' 'add_ln813_2404' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11356 [1/1] (0.00ns)   --->   "%sext_ln813_1430 = sext i7 %add_ln813_2408"   --->   Operation 11356 'sext' 'sext_ln813_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11357 [1/1] (0.00ns)   --->   "%sext_ln813_1433 = sext i6 %add_ln813_2411"   --->   Operation 11357 'sext' 'sext_ln813_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11358 [1/1] (1.20ns)   --->   "%add_ln813_2412 = add i8 %sext_ln813_1433, i8 %sext_ln813_1430"   --->   Operation 11358 'add' 'add_ln813_2412' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11359 [1/1] (0.00ns)   --->   "%sext_ln813_1436 = sext i6 %add_ln813_2415"   --->   Operation 11359 'sext' 'sext_ln813_1436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11360 [1/1] (0.00ns)   --->   "%sext_ln813_1437 = sext i5 %add_ln813_2416"   --->   Operation 11360 'sext' 'sext_ln813_1437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11361 [1/1] (0.00ns)   --->   "%sext_ln813_1439 = sext i6 %add_ln813_2418"   --->   Operation 11361 'sext' 'sext_ln813_1439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11362 [1/1] (1.11ns)   --->   "%add_ln813_2419 = add i7 %sext_ln813_1439, i7 %sext_ln813_1437"   --->   Operation 11362 'add' 'add_ln813_2419' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11363 [1/1] (0.00ns)   --->   "%sext_ln813_1440 = sext i7 %add_ln813_2419"   --->   Operation 11363 'sext' 'sext_ln813_1440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11364 [1/1] (1.20ns)   --->   "%add_ln813_2420 = add i8 %sext_ln813_1440, i8 %sext_ln813_1436"   --->   Operation 11364 'add' 'add_ln813_2420' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2421 = add i8 %add_ln813_2420, i8 %add_ln813_2412"   --->   Operation 11365 'add' 'add_ln813_2421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11366 [1/1] (0.00ns)   --->   "%sext_ln813_1443 = sext i6 %add_ln813_2424"   --->   Operation 11366 'sext' 'sext_ln813_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11367 [1/1] (0.00ns)   --->   "%sext_ln813_1447 = sext i6 %add_ln813_2428"   --->   Operation 11367 'sext' 'sext_ln813_1447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11368 [1/1] (1.11ns)   --->   "%add_ln813_2429 = add i7 %sext_ln813_1447, i7 %sext_ln813_1443"   --->   Operation 11368 'add' 'add_ln813_2429' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11369 [1/1] (0.00ns)   --->   "%sext_ln813_1448 = sext i7 %add_ln813_2429"   --->   Operation 11369 'sext' 'sext_ln813_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11370 [1/1] (0.00ns)   --->   "%sext_ln813_1456 = sext i7 %add_ln813_2437"   --->   Operation 11370 'sext' 'sext_ln813_1456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11371 [1/1] (1.20ns)   --->   "%add_ln813_2438 = add i8 %sext_ln813_1456, i8 %sext_ln813_1448"   --->   Operation 11371 'add' 'add_ln813_2438' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11372 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2439 = add i8 %add_ln813_2438, i8 %add_ln813_2421"   --->   Operation 11372 'add' 'add_ln813_2439' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2445 = add i8 %add_ln813_2444, i8 %add_ln813_2443"   --->   Operation 11373 'add' 'add_ln813_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11374 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2449 = add i8 %add_ln813_2448, i8 %add_ln813_2445"   --->   Operation 11374 'add' 'add_ln813_2449' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2452 = add i8 %add_ln813_2451, i8 %add_ln813_2450"   --->   Operation 11375 'add' 'add_ln813_2452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2453 = add i8 %sext_ln818_221, i8 %sext_ln818_228"   --->   Operation 11376 'add' 'add_ln813_2453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11377 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2455 = add i8 %add_ln813_2454, i8 %add_ln813_2453"   --->   Operation 11377 'add' 'add_ln813_2455' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11378 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2456 = add i8 %add_ln813_2455, i8 %add_ln813_2452"   --->   Operation 11378 'add' 'add_ln813_2456' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11379 [1/1] (1.11ns)   --->   "%add_ln813_2461 = add i7 %sext_ln17_53, i7 %sext_ln17_116"   --->   Operation 11379 'add' 'add_ln813_2461' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11380 [1/1] (0.00ns)   --->   "%sext_ln813_1459 = sext i7 %add_ln813_2461"   --->   Operation 11380 'sext' 'sext_ln813_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11381 [1/1] (1.20ns)   --->   "%add_ln813_2462 = add i8 %sext_ln813_1194, i8 %sext_ln813_1459"   --->   Operation 11381 'add' 'add_ln813_2462' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2463 = add i8 %add_ln813_2462, i8 %add_ln813_2460"   --->   Operation 11382 'add' 'add_ln813_2463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11383 [1/1] (1.11ns)   --->   "%add_ln813_2464 = add i7 %sext_ln17_204, i7 %sext_ln17_230"   --->   Operation 11383 'add' 'add_ln813_2464' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11384 [1/1] (0.00ns)   --->   "%sext_ln813_1460 = sext i7 %add_ln813_2464"   --->   Operation 11384 'sext' 'sext_ln813_1460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11385 [1/1] (1.11ns)   --->   "%add_ln813_2465 = add i7 %sext_ln17_246, i7 %sext_ln17_263"   --->   Operation 11385 'add' 'add_ln813_2465' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11386 [1/1] (0.00ns)   --->   "%sext_ln813_1461 = sext i7 %add_ln813_2465"   --->   Operation 11386 'sext' 'sext_ln813_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2466 = add i8 %sext_ln813_1461, i8 %sext_ln813_1460"   --->   Operation 11387 'add' 'add_ln813_2466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11388 [1/1] (0.00ns)   --->   "%sext_ln813_1462 = sext i7 %add_ln813_2467"   --->   Operation 11388 'sext' 'sext_ln813_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11389 [1/1] (0.00ns)   --->   "%sext_ln813_1463 = sext i7 %add_ln813_2468"   --->   Operation 11389 'sext' 'sext_ln813_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2469 = add i8 %sext_ln813_1463, i8 %sext_ln818_73"   --->   Operation 11390 'add' 'add_ln813_2469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11391 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2470 = add i8 %add_ln813_2469, i8 %sext_ln813_1462"   --->   Operation 11391 'add' 'add_ln813_2470' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11392 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2471 = add i8 %add_ln813_2470, i8 %add_ln813_2466"   --->   Operation 11392 'add' 'add_ln813_2471' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11393 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2472 = add i8 %add_ln813_2471, i8 %add_ln813_2463"   --->   Operation 11393 'add' 'add_ln813_2472' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11394 [1/1] (1.11ns)   --->   "%add_ln813_2474 = add i7 %sext_ln17_393, i7 %sext_ln17_462"   --->   Operation 11394 'add' 'add_ln813_2474' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11395 [1/1] (0.00ns)   --->   "%sext_ln813_1464 = sext i7 %add_ln813_2474"   --->   Operation 11395 'sext' 'sext_ln813_1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11396 [1/1] (1.11ns)   --->   "%add_ln813_2475 = add i7 %sext_ln17_472, i7 %sext_ln17_480"   --->   Operation 11396 'add' 'add_ln813_2475' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11397 [1/1] (0.00ns)   --->   "%sext_ln813_1465 = sext i7 %add_ln813_2475"   --->   Operation 11397 'sext' 'sext_ln813_1465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2476 = add i8 %sext_ln813_1465, i8 %sext_ln813_1464"   --->   Operation 11398 'add' 'add_ln813_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11399 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2480 = add i8 %add_ln813_2479, i8 %add_ln813_2476"   --->   Operation 11399 'add' 'add_ln813_2480' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11400 [1/1] (1.11ns)   --->   "%add_ln813_2481 = add i7 %sext_ln17_593, i7 %sext_ln17_630"   --->   Operation 11400 'add' 'add_ln813_2481' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11401 [1/1] (0.00ns)   --->   "%sext_ln813_1468 = sext i7 %add_ln813_2481"   --->   Operation 11401 'sext' 'sext_ln813_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11402 [1/1] (0.00ns)   --->   "%sext_ln813_1469 = sext i7 %add_ln813_2482"   --->   Operation 11402 'sext' 'sext_ln813_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2483 = add i8 %sext_ln813_1469, i8 %sext_ln813_1468"   --->   Operation 11403 'add' 'add_ln813_2483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11404 [1/1] (0.00ns)   --->   "%sext_ln813_1470 = sext i7 %add_ln813_2484"   --->   Operation 11404 'sext' 'sext_ln813_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11405 [1/1] (0.00ns)   --->   "%sext_ln813_1471 = sext i7 %add_ln813_2485"   --->   Operation 11405 'sext' 'sext_ln813_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11406 [1/1] (1.20ns)   --->   "%add_ln813_2486 = add i8 %sext_ln813_1471, i8 %sext_ln813_1470"   --->   Operation 11406 'add' 'add_ln813_2486' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11407 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2487 = add i8 %add_ln813_2486, i8 %add_ln813_2483"   --->   Operation 11407 'add' 'add_ln813_2487' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2488 = add i8 %add_ln813_2487, i8 %add_ln813_2480"   --->   Operation 11408 'add' 'add_ln813_2488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2495 = add i8 %add_ln813_2494, i8 %add_ln813_2491"   --->   Operation 11409 'add' 'add_ln813_2495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11410 [1/1] (0.00ns)   --->   "%sext_ln813_1476 = sext i7 %add_ln813_2496"   --->   Operation 11410 'sext' 'sext_ln813_1476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11411 [1/1] (0.00ns)   --->   "%sext_ln813_1477 = sext i7 %add_ln813_2497"   --->   Operation 11411 'sext' 'sext_ln813_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2498 = add i8 %sext_ln813_1477, i8 %sext_ln813_1476"   --->   Operation 11412 'add' 'add_ln813_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11413 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2503 = add i8 %add_ln813_2502, i8 %add_ln813_2498"   --->   Operation 11413 'add' 'add_ln813_2503' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11414 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2504 = add i8 %add_ln813_2503, i8 %add_ln813_2495"   --->   Operation 11414 'add' 'add_ln813_2504' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11415 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2505 = add i8 %add_ln813_2504, i8 %add_ln813_2488"   --->   Operation 11415 'add' 'add_ln813_2505' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2513 = add i8 %add_ln813_2512, i8 %add_ln813_2509"   --->   Operation 11416 'add' 'add_ln813_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11417 [1/1] (0.00ns)   --->   "%sext_ln813_1486 = sext i7 %add_ln813_2516"   --->   Operation 11417 'sext' 'sext_ln813_1486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11418 [1/1] (0.00ns)   --->   "%sext_ln813_1489 = sext i7 %add_ln813_2519"   --->   Operation 11418 'sext' 'sext_ln813_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11419 [1/1] (1.20ns)   --->   "%add_ln813_2520 = add i8 %sext_ln813_1489, i8 %sext_ln813_1486"   --->   Operation 11419 'add' 'add_ln813_2520' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11420 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2521 = add i8 %add_ln813_2520, i8 %add_ln813_2513"   --->   Operation 11420 'add' 'add_ln813_2521' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11421 [1/1] (0.00ns)   --->   "%sext_ln813_1492 = sext i7 %add_ln813_2524"   --->   Operation 11421 'sext' 'sext_ln813_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11422 [1/1] (0.00ns)   --->   "%sext_ln813_1495 = sext i7 %add_ln813_2527"   --->   Operation 11422 'sext' 'sext_ln813_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2528 = add i8 %sext_ln813_1495, i8 %sext_ln813_1492"   --->   Operation 11423 'add' 'add_ln813_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11424 [1/1] (0.00ns)   --->   "%sext_ln813_1498 = sext i7 %add_ln813_2531"   --->   Operation 11424 'sext' 'sext_ln813_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11425 [1/1] (0.00ns)   --->   "%sext_ln813_1502 = sext i7 %add_ln813_2534"   --->   Operation 11425 'sext' 'sext_ln813_1502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11426 [1/1] (1.20ns)   --->   "%add_ln813_2535 = add i8 %sext_ln813_1502, i8 %sext_ln813_1498"   --->   Operation 11426 'add' 'add_ln813_2535' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11427 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2536 = add i8 %add_ln813_2535, i8 %add_ln813_2528"   --->   Operation 11427 'add' 'add_ln813_2536' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2537 = add i8 %add_ln813_2536, i8 %add_ln813_2521"   --->   Operation 11428 'add' 'add_ln813_2537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11429 [1/1] (0.00ns)   --->   "%sext_ln813_1505 = sext i6 %add_ln813_2540"   --->   Operation 11429 'sext' 'sext_ln813_1505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11430 [1/1] (0.00ns)   --->   "%sext_ln813_1507 = sext i6 %add_ln813_2542"   --->   Operation 11430 'sext' 'sext_ln813_1507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11431 [1/1] (1.11ns)   --->   "%add_ln813_2543 = add i7 %sext_ln813_1507, i7 %sext_ln813_1505"   --->   Operation 11431 'add' 'add_ln813_2543' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11432 [1/1] (0.00ns)   --->   "%sext_ln813_1508 = sext i7 %add_ln813_2543"   --->   Operation 11432 'sext' 'sext_ln813_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11433 [1/1] (0.00ns)   --->   "%sext_ln813_1511 = sext i6 %add_ln813_2546"   --->   Operation 11433 'sext' 'sext_ln813_1511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11434 [1/1] (0.00ns)   --->   "%sext_ln813_1515 = sext i6 %add_ln813_2550"   --->   Operation 11434 'sext' 'sext_ln813_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11435 [1/1] (1.11ns)   --->   "%add_ln813_2551 = add i7 %sext_ln813_1515, i7 %sext_ln813_1511"   --->   Operation 11435 'add' 'add_ln813_2551' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11436 [1/1] (0.00ns)   --->   "%sext_ln813_1516 = sext i7 %add_ln813_2551"   --->   Operation 11436 'sext' 'sext_ln813_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2552 = add i8 %sext_ln813_1516, i8 %sext_ln813_1508"   --->   Operation 11437 'add' 'add_ln813_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11438 [1/1] (0.00ns)   --->   "%sext_ln813_1523 = sext i6 %add_ln813_2559"   --->   Operation 11438 'sext' 'sext_ln813_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11439 [1/1] (0.00ns)   --->   "%sext_ln813_1531 = sext i7 %add_ln813_2567"   --->   Operation 11439 'sext' 'sext_ln813_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11440 [1/1] (1.20ns)   --->   "%add_ln813_2568 = add i8 %sext_ln813_1531, i8 %sext_ln813_1523"   --->   Operation 11440 'add' 'add_ln813_2568' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11441 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2569 = add i8 %add_ln813_2568, i8 %add_ln813_2552"   --->   Operation 11441 'add' 'add_ln813_2569' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11442 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2570 = add i8 %add_ln813_2569, i8 %add_ln813_2537"   --->   Operation 11442 'add' 'add_ln813_2570' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11443 [1/1] (1.11ns)   --->   "%add_ln813_2573 = add i7 %sext_ln17_144, i7 %sext_ln17_186"   --->   Operation 11443 'add' 'add_ln813_2573' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11444 [1/1] (0.00ns)   --->   "%sext_ln813_1533 = sext i7 %add_ln813_2573"   --->   Operation 11444 'sext' 'sext_ln813_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2574 = add i8 %sext_ln813_1533, i8 %sext_ln818_8"   --->   Operation 11445 'add' 'add_ln813_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11446 [1/1] (1.11ns)   --->   "%add_ln813_2575 = add i7 %sext_ln17_197, i7 %sext_ln17_212"   --->   Operation 11446 'add' 'add_ln813_2575' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11447 [1/1] (0.00ns)   --->   "%sext_ln813_1534 = sext i7 %add_ln813_2575"   --->   Operation 11447 'sext' 'sext_ln813_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11448 [1/1] (1.11ns)   --->   "%add_ln813_2576 = add i7 %sext_ln17_230, i7 %sext_ln17_236"   --->   Operation 11448 'add' 'add_ln813_2576' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11449 [1/1] (0.00ns)   --->   "%sext_ln813_1535 = sext i7 %add_ln813_2576"   --->   Operation 11449 'sext' 'sext_ln813_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11450 [1/1] (1.20ns)   --->   "%add_ln813_2577 = add i8 %sext_ln813_1535, i8 %sext_ln813_1534"   --->   Operation 11450 'add' 'add_ln813_2577' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11451 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2578 = add i8 %add_ln813_2577, i8 %add_ln813_2574"   --->   Operation 11451 'add' 'add_ln813_2578' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11452 [1/1] (1.11ns)   --->   "%add_ln813_2579 = add i7 %sext_ln17_259, i7 %sext_ln17_272"   --->   Operation 11452 'add' 'add_ln813_2579' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11453 [1/1] (0.00ns)   --->   "%sext_ln813_1536 = sext i7 %add_ln813_2579"   --->   Operation 11453 'sext' 'sext_ln813_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11454 [1/1] (1.11ns)   --->   "%add_ln813_2580 = add i7 %sext_ln17_321, i7 %sext_ln17_345"   --->   Operation 11454 'add' 'add_ln813_2580' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11455 [1/1] (0.00ns)   --->   "%sext_ln813_1537 = sext i7 %add_ln813_2580"   --->   Operation 11455 'sext' 'sext_ln813_1537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2581 = add i8 %sext_ln813_1537, i8 %sext_ln813_1536"   --->   Operation 11456 'add' 'add_ln813_2581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11457 [1/1] (1.11ns)   --->   "%add_ln813_2582 = add i7 %sext_ln17_364, i7 %sext_ln17_389"   --->   Operation 11457 'add' 'add_ln813_2582' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11458 [1/1] (0.00ns)   --->   "%sext_ln813_1538 = sext i7 %add_ln813_2582"   --->   Operation 11458 'sext' 'sext_ln813_1538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11459 [1/1] (1.11ns)   --->   "%add_ln813_2583 = add i7 %sext_ln17_398, i7 %sext_ln17_409"   --->   Operation 11459 'add' 'add_ln813_2583' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11460 [1/1] (0.00ns)   --->   "%sext_ln813_1539 = sext i7 %add_ln813_2583"   --->   Operation 11460 'sext' 'sext_ln813_1539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11461 [1/1] (1.20ns)   --->   "%add_ln813_2584 = add i8 %sext_ln813_1539, i8 %sext_ln813_1538"   --->   Operation 11461 'add' 'add_ln813_2584' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11462 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2585 = add i8 %add_ln813_2584, i8 %add_ln813_2581"   --->   Operation 11462 'add' 'add_ln813_2585' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11463 [1/1] (1.11ns)   --->   "%add_ln813_2587 = add i7 %sext_ln17_455, i7 %sext_ln17_480"   --->   Operation 11463 'add' 'add_ln813_2587' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11464 [1/1] (0.00ns)   --->   "%sext_ln813_1540 = sext i7 %add_ln813_2587"   --->   Operation 11464 'sext' 'sext_ln813_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11465 [1/1] (1.11ns)   --->   "%add_ln813_2588 = add i7 %sext_ln17_518, i7 %sext_ln17_537"   --->   Operation 11465 'add' 'add_ln813_2588' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11466 [1/1] (0.00ns)   --->   "%sext_ln813_1541 = sext i7 %add_ln813_2588"   --->   Operation 11466 'sext' 'sext_ln813_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11467 [1/1] (1.20ns)   --->   "%add_ln813_2589 = add i8 %sext_ln813_1541, i8 %sext_ln813_1540"   --->   Operation 11467 'add' 'add_ln813_2589' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11468 [1/1] (0.00ns)   --->   "%sext_ln813_1542 = sext i7 %add_ln813_2590"   --->   Operation 11468 'sext' 'sext_ln813_1542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11469 [1/1] (1.11ns)   --->   "%add_ln813_2591 = add i7 %sext_ln17_659, i7 %sext_ln17_709"   --->   Operation 11469 'add' 'add_ln813_2591' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11470 [1/1] (0.00ns)   --->   "%sext_ln813_1543 = sext i7 %add_ln813_2591"   --->   Operation 11470 'sext' 'sext_ln813_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11471 [1/1] (1.20ns)   --->   "%add_ln813_2592 = add i8 %sext_ln813_1543, i8 %sext_ln813_1542"   --->   Operation 11471 'add' 'add_ln813_2592' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2593 = add i8 %add_ln813_2592, i8 %add_ln813_2589"   --->   Operation 11472 'add' 'add_ln813_2593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11473 [1/1] (0.00ns)   --->   "%sext_ln813_1544 = sext i7 %add_ln813_2594"   --->   Operation 11473 'sext' 'sext_ln813_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11474 [1/1] (0.00ns)   --->   "%sext_ln813_1545 = sext i7 %add_ln813_2595"   --->   Operation 11474 'sext' 'sext_ln813_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2596 = add i8 %sext_ln813_1545, i8 %sext_ln813_1544"   --->   Operation 11475 'add' 'add_ln813_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11476 [1/1] (0.00ns)   --->   "%sext_ln813_1546 = sext i7 %add_ln813_2597"   --->   Operation 11476 'sext' 'sext_ln813_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11477 [1/1] (0.00ns)   --->   "%sext_ln813_1547 = sext i7 %add_ln813_2598"   --->   Operation 11477 'sext' 'sext_ln813_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11478 [1/1] (1.20ns)   --->   "%add_ln813_2599 = add i8 %sext_ln813_1547, i8 %sext_ln813_1546"   --->   Operation 11478 'add' 'add_ln813_2599' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11479 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2600 = add i8 %add_ln813_2599, i8 %add_ln813_2596"   --->   Operation 11479 'add' 'add_ln813_2600' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11480 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2601 = add i8 %add_ln813_2600, i8 %add_ln813_2593"   --->   Operation 11480 'add' 'add_ln813_2601' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11481 [1/1] (0.00ns)   --->   "%sext_ln813_1548 = sext i7 %add_ln813_2603"   --->   Operation 11481 'sext' 'sext_ln813_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2604 = add i8 %sext_ln813_1548, i8 %sext_ln818_240"   --->   Operation 11482 'add' 'add_ln813_2604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11483 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2608 = add i8 %add_ln813_2607, i8 %add_ln813_2604"   --->   Operation 11483 'add' 'add_ln813_2608' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11484 [1/1] (0.00ns)   --->   "%sext_ln813_1551 = sext i7 %add_ln813_2609"   --->   Operation 11484 'sext' 'sext_ln813_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11485 [1/1] (0.00ns)   --->   "%sext_ln813_1552 = sext i6 %add_ln813_2610"   --->   Operation 11485 'sext' 'sext_ln813_1552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2611 = add i8 %sext_ln813_1552, i8 %sext_ln813_1551"   --->   Operation 11486 'add' 'add_ln813_2611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11487 [1/1] (0.00ns)   --->   "%sext_ln813_1555 = sext i7 %add_ln813_2614"   --->   Operation 11487 'sext' 'sext_ln813_1555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11488 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2615 = add i8 %sext_ln813_1555, i8 %add_ln813_2611"   --->   Operation 11488 'add' 'add_ln813_2615' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2616 = add i8 %add_ln813_2615, i8 %add_ln813_2608"   --->   Operation 11489 'add' 'add_ln813_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11490 [1/1] (0.00ns)   --->   "%sext_ln813_1558 = sext i7 %add_ln813_2619"   --->   Operation 11490 'sext' 'sext_ln813_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11491 [1/1] (0.00ns)   --->   "%sext_ln813_1561 = sext i7 %add_ln813_2622"   --->   Operation 11491 'sext' 'sext_ln813_1561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2623 = add i8 %sext_ln813_1561, i8 %sext_ln813_1558"   --->   Operation 11492 'add' 'add_ln813_2623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11493 [1/1] (0.00ns)   --->   "%sext_ln813_1564 = sext i7 %add_ln813_2626"   --->   Operation 11493 'sext' 'sext_ln813_1564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11494 [1/1] (0.00ns)   --->   "%sext_ln813_1567 = sext i7 %add_ln813_2629"   --->   Operation 11494 'sext' 'sext_ln813_1567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11495 [1/1] (1.20ns)   --->   "%add_ln813_2630 = add i8 %sext_ln813_1567, i8 %sext_ln813_1564"   --->   Operation 11495 'add' 'add_ln813_2630' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11496 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2631 = add i8 %add_ln813_2630, i8 %add_ln813_2623"   --->   Operation 11496 'add' 'add_ln813_2631' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11497 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2632 = add i8 %add_ln813_2631, i8 %add_ln813_2616"   --->   Operation 11497 'add' 'add_ln813_2632' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11498 [1/1] (0.00ns)   --->   "%sext_ln813_1569 = sext i7 %add_ln813_2635"   --->   Operation 11498 'sext' 'sext_ln813_1569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11499 [1/1] (0.00ns)   --->   "%sext_ln813_1572 = sext i7 %add_ln813_2638"   --->   Operation 11499 'sext' 'sext_ln813_1572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2639 = add i8 %sext_ln813_1572, i8 %sext_ln813_1569"   --->   Operation 11500 'add' 'add_ln813_2639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11501 [1/1] (0.00ns)   --->   "%sext_ln813_1575 = sext i6 %add_ln813_2642"   --->   Operation 11501 'sext' 'sext_ln813_1575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11502 [1/1] (0.00ns)   --->   "%sext_ln813_1578 = sext i6 %add_ln813_2645"   --->   Operation 11502 'sext' 'sext_ln813_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11503 [1/1] (1.11ns)   --->   "%add_ln813_2646 = add i7 %sext_ln813_1578, i7 %sext_ln813_1575"   --->   Operation 11503 'add' 'add_ln813_2646' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11504 [1/1] (0.00ns)   --->   "%sext_ln813_1579 = sext i7 %add_ln813_2646"   --->   Operation 11504 'sext' 'sext_ln813_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11505 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2647 = add i8 %sext_ln813_1579, i8 %add_ln813_2639"   --->   Operation 11505 'add' 'add_ln813_2647' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11506 [1/1] (0.00ns)   --->   "%sext_ln813_1582 = sext i6 %add_ln813_2650"   --->   Operation 11506 'sext' 'sext_ln813_1582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11507 [1/1] (0.00ns)   --->   "%sext_ln813_1585 = sext i6 %add_ln813_2653"   --->   Operation 11507 'sext' 'sext_ln813_1585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11508 [1/1] (1.11ns)   --->   "%add_ln813_2654 = add i7 %sext_ln813_1585, i7 %sext_ln813_1582"   --->   Operation 11508 'add' 'add_ln813_2654' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11509 [1/1] (0.00ns)   --->   "%sext_ln813_1586 = sext i7 %add_ln813_2654"   --->   Operation 11509 'sext' 'sext_ln813_1586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11510 [1/1] (0.00ns)   --->   "%sext_ln813_1589 = sext i6 %add_ln813_2657"   --->   Operation 11510 'sext' 'sext_ln813_1589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11511 [1/1] (0.00ns)   --->   "%sext_ln813_1592 = sext i6 %add_ln813_2660"   --->   Operation 11511 'sext' 'sext_ln813_1592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11512 [1/1] (1.11ns)   --->   "%add_ln813_2661 = add i7 %sext_ln813_1592, i7 %sext_ln813_1589"   --->   Operation 11512 'add' 'add_ln813_2661' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11513 [1/1] (0.00ns)   --->   "%sext_ln813_1593 = sext i7 %add_ln813_2661"   --->   Operation 11513 'sext' 'sext_ln813_1593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11514 [1/1] (1.20ns)   --->   "%add_ln813_2662 = add i8 %sext_ln813_1593, i8 %sext_ln813_1586"   --->   Operation 11514 'add' 'add_ln813_2662' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2663 = add i8 %add_ln813_2662, i8 %add_ln813_2647"   --->   Operation 11515 'add' 'add_ln813_2663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11516 [1/1] (0.00ns)   --->   "%sext_ln813_1594 = sext i6 %add_ln813_2664"   --->   Operation 11516 'sext' 'sext_ln813_1594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11517 [1/1] (0.00ns)   --->   "%sext_ln813_1596 = sext i6 %add_ln813_2666"   --->   Operation 11517 'sext' 'sext_ln813_1596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11518 [1/1] (1.11ns)   --->   "%add_ln813_2667 = add i7 %sext_ln813_1596, i7 %sext_ln813_1594"   --->   Operation 11518 'add' 'add_ln813_2667' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11519 [1/1] (0.00ns)   --->   "%sext_ln813_1597 = sext i7 %add_ln813_2667"   --->   Operation 11519 'sext' 'sext_ln813_1597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11520 [1/1] (0.00ns)   --->   "%sext_ln813_1600 = sext i6 %add_ln813_2670"   --->   Operation 11520 'sext' 'sext_ln813_1600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11521 [1/1] (0.00ns)   --->   "%sext_ln813_1603 = sext i6 %add_ln813_2673"   --->   Operation 11521 'sext' 'sext_ln813_1603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11522 [1/1] (1.11ns)   --->   "%add_ln813_2674 = add i7 %sext_ln813_1603, i7 %sext_ln813_1600"   --->   Operation 11522 'add' 'add_ln813_2674' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11523 [1/1] (0.00ns)   --->   "%sext_ln813_1604 = sext i7 %add_ln813_2674"   --->   Operation 11523 'sext' 'sext_ln813_1604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2675 = add i8 %sext_ln813_1604, i8 %sext_ln813_1597"   --->   Operation 11524 'add' 'add_ln813_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11525 [1/1] (0.00ns)   --->   "%sext_ln813_1618 = sext i7 %add_ln813_2689"   --->   Operation 11525 'sext' 'sext_ln813_1618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11526 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2690 = add i8 %sext_ln813_1618, i8 %add_ln813_2675"   --->   Operation 11526 'add' 'add_ln813_2690' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11527 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2691 = add i8 %add_ln813_2690, i8 %add_ln813_2663"   --->   Operation 11527 'add' 'add_ln813_2691' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2695 = add i8 %add_ln813_2694, i8 %add_ln813_2693"   --->   Operation 11528 'add' 'add_ln813_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2696 = add i8 %mult_V_347, i8 %mult_V_358"   --->   Operation 11529 'add' 'add_ln813_2696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11530 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2698 = add i8 %add_ln813_2697, i8 %add_ln813_2696"   --->   Operation 11530 'add' 'add_ln813_2698' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11531 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2699 = add i8 %add_ln813_2698, i8 %add_ln813_2695"   --->   Operation 11531 'add' 'add_ln813_2699' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2702 = add i8 %add_ln813_2701, i8 %add_ln813_2700"   --->   Operation 11532 'add' 'add_ln813_2702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2703 = add i8 %mult_V_646, i8 %mult_V_822"   --->   Operation 11533 'add' 'add_ln813_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11534 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2706 = add i8 %add_ln813_2705, i8 %add_ln813_2703"   --->   Operation 11534 'add' 'add_ln813_2706' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11535 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2707 = add i8 %add_ln813_2706, i8 %add_ln813_2702"   --->   Operation 11535 'add' 'add_ln813_2707' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2708 = add i8 %add_ln813_2707, i8 %add_ln813_2699"   --->   Operation 11536 'add' 'add_ln813_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2709 = add i8 %mult_V_1221, i8 %mult_V_1414"   --->   Operation 11537 'add' 'add_ln813_2709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11538 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2711 = add i8 %add_ln813_2710, i8 %add_ln813_2709"   --->   Operation 11538 'add' 'add_ln813_2711' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2715 = add i8 %add_ln813_2714, i8 %add_ln813_2711"   --->   Operation 11539 'add' 'add_ln813_2715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2718 = add i8 %add_ln813_2717, i8 %add_ln813_2716"   --->   Operation 11540 'add' 'add_ln813_2718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11541 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2723 = add i8 %add_ln813_2722, i8 %add_ln813_2718"   --->   Operation 11541 'add' 'add_ln813_2723' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11542 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2724 = add i8 %add_ln813_2723, i8 %add_ln813_2715"   --->   Operation 11542 'add' 'add_ln813_2724' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11543 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2725 = add i8 %add_ln813_2724, i8 %add_ln813_2708"   --->   Operation 11543 'add' 'add_ln813_2725' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2728 = add i8 %add_ln813_2727, i8 %add_ln813_2726"   --->   Operation 11544 'add' 'add_ln813_2728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11545 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2732 = add i8 %add_ln813_2731, i8 %add_ln813_2728"   --->   Operation 11545 'add' 'add_ln813_2732' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2735 = add i8 %add_ln813_2734, i8 %add_ln813_2733"   --->   Operation 11546 'add' 'add_ln813_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11547 [1/1] (1.11ns)   --->   "%add_ln813_2736 = add i7 %sext_ln17_246, i7 %sext_ln17_262"   --->   Operation 11547 'add' 'add_ln813_2736' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11548 [1/1] (0.00ns)   --->   "%sext_ln813_1619 = sext i7 %add_ln813_2736"   --->   Operation 11548 'sext' 'sext_ln813_1619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11549 [1/1] (0.00ns)   --->   "%sext_ln813_1620 = sext i7 %add_ln813_2737"   --->   Operation 11549 'sext' 'sext_ln813_1620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2738 = add i8 %sext_ln813_1620, i8 %sext_ln818_63"   --->   Operation 11550 'add' 'add_ln813_2738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11551 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2739 = add i8 %add_ln813_2738, i8 %sext_ln813_1619"   --->   Operation 11551 'add' 'add_ln813_2739' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11552 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2740 = add i8 %add_ln813_2739, i8 %add_ln813_2735"   --->   Operation 11552 'add' 'add_ln813_2740' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11553 [1/1] (1.11ns)   --->   "%add_ln813_2742 = add i7 %sext_ln17_410, i7 %sext_ln17_414"   --->   Operation 11553 'add' 'add_ln813_2742' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11554 [1/1] (0.00ns)   --->   "%sext_ln813_1621 = sext i7 %add_ln813_2742"   --->   Operation 11554 'sext' 'sext_ln813_1621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11555 [1/1] (1.11ns)   --->   "%add_ln813_2743 = add i7 %sext_ln17_482, i7 %sext_ln17_514"   --->   Operation 11555 'add' 'add_ln813_2743' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11556 [1/1] (0.00ns)   --->   "%sext_ln813_1622 = sext i7 %add_ln813_2743"   --->   Operation 11556 'sext' 'sext_ln813_1622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11557 [1/1] (1.20ns)   --->   "%add_ln813_2744 = add i8 %sext_ln813_1622, i8 %sext_ln813_1621"   --->   Operation 11557 'add' 'add_ln813_2744' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11558 [1/1] (1.11ns)   --->   "%add_ln813_2745 = add i7 %sext_ln17_559, i7 %sext_ln17_584"   --->   Operation 11558 'add' 'add_ln813_2745' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11559 [1/1] (0.00ns)   --->   "%sext_ln813_1623 = sext i7 %add_ln813_2745"   --->   Operation 11559 'sext' 'sext_ln813_1623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11560 [1/1] (1.11ns)   --->   "%add_ln813_2746 = add i7 %sext_ln17_652, i7 %sext_ln17_677"   --->   Operation 11560 'add' 'add_ln813_2746' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11561 [1/1] (0.00ns)   --->   "%sext_ln813_1624 = sext i7 %add_ln813_2746"   --->   Operation 11561 'sext' 'sext_ln813_1624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2747 = add i8 %sext_ln813_1624, i8 %sext_ln818_129"   --->   Operation 11562 'add' 'add_ln813_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11563 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2748 = add i8 %add_ln813_2747, i8 %sext_ln813_1623"   --->   Operation 11563 'add' 'add_ln813_2748' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2749 = add i8 %add_ln813_2748, i8 %add_ln813_2744"   --->   Operation 11564 'add' 'add_ln813_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11565 [1/1] (1.11ns)   --->   "%add_ln813_2750 = add i7 %sext_ln17_732, i7 %sext_ln17_751"   --->   Operation 11565 'add' 'add_ln813_2750' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11566 [1/1] (0.00ns)   --->   "%sext_ln813_1625 = sext i7 %add_ln813_2750"   --->   Operation 11566 'sext' 'sext_ln813_1625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2751 = add i8 %sext_ln813_1625, i8 %sext_ln813_598"   --->   Operation 11567 'add' 'add_ln813_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11568 [1/1] (0.00ns)   --->   "%sext_ln813_1626 = sext i7 %add_ln813_2752"   --->   Operation 11568 'sext' 'sext_ln813_1626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11569 [1/1] (0.00ns)   --->   "%sext_ln813_1627 = sext i7 %add_ln813_2753"   --->   Operation 11569 'sext' 'sext_ln813_1627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2754 = add i8 %sext_ln813_1627, i8 %sext_ln818_175"   --->   Operation 11570 'add' 'add_ln813_2754' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11571 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2755 = add i8 %add_ln813_2754, i8 %sext_ln813_1626"   --->   Operation 11571 'add' 'add_ln813_2755' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11572 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2756 = add i8 %add_ln813_2755, i8 %add_ln813_2751"   --->   Operation 11572 'add' 'add_ln813_2756' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11573 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2757 = add i8 %add_ln813_2756, i8 %add_ln813_2749"   --->   Operation 11573 'add' 'add_ln813_2757' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11574 [1/1] (0.00ns)   --->   "%sext_ln813_1628 = sext i7 %add_ln813_2760"   --->   Operation 11574 'sext' 'sext_ln813_1628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11575 [1/1] (0.00ns)   --->   "%sext_ln813_1629 = sext i7 %add_ln813_2761"   --->   Operation 11575 'sext' 'sext_ln813_1629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11576 [1/1] (1.20ns)   --->   "%add_ln813_2762 = add i8 %sext_ln813_1629, i8 %sext_ln813_1628"   --->   Operation 11576 'add' 'add_ln813_2762' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11577 [1/1] (0.00ns)   --->   "%sext_ln813_1630 = sext i7 %add_ln813_2763"   --->   Operation 11577 'sext' 'sext_ln813_1630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11578 [1/1] (0.00ns)   --->   "%sext_ln813_1631 = sext i7 %add_ln813_2764"   --->   Operation 11578 'sext' 'sext_ln813_1631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11579 [1/1] (1.20ns)   --->   "%add_ln813_2765 = add i8 %sext_ln813_1631, i8 %sext_ln813_1630"   --->   Operation 11579 'add' 'add_ln813_2765' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2766 = add i8 %add_ln813_2765, i8 %add_ln813_2762"   --->   Operation 11580 'add' 'add_ln813_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11581 [1/1] (0.00ns)   --->   "%sext_ln813_1632 = sext i7 %add_ln813_2767"   --->   Operation 11581 'sext' 'sext_ln813_1632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11582 [1/1] (0.00ns)   --->   "%sext_ln813_1633 = sext i7 %add_ln813_2768"   --->   Operation 11582 'sext' 'sext_ln813_1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2769 = add i8 %sext_ln813_1633, i8 %sext_ln813_1632"   --->   Operation 11583 'add' 'add_ln813_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11584 [1/1] (0.00ns)   --->   "%sext_ln813_1634 = sext i7 %add_ln813_2770"   --->   Operation 11584 'sext' 'sext_ln813_1634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11585 [1/1] (0.00ns)   --->   "%sext_ln813_1635 = sext i7 %add_ln813_2771"   --->   Operation 11585 'sext' 'sext_ln813_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2772 = add i8 %sext_ln813_1635, i8 %sext_ln818_248"   --->   Operation 11586 'add' 'add_ln813_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11587 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2773 = add i8 %add_ln813_2772, i8 %sext_ln813_1634"   --->   Operation 11587 'add' 'add_ln813_2773' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11588 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2774 = add i8 %add_ln813_2773, i8 %add_ln813_2769"   --->   Operation 11588 'add' 'add_ln813_2774' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11589 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2775 = add i8 %add_ln813_2774, i8 %add_ln813_2766"   --->   Operation 11589 'add' 'add_ln813_2775' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11590 [1/1] (1.11ns)   --->   "%add_ln813_2780 = add i7 %sext_ln813_1638, i7 %sext_ln813_909"   --->   Operation 11590 'add' 'add_ln813_2780' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11591 [1/1] (0.00ns)   --->   "%sext_ln813_1639 = sext i7 %add_ln813_2780"   --->   Operation 11591 'sext' 'sext_ln813_1639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2781 = add i8 %sext_ln813_1639, i8 %add_ln813_2778"   --->   Operation 11592 'add' 'add_ln813_2781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11593 [1/1] (0.00ns)   --->   "%sext_ln813_1642 = sext i7 %add_ln813_2784"   --->   Operation 11593 'sext' 'sext_ln813_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11594 [1/1] (0.00ns)   --->   "%sext_ln813_1643 = sext i6 %add_ln813_2785"   --->   Operation 11594 'sext' 'sext_ln813_1643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11595 [1/1] (0.00ns)   --->   "%sext_ln813_1645 = sext i7 %add_ln813_2787"   --->   Operation 11595 'sext' 'sext_ln813_1645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2788 = add i8 %sext_ln813_1645, i8 %sext_ln813_1643"   --->   Operation 11596 'add' 'add_ln813_2788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11597 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2789 = add i8 %add_ln813_2788, i8 %sext_ln813_1642"   --->   Operation 11597 'add' 'add_ln813_2789' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11598 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2790 = add i8 %add_ln813_2789, i8 %add_ln813_2781"   --->   Operation 11598 'add' 'add_ln813_2790' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11599 [1/1] (0.00ns)   --->   "%sext_ln813_1648 = sext i6 %add_ln813_2794"   --->   Operation 11599 'sext' 'sext_ln813_1648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11600 [1/1] (0.00ns)   --->   "%sext_ln813_1651 = sext i6 %add_ln813_2797"   --->   Operation 11600 'sext' 'sext_ln813_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11601 [1/1] (1.11ns)   --->   "%add_ln813_2798 = add i7 %sext_ln813_1651, i7 %sext_ln813_1648"   --->   Operation 11601 'add' 'add_ln813_2798' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11602 [1/1] (0.00ns)   --->   "%sext_ln813_1652 = sext i7 %add_ln813_2798"   --->   Operation 11602 'sext' 'sext_ln813_1652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11603 [1/1] (0.00ns)   --->   "%sext_ln813_1655 = sext i6 %add_ln813_2801"   --->   Operation 11603 'sext' 'sext_ln813_1655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11604 [1/1] (0.00ns)   --->   "%sext_ln813_1656 = sext i5 %add_ln813_2802"   --->   Operation 11604 'sext' 'sext_ln813_1656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11605 [1/1] (0.00ns)   --->   "%sext_ln813_1657 = sext i6 %add_ln813_2803"   --->   Operation 11605 'sext' 'sext_ln813_1657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11606 [1/1] (1.11ns)   --->   "%add_ln813_2804 = add i7 %sext_ln813_1657, i7 %sext_ln813_1656"   --->   Operation 11606 'add' 'add_ln813_2804' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11607 [1/1] (0.00ns)   --->   "%sext_ln813_1658 = sext i7 %add_ln813_2804"   --->   Operation 11607 'sext' 'sext_ln813_1658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11608 [1/1] (1.20ns)   --->   "%add_ln813_2805 = add i8 %sext_ln813_1658, i8 %sext_ln813_1655"   --->   Operation 11608 'add' 'add_ln813_2805' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2806 = add i8 %add_ln813_2805, i8 %sext_ln813_1652"   --->   Operation 11609 'add' 'add_ln813_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11610 [1/1] (0.00ns)   --->   "%sext_ln813_1661 = sext i6 %add_ln813_2809"   --->   Operation 11610 'sext' 'sext_ln813_1661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11611 [1/1] (0.00ns)   --->   "%sext_ln813_1664 = sext i6 %add_ln813_2812"   --->   Operation 11611 'sext' 'sext_ln813_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11612 [1/1] (1.11ns)   --->   "%add_ln813_2813 = add i7 %sext_ln813_1664, i7 %sext_ln813_1661"   --->   Operation 11612 'add' 'add_ln813_2813' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11613 [1/1] (0.00ns)   --->   "%sext_ln813_1665 = sext i7 %add_ln813_2813"   --->   Operation 11613 'sext' 'sext_ln813_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11614 [1/1] (0.00ns)   --->   "%sext_ln813_1672 = sext i7 %add_ln813_2820"   --->   Operation 11614 'sext' 'sext_ln813_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11615 [1/1] (1.20ns)   --->   "%add_ln813_2821 = add i8 %sext_ln813_1672, i8 %sext_ln813_1665"   --->   Operation 11615 'add' 'add_ln813_2821' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11616 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2822 = add i8 %add_ln813_2821, i8 %add_ln813_2806"   --->   Operation 11616 'add' 'add_ln813_2822' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2826 = add i8 %add_ln813_2825, i8 %mult_V_84"   --->   Operation 11617 'add' 'add_ln813_2826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2827 = add i8 %mult_V_610, i8 %mult_V_678"   --->   Operation 11618 'add' 'add_ln813_2827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11619 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2829 = add i8 %add_ln813_2828, i8 %add_ln813_2827"   --->   Operation 11619 'add' 'add_ln813_2829' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11620 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2830 = add i8 %add_ln813_2829, i8 %add_ln813_2826"   --->   Operation 11620 'add' 'add_ln813_2830' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2833 = add i8 %add_ln813_2832, i8 %add_ln813_2831"   --->   Operation 11621 'add' 'add_ln813_2833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11622 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2837 = add i8 %add_ln813_2836, i8 %add_ln813_2833"   --->   Operation 11622 'add' 'add_ln813_2837' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2845 = add i8 %add_ln813_2844, i8 %add_ln813_2841"   --->   Operation 11623 'add' 'add_ln813_2845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11624 [1/1] (1.11ns)   --->   "%add_ln813_2846 = add i7 %sext_ln17_28, i7 %sext_ln17_53"   --->   Operation 11624 'add' 'add_ln813_2846' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11625 [1/1] (0.00ns)   --->   "%sext_ln813_1673 = sext i7 %add_ln813_2846"   --->   Operation 11625 'sext' 'sext_ln813_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11626 [1/1] (1.11ns)   --->   "%add_ln813_2847 = add i7 %sext_ln17_86, i7 %sext_ln17_107"   --->   Operation 11626 'add' 'add_ln813_2847' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11627 [1/1] (0.00ns)   --->   "%sext_ln813_1674 = sext i7 %add_ln813_2847"   --->   Operation 11627 'sext' 'sext_ln813_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2848 = add i8 %sext_ln813_1674, i8 %sext_ln813_1673"   --->   Operation 11628 'add' 'add_ln813_2848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11629 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2852 = add i8 %add_ln813_2851, i8 %add_ln813_2848"   --->   Operation 11629 'add' 'add_ln813_2852' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11630 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2853 = add i8 %add_ln813_2852, i8 %add_ln813_2845"   --->   Operation 11630 'add' 'add_ln813_2853' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11631 [1/1] (1.11ns)   --->   "%add_ln813_2855 = add i7 %sext_ln17_322, i7 %sext_ln17_402"   --->   Operation 11631 'add' 'add_ln813_2855' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11632 [1/1] (0.00ns)   --->   "%sext_ln813_1677 = sext i7 %add_ln813_2855"   --->   Operation 11632 'sext' 'sext_ln813_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2856 = add i8 %sext_ln813_1677, i8 %sext_ln818_67"   --->   Operation 11633 'add' 'add_ln813_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11634 [1/1] (0.00ns)   --->   "%sext_ln813_1678 = sext i7 %add_ln813_2857"   --->   Operation 11634 'sext' 'sext_ln813_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11635 [1/1] (0.00ns)   --->   "%sext_ln813_1679 = sext i7 %add_ln813_2858"   --->   Operation 11635 'sext' 'sext_ln813_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11636 [1/1] (1.20ns)   --->   "%add_ln813_2859 = add i8 %sext_ln813_1679, i8 %sext_ln813_1678"   --->   Operation 11636 'add' 'add_ln813_2859' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11637 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2860 = add i8 %add_ln813_2859, i8 %add_ln813_2856"   --->   Operation 11637 'add' 'add_ln813_2860' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11638 [1/1] (1.11ns)   --->   "%add_ln813_2861 = add i7 %sext_ln17_595, i7 %sext_ln17_660"   --->   Operation 11638 'add' 'add_ln813_2861' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11639 [1/1] (0.00ns)   --->   "%sext_ln813_1680 = sext i7 %add_ln813_2861"   --->   Operation 11639 'sext' 'sext_ln813_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11640 [1/1] (1.11ns)   --->   "%add_ln813_2862 = add i7 %sext_ln17_677, i7 %sext_ln17_686"   --->   Operation 11640 'add' 'add_ln813_2862' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11641 [1/1] (0.00ns)   --->   "%sext_ln813_1681 = sext i7 %add_ln813_2862"   --->   Operation 11641 'sext' 'sext_ln813_1681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2863 = add i8 %sext_ln813_1681, i8 %sext_ln813_1680"   --->   Operation 11642 'add' 'add_ln813_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11643 [1/1] (0.00ns)   --->   "%sext_ln813_1682 = sext i7 %add_ln813_2864"   --->   Operation 11643 'sext' 'sext_ln813_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11644 [1/1] (0.00ns)   --->   "%sext_ln813_1683 = sext i7 %add_ln813_2865"   --->   Operation 11644 'sext' 'sext_ln813_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11645 [1/1] (1.20ns)   --->   "%add_ln813_2866 = add i8 %sext_ln813_1683, i8 %sext_ln813_1682"   --->   Operation 11645 'add' 'add_ln813_2866' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11646 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2867 = add i8 %add_ln813_2866, i8 %add_ln813_2863"   --->   Operation 11646 'add' 'add_ln813_2867' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2868 = add i8 %add_ln813_2867, i8 %add_ln813_2860"   --->   Operation 11647 'add' 'add_ln813_2868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11648 [1/1] (0.00ns)   --->   "%sext_ln813_1684 = sext i7 %add_ln813_2869"   --->   Operation 11648 'sext' 'sext_ln813_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11649 [1/1] (1.20ns)   --->   "%add_ln813_2870 = add i8 %sext_ln813_1684, i8 %sext_ln813_1404"   --->   Operation 11649 'add' 'add_ln813_2870' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2874 = add i8 %add_ln813_2873, i8 %add_ln813_2870"   --->   Operation 11650 'add' 'add_ln813_2874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11651 [1/1] (0.00ns)   --->   "%sext_ln813_1687 = sext i7 %add_ln813_2875"   --->   Operation 11651 'sext' 'sext_ln813_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11652 [1/1] (0.00ns)   --->   "%sext_ln813_1688 = sext i7 %add_ln813_2876"   --->   Operation 11652 'sext' 'sext_ln813_1688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2877 = add i8 %sext_ln813_1688, i8 %sext_ln813_1687"   --->   Operation 11653 'add' 'add_ln813_2877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11654 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2881 = add i8 %add_ln813_2880, i8 %add_ln813_2877"   --->   Operation 11654 'add' 'add_ln813_2881' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11655 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2882 = add i8 %add_ln813_2881, i8 %add_ln813_2874"   --->   Operation 11655 'add' 'add_ln813_2882' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11656 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2883 = add i8 %add_ln813_2882, i8 %add_ln813_2868"   --->   Operation 11656 'add' 'add_ln813_2883' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11657 [1/1] (0.00ns)   --->   "%sext_ln813_1693 = sext i7 %add_ln813_2889"   --->   Operation 11657 'sext' 'sext_ln813_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2890 = add i8 %sext_ln813_1693, i8 %add_ln813_2886"   --->   Operation 11658 'add' 'add_ln813_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11659 [1/1] (0.00ns)   --->   "%sext_ln813_1695 = sext i7 %add_ln813_2892"   --->   Operation 11659 'sext' 'sext_ln813_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11660 [1/1] (0.00ns)   --->   "%sext_ln813_1698 = sext i7 %add_ln813_2895"   --->   Operation 11660 'sext' 'sext_ln813_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11661 [1/1] (1.20ns)   --->   "%add_ln813_2896 = add i8 %sext_ln813_1698, i8 %sext_ln813_1695"   --->   Operation 11661 'add' 'add_ln813_2896' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11662 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2897 = add i8 %add_ln813_2896, i8 %add_ln813_2890"   --->   Operation 11662 'add' 'add_ln813_2897' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11663 [1/1] (0.00ns)   --->   "%sext_ln813_1701 = sext i7 %add_ln813_2900"   --->   Operation 11663 'sext' 'sext_ln813_1701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11664 [1/1] (0.00ns)   --->   "%sext_ln813_1704 = sext i7 %add_ln813_2903"   --->   Operation 11664 'sext' 'sext_ln813_1704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2904 = add i8 %sext_ln813_1704, i8 %sext_ln813_1701"   --->   Operation 11665 'add' 'add_ln813_2904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11666 [1/1] (0.00ns)   --->   "%sext_ln813_1707 = sext i6 %add_ln813_2907"   --->   Operation 11666 'sext' 'sext_ln813_1707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11667 [1/1] (0.00ns)   --->   "%sext_ln813_1710 = sext i6 %add_ln813_2910"   --->   Operation 11667 'sext' 'sext_ln813_1710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11668 [1/1] (1.11ns)   --->   "%add_ln813_2911 = add i7 %sext_ln813_1710, i7 %sext_ln813_1707"   --->   Operation 11668 'add' 'add_ln813_2911' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11669 [1/1] (0.00ns)   --->   "%sext_ln813_1711 = sext i7 %add_ln813_2911"   --->   Operation 11669 'sext' 'sext_ln813_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11670 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2912 = add i8 %sext_ln813_1711, i8 %add_ln813_2904"   --->   Operation 11670 'add' 'add_ln813_2912' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2913 = add i8 %add_ln813_2912, i8 %add_ln813_2897"   --->   Operation 11671 'add' 'add_ln813_2913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11672 [1/1] (0.00ns)   --->   "%sext_ln813_1714 = sext i6 %add_ln813_2916"   --->   Operation 11672 'sext' 'sext_ln813_1714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11673 [1/1] (0.00ns)   --->   "%sext_ln813_1717 = sext i6 %add_ln813_2919"   --->   Operation 11673 'sext' 'sext_ln813_1717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11674 [1/1] (1.11ns)   --->   "%add_ln813_2920 = add i7 %sext_ln813_1717, i7 %sext_ln813_1714"   --->   Operation 11674 'add' 'add_ln813_2920' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11675 [1/1] (0.00ns)   --->   "%sext_ln813_1718 = sext i7 %add_ln813_2920"   --->   Operation 11675 'sext' 'sext_ln813_1718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11676 [1/1] (0.00ns)   --->   "%sext_ln813_1720 = sext i6 %add_ln813_2922"   --->   Operation 11676 'sext' 'sext_ln813_1720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11677 [1/1] (0.00ns)   --->   "%sext_ln813_1722 = sext i6 %add_ln813_2924"   --->   Operation 11677 'sext' 'sext_ln813_1722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11678 [1/1] (1.11ns)   --->   "%add_ln813_2925 = add i7 %sext_ln813_1722, i7 %sext_ln813_1720"   --->   Operation 11678 'add' 'add_ln813_2925' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11679 [1/1] (0.00ns)   --->   "%sext_ln813_1723 = sext i7 %add_ln813_2925"   --->   Operation 11679 'sext' 'sext_ln813_1723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2926 = add i8 %sext_ln813_1723, i8 %sext_ln813_1718"   --->   Operation 11680 'add' 'add_ln813_2926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11681 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2941 = add i8 %add_ln813_2940, i8 %add_ln813_2926"   --->   Operation 11681 'add' 'add_ln813_2941' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11682 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2942 = add i8 %add_ln813_2941, i8 %add_ln813_2913"   --->   Operation 11682 'add' 'add_ln813_2942' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11683 [1/1] (1.20ns)   --->   "%add_ln813_2944 = add i8 %sext_ln813_24, i8 %sext_ln818_3"   --->   Operation 11683 'add' 'add_ln813_2944' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11684 [1/1] (1.11ns)   --->   "%add_ln813_2945 = add i7 %sext_ln17_28, i7 %sext_ln17_40"   --->   Operation 11684 'add' 'add_ln813_2945' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11685 [1/1] (0.00ns)   --->   "%sext_ln813_1737 = sext i7 %add_ln813_2945"   --->   Operation 11685 'sext' 'sext_ln813_1737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2946 = add i8 %sext_ln813_1737, i8 %add_ln813_2944"   --->   Operation 11686 'add' 'add_ln813_2946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11687 [1/1] (1.11ns)   --->   "%add_ln813_2947 = add i7 %sext_ln17_49, i7 %sext_ln17_90"   --->   Operation 11687 'add' 'add_ln813_2947' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11688 [1/1] (0.00ns)   --->   "%sext_ln813_1738 = sext i7 %add_ln813_2947"   --->   Operation 11688 'sext' 'sext_ln813_1738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11689 [1/1] (1.11ns)   --->   "%add_ln813_2948 = add i7 %sext_ln17_124, i7 %sext_ln17_129"   --->   Operation 11689 'add' 'add_ln813_2948' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11690 [1/1] (0.00ns)   --->   "%sext_ln813_1739 = sext i7 %add_ln813_2948"   --->   Operation 11690 'sext' 'sext_ln813_1739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11691 [1/1] (1.20ns)   --->   "%add_ln813_2949 = add i8 %sext_ln813_1739, i8 %sext_ln813_1738"   --->   Operation 11691 'add' 'add_ln813_2949' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11692 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2950 = add i8 %add_ln813_2949, i8 %add_ln813_2946"   --->   Operation 11692 'add' 'add_ln813_2950' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11693 [1/1] (0.00ns)   --->   "%sext_ln813_1740 = sext i7 %add_ln813_2951"   --->   Operation 11693 'sext' 'sext_ln813_1740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11694 [1/1] (1.11ns)   --->   "%add_ln813_2952 = add i7 %sext_ln17_230, i7 %sext_ln17_241"   --->   Operation 11694 'add' 'add_ln813_2952' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11695 [1/1] (0.00ns)   --->   "%sext_ln813_1741 = sext i7 %add_ln813_2952"   --->   Operation 11695 'sext' 'sext_ln813_1741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2953 = add i8 %sext_ln813_1741, i8 %sext_ln813_1740"   --->   Operation 11696 'add' 'add_ln813_2953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11697 [1/1] (1.11ns)   --->   "%add_ln813_2954 = add i7 %sext_ln17_266, i7 %sext_ln17_293"   --->   Operation 11697 'add' 'add_ln813_2954' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11698 [1/1] (0.00ns)   --->   "%sext_ln813_1742 = sext i7 %add_ln813_2954"   --->   Operation 11698 'sext' 'sext_ln813_1742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11699 [1/1] (1.20ns)   --->   "%add_ln813_2955 = add i8 %sext_ln813_1742, i8 %sext_ln813_1461"   --->   Operation 11699 'add' 'add_ln813_2955' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11700 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2956 = add i8 %add_ln813_2955, i8 %add_ln813_2953"   --->   Operation 11700 'add' 'add_ln813_2956' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11701 [1/1] (1.11ns)   --->   "%add_ln813_2958 = add i7 %sext_ln17_311, i7 %sext_ln17_345"   --->   Operation 11701 'add' 'add_ln813_2958' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11702 [1/1] (0.00ns)   --->   "%sext_ln813_1743 = sext i7 %add_ln813_2958"   --->   Operation 11702 'sext' 'sext_ln813_1743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11703 [1/1] (1.11ns)   --->   "%add_ln813_2959 = add i7 %sext_ln17_364, i7 %sext_ln17_383"   --->   Operation 11703 'add' 'add_ln813_2959' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11704 [1/1] (0.00ns)   --->   "%sext_ln813_1744 = sext i7 %add_ln813_2959"   --->   Operation 11704 'sext' 'sext_ln813_1744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11705 [1/1] (1.20ns)   --->   "%add_ln813_2960 = add i8 %sext_ln813_1744, i8 %sext_ln813_1743"   --->   Operation 11705 'add' 'add_ln813_2960' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11706 [1/1] (1.11ns)   --->   "%add_ln813_2961 = add i7 %sext_ln17_430, i7 %sext_ln17_446"   --->   Operation 11706 'add' 'add_ln813_2961' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11707 [1/1] (0.00ns)   --->   "%sext_ln813_1745 = sext i7 %add_ln813_2961"   --->   Operation 11707 'sext' 'sext_ln813_1745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11708 [1/1] (1.11ns)   --->   "%add_ln813_2962 = add i7 %sext_ln17_448, i7 %sext_ln17_465"   --->   Operation 11708 'add' 'add_ln813_2962' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11709 [1/1] (0.00ns)   --->   "%sext_ln813_1746 = sext i7 %add_ln813_2962"   --->   Operation 11709 'sext' 'sext_ln813_1746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11710 [1/1] (1.20ns)   --->   "%add_ln813_2963 = add i8 %sext_ln813_1746, i8 %sext_ln813_1745"   --->   Operation 11710 'add' 'add_ln813_2963' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2964 = add i8 %add_ln813_2963, i8 %add_ln813_2960"   --->   Operation 11711 'add' 'add_ln813_2964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11712 [1/1] (1.11ns)   --->   "%add_ln813_2965 = add i7 %sext_ln17_474, i7 %sext_ln17_490"   --->   Operation 11712 'add' 'add_ln813_2965' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11713 [1/1] (0.00ns)   --->   "%sext_ln813_1747 = sext i7 %add_ln813_2965"   --->   Operation 11713 'sext' 'sext_ln813_1747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11714 [1/1] (1.11ns)   --->   "%add_ln813_2966 = add i7 %sext_ln17_514, i7 %sext_ln17_537"   --->   Operation 11714 'add' 'add_ln813_2966' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11715 [1/1] (0.00ns)   --->   "%sext_ln813_1748 = sext i7 %add_ln813_2966"   --->   Operation 11715 'sext' 'sext_ln813_1748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2967 = add i8 %sext_ln813_1748, i8 %sext_ln813_1747"   --->   Operation 11716 'add' 'add_ln813_2967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11717 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2971 = add i8 %add_ln813_2970, i8 %add_ln813_2967"   --->   Operation 11717 'add' 'add_ln813_2971' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11718 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2972 = add i8 %add_ln813_2971, i8 %add_ln813_2964"   --->   Operation 11718 'add' 'add_ln813_2972' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11719 [1/1] (1.11ns)   --->   "%add_ln813_2974 = add i7 %sext_ln17_615, i7 %sext_ln17_639"   --->   Operation 11719 'add' 'add_ln813_2974' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11720 [1/1] (0.00ns)   --->   "%sext_ln813_1751 = sext i7 %add_ln813_2974"   --->   Operation 11720 'sext' 'sext_ln813_1751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11721 [1/1] (1.11ns)   --->   "%add_ln813_2975 = add i7 %sext_ln17_650, i7 %sext_ln17_660"   --->   Operation 11721 'add' 'add_ln813_2975' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11722 [1/1] (0.00ns)   --->   "%sext_ln813_1752 = sext i7 %add_ln813_2975"   --->   Operation 11722 'sext' 'sext_ln813_1752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2976 = add i8 %sext_ln813_1752, i8 %sext_ln813_1751"   --->   Operation 11723 'add' 'add_ln813_2976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11724 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2980 = add i8 %add_ln813_2979, i8 %add_ln813_2976"   --->   Operation 11724 'add' 'add_ln813_2980' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11725 [1/1] (0.00ns)   --->   "%sext_ln813_1755 = sext i7 %add_ln813_2981"   --->   Operation 11725 'sext' 'sext_ln813_1755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11726 [1/1] (1.11ns)   --->   "%add_ln813_2982 = add i7 %sext_ln17_794, i7 %sext_ln17_807"   --->   Operation 11726 'add' 'add_ln813_2982' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11727 [1/1] (0.00ns)   --->   "%sext_ln813_1756 = sext i7 %add_ln813_2982"   --->   Operation 11727 'sext' 'sext_ln813_1756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2983 = add i8 %sext_ln813_1756, i8 %sext_ln813_1755"   --->   Operation 11728 'add' 'add_ln813_2983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11729 [1/1] (0.00ns)   --->   "%sext_ln813_1758 = sext i7 %add_ln813_2985"   --->   Operation 11729 'sext' 'sext_ln813_1758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11730 [1/1] (1.20ns)   --->   "%add_ln813_2986 = add i8 %sext_ln813_1758, i8 %sext_ln813_1757"   --->   Operation 11730 'add' 'add_ln813_2986' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11731 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2987 = add i8 %add_ln813_2986, i8 %add_ln813_2983"   --->   Operation 11731 'add' 'add_ln813_2987' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2988 = add i8 %add_ln813_2987, i8 %add_ln813_2980"   --->   Operation 11732 'add' 'add_ln813_2988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11733 [1/1] (0.00ns)   --->   "%sext_ln813_1761 = sext i7 %add_ln813_2992"   --->   Operation 11733 'sext' 'sext_ln813_1761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11734 [1/1] (0.00ns)   --->   "%sext_ln813_1762 = sext i7 %add_ln813_2993"   --->   Operation 11734 'sext' 'sext_ln813_1762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11735 [1/1] (1.20ns)   --->   "%add_ln813_2994 = add i8 %sext_ln813_1762, i8 %sext_ln813_1761"   --->   Operation 11735 'add' 'add_ln813_2994' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2995 = add i8 %add_ln813_2994, i8 %add_ln813_2991"   --->   Operation 11736 'add' 'add_ln813_2995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11737 [1/1] (0.00ns)   --->   "%sext_ln813_1763 = sext i7 %add_ln813_2996"   --->   Operation 11737 'sext' 'sext_ln813_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11738 [1/1] (0.00ns)   --->   "%sext_ln813_1764 = sext i7 %add_ln813_2997"   --->   Operation 11738 'sext' 'sext_ln813_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2998 = add i8 %sext_ln813_1764, i8 %sext_ln813_1763"   --->   Operation 11739 'add' 'add_ln813_2998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11740 [1/1] (0.00ns)   --->   "%sext_ln813_1767 = sext i7 %add_ln813_3001"   --->   Operation 11740 'sext' 'sext_ln813_1767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11741 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3002 = add i8 %sext_ln813_1767, i8 %add_ln813_2998"   --->   Operation 11741 'add' 'add_ln813_3002' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11742 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3003 = add i8 %add_ln813_3002, i8 %add_ln813_2995"   --->   Operation 11742 'add' 'add_ln813_3003' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11743 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3004 = add i8 %add_ln813_3003, i8 %add_ln813_2988"   --->   Operation 11743 'add' 'add_ln813_3004' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11744 [1/1] (0.00ns)   --->   "%sext_ln813_1770 = sext i7 %add_ln813_3008"   --->   Operation 11744 'sext' 'sext_ln813_1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11745 [1/1] (0.00ns)   --->   "%sext_ln813_1773 = sext i7 %add_ln813_3011"   --->   Operation 11745 'sext' 'sext_ln813_1773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3012 = add i8 %sext_ln813_1773, i8 %sext_ln813_1770"   --->   Operation 11746 'add' 'add_ln813_3012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11747 [1/1] (0.00ns)   --->   "%sext_ln813_1776 = sext i7 %add_ln813_3015"   --->   Operation 11747 'sext' 'sext_ln813_1776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11748 [1/1] (0.00ns)   --->   "%sext_ln813_1779 = sext i7 %add_ln813_3018"   --->   Operation 11748 'sext' 'sext_ln813_1779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11749 [1/1] (1.20ns)   --->   "%add_ln813_3019 = add i8 %sext_ln813_1779, i8 %sext_ln813_1776"   --->   Operation 11749 'add' 'add_ln813_3019' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11750 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3020 = add i8 %add_ln813_3019, i8 %add_ln813_3012"   --->   Operation 11750 'add' 'add_ln813_3020' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11751 [1/1] (0.00ns)   --->   "%sext_ln813_1782 = sext i7 %add_ln813_3023"   --->   Operation 11751 'sext' 'sext_ln813_1782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11752 [1/1] (0.00ns)   --->   "%sext_ln813_1785 = sext i7 %add_ln813_3026"   --->   Operation 11752 'sext' 'sext_ln813_1785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3027 = add i8 %sext_ln813_1785, i8 %sext_ln813_1782"   --->   Operation 11753 'add' 'add_ln813_3027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11754 [1/1] (0.00ns)   --->   "%sext_ln813_1788 = sext i7 %add_ln813_3030"   --->   Operation 11754 'sext' 'sext_ln813_1788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11755 [1/1] (0.00ns)   --->   "%sext_ln813_1791 = sext i6 %add_ln813_3033"   --->   Operation 11755 'sext' 'sext_ln813_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11756 [1/1] (1.20ns)   --->   "%add_ln813_3034 = add i8 %sext_ln813_1791, i8 %sext_ln813_1788"   --->   Operation 11756 'add' 'add_ln813_3034' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11757 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3035 = add i8 %add_ln813_3034, i8 %add_ln813_3027"   --->   Operation 11757 'add' 'add_ln813_3035' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3036 = add i8 %add_ln813_3035, i8 %add_ln813_3020"   --->   Operation 11758 'add' 'add_ln813_3036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11759 [1/1] (0.00ns)   --->   "%sext_ln813_1794 = sext i6 %add_ln813_3039"   --->   Operation 11759 'sext' 'sext_ln813_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11760 [1/1] (0.00ns)   --->   "%sext_ln813_1797 = sext i6 %add_ln813_3042"   --->   Operation 11760 'sext' 'sext_ln813_1797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11761 [1/1] (1.11ns)   --->   "%add_ln813_3043 = add i7 %sext_ln813_1797, i7 %sext_ln813_1794"   --->   Operation 11761 'add' 'add_ln813_3043' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11762 [1/1] (0.00ns)   --->   "%sext_ln813_1798 = sext i7 %add_ln813_3043"   --->   Operation 11762 'sext' 'sext_ln813_1798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11763 [1/1] (0.00ns)   --->   "%sext_ln813_1801 = sext i6 %add_ln813_3046"   --->   Operation 11763 'sext' 'sext_ln813_1801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11764 [1/1] (0.00ns)   --->   "%sext_ln813_1804 = sext i6 %add_ln813_3049"   --->   Operation 11764 'sext' 'sext_ln813_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11765 [1/1] (1.11ns)   --->   "%add_ln813_3050 = add i7 %sext_ln813_1804, i7 %sext_ln813_1801"   --->   Operation 11765 'add' 'add_ln813_3050' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11766 [1/1] (0.00ns)   --->   "%sext_ln813_1805 = sext i7 %add_ln813_3050"   --->   Operation 11766 'sext' 'sext_ln813_1805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3051 = add i8 %sext_ln813_1805, i8 %sext_ln813_1798"   --->   Operation 11767 'add' 'add_ln813_3051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11768 [1/1] (0.00ns)   --->   "%sext_ln813_1812 = sext i7 %add_ln813_3058"   --->   Operation 11768 'sext' 'sext_ln813_1812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11769 [1/1] (0.00ns)   --->   "%sext_ln813_1820 = sext i7 %add_ln813_3066"   --->   Operation 11769 'sext' 'sext_ln813_1820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11770 [1/1] (1.20ns)   --->   "%add_ln813_3067 = add i8 %sext_ln813_1820, i8 %sext_ln813_1812"   --->   Operation 11770 'add' 'add_ln813_3067' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11771 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3068 = add i8 %add_ln813_3067, i8 %add_ln813_3051"   --->   Operation 11771 'add' 'add_ln813_3068' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11772 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3069 = add i8 %add_ln813_3068, i8 %add_ln813_3036"   --->   Operation 11772 'add' 'add_ln813_3069' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11773 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i7 %add_ln813_3073"   --->   Operation 11773 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11774 [1/1] (1.11ns)   --->   "%add_ln813_3074 = add i7 %sext_ln17_44, i7 %sext_ln17_70"   --->   Operation 11774 'add' 'add_ln813_3074' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11775 [1/1] (0.00ns)   --->   "%sext_ln813_1822 = sext i7 %add_ln813_3074"   --->   Operation 11775 'sext' 'sext_ln813_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3075 = add i8 %sext_ln813_1822, i8 %sext_ln813_26"   --->   Operation 11776 'add' 'add_ln813_3075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11777 [1/1] (1.11ns)   --->   "%add_ln813_3076 = add i7 %sext_ln17_86, i7 %sext_ln17_131"   --->   Operation 11777 'add' 'add_ln813_3076' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11778 [1/1] (0.00ns)   --->   "%sext_ln813_1823 = sext i7 %add_ln813_3076"   --->   Operation 11778 'sext' 'sext_ln813_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11779 [1/1] (1.11ns)   --->   "%add_ln813_3077 = add i7 %sext_ln17_163, i7 %sext_ln17_210"   --->   Operation 11779 'add' 'add_ln813_3077' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11780 [1/1] (0.00ns)   --->   "%sext_ln813_1824 = sext i7 %add_ln813_3077"   --->   Operation 11780 'sext' 'sext_ln813_1824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11781 [1/1] (1.20ns)   --->   "%add_ln813_3078 = add i8 %sext_ln813_1824, i8 %sext_ln813_1823"   --->   Operation 11781 'add' 'add_ln813_3078' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11782 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3079 = add i8 %add_ln813_3078, i8 %add_ln813_3075"   --->   Operation 11782 'add' 'add_ln813_3079' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11783 [1/1] (1.11ns)   --->   "%add_ln813_3080 = add i7 %sext_ln17_246, i7 %sext_ln17_261"   --->   Operation 11783 'add' 'add_ln813_3080' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11784 [1/1] (0.00ns)   --->   "%sext_ln813_1825 = sext i7 %add_ln813_3080"   --->   Operation 11784 'sext' 'sext_ln813_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11785 [1/1] (1.11ns)   --->   "%add_ln813_3081 = add i7 %sext_ln17_271, i7 %sext_ln17_291"   --->   Operation 11785 'add' 'add_ln813_3081' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11786 [1/1] (0.00ns)   --->   "%sext_ln813_1826 = sext i7 %add_ln813_3081"   --->   Operation 11786 'sext' 'sext_ln813_1826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3082 = add i8 %sext_ln813_1826, i8 %sext_ln813_1825"   --->   Operation 11787 'add' 'add_ln813_3082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11788 [1/1] (1.11ns)   --->   "%add_ln813_3083 = add i7 %sext_ln17_301, i7 %sext_ln17_343"   --->   Operation 11788 'add' 'add_ln813_3083' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11789 [1/1] (0.00ns)   --->   "%sext_ln813_1827 = sext i7 %add_ln813_3083"   --->   Operation 11789 'sext' 'sext_ln813_1827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11790 [1/1] (1.11ns)   --->   "%add_ln813_3084 = add i7 %sext_ln17_353, i7 %sext_ln17_364"   --->   Operation 11790 'add' 'add_ln813_3084' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11791 [1/1] (0.00ns)   --->   "%sext_ln813_1828 = sext i7 %add_ln813_3084"   --->   Operation 11791 'sext' 'sext_ln813_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11792 [1/1] (1.20ns)   --->   "%add_ln813_3085 = add i8 %sext_ln813_1828, i8 %sext_ln813_1827"   --->   Operation 11792 'add' 'add_ln813_3085' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11793 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3086 = add i8 %add_ln813_3085, i8 %add_ln813_3082"   --->   Operation 11793 'add' 'add_ln813_3086' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11794 [1/1] (1.11ns)   --->   "%add_ln813_3088 = add i7 %sext_ln17_430, i7 %sext_ln17_442"   --->   Operation 11794 'add' 'add_ln813_3088' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11795 [1/1] (0.00ns)   --->   "%sext_ln813_1829 = sext i7 %add_ln813_3088"   --->   Operation 11795 'sext' 'sext_ln813_1829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11796 [1/1] (1.11ns)   --->   "%add_ln813_3089 = add i7 %sext_ln17_468, i7 %sext_ln17_503"   --->   Operation 11796 'add' 'add_ln813_3089' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11797 [1/1] (0.00ns)   --->   "%sext_ln813_1830 = sext i7 %add_ln813_3089"   --->   Operation 11797 'sext' 'sext_ln813_1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11798 [1/1] (1.20ns)   --->   "%add_ln813_3090 = add i8 %sext_ln813_1830, i8 %sext_ln813_1829"   --->   Operation 11798 'add' 'add_ln813_3090' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11799 [1/1] (1.11ns)   --->   "%add_ln813_3091 = add i7 %sext_ln17_525, i7 %sext_ln17_534"   --->   Operation 11799 'add' 'add_ln813_3091' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11800 [1/1] (0.00ns)   --->   "%sext_ln813_1831 = sext i7 %add_ln813_3091"   --->   Operation 11800 'sext' 'sext_ln813_1831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11801 [1/1] (1.11ns)   --->   "%add_ln813_3092 = add i7 %sext_ln17_555, i7 %sext_ln17_567"   --->   Operation 11801 'add' 'add_ln813_3092' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11802 [1/1] (0.00ns)   --->   "%sext_ln813_1832 = sext i7 %add_ln813_3092"   --->   Operation 11802 'sext' 'sext_ln813_1832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11803 [1/1] (1.20ns)   --->   "%add_ln813_3093 = add i8 %sext_ln813_1832, i8 %sext_ln813_1831"   --->   Operation 11803 'add' 'add_ln813_3093' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3094 = add i8 %add_ln813_3093, i8 %add_ln813_3090"   --->   Operation 11804 'add' 'add_ln813_3094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11805 [1/1] (1.11ns)   --->   "%add_ln813_3095 = add i7 %sext_ln17_584, i7 %sext_ln17_605"   --->   Operation 11805 'add' 'add_ln813_3095' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11806 [1/1] (0.00ns)   --->   "%sext_ln813_1833 = sext i7 %add_ln813_3095"   --->   Operation 11806 'sext' 'sext_ln813_1833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11807 [1/1] (1.11ns)   --->   "%add_ln813_3096 = add i7 %sext_ln17_623, i7 %sext_ln17_626"   --->   Operation 11807 'add' 'add_ln813_3096' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11808 [1/1] (0.00ns)   --->   "%sext_ln813_1834 = sext i7 %add_ln813_3096"   --->   Operation 11808 'sext' 'sext_ln813_1834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3097 = add i8 %sext_ln813_1834, i8 %sext_ln813_1833"   --->   Operation 11809 'add' 'add_ln813_3097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11810 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3101 = add i8 %add_ln813_3100, i8 %add_ln813_3097"   --->   Operation 11810 'add' 'add_ln813_3101' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11811 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3102 = add i8 %add_ln813_3101, i8 %add_ln813_3094"   --->   Operation 11811 'add' 'add_ln813_3102' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11812 [1/1] (1.11ns)   --->   "%add_ln813_3104 = add i7 %sext_ln17_743, i7 %sext_ln17_784"   --->   Operation 11812 'add' 'add_ln813_3104' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11813 [1/1] (0.00ns)   --->   "%sext_ln813_1837 = sext i7 %add_ln813_3104"   --->   Operation 11813 'sext' 'sext_ln813_1837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3105 = add i8 %sext_ln813_1757, i8 %sext_ln813_1837"   --->   Operation 11814 'add' 'add_ln813_3105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11815 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3108 = add i8 %add_ln813_3107, i8 %add_ln813_3105"   --->   Operation 11815 'add' 'add_ln813_3108' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11816 [1/1] (0.00ns)   --->   "%sext_ln813_1839 = sext i7 %add_ln813_3109"   --->   Operation 11816 'sext' 'sext_ln813_1839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3110 = add i8 %sext_ln813_1839, i8 %sext_ln813_1063"   --->   Operation 11817 'add' 'add_ln813_3110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11818 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3114 = add i8 %add_ln813_3113, i8 %add_ln813_3110"   --->   Operation 11818 'add' 'add_ln813_3114' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3115 = add i8 %add_ln813_3114, i8 %add_ln813_3108"   --->   Operation 11819 'add' 'add_ln813_3115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11820 [1/1] (0.00ns)   --->   "%sext_ln813_1842 = sext i7 %add_ln813_3116"   --->   Operation 11820 'sext' 'sext_ln813_1842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11821 [1/1] (0.00ns)   --->   "%sext_ln813_1843 = sext i7 %add_ln813_3117"   --->   Operation 11821 'sext' 'sext_ln813_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11822 [1/1] (1.20ns)   --->   "%add_ln813_3118 = add i8 %sext_ln813_1843, i8 %sext_ln813_1842"   --->   Operation 11822 'add' 'add_ln813_3118' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3122 = add i8 %add_ln813_3121, i8 %add_ln813_3118"   --->   Operation 11823 'add' 'add_ln813_3122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11824 [1/1] (0.00ns)   --->   "%sext_ln813_1846 = sext i7 %add_ln813_3123"   --->   Operation 11824 'sext' 'sext_ln813_1846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11825 [1/1] (0.00ns)   --->   "%sext_ln813_1847 = sext i6 %add_ln813_3124"   --->   Operation 11825 'sext' 'sext_ln813_1847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3125 = add i8 %sext_ln813_1847, i8 %sext_ln813_1846"   --->   Operation 11826 'add' 'add_ln813_3125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11827 [1/1] (0.00ns)   --->   "%sext_ln813_1850 = sext i7 %add_ln813_3128"   --->   Operation 11827 'sext' 'sext_ln813_1850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11828 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3129 = add i8 %sext_ln813_1850, i8 %add_ln813_3125"   --->   Operation 11828 'add' 'add_ln813_3129' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11829 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3130 = add i8 %add_ln813_3129, i8 %add_ln813_3122"   --->   Operation 11829 'add' 'add_ln813_3130' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11830 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3131 = add i8 %add_ln813_3130, i8 %add_ln813_3115"   --->   Operation 11830 'add' 'add_ln813_3131' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11831 [1/1] (0.00ns)   --->   "%sext_ln813_1853 = sext i7 %add_ln813_3135"   --->   Operation 11831 'sext' 'sext_ln813_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11832 [1/1] (0.00ns)   --->   "%sext_ln813_1856 = sext i7 %add_ln813_3138"   --->   Operation 11832 'sext' 'sext_ln813_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3139 = add i8 %sext_ln813_1856, i8 %sext_ln813_1853"   --->   Operation 11833 'add' 'add_ln813_3139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11834 [1/1] (0.00ns)   --->   "%sext_ln813_1857 = sext i7 %add_ln813_3140"   --->   Operation 11834 'sext' 'sext_ln813_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11835 [1/1] (0.00ns)   --->   "%sext_ln813_1860 = sext i7 %add_ln813_3143"   --->   Operation 11835 'sext' 'sext_ln813_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11836 [1/1] (1.20ns)   --->   "%add_ln813_3144 = add i8 %sext_ln813_1860, i8 %sext_ln813_1857"   --->   Operation 11836 'add' 'add_ln813_3144' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11837 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3145 = add i8 %add_ln813_3144, i8 %add_ln813_3139"   --->   Operation 11837 'add' 'add_ln813_3145' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11838 [1/1] (0.00ns)   --->   "%sext_ln813_1862 = sext i7 %add_ln813_3147"   --->   Operation 11838 'sext' 'sext_ln813_1862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11839 [1/1] (0.00ns)   --->   "%sext_ln813_1865 = sext i7 %add_ln813_3150"   --->   Operation 11839 'sext' 'sext_ln813_1865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3151 = add i8 %sext_ln813_1865, i8 %sext_ln813_1862"   --->   Operation 11840 'add' 'add_ln813_3151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11841 [1/1] (0.00ns)   --->   "%sext_ln813_1867 = sext i6 %add_ln813_3153"   --->   Operation 11841 'sext' 'sext_ln813_1867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11842 [1/1] (0.00ns)   --->   "%sext_ln813_1870 = sext i6 %add_ln813_3156"   --->   Operation 11842 'sext' 'sext_ln813_1870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11843 [1/1] (1.11ns)   --->   "%add_ln813_3157 = add i7 %sext_ln813_1870, i7 %sext_ln813_1867"   --->   Operation 11843 'add' 'add_ln813_3157' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11844 [1/1] (0.00ns)   --->   "%sext_ln813_1871 = sext i7 %add_ln813_3157"   --->   Operation 11844 'sext' 'sext_ln813_1871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11845 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3158 = add i8 %sext_ln813_1871, i8 %add_ln813_3151"   --->   Operation 11845 'add' 'add_ln813_3158' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3159 = add i8 %add_ln813_3158, i8 %add_ln813_3145"   --->   Operation 11846 'add' 'add_ln813_3159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11847 [1/1] (0.00ns)   --->   "%sext_ln813_1874 = sext i6 %add_ln813_3162"   --->   Operation 11847 'sext' 'sext_ln813_1874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11848 [1/1] (0.00ns)   --->   "%sext_ln813_1876 = sext i6 %add_ln813_3164"   --->   Operation 11848 'sext' 'sext_ln813_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11849 [1/1] (1.11ns)   --->   "%add_ln813_3165 = add i7 %sext_ln813_1876, i7 %sext_ln813_1874"   --->   Operation 11849 'add' 'add_ln813_3165' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11850 [1/1] (0.00ns)   --->   "%sext_ln813_1877 = sext i7 %add_ln813_3165"   --->   Operation 11850 'sext' 'sext_ln813_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11851 [1/1] (0.00ns)   --->   "%sext_ln813_1879 = sext i6 %add_ln813_3167"   --->   Operation 11851 'sext' 'sext_ln813_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11852 [1/1] (0.00ns)   --->   "%sext_ln813_1882 = sext i6 %add_ln813_3170"   --->   Operation 11852 'sext' 'sext_ln813_1882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11853 [1/1] (1.11ns)   --->   "%add_ln813_3171 = add i7 %sext_ln813_1882, i7 %sext_ln813_1879"   --->   Operation 11853 'add' 'add_ln813_3171' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11854 [1/1] (0.00ns)   --->   "%sext_ln813_1883 = sext i7 %add_ln813_3171"   --->   Operation 11854 'sext' 'sext_ln813_1883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3172 = add i8 %sext_ln813_1883, i8 %sext_ln813_1877"   --->   Operation 11855 'add' 'add_ln813_3172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11856 [1/1] (0.00ns)   --->   "%sext_ln813_1897 = sext i7 %add_ln813_3185"   --->   Operation 11856 'sext' 'sext_ln813_1897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11857 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3186 = add i8 %sext_ln813_1897, i8 %add_ln813_3172"   --->   Operation 11857 'add' 'add_ln813_3186' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11858 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3187 = add i8 %add_ln813_3186, i8 %add_ln813_3159"   --->   Operation 11858 'add' 'add_ln813_3187' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11859 [1/1] (1.28ns)   --->   "%add_ln813_3191 = add i8 %mult_V_872, i8 %mult_V_1128"   --->   Operation 11859 'add' 'add_ln813_3191' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3192 = add i8 %add_ln813_3191, i8 %add_ln813_3190"   --->   Operation 11860 'add' 'add_ln813_3192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3193 = add i8 %mult_V_1321, i8 %mult_V_1356"   --->   Operation 11861 'add' 'add_ln813_3193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11862 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3195 = add i8 %add_ln813_3194, i8 %add_ln813_3193"   --->   Operation 11862 'add' 'add_ln813_3195' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11863 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3196 = add i8 %add_ln813_3195, i8 %add_ln813_3192"   --->   Operation 11863 'add' 'add_ln813_3196' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3199 = add i8 %add_ln813_3198, i8 %add_ln813_3197"   --->   Operation 11864 'add' 'add_ln813_3199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11865 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3203 = add i8 %add_ln813_3202, i8 %add_ln813_3199"   --->   Operation 11865 'add' 'add_ln813_3203' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11866 [1/1] (1.11ns)   --->   "%add_ln813_3212 = add i7 %sext_ln17_40, i7 %sext_ln17_176"   --->   Operation 11866 'add' 'add_ln813_3212' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11867 [1/1] (0.00ns)   --->   "%sext_ln813_1899 = sext i7 %add_ln813_3212"   --->   Operation 11867 'sext' 'sext_ln813_1899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11868 [1/1] (1.11ns)   --->   "%add_ln813_3213 = add i7 %sext_ln17_180, i7 %sext_ln17_199"   --->   Operation 11868 'add' 'add_ln813_3213' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11869 [1/1] (0.00ns)   --->   "%sext_ln813_1900 = sext i7 %add_ln813_3213"   --->   Operation 11869 'sext' 'sext_ln813_1900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3214 = add i8 %sext_ln813_1900, i8 %sext_ln813_1899"   --->   Operation 11870 'add' 'add_ln813_3214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11871 [1/1] (1.11ns)   --->   "%add_ln813_3215 = add i7 %sext_ln17_212, i7 %sext_ln17_307"   --->   Operation 11871 'add' 'add_ln813_3215' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11872 [1/1] (0.00ns)   --->   "%sext_ln813_1901 = sext i7 %add_ln813_3215"   --->   Operation 11872 'sext' 'sext_ln813_1901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11873 [1/1] (1.11ns)   --->   "%add_ln813_3216 = add i7 %sext_ln17_430, i7 %sext_ln17_440"   --->   Operation 11873 'add' 'add_ln813_3216' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11874 [1/1] (0.00ns)   --->   "%sext_ln813_1902 = sext i7 %add_ln813_3216"   --->   Operation 11874 'sext' 'sext_ln813_1902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3217 = add i8 %sext_ln813_1902, i8 %sext_ln818_75"   --->   Operation 11875 'add' 'add_ln813_3217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11876 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3218 = add i8 %add_ln813_3217, i8 %sext_ln813_1901"   --->   Operation 11876 'add' 'add_ln813_3218' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11877 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3219 = add i8 %add_ln813_3218, i8 %add_ln813_3214"   --->   Operation 11877 'add' 'add_ln813_3219' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11878 [1/1] (1.11ns)   --->   "%add_ln813_3222 = add i7 %sext_ln17_482, i7 %sext_ln17_496"   --->   Operation 11878 'add' 'add_ln813_3222' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11879 [1/1] (0.00ns)   --->   "%sext_ln813_1903 = sext i7 %add_ln813_3222"   --->   Operation 11879 'sext' 'sext_ln813_1903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11880 [1/1] (1.11ns)   --->   "%add_ln813_3223 = add i7 %sext_ln17_521, i7 %sext_ln17_548"   --->   Operation 11880 'add' 'add_ln813_3223' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11881 [1/1] (0.00ns)   --->   "%sext_ln813_1904 = sext i7 %add_ln813_3223"   --->   Operation 11881 'sext' 'sext_ln813_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3224 = add i8 %sext_ln813_1904, i8 %sext_ln813_1903"   --->   Operation 11882 'add' 'add_ln813_3224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11883 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3228 = add i8 %add_ln813_3227, i8 %add_ln813_3224"   --->   Operation 11883 'add' 'add_ln813_3228' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11884 [1/1] (0.00ns)   --->   "%sext_ln813_1907 = sext i7 %add_ln813_3229"   --->   Operation 11884 'sext' 'sext_ln813_1907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3230 = add i8 %sext_ln813_658, i8 %sext_ln813_1907"   --->   Operation 11885 'add' 'add_ln813_3230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11886 [1/1] (0.00ns)   --->   "%sext_ln813_1908 = sext i7 %add_ln813_3231"   --->   Operation 11886 'sext' 'sext_ln813_1908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11887 [1/1] (1.20ns)   --->   "%add_ln813_3232 = add i8 %sext_ln813_1476, i8 %sext_ln813_1908"   --->   Operation 11887 'add' 'add_ln813_3232' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11888 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3233 = add i8 %add_ln813_3232, i8 %add_ln813_3230"   --->   Operation 11888 'add' 'add_ln813_3233' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3234 = add i8 %add_ln813_3233, i8 %add_ln813_3228"   --->   Operation 11889 'add' 'add_ln813_3234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3241 = add i8 %add_ln813_3240, i8 %add_ln813_3237"   --->   Operation 11890 'add' 'add_ln813_3241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11891 [1/1] (0.00ns)   --->   "%sext_ln813_1913 = sext i7 %add_ln813_3242"   --->   Operation 11891 'sext' 'sext_ln813_1913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11892 [1/1] (0.00ns)   --->   "%sext_ln813_1914 = sext i6 %add_ln813_3243"   --->   Operation 11892 'sext' 'sext_ln813_1914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3244 = add i8 %sext_ln813_1914, i8 %sext_ln813_1913"   --->   Operation 11893 'add' 'add_ln813_3244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11894 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3249 = add i8 %add_ln813_3248, i8 %add_ln813_3244"   --->   Operation 11894 'add' 'add_ln813_3249' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11895 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3250 = add i8 %add_ln813_3249, i8 %add_ln813_3241"   --->   Operation 11895 'add' 'add_ln813_3250' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11896 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3251 = add i8 %add_ln813_3250, i8 %add_ln813_3234"   --->   Operation 11896 'add' 'add_ln813_3251' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11897 [1/1] (0.00ns)   --->   "%sext_ln813_1919 = sext i7 %add_ln813_3254"   --->   Operation 11897 'sext' 'sext_ln813_1919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11898 [1/1] (0.00ns)   --->   "%sext_ln813_1922 = sext i7 %add_ln813_3257"   --->   Operation 11898 'sext' 'sext_ln813_1922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3258 = add i8 %sext_ln813_1922, i8 %sext_ln813_1919"   --->   Operation 11899 'add' 'add_ln813_3258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11900 [1/1] (0.00ns)   --->   "%sext_ln813_1925 = sext i7 %add_ln813_3261"   --->   Operation 11900 'sext' 'sext_ln813_1925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11901 [1/1] (0.00ns)   --->   "%sext_ln813_1928 = sext i7 %add_ln813_3264"   --->   Operation 11901 'sext' 'sext_ln813_1928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11902 [1/1] (1.20ns)   --->   "%add_ln813_3265 = add i8 %sext_ln813_1928, i8 %sext_ln813_1925"   --->   Operation 11902 'add' 'add_ln813_3265' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11903 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3266 = add i8 %add_ln813_3265, i8 %add_ln813_3258"   --->   Operation 11903 'add' 'add_ln813_3266' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11904 [1/1] (0.00ns)   --->   "%sext_ln813_1931 = sext i7 %add_ln813_3269"   --->   Operation 11904 'sext' 'sext_ln813_1931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11905 [1/1] (0.00ns)   --->   "%sext_ln813_1934 = sext i6 %add_ln813_3272"   --->   Operation 11905 'sext' 'sext_ln813_1934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3273 = add i8 %sext_ln813_1934, i8 %sext_ln813_1931"   --->   Operation 11906 'add' 'add_ln813_3273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11907 [1/1] (0.00ns)   --->   "%sext_ln813_1937 = sext i6 %add_ln813_3276"   --->   Operation 11907 'sext' 'sext_ln813_1937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11908 [1/1] (0.00ns)   --->   "%sext_ln813_1938 = sext i5 %add_ln813_3277"   --->   Operation 11908 'sext' 'sext_ln813_1938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11909 [1/1] (0.00ns)   --->   "%sext_ln813_1940 = sext i6 %add_ln813_3279"   --->   Operation 11909 'sext' 'sext_ln813_1940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11910 [1/1] (1.11ns)   --->   "%add_ln813_3280 = add i7 %sext_ln813_1940, i7 %sext_ln813_1938"   --->   Operation 11910 'add' 'add_ln813_3280' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11911 [1/1] (0.00ns)   --->   "%sext_ln813_1941 = sext i7 %add_ln813_3280"   --->   Operation 11911 'sext' 'sext_ln813_1941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11912 [1/1] (1.20ns)   --->   "%add_ln813_3281 = add i8 %sext_ln813_1941, i8 %sext_ln813_1937"   --->   Operation 11912 'add' 'add_ln813_3281' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11913 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3282 = add i8 %add_ln813_3281, i8 %add_ln813_3273"   --->   Operation 11913 'add' 'add_ln813_3282' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11914 [1/1] (0.00ns)   --->   "%sext_ln813_1944 = sext i6 %add_ln813_3286"   --->   Operation 11914 'sext' 'sext_ln813_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11915 [1/1] (0.00ns)   --->   "%sext_ln813_1947 = sext i6 %add_ln813_3289"   --->   Operation 11915 'sext' 'sext_ln813_1947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11916 [1/1] (1.11ns)   --->   "%add_ln813_3290 = add i7 %sext_ln813_1947, i7 %sext_ln813_1944"   --->   Operation 11916 'add' 'add_ln813_3290' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11917 [1/1] (0.00ns)   --->   "%sext_ln813_1948 = sext i7 %add_ln813_3290"   --->   Operation 11917 'sext' 'sext_ln813_1948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11918 [1/1] (0.00ns)   --->   "%sext_ln813_1951 = sext i6 %add_ln813_3293"   --->   Operation 11918 'sext' 'sext_ln813_1951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11919 [1/1] (0.00ns)   --->   "%sext_ln813_1954 = sext i6 %add_ln813_3296"   --->   Operation 11919 'sext' 'sext_ln813_1954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11920 [1/1] (1.11ns)   --->   "%add_ln813_3297 = add i7 %sext_ln813_1954, i7 %sext_ln813_1951"   --->   Operation 11920 'add' 'add_ln813_3297' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11921 [1/1] (0.00ns)   --->   "%sext_ln813_1955 = sext i7 %add_ln813_3297"   --->   Operation 11921 'sext' 'sext_ln813_1955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3298 = add i8 %sext_ln813_1955, i8 %sext_ln813_1948"   --->   Operation 11922 'add' 'add_ln813_3298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11923 [1/1] (0.00ns)   --->   "%sext_ln813_1958 = sext i6 %add_ln813_3301"   --->   Operation 11923 'sext' 'sext_ln813_1958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11924 [1/1] (0.00ns)   --->   "%sext_ln813_1961 = sext i6 %add_ln813_3304"   --->   Operation 11924 'sext' 'sext_ln813_1961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11925 [1/1] (1.11ns)   --->   "%add_ln813_3305 = add i7 %sext_ln813_1961, i7 %sext_ln813_1958"   --->   Operation 11925 'add' 'add_ln813_3305' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11926 [1/1] (0.00ns)   --->   "%sext_ln813_1962 = sext i7 %add_ln813_3305"   --->   Operation 11926 'sext' 'sext_ln813_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11927 [1/1] (0.00ns)   --->   "%sext_ln813_1970 = sext i7 %add_ln813_3313"   --->   Operation 11927 'sext' 'sext_ln813_1970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11928 [1/1] (1.20ns)   --->   "%add_ln813_3314 = add i8 %sext_ln813_1970, i8 %sext_ln813_1962"   --->   Operation 11928 'add' 'add_ln813_3314' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11929 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3315 = add i8 %add_ln813_3314, i8 %add_ln813_3298"   --->   Operation 11929 'add' 'add_ln813_3315' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11930 [1/1] (1.11ns)   --->   "%add_ln813_3318 = add i7 %sext_ln17_86, i7 %sext_ln17_124"   --->   Operation 11930 'add' 'add_ln813_3318' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11931 [1/1] (0.00ns)   --->   "%sext_ln813_1971 = sext i7 %add_ln813_3318"   --->   Operation 11931 'sext' 'sext_ln813_1971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11932 [1/1] (1.11ns)   --->   "%add_ln813_3319 = add i7 %sext_ln17_134, i7 %sext_ln17_176"   --->   Operation 11932 'add' 'add_ln813_3319' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11933 [1/1] (0.00ns)   --->   "%sext_ln813_1972 = sext i7 %add_ln813_3319"   --->   Operation 11933 'sext' 'sext_ln813_1972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3320 = add i8 %sext_ln813_1972, i8 %sext_ln813_1971"   --->   Operation 11934 'add' 'add_ln813_3320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11935 [1/1] (1.11ns)   --->   "%add_ln813_3321 = add i7 %sext_ln17_211, i7 %sext_ln17_266"   --->   Operation 11935 'add' 'add_ln813_3321' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11936 [1/1] (0.00ns)   --->   "%sext_ln813_1973 = sext i7 %add_ln813_3321"   --->   Operation 11936 'sext' 'sext_ln813_1973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11937 [1/1] (1.11ns)   --->   "%add_ln813_3322 = add i7 %sext_ln17_277, i7 %sext_ln17_296"   --->   Operation 11937 'add' 'add_ln813_3322' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11938 [1/1] (0.00ns)   --->   "%sext_ln813_1974 = sext i7 %add_ln813_3322"   --->   Operation 11938 'sext' 'sext_ln813_1974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11939 [1/1] (1.20ns)   --->   "%add_ln813_3323 = add i8 %sext_ln813_1974, i8 %sext_ln813_1973"   --->   Operation 11939 'add' 'add_ln813_3323' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11940 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3324 = add i8 %add_ln813_3323, i8 %add_ln813_3320"   --->   Operation 11940 'add' 'add_ln813_3324' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11941 [1/1] (1.11ns)   --->   "%add_ln813_3325 = add i7 %sext_ln17_312, i7 %sext_ln17_345"   --->   Operation 11941 'add' 'add_ln813_3325' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11942 [1/1] (0.00ns)   --->   "%sext_ln813_1975 = sext i7 %add_ln813_3325"   --->   Operation 11942 'sext' 'sext_ln813_1975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11943 [1/1] (1.11ns)   --->   "%add_ln813_3326 = add i7 %sext_ln17_382, i7 %sext_ln17_389"   --->   Operation 11943 'add' 'add_ln813_3326' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11944 [1/1] (0.00ns)   --->   "%sext_ln813_1976 = sext i7 %add_ln813_3326"   --->   Operation 11944 'sext' 'sext_ln813_1976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3327 = add i8 %sext_ln813_1976, i8 %sext_ln813_1975"   --->   Operation 11945 'add' 'add_ln813_3327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11946 [1/1] (1.11ns)   --->   "%add_ln813_3328 = add i7 %sext_ln17_424, i7 %sext_ln17_477"   --->   Operation 11946 'add' 'add_ln813_3328' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11947 [1/1] (0.00ns)   --->   "%sext_ln813_1977 = sext i7 %add_ln813_3328"   --->   Operation 11947 'sext' 'sext_ln813_1977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11948 [1/1] (1.11ns)   --->   "%add_ln813_3329 = add i7 %sext_ln17_480, i7 %sext_ln17_534"   --->   Operation 11948 'add' 'add_ln813_3329' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11949 [1/1] (0.00ns)   --->   "%sext_ln813_1978 = sext i7 %add_ln813_3329"   --->   Operation 11949 'sext' 'sext_ln813_1978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11950 [1/1] (1.20ns)   --->   "%add_ln813_3330 = add i8 %sext_ln813_1978, i8 %sext_ln813_1977"   --->   Operation 11950 'add' 'add_ln813_3330' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11951 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3331 = add i8 %add_ln813_3330, i8 %add_ln813_3327"   --->   Operation 11951 'add' 'add_ln813_3331' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11952 [1/1] (1.11ns)   --->   "%add_ln813_3333 = add i7 %sext_ln17_537, i7 %sext_ln17_556"   --->   Operation 11952 'add' 'add_ln813_3333' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11953 [1/1] (0.00ns)   --->   "%sext_ln813_1979 = sext i7 %add_ln813_3333"   --->   Operation 11953 'sext' 'sext_ln813_1979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11954 [1/1] (1.11ns)   --->   "%add_ln813_3334 = add i7 %sext_ln17_617, i7 %sext_ln17_630"   --->   Operation 11954 'add' 'add_ln813_3334' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11955 [1/1] (0.00ns)   --->   "%sext_ln813_1980 = sext i7 %add_ln813_3334"   --->   Operation 11955 'sext' 'sext_ln813_1980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11956 [1/1] (1.20ns)   --->   "%add_ln813_3335 = add i8 %sext_ln813_1980, i8 %sext_ln813_1979"   --->   Operation 11956 'add' 'add_ln813_3335' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11957 [1/1] (1.11ns)   --->   "%add_ln813_3336 = add i7 %sext_ln17_640, i7 %sext_ln17_659"   --->   Operation 11957 'add' 'add_ln813_3336' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11958 [1/1] (0.00ns)   --->   "%sext_ln813_1981 = sext i7 %add_ln813_3336"   --->   Operation 11958 'sext' 'sext_ln813_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11959 [1/1] (1.11ns)   --->   "%add_ln813_3337 = add i7 %sext_ln17_660, i7 %sext_ln17_671"   --->   Operation 11959 'add' 'add_ln813_3337' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11960 [1/1] (0.00ns)   --->   "%sext_ln813_1982 = sext i7 %add_ln813_3337"   --->   Operation 11960 'sext' 'sext_ln813_1982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11961 [1/1] (1.20ns)   --->   "%add_ln813_3338 = add i8 %sext_ln813_1982, i8 %sext_ln813_1981"   --->   Operation 11961 'add' 'add_ln813_3338' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3339 = add i8 %add_ln813_3338, i8 %add_ln813_3335"   --->   Operation 11962 'add' 'add_ln813_3339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11963 [1/1] (1.11ns)   --->   "%add_ln813_3340 = add i7 %sext_ln17_694, i7 %sext_ln17_709"   --->   Operation 11963 'add' 'add_ln813_3340' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11964 [1/1] (0.00ns)   --->   "%sext_ln813_1983 = sext i7 %add_ln813_3340"   --->   Operation 11964 'sext' 'sext_ln813_1983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11965 [1/1] (1.11ns)   --->   "%add_ln813_3341 = add i7 %sext_ln17_728, i7 %sext_ln17_732"   --->   Operation 11965 'add' 'add_ln813_3341' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11966 [1/1] (0.00ns)   --->   "%sext_ln813_1984 = sext i7 %add_ln813_3341"   --->   Operation 11966 'sext' 'sext_ln813_1984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3342 = add i8 %sext_ln813_1984, i8 %sext_ln813_1983"   --->   Operation 11967 'add' 'add_ln813_3342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11968 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3346 = add i8 %add_ln813_3345, i8 %add_ln813_3342"   --->   Operation 11968 'add' 'add_ln813_3346' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11969 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3347 = add i8 %add_ln813_3346, i8 %add_ln813_3339"   --->   Operation 11969 'add' 'add_ln813_3347' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11970 [1/1] (1.11ns)   --->   "%add_ln813_3349 = add i7 %sext_ln17_864, i7 %sext_ln17_913"   --->   Operation 11970 'add' 'add_ln813_3349' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11971 [1/1] (0.00ns)   --->   "%sext_ln813_1986 = sext i7 %add_ln813_3349"   --->   Operation 11971 'sext' 'sext_ln813_1986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11972 [1/1] (0.00ns)   --->   "%sext_ln813_1987 = sext i7 %add_ln813_3350"   --->   Operation 11972 'sext' 'sext_ln813_1987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3351 = add i8 %sext_ln813_1987, i8 %sext_ln813_1986"   --->   Operation 11973 'add' 'add_ln813_3351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11974 [1/1] (0.00ns)   --->   "%sext_ln813_1988 = sext i7 %add_ln813_3352"   --->   Operation 11974 'sext' 'sext_ln813_1988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11975 [1/1] (0.00ns)   --->   "%sext_ln813_1989 = sext i7 %add_ln813_3353"   --->   Operation 11975 'sext' 'sext_ln813_1989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11976 [1/1] (1.20ns)   --->   "%add_ln813_3354 = add i8 %sext_ln813_1989, i8 %sext_ln813_1988"   --->   Operation 11976 'add' 'add_ln813_3354' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11977 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3355 = add i8 %add_ln813_3354, i8 %add_ln813_3351"   --->   Operation 11977 'add' 'add_ln813_3355' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11978 [1/1] (0.00ns)   --->   "%sext_ln813_1990 = sext i7 %add_ln813_3356"   --->   Operation 11978 'sext' 'sext_ln813_1990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11979 [1/1] (0.00ns)   --->   "%sext_ln813_1991 = sext i7 %add_ln813_3357"   --->   Operation 11979 'sext' 'sext_ln813_1991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3358 = add i8 %sext_ln813_1991, i8 %sext_ln813_1990"   --->   Operation 11980 'add' 'add_ln813_3358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11981 [1/1] (0.00ns)   --->   "%sext_ln813_1992 = sext i7 %add_ln813_3359"   --->   Operation 11981 'sext' 'sext_ln813_1992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11982 [1/1] (0.00ns)   --->   "%sext_ln813_1993 = sext i7 %add_ln813_3360"   --->   Operation 11982 'sext' 'sext_ln813_1993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3361 = add i8 %sext_ln813_1993, i8 %sext_ln818_254"   --->   Operation 11983 'add' 'add_ln813_3361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11984 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3362 = add i8 %add_ln813_3361, i8 %sext_ln813_1992"   --->   Operation 11984 'add' 'add_ln813_3362' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11985 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3363 = add i8 %add_ln813_3362, i8 %add_ln813_3358"   --->   Operation 11985 'add' 'add_ln813_3363' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3364 = add i8 %add_ln813_3363, i8 %add_ln813_3355"   --->   Operation 11986 'add' 'add_ln813_3364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3371 = add i8 %add_ln813_3370, i8 %add_ln813_3367"   --->   Operation 11987 'add' 'add_ln813_3371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11988 [1/1] (0.00ns)   --->   "%sext_ln813_2000 = sext i7 %add_ln813_3374"   --->   Operation 11988 'sext' 'sext_ln813_2000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11989 [1/1] (0.00ns)   --->   "%sext_ln813_2001 = sext i6 %add_ln813_3375"   --->   Operation 11989 'sext' 'sext_ln813_2001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11990 [1/1] (0.00ns)   --->   "%sext_ln813_2003 = sext i7 %add_ln813_3377"   --->   Operation 11990 'sext' 'sext_ln813_2003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3378 = add i8 %sext_ln813_2003, i8 %sext_ln813_2001"   --->   Operation 11991 'add' 'add_ln813_3378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11992 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3379 = add i8 %add_ln813_3378, i8 %sext_ln813_2000"   --->   Operation 11992 'add' 'add_ln813_3379' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11993 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3380 = add i8 %add_ln813_3379, i8 %add_ln813_3371"   --->   Operation 11993 'add' 'add_ln813_3380' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11994 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3381 = add i8 %add_ln813_3380, i8 %add_ln813_3364"   --->   Operation 11994 'add' 'add_ln813_3381' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11995 [1/1] (0.00ns)   --->   "%sext_ln813_2006 = sext i7 %add_ln813_3385"   --->   Operation 11995 'sext' 'sext_ln813_2006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11996 [1/1] (0.00ns)   --->   "%sext_ln813_2009 = sext i7 %add_ln813_3388"   --->   Operation 11996 'sext' 'sext_ln813_2009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3389 = add i8 %sext_ln813_2009, i8 %sext_ln813_2006"   --->   Operation 11997 'add' 'add_ln813_3389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11998 [1/1] (0.00ns)   --->   "%sext_ln813_2012 = sext i7 %add_ln813_3392"   --->   Operation 11998 'sext' 'sext_ln813_2012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11999 [1/1] (0.00ns)   --->   "%sext_ln813_2015 = sext i7 %add_ln813_3395"   --->   Operation 11999 'sext' 'sext_ln813_2015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12000 [1/1] (1.20ns)   --->   "%add_ln813_3396 = add i8 %sext_ln813_2015, i8 %sext_ln813_2012"   --->   Operation 12000 'add' 'add_ln813_3396' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12001 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3397 = add i8 %add_ln813_3396, i8 %add_ln813_3389"   --->   Operation 12001 'add' 'add_ln813_3397' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12002 [1/1] (0.00ns)   --->   "%sext_ln813_2018 = sext i6 %add_ln813_3400"   --->   Operation 12002 'sext' 'sext_ln813_2018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12003 [1/1] (0.00ns)   --->   "%sext_ln813_2021 = sext i6 %add_ln813_3403"   --->   Operation 12003 'sext' 'sext_ln813_2021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12004 [1/1] (1.11ns)   --->   "%add_ln813_3404 = add i7 %sext_ln813_2021, i7 %sext_ln813_2018"   --->   Operation 12004 'add' 'add_ln813_3404' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12005 [1/1] (0.00ns)   --->   "%sext_ln813_2022 = sext i7 %add_ln813_3404"   --->   Operation 12005 'sext' 'sext_ln813_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12006 [1/1] (0.00ns)   --->   "%sext_ln813_2025 = sext i6 %add_ln813_3407"   --->   Operation 12006 'sext' 'sext_ln813_2025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12007 [1/1] (0.00ns)   --->   "%sext_ln813_2026 = sext i5 %add_ln813_3408"   --->   Operation 12007 'sext' 'sext_ln813_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12008 [1/1] (0.00ns)   --->   "%sext_ln813_2028 = sext i6 %add_ln813_3410"   --->   Operation 12008 'sext' 'sext_ln813_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12009 [1/1] (1.11ns)   --->   "%add_ln813_3411 = add i7 %sext_ln813_2028, i7 %sext_ln813_2026"   --->   Operation 12009 'add' 'add_ln813_3411' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12010 [1/1] (0.00ns)   --->   "%sext_ln813_2029 = sext i7 %add_ln813_3411"   --->   Operation 12010 'sext' 'sext_ln813_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3412 = add i8 %sext_ln813_2029, i8 %sext_ln813_2025"   --->   Operation 12011 'add' 'add_ln813_3412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12012 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3413 = add i8 %add_ln813_3412, i8 %sext_ln813_2022"   --->   Operation 12012 'add' 'add_ln813_3413' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3414 = add i8 %add_ln813_3413, i8 %add_ln813_3397"   --->   Operation 12013 'add' 'add_ln813_3414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12014 [1/1] (0.00ns)   --->   "%sext_ln813_2032 = sext i6 %add_ln813_3417"   --->   Operation 12014 'sext' 'sext_ln813_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12015 [1/1] (0.00ns)   --->   "%sext_ln813_2035 = sext i6 %add_ln813_3420"   --->   Operation 12015 'sext' 'sext_ln813_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12016 [1/1] (1.11ns)   --->   "%add_ln813_3421 = add i7 %sext_ln813_2035, i7 %sext_ln813_2032"   --->   Operation 12016 'add' 'add_ln813_3421' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12017 [1/1] (0.00ns)   --->   "%sext_ln813_2036 = sext i7 %add_ln813_3421"   --->   Operation 12017 'sext' 'sext_ln813_2036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12018 [1/1] (0.00ns)   --->   "%sext_ln813_2038 = sext i6 %add_ln813_3423"   --->   Operation 12018 'sext' 'sext_ln813_2038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12019 [1/1] (0.00ns)   --->   "%sext_ln813_2042 = sext i7 %add_ln813_3427"   --->   Operation 12019 'sext' 'sext_ln813_2042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12020 [1/1] (1.20ns)   --->   "%add_ln813_3428 = add i8 %sext_ln813_2042, i8 %sext_ln813_2038"   --->   Operation 12020 'add' 'add_ln813_3428' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3429 = add i8 %add_ln813_3428, i8 %sext_ln813_2036"   --->   Operation 12021 'add' 'add_ln813_3429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12022 [1/1] (0.00ns)   --->   "%sext_ln813_2049 = sext i6 %add_ln813_3436"   --->   Operation 12022 'sext' 'sext_ln813_2049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12023 [1/1] (0.00ns)   --->   "%sext_ln813_2057 = sext i7 %add_ln813_3444"   --->   Operation 12023 'sext' 'sext_ln813_2057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12024 [1/1] (1.20ns)   --->   "%add_ln813_3445 = add i8 %sext_ln813_2057, i8 %sext_ln813_2049"   --->   Operation 12024 'add' 'add_ln813_3445' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12025 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3446 = add i8 %add_ln813_3445, i8 %add_ln813_3429"   --->   Operation 12025 'add' 'add_ln813_3446' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12026 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3447 = add i8 %add_ln813_3446, i8 %add_ln813_3414"   --->   Operation 12026 'add' 'add_ln813_3447' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12027 [1/1] (1.11ns)   --->   "%add_ln813_3449 = add i7 %sext_ln813_31, i7 %sext_ln17_48"   --->   Operation 12027 'add' 'add_ln813_3449' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12028 [1/1] (0.00ns)   --->   "%sext_ln813_2058 = sext i7 %add_ln813_3449"   --->   Operation 12028 'sext' 'sext_ln813_2058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12029 [1/1] (0.00ns)   --->   "%sext_ln813_2059 = sext i7 %add_ln813_3450"   --->   Operation 12029 'sext' 'sext_ln813_2059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3451 = add i8 %sext_ln813_2059, i8 %sext_ln813_2058"   --->   Operation 12030 'add' 'add_ln813_3451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12031 [1/1] (1.11ns)   --->   "%add_ln813_3452 = add i7 %sext_ln17_131, i7 %sext_ln17_134"   --->   Operation 12031 'add' 'add_ln813_3452' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12032 [1/1] (0.00ns)   --->   "%sext_ln813_2060 = sext i7 %add_ln813_3452"   --->   Operation 12032 'sext' 'sext_ln813_2060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12033 [1/1] (1.11ns)   --->   "%add_ln813_3453 = add i7 %sext_ln17_212, i7 %sext_ln17_233"   --->   Operation 12033 'add' 'add_ln813_3453' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12034 [1/1] (0.00ns)   --->   "%sext_ln813_2061 = sext i7 %add_ln813_3453"   --->   Operation 12034 'sext' 'sext_ln813_2061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12035 [1/1] (1.20ns)   --->   "%add_ln813_3454 = add i8 %sext_ln813_2061, i8 %sext_ln813_2060"   --->   Operation 12035 'add' 'add_ln813_3454' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12036 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3455 = add i8 %add_ln813_3454, i8 %add_ln813_3451"   --->   Operation 12036 'add' 'add_ln813_3455' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12037 [1/1] (1.11ns)   --->   "%add_ln813_3456 = add i7 %sext_ln17_236, i7 %sext_ln17_266"   --->   Operation 12037 'add' 'add_ln813_3456' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12038 [1/1] (0.00ns)   --->   "%sext_ln813_2062 = sext i7 %add_ln813_3456"   --->   Operation 12038 'sext' 'sext_ln813_2062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3457 = add i8 %sext_ln813_1974, i8 %sext_ln813_2062"   --->   Operation 12039 'add' 'add_ln813_3457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12040 [1/1] (1.11ns)   --->   "%add_ln813_3458 = add i7 %sext_ln17_331, i7 %sext_ln17_354"   --->   Operation 12040 'add' 'add_ln813_3458' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12041 [1/1] (0.00ns)   --->   "%sext_ln813_2063 = sext i7 %add_ln813_3458"   --->   Operation 12041 'sext' 'sext_ln813_2063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12042 [1/1] (0.00ns)   --->   "%sext_ln813_2064 = sext i7 %add_ln813_3459"   --->   Operation 12042 'sext' 'sext_ln813_2064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12043 [1/1] (1.20ns)   --->   "%add_ln813_3460 = add i8 %sext_ln813_2064, i8 %sext_ln813_2063"   --->   Operation 12043 'add' 'add_ln813_3460' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12044 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3461 = add i8 %add_ln813_3460, i8 %add_ln813_3457"   --->   Operation 12044 'add' 'add_ln813_3461' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12045 [1/1] (1.11ns)   --->   "%add_ln813_3463 = add i7 %sext_ln17_460, i7 %sext_ln17_512"   --->   Operation 12045 'add' 'add_ln813_3463' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12046 [1/1] (0.00ns)   --->   "%sext_ln813_2065 = sext i7 %add_ln813_3463"   --->   Operation 12046 'sext' 'sext_ln813_2065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12047 [1/1] (1.11ns)   --->   "%add_ln813_3464 = add i7 %sext_ln17_521, i7 %sext_ln17_541"   --->   Operation 12047 'add' 'add_ln813_3464' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12048 [1/1] (0.00ns)   --->   "%sext_ln813_2066 = sext i7 %add_ln813_3464"   --->   Operation 12048 'sext' 'sext_ln813_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12049 [1/1] (1.20ns)   --->   "%add_ln813_3465 = add i8 %sext_ln813_2066, i8 %sext_ln813_2065"   --->   Operation 12049 'add' 'add_ln813_3465' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12050 [1/1] (1.11ns)   --->   "%add_ln813_3466 = add i7 %sext_ln17_567, i7 %sext_ln17_605"   --->   Operation 12050 'add' 'add_ln813_3466' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12051 [1/1] (0.00ns)   --->   "%sext_ln813_2067 = sext i7 %add_ln813_3466"   --->   Operation 12051 'sext' 'sext_ln813_2067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12052 [1/1] (1.11ns)   --->   "%add_ln813_3467 = add i7 %sext_ln17_625, i7 %sext_ln17_650"   --->   Operation 12052 'add' 'add_ln813_3467' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12053 [1/1] (0.00ns)   --->   "%sext_ln813_2068 = sext i7 %add_ln813_3467"   --->   Operation 12053 'sext' 'sext_ln813_2068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12054 [1/1] (1.20ns)   --->   "%add_ln813_3468 = add i8 %sext_ln813_2068, i8 %sext_ln813_2067"   --->   Operation 12054 'add' 'add_ln813_3468' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3469 = add i8 %add_ln813_3468, i8 %add_ln813_3465"   --->   Operation 12055 'add' 'add_ln813_3469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12056 [1/1] (1.11ns)   --->   "%add_ln813_3470 = add i7 %sext_ln17_659, i7 %sext_ln17_660"   --->   Operation 12056 'add' 'add_ln813_3470' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12057 [1/1] (0.00ns)   --->   "%sext_ln813_2069 = sext i7 %add_ln813_3470"   --->   Operation 12057 'sext' 'sext_ln813_2069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12058 [1/1] (1.11ns)   --->   "%add_ln813_3471 = add i7 %sext_ln17_671, i7 %sext_ln17_686"   --->   Operation 12058 'add' 'add_ln813_3471' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12059 [1/1] (0.00ns)   --->   "%sext_ln813_2070 = sext i7 %add_ln813_3471"   --->   Operation 12059 'sext' 'sext_ln813_2070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3472 = add i8 %sext_ln813_2070, i8 %sext_ln813_2069"   --->   Operation 12060 'add' 'add_ln813_3472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12061 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3476 = add i8 %add_ln813_3475, i8 %add_ln813_3472"   --->   Operation 12061 'add' 'add_ln813_3476' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12062 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3477 = add i8 %add_ln813_3476, i8 %add_ln813_3469"   --->   Operation 12062 'add' 'add_ln813_3477' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12063 [1/1] (1.11ns)   --->   "%add_ln813_3479 = add i7 %sext_ln17_827, i7 %sext_ln17_863"   --->   Operation 12063 'add' 'add_ln813_3479' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12064 [1/1] (0.00ns)   --->   "%sext_ln813_2073 = sext i7 %add_ln813_3479"   --->   Operation 12064 'sext' 'sext_ln813_2073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12065 [1/1] (0.00ns)   --->   "%sext_ln813_2074 = sext i7 %add_ln813_3480"   --->   Operation 12065 'sext' 'sext_ln813_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3481 = add i8 %sext_ln813_2074, i8 %sext_ln813_2073"   --->   Operation 12066 'add' 'add_ln813_3481' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12067 [1/1] (0.00ns)   --->   "%sext_ln813_2075 = sext i7 %add_ln813_3482"   --->   Operation 12067 'sext' 'sext_ln813_2075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12068 [1/1] (0.00ns)   --->   "%sext_ln813_2076 = sext i7 %add_ln813_3483"   --->   Operation 12068 'sext' 'sext_ln813_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12069 [1/1] (1.20ns)   --->   "%add_ln813_3484 = add i8 %sext_ln813_2076, i8 %sext_ln813_2075"   --->   Operation 12069 'add' 'add_ln813_3484' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12070 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3485 = add i8 %add_ln813_3484, i8 %add_ln813_3481"   --->   Operation 12070 'add' 'add_ln813_3485' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12071 [1/1] (0.00ns)   --->   "%sext_ln813_2077 = sext i7 %add_ln813_3486"   --->   Operation 12071 'sext' 'sext_ln813_2077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3487 = add i8 %sext_ln813_1989, i8 %sext_ln813_2077"   --->   Operation 12072 'add' 'add_ln813_3487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12073 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3491 = add i8 %add_ln813_3490, i8 %add_ln813_3487"   --->   Operation 12073 'add' 'add_ln813_3491' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3492 = add i8 %add_ln813_3491, i8 %add_ln813_3485"   --->   Operation 12074 'add' 'add_ln813_3492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3499 = add i8 %add_ln813_3498, i8 %add_ln813_3495"   --->   Operation 12075 'add' 'add_ln813_3499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12076 [1/1] (0.00ns)   --->   "%sext_ln813_2086 = sext i7 %add_ln813_3502"   --->   Operation 12076 'sext' 'sext_ln813_2086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12077 [1/1] (0.00ns)   --->   "%sext_ln813_2087 = sext i6 %add_ln813_1479"   --->   Operation 12077 'sext' 'sext_ln813_2087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12078 [1/1] (0.00ns)   --->   "%sext_ln813_2089 = sext i7 %add_ln813_3504"   --->   Operation 12078 'sext' 'sext_ln813_2089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3505 = add i8 %sext_ln813_2089, i8 %sext_ln813_2087"   --->   Operation 12079 'add' 'add_ln813_3505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12080 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3506 = add i8 %add_ln813_3505, i8 %sext_ln813_2086"   --->   Operation 12080 'add' 'add_ln813_3506' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12081 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3507 = add i8 %add_ln813_3506, i8 %add_ln813_3499"   --->   Operation 12081 'add' 'add_ln813_3507' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12082 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3508 = add i8 %add_ln813_3507, i8 %add_ln813_3492"   --->   Operation 12082 'add' 'add_ln813_3508' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12083 [1/1] (0.00ns)   --->   "%sext_ln813_2092 = sext i7 %add_ln813_3512"   --->   Operation 12083 'sext' 'sext_ln813_2092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12084 [1/1] (0.00ns)   --->   "%sext_ln813_2095 = sext i7 %add_ln813_3515"   --->   Operation 12084 'sext' 'sext_ln813_2095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3516 = add i8 %sext_ln813_2095, i8 %sext_ln813_2092"   --->   Operation 12085 'add' 'add_ln813_3516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12086 [1/1] (0.00ns)   --->   "%sext_ln813_2098 = sext i7 %add_ln813_3519"   --->   Operation 12086 'sext' 'sext_ln813_2098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12087 [1/1] (0.00ns)   --->   "%sext_ln813_2101 = sext i7 %add_ln813_3522"   --->   Operation 12087 'sext' 'sext_ln813_2101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12088 [1/1] (1.20ns)   --->   "%add_ln813_3523 = add i8 %sext_ln813_2101, i8 %sext_ln813_2098"   --->   Operation 12088 'add' 'add_ln813_3523' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12089 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3524 = add i8 %add_ln813_3523, i8 %add_ln813_3516"   --->   Operation 12089 'add' 'add_ln813_3524' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12090 [1/1] (0.00ns)   --->   "%sext_ln813_2104 = sext i7 %add_ln813_3527"   --->   Operation 12090 'sext' 'sext_ln813_2104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12091 [1/1] (0.00ns)   --->   "%sext_ln813_2107 = sext i6 %add_ln813_3530"   --->   Operation 12091 'sext' 'sext_ln813_2107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3531 = add i8 %sext_ln813_2107, i8 %sext_ln813_2104"   --->   Operation 12092 'add' 'add_ln813_3531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12093 [1/1] (0.00ns)   --->   "%sext_ln813_2110 = sext i6 %add_ln813_3534"   --->   Operation 12093 'sext' 'sext_ln813_2110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12094 [1/1] (0.00ns)   --->   "%sext_ln813_2111 = sext i6 %add_ln813_3535"   --->   Operation 12094 'sext' 'sext_ln813_2111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12095 [1/1] (1.11ns)   --->   "%add_ln813_3536 = add i7 %sext_ln813_2111, i7 %sext_ln813_2110"   --->   Operation 12095 'add' 'add_ln813_3536' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12096 [1/1] (0.00ns)   --->   "%sext_ln813_2112 = sext i7 %add_ln813_3536"   --->   Operation 12096 'sext' 'sext_ln813_2112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12097 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3537 = add i8 %sext_ln813_2112, i8 %add_ln813_3531"   --->   Operation 12097 'add' 'add_ln813_3537' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12098 [1/1] (0.00ns)   --->   "%sext_ln813_2115 = sext i6 %add_ln813_3541"   --->   Operation 12098 'sext' 'sext_ln813_2115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12099 [1/1] (0.00ns)   --->   "%sext_ln813_2118 = sext i6 %add_ln813_3544"   --->   Operation 12099 'sext' 'sext_ln813_2118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12100 [1/1] (1.11ns)   --->   "%add_ln813_3545 = add i7 %sext_ln813_2118, i7 %sext_ln813_2115"   --->   Operation 12100 'add' 'add_ln813_3545' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12101 [1/1] (0.00ns)   --->   "%sext_ln813_2119 = sext i7 %add_ln813_3545"   --->   Operation 12101 'sext' 'sext_ln813_2119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12102 [1/1] (0.00ns)   --->   "%sext_ln813_2122 = sext i6 %add_ln813_3548"   --->   Operation 12102 'sext' 'sext_ln813_2122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12103 [1/1] (0.00ns)   --->   "%sext_ln813_2125 = sext i6 %add_ln813_3551"   --->   Operation 12103 'sext' 'sext_ln813_2125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12104 [1/1] (1.11ns)   --->   "%add_ln813_3552 = add i7 %sext_ln813_2125, i7 %sext_ln813_2122"   --->   Operation 12104 'add' 'add_ln813_3552' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12105 [1/1] (0.00ns)   --->   "%sext_ln813_2126 = sext i7 %add_ln813_3552"   --->   Operation 12105 'sext' 'sext_ln813_2126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3553 = add i8 %sext_ln813_2126, i8 %sext_ln813_2119"   --->   Operation 12106 'add' 'add_ln813_3553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12107 [1/1] (0.00ns)   --->   "%sext_ln813_2128 = sext i6 %add_ln813_3555"   --->   Operation 12107 'sext' 'sext_ln813_2128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12108 [1/1] (0.00ns)   --->   "%sext_ln813_2131 = sext i6 %add_ln813_3558"   --->   Operation 12108 'sext' 'sext_ln813_2131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12109 [1/1] (1.11ns)   --->   "%add_ln813_3559 = add i7 %sext_ln813_2131, i7 %sext_ln813_2128"   --->   Operation 12109 'add' 'add_ln813_3559' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12110 [1/1] (0.00ns)   --->   "%sext_ln813_2132 = sext i7 %add_ln813_3559"   --->   Operation 12110 'sext' 'sext_ln813_2132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12111 [1/1] (0.00ns)   --->   "%sext_ln813_2140 = sext i7 %add_ln813_3567"   --->   Operation 12111 'sext' 'sext_ln813_2140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12112 [1/1] (1.20ns)   --->   "%add_ln813_3568 = add i8 %sext_ln813_2140, i8 %sext_ln813_2132"   --->   Operation 12112 'add' 'add_ln813_3568' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12113 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3569 = add i8 %add_ln813_3568, i8 %add_ln813_3553"   --->   Operation 12113 'add' 'add_ln813_3569' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12114 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i6 %add_ln813_3573"   --->   Operation 12114 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12115 [1/1] (1.11ns)   --->   "%add_ln813_3574 = add i7 %sext_ln17_39, i7 %sext_ln17_72"   --->   Operation 12115 'add' 'add_ln813_3574' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12116 [1/1] (0.00ns)   --->   "%sext_ln813_2142 = sext i7 %add_ln813_3574"   --->   Operation 12116 'sext' 'sext_ln813_2142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3575 = add i8 %sext_ln813_2142, i8 %sext_ln813_28"   --->   Operation 12117 'add' 'add_ln813_3575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12118 [1/1] (1.11ns)   --->   "%add_ln813_3576 = add i7 %sext_ln17_91, i7 %sext_ln17_107"   --->   Operation 12118 'add' 'add_ln813_3576' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12119 [1/1] (0.00ns)   --->   "%sext_ln813_2143 = sext i7 %add_ln813_3576"   --->   Operation 12119 'sext' 'sext_ln813_2143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12120 [1/1] (1.11ns)   --->   "%add_ln813_3577 = add i7 %sext_ln17_124, i7 %sext_ln17_134"   --->   Operation 12120 'add' 'add_ln813_3577' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12121 [1/1] (0.00ns)   --->   "%sext_ln813_2144 = sext i7 %add_ln813_3577"   --->   Operation 12121 'sext' 'sext_ln813_2144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12122 [1/1] (1.20ns)   --->   "%add_ln813_3578 = add i8 %sext_ln813_2144, i8 %sext_ln813_2143"   --->   Operation 12122 'add' 'add_ln813_3578' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12123 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3579 = add i8 %add_ln813_3578, i8 %add_ln813_3575"   --->   Operation 12123 'add' 'add_ln813_3579' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12124 [1/1] (1.11ns)   --->   "%add_ln813_3580 = add i7 %sext_ln17_197, i7 %sext_ln17_202"   --->   Operation 12124 'add' 'add_ln813_3580' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12125 [1/1] (0.00ns)   --->   "%sext_ln813_2145 = sext i7 %add_ln813_3580"   --->   Operation 12125 'sext' 'sext_ln813_2145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12126 [1/1] (1.11ns)   --->   "%add_ln813_3581 = add i7 %sext_ln17_220, i7 %sext_ln17_234"   --->   Operation 12126 'add' 'add_ln813_3581' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12127 [1/1] (0.00ns)   --->   "%sext_ln813_2146 = sext i7 %add_ln813_3581"   --->   Operation 12127 'sext' 'sext_ln813_2146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3582 = add i8 %sext_ln813_2146, i8 %sext_ln813_2145"   --->   Operation 12128 'add' 'add_ln813_3582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12129 [1/1] (1.11ns)   --->   "%add_ln813_3583 = add i7 %sext_ln17_235, i7 %sext_ln17_271"   --->   Operation 12129 'add' 'add_ln813_3583' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12130 [1/1] (0.00ns)   --->   "%sext_ln813_2147 = sext i7 %add_ln813_3583"   --->   Operation 12130 'sext' 'sext_ln813_2147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12131 [1/1] (1.11ns)   --->   "%add_ln813_3584 = add i7 %sext_ln17_275, i7 %sext_ln17_329"   --->   Operation 12131 'add' 'add_ln813_3584' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12132 [1/1] (0.00ns)   --->   "%sext_ln813_2148 = sext i7 %add_ln813_3584"   --->   Operation 12132 'sext' 'sext_ln813_2148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12133 [1/1] (1.20ns)   --->   "%add_ln813_3585 = add i8 %sext_ln813_2148, i8 %sext_ln813_2147"   --->   Operation 12133 'add' 'add_ln813_3585' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12134 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3586 = add i8 %add_ln813_3585, i8 %add_ln813_3582"   --->   Operation 12134 'add' 'add_ln813_3586' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12135 [1/1] (1.11ns)   --->   "%add_ln813_3588 = add i7 %sext_ln17_343, i7 %sext_ln17_349"   --->   Operation 12135 'add' 'add_ln813_3588' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12136 [1/1] (0.00ns)   --->   "%sext_ln813_2149 = sext i7 %add_ln813_3588"   --->   Operation 12136 'sext' 'sext_ln813_2149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12137 [1/1] (1.11ns)   --->   "%add_ln813_3589 = add i7 %sext_ln17_366, i7 %sext_ln17_409"   --->   Operation 12137 'add' 'add_ln813_3589' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12138 [1/1] (0.00ns)   --->   "%sext_ln813_2150 = sext i7 %add_ln813_3589"   --->   Operation 12138 'sext' 'sext_ln813_2150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12139 [1/1] (1.20ns)   --->   "%add_ln813_3590 = add i8 %sext_ln813_2150, i8 %sext_ln813_2149"   --->   Operation 12139 'add' 'add_ln813_3590' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12140 [1/1] (1.11ns)   --->   "%add_ln813_3591 = add i7 %sext_ln17_432, i7 %sext_ln17_438"   --->   Operation 12140 'add' 'add_ln813_3591' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12141 [1/1] (0.00ns)   --->   "%sext_ln813_2151 = sext i7 %add_ln813_3591"   --->   Operation 12141 'sext' 'sext_ln813_2151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12142 [1/1] (1.11ns)   --->   "%add_ln813_3592 = add i7 %sext_ln17_461, i7 %sext_ln17_487"   --->   Operation 12142 'add' 'add_ln813_3592' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12143 [1/1] (0.00ns)   --->   "%sext_ln813_2152 = sext i7 %add_ln813_3592"   --->   Operation 12143 'sext' 'sext_ln813_2152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12144 [1/1] (1.20ns)   --->   "%add_ln813_3593 = add i8 %sext_ln813_2152, i8 %sext_ln813_2151"   --->   Operation 12144 'add' 'add_ln813_3593' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3594 = add i8 %add_ln813_3593, i8 %add_ln813_3590"   --->   Operation 12145 'add' 'add_ln813_3594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12146 [1/1] (1.11ns)   --->   "%add_ln813_3595 = add i7 %sext_ln17_512, i7 %sext_ln17_541"   --->   Operation 12146 'add' 'add_ln813_3595' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12147 [1/1] (0.00ns)   --->   "%sext_ln813_2153 = sext i7 %add_ln813_3595"   --->   Operation 12147 'sext' 'sext_ln813_2153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12148 [1/1] (1.11ns)   --->   "%add_ln813_3596 = add i7 %sext_ln17_556, i7 %sext_ln17_570"   --->   Operation 12148 'add' 'add_ln813_3596' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12149 [1/1] (0.00ns)   --->   "%sext_ln813_2154 = sext i7 %add_ln813_3596"   --->   Operation 12149 'sext' 'sext_ln813_2154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3597 = add i8 %sext_ln813_2154, i8 %sext_ln813_2153"   --->   Operation 12150 'add' 'add_ln813_3597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12151 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3601 = add i8 %add_ln813_3600, i8 %add_ln813_3597"   --->   Operation 12151 'add' 'add_ln813_3601' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12152 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3602 = add i8 %add_ln813_3601, i8 %add_ln813_3594"   --->   Operation 12152 'add' 'add_ln813_3602' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12153 [1/1] (1.11ns)   --->   "%add_ln813_3604 = add i7 %sext_ln17_787, i7 %sext_ln17_807"   --->   Operation 12153 'add' 'add_ln813_3604' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12154 [1/1] (0.00ns)   --->   "%sext_ln813_2157 = sext i7 %add_ln813_3604"   --->   Operation 12154 'sext' 'sext_ln813_2157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3605 = add i8 %sext_ln813_2157, i8 %sext_ln818_158"   --->   Operation 12155 'add' 'add_ln813_3605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12156 [1/1] (0.00ns)   --->   "%sext_ln813_2158 = sext i7 %add_ln813_3606"   --->   Operation 12156 'sext' 'sext_ln813_2158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12157 [1/1] (0.00ns)   --->   "%sext_ln813_2159 = sext i7 %add_ln813_3607"   --->   Operation 12157 'sext' 'sext_ln813_2159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12158 [1/1] (1.20ns)   --->   "%add_ln813_3608 = add i8 %sext_ln813_2159, i8 %sext_ln813_2158"   --->   Operation 12158 'add' 'add_ln813_3608' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12159 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3609 = add i8 %add_ln813_3608, i8 %add_ln813_3605"   --->   Operation 12159 'add' 'add_ln813_3609' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12160 [1/1] (0.00ns)   --->   "%sext_ln813_2160 = sext i7 %add_ln813_3610"   --->   Operation 12160 'sext' 'sext_ln813_2160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12161 [1/1] (0.00ns)   --->   "%sext_ln813_2161 = sext i7 %add_ln813_3611"   --->   Operation 12161 'sext' 'sext_ln813_2161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3612 = add i8 %sext_ln813_2161, i8 %sext_ln813_2160"   --->   Operation 12162 'add' 'add_ln813_3612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12163 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3616 = add i8 %add_ln813_3615, i8 %add_ln813_3612"   --->   Operation 12163 'add' 'add_ln813_3616' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3617 = add i8 %add_ln813_3616, i8 %add_ln813_3609"   --->   Operation 12164 'add' 'add_ln813_3617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3624 = add i8 %add_ln813_3623, i8 %add_ln813_3620"   --->   Operation 12165 'add' 'add_ln813_3624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12166 [1/1] (0.00ns)   --->   "%sext_ln813_2170 = sext i7 %add_ln813_3627"   --->   Operation 12166 'sext' 'sext_ln813_2170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12167 [1/1] (0.00ns)   --->   "%sext_ln813_2173 = sext i7 %add_ln813_3630"   --->   Operation 12167 'sext' 'sext_ln813_2173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12168 [1/1] (1.20ns)   --->   "%add_ln813_3631 = add i8 %sext_ln813_2173, i8 %sext_ln813_2170"   --->   Operation 12168 'add' 'add_ln813_3631' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12169 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3632 = add i8 %add_ln813_3631, i8 %add_ln813_3624"   --->   Operation 12169 'add' 'add_ln813_3632' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12170 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3633 = add i8 %add_ln813_3632, i8 %add_ln813_3617"   --->   Operation 12170 'add' 'add_ln813_3633' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12171 [1/1] (0.00ns)   --->   "%sext_ln813_2175 = sext i7 %add_ln813_3636"   --->   Operation 12171 'sext' 'sext_ln813_2175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12172 [1/1] (0.00ns)   --->   "%sext_ln813_2178 = sext i7 %add_ln813_3639"   --->   Operation 12172 'sext' 'sext_ln813_2178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3640 = add i8 %sext_ln813_2178, i8 %sext_ln813_2175"   --->   Operation 12173 'add' 'add_ln813_3640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12174 [1/1] (0.00ns)   --->   "%sext_ln813_2181 = sext i7 %add_ln813_3643"   --->   Operation 12174 'sext' 'sext_ln813_2181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12175 [1/1] (0.00ns)   --->   "%sext_ln813_2184 = sext i7 %add_ln813_3646"   --->   Operation 12175 'sext' 'sext_ln813_2184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12176 [1/1] (1.20ns)   --->   "%add_ln813_3647 = add i8 %sext_ln813_2184, i8 %sext_ln813_2181"   --->   Operation 12176 'add' 'add_ln813_3647' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12177 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3648 = add i8 %add_ln813_3647, i8 %add_ln813_3640"   --->   Operation 12177 'add' 'add_ln813_3648' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12178 [1/1] (0.00ns)   --->   "%sext_ln813_2187 = sext i6 %add_ln813_3651"   --->   Operation 12178 'sext' 'sext_ln813_2187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12179 [1/1] (0.00ns)   --->   "%sext_ln813_2190 = sext i6 %add_ln813_3654"   --->   Operation 12179 'sext' 'sext_ln813_2190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12180 [1/1] (1.11ns)   --->   "%add_ln813_3655 = add i7 %sext_ln813_2190, i7 %sext_ln813_2187"   --->   Operation 12180 'add' 'add_ln813_3655' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12181 [1/1] (0.00ns)   --->   "%sext_ln813_2191 = sext i7 %add_ln813_3655"   --->   Operation 12181 'sext' 'sext_ln813_2191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12182 [1/1] (0.00ns)   --->   "%sext_ln813_2193 = sext i6 %add_ln813_3657"   --->   Operation 12182 'sext' 'sext_ln813_2193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12183 [1/1] (0.00ns)   --->   "%sext_ln813_2196 = sext i6 %add_ln813_3660"   --->   Operation 12183 'sext' 'sext_ln813_2196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12184 [1/1] (1.11ns)   --->   "%add_ln813_3661 = add i7 %sext_ln813_2196, i7 %sext_ln813_2193"   --->   Operation 12184 'add' 'add_ln813_3661' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12185 [1/1] (0.00ns)   --->   "%sext_ln813_2197 = sext i7 %add_ln813_3661"   --->   Operation 12185 'sext' 'sext_ln813_2197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12186 [1/1] (1.20ns)   --->   "%add_ln813_3662 = add i8 %sext_ln813_2197, i8 %sext_ln813_2191"   --->   Operation 12186 'add' 'add_ln813_3662' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3663 = add i8 %add_ln813_3662, i8 %add_ln813_3648"   --->   Operation 12187 'add' 'add_ln813_3663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12188 [1/1] (0.00ns)   --->   "%sext_ln813_2199 = sext i6 %add_ln813_3665"   --->   Operation 12188 'sext' 'sext_ln813_2199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12189 [1/1] (0.00ns)   --->   "%sext_ln813_2202 = sext i6 %add_ln813_3668"   --->   Operation 12189 'sext' 'sext_ln813_2202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12190 [1/1] (1.11ns)   --->   "%add_ln813_3669 = add i7 %sext_ln813_2202, i7 %sext_ln813_2199"   --->   Operation 12190 'add' 'add_ln813_3669' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12191 [1/1] (0.00ns)   --->   "%sext_ln813_2203 = sext i7 %add_ln813_3669"   --->   Operation 12191 'sext' 'sext_ln813_2203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12192 [1/1] (0.00ns)   --->   "%sext_ln813_2206 = sext i6 %add_ln813_3672"   --->   Operation 12192 'sext' 'sext_ln813_2206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12193 [1/1] (0.00ns)   --->   "%sext_ln813_2209 = sext i5 %add_ln813_3675"   --->   Operation 12193 'sext' 'sext_ln813_2209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12194 [1/1] (1.11ns)   --->   "%add_ln813_3676 = add i7 %sext_ln813_2209, i7 %sext_ln813_2206"   --->   Operation 12194 'add' 'add_ln813_3676' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12195 [1/1] (0.00ns)   --->   "%sext_ln813_2210 = sext i7 %add_ln813_3676"   --->   Operation 12195 'sext' 'sext_ln813_2210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3677 = add i8 %sext_ln813_2210, i8 %sext_ln813_2203"   --->   Operation 12196 'add' 'add_ln813_3677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12197 [1/1] (0.00ns)   --->   "%sext_ln813_2225 = sext i7 %add_ln813_3692"   --->   Operation 12197 'sext' 'sext_ln813_2225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12198 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3693 = add i8 %sext_ln813_2225, i8 %add_ln813_3677"   --->   Operation 12198 'add' 'add_ln813_3693' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12199 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3694 = add i8 %add_ln813_3693, i8 %add_ln813_3663"   --->   Operation 12199 'add' 'add_ln813_3694' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3699 = add i8 %add_ln813_3698, i8 %add_ln813_3697"   --->   Operation 12200 'add' 'add_ln813_3699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3700 = add i8 %mult_V_1527, i8 %sext_ln818_20"   --->   Operation 12201 'add' 'add_ln813_3700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12202 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3702 = add i8 %add_ln813_3701, i8 %add_ln813_3700"   --->   Operation 12202 'add' 'add_ln813_3702' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12203 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3703 = add i8 %add_ln813_3702, i8 %add_ln813_3699"   --->   Operation 12203 'add' 'add_ln813_3703' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12204 [1/1] (1.20ns)   --->   "%add_ln813_3704 = add i8 %sext_ln818_57, i8 %sext_ln818_64"   --->   Operation 12204 'add' 'add_ln813_3704' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3706 = add i8 %add_ln813_3705, i8 %add_ln813_3704"   --->   Operation 12205 'add' 'add_ln813_3706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12206 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3710 = add i8 %add_ln813_3709, i8 %add_ln813_3706"   --->   Operation 12206 'add' 'add_ln813_3710' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3711 = add i8 %add_ln813_3710, i8 %add_ln813_3703"   --->   Operation 12207 'add' 'add_ln813_3711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3712 = add i8 %sext_ln818_204, i8 %sext_ln818_230"   --->   Operation 12208 'add' 'add_ln813_3712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12209 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3714 = add i8 %add_ln813_3713, i8 %add_ln813_3712"   --->   Operation 12209 'add' 'add_ln813_3714' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3718 = add i8 %add_ln813_3717, i8 %add_ln813_3714"   --->   Operation 12210 'add' 'add_ln813_3718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12211 [1/1] (0.00ns)   --->   "%sext_ln813_2227 = sext i7 %add_ln813_3719"   --->   Operation 12211 'sext' 'sext_ln813_2227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12212 [1/1] (0.00ns)   --->   "%sext_ln813_2228 = sext i7 %add_ln813_3720"   --->   Operation 12212 'sext' 'sext_ln813_2228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3721 = add i8 %sext_ln813_2228, i8 %sext_ln813_2227"   --->   Operation 12213 'add' 'add_ln813_3721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12214 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3725 = add i8 %add_ln813_3724, i8 %add_ln813_3721"   --->   Operation 12214 'add' 'add_ln813_3725' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12215 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3726 = add i8 %add_ln813_3725, i8 %add_ln813_3718"   --->   Operation 12215 'add' 'add_ln813_3726' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12216 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3727 = add i8 %add_ln813_3726, i8 %add_ln813_3711"   --->   Operation 12216 'add' 'add_ln813_3727' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12217 [1/1] (1.11ns)   --->   "%add_ln813_3728 = add i7 %sext_ln17_358, i7 %sext_ln17_388"   --->   Operation 12217 'add' 'add_ln813_3728' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12218 [1/1] (0.00ns)   --->   "%sext_ln813_2231 = sext i7 %add_ln813_3728"   --->   Operation 12218 'sext' 'sext_ln813_2231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12219 [1/1] (1.11ns)   --->   "%add_ln813_3729 = add i7 %sext_ln17_392, i7 %sext_ln17_405"   --->   Operation 12219 'add' 'add_ln813_3729' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12220 [1/1] (0.00ns)   --->   "%sext_ln813_2232 = sext i7 %add_ln813_3729"   --->   Operation 12220 'sext' 'sext_ln813_2232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3730 = add i8 %sext_ln813_2232, i8 %sext_ln813_2231"   --->   Operation 12221 'add' 'add_ln813_3730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12222 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3734 = add i8 %add_ln813_3733, i8 %add_ln813_3730"   --->   Operation 12222 'add' 'add_ln813_3734' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12223 [1/1] (1.11ns)   --->   "%add_ln813_3735 = add i7 %sext_ln17_551, i7 %sext_ln17_554"   --->   Operation 12223 'add' 'add_ln813_3735' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12224 [1/1] (0.00ns)   --->   "%sext_ln813_2235 = sext i7 %add_ln813_3735"   --->   Operation 12224 'sext' 'sext_ln813_2235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12225 [1/1] (1.11ns)   --->   "%add_ln813_3736 = add i7 %sext_ln17_569, i7 %sext_ln17_584"   --->   Operation 12225 'add' 'add_ln813_3736' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12226 [1/1] (0.00ns)   --->   "%sext_ln813_2236 = sext i7 %add_ln813_3736"   --->   Operation 12226 'sext' 'sext_ln813_2236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3737 = add i8 %sext_ln813_2236, i8 %sext_ln813_2235"   --->   Operation 12227 'add' 'add_ln813_3737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12228 [1/1] (0.00ns)   --->   "%sext_ln813_2237 = sext i7 %add_ln813_3738"   --->   Operation 12228 'sext' 'sext_ln813_2237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12229 [1/1] (0.00ns)   --->   "%sext_ln813_2238 = sext i7 %add_ln813_3739"   --->   Operation 12229 'sext' 'sext_ln813_2238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12230 [1/1] (1.20ns)   --->   "%add_ln813_3740 = add i8 %sext_ln813_2238, i8 %sext_ln813_2237"   --->   Operation 12230 'add' 'add_ln813_3740' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12231 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3741 = add i8 %add_ln813_3740, i8 %add_ln813_3737"   --->   Operation 12231 'add' 'add_ln813_3741' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3742 = add i8 %add_ln813_3741, i8 %add_ln813_3734"   --->   Operation 12232 'add' 'add_ln813_3742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12233 [1/1] (0.00ns)   --->   "%sext_ln813_2239 = sext i7 %add_ln813_3743"   --->   Operation 12233 'sext' 'sext_ln813_2239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12234 [1/1] (0.00ns)   --->   "%sext_ln813_2240 = sext i7 %add_ln813_3744"   --->   Operation 12234 'sext' 'sext_ln813_2240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12235 [1/1] (1.20ns)   --->   "%add_ln813_3745 = add i8 %sext_ln813_2240, i8 %sext_ln813_2239"   --->   Operation 12235 'add' 'add_ln813_3745' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12236 [1/1] (0.00ns)   --->   "%sext_ln813_2241 = sext i7 %add_ln813_3746"   --->   Operation 12236 'sext' 'sext_ln813_2241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12237 [1/1] (0.00ns)   --->   "%sext_ln813_2242 = sext i7 %add_ln813_3747"   --->   Operation 12237 'sext' 'sext_ln813_2242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12238 [1/1] (1.20ns)   --->   "%add_ln813_3748 = add i8 %sext_ln813_2242, i8 %sext_ln813_2241"   --->   Operation 12238 'add' 'add_ln813_3748' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3749 = add i8 %add_ln813_3748, i8 %add_ln813_3745"   --->   Operation 12239 'add' 'add_ln813_3749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12240 [1/1] (0.00ns)   --->   "%sext_ln813_2243 = sext i7 %add_ln813_3750"   --->   Operation 12240 'sext' 'sext_ln813_2243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12241 [1/1] (0.00ns)   --->   "%sext_ln813_2244 = sext i7 %add_ln813_3751"   --->   Operation 12241 'sext' 'sext_ln813_2244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3752 = add i8 %sext_ln813_2244, i8 %sext_ln813_2243"   --->   Operation 12242 'add' 'add_ln813_3752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12243 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3757 = add i8 %add_ln813_3756, i8 %add_ln813_3752"   --->   Operation 12243 'add' 'add_ln813_3757' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12244 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3758 = add i8 %add_ln813_3757, i8 %add_ln813_3749"   --->   Operation 12244 'add' 'add_ln813_3758' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12245 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3759 = add i8 %add_ln813_3758, i8 %add_ln813_3742"   --->   Operation 12245 'add' 'add_ln813_3759' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12246 [1/1] (0.00ns)   --->   "%sext_ln813_2247 = sext i7 %add_ln813_3761"   --->   Operation 12246 'sext' 'sext_ln813_2247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12247 [1/1] (0.00ns)   --->   "%sext_ln813_2248 = sext i6 %add_ln813_3762"   --->   Operation 12247 'sext' 'sext_ln813_2248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12248 [1/1] (1.20ns)   --->   "%add_ln813_3763 = add i8 %sext_ln813_2248, i8 %sext_ln813_2247"   --->   Operation 12248 'add' 'add_ln813_3763' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12249 [1/1] (0.00ns)   --->   "%sext_ln813_2251 = sext i7 %add_ln813_3766"   --->   Operation 12249 'sext' 'sext_ln813_2251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3767 = add i8 %sext_ln813_2251, i8 %add_ln813_3763"   --->   Operation 12250 'add' 'add_ln813_3767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12251 [1/1] (0.00ns)   --->   "%sext_ln813_2254 = sext i7 %add_ln813_3770"   --->   Operation 12251 'sext' 'sext_ln813_2254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12252 [1/1] (0.00ns)   --->   "%sext_ln813_2257 = sext i7 %add_ln813_3773"   --->   Operation 12252 'sext' 'sext_ln813_2257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12253 [1/1] (1.20ns)   --->   "%add_ln813_3774 = add i8 %sext_ln813_2257, i8 %sext_ln813_2254"   --->   Operation 12253 'add' 'add_ln813_3774' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12254 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3775 = add i8 %add_ln813_3774, i8 %add_ln813_3767"   --->   Operation 12254 'add' 'add_ln813_3775' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12255 [1/1] (0.00ns)   --->   "%sext_ln813_2260 = sext i7 %add_ln813_3778"   --->   Operation 12255 'sext' 'sext_ln813_2260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12256 [1/1] (0.00ns)   --->   "%sext_ln813_2263 = sext i7 %add_ln813_3781"   --->   Operation 12256 'sext' 'sext_ln813_2263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3782 = add i8 %sext_ln813_2263, i8 %sext_ln813_2260"   --->   Operation 12257 'add' 'add_ln813_3782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12258 [1/1] (0.00ns)   --->   "%sext_ln813_2266 = sext i6 %add_ln813_3785"   --->   Operation 12258 'sext' 'sext_ln813_2266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12259 [1/1] (0.00ns)   --->   "%sext_ln813_2267 = sext i5 %add_ln813_3786"   --->   Operation 12259 'sext' 'sext_ln813_2267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12260 [1/1] (0.00ns)   --->   "%sext_ln813_2268 = sext i6 %add_ln813_3787"   --->   Operation 12260 'sext' 'sext_ln813_2268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12261 [1/1] (1.11ns)   --->   "%add_ln813_3788 = add i7 %sext_ln813_2268, i7 %sext_ln813_2267"   --->   Operation 12261 'add' 'add_ln813_3788' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12262 [1/1] (0.00ns)   --->   "%sext_ln813_2269 = sext i7 %add_ln813_3788"   --->   Operation 12262 'sext' 'sext_ln813_2269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12263 [1/1] (1.20ns)   --->   "%add_ln813_3789 = add i8 %sext_ln813_2269, i8 %sext_ln813_2266"   --->   Operation 12263 'add' 'add_ln813_3789' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12264 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3790 = add i8 %add_ln813_3789, i8 %add_ln813_3782"   --->   Operation 12264 'add' 'add_ln813_3790' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12265 [1/1] (0.00ns)   --->   "%sext_ln813_2272 = sext i6 %add_ln813_3794"   --->   Operation 12265 'sext' 'sext_ln813_2272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12266 [1/1] (0.00ns)   --->   "%sext_ln813_2275 = sext i6 %add_ln813_3797"   --->   Operation 12266 'sext' 'sext_ln813_2275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12267 [1/1] (1.11ns)   --->   "%add_ln813_3798 = add i7 %sext_ln813_2275, i7 %sext_ln813_2272"   --->   Operation 12267 'add' 'add_ln813_3798' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12268 [1/1] (0.00ns)   --->   "%sext_ln813_2276 = sext i7 %add_ln813_3798"   --->   Operation 12268 'sext' 'sext_ln813_2276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12269 [1/1] (0.00ns)   --->   "%sext_ln813_2279 = sext i6 %add_ln813_3801"   --->   Operation 12269 'sext' 'sext_ln813_2279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12270 [1/1] (0.00ns)   --->   "%sext_ln813_2282 = sext i6 %add_ln813_3804"   --->   Operation 12270 'sext' 'sext_ln813_2282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12271 [1/1] (1.11ns)   --->   "%add_ln813_3805 = add i7 %sext_ln813_2282, i7 %sext_ln813_2279"   --->   Operation 12271 'add' 'add_ln813_3805' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12272 [1/1] (0.00ns)   --->   "%sext_ln813_2283 = sext i7 %add_ln813_3805"   --->   Operation 12272 'sext' 'sext_ln813_2283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3806 = add i8 %sext_ln813_2283, i8 %sext_ln813_2276"   --->   Operation 12273 'add' 'add_ln813_3806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12274 [1/1] (0.00ns)   --->   "%sext_ln813_2286 = sext i6 %add_ln813_3809"   --->   Operation 12274 'sext' 'sext_ln813_2286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12275 [1/1] (0.00ns)   --->   "%sext_ln813_2288 = sext i6 %add_ln813_3811"   --->   Operation 12275 'sext' 'sext_ln813_2288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12276 [1/1] (1.11ns)   --->   "%add_ln813_3812 = add i7 %sext_ln813_2288, i7 %sext_ln813_2286"   --->   Operation 12276 'add' 'add_ln813_3812' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12277 [1/1] (0.00ns)   --->   "%sext_ln813_2289 = sext i7 %add_ln813_3812"   --->   Operation 12277 'sext' 'sext_ln813_2289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12278 [1/1] (0.00ns)   --->   "%sext_ln813_2297 = sext i7 %add_ln813_3819"   --->   Operation 12278 'sext' 'sext_ln813_2297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12279 [1/1] (1.20ns)   --->   "%add_ln813_3820 = add i8 %sext_ln813_2297, i8 %sext_ln813_2289"   --->   Operation 12279 'add' 'add_ln813_3820' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12280 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3821 = add i8 %add_ln813_3820, i8 %add_ln813_3806"   --->   Operation 12280 'add' 'add_ln813_3821' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12281 [1/1] (1.11ns)   --->   "%add_ln813_3824 = add i7 %sext_ln17_21, i7 %sext_ln17_102"   --->   Operation 12281 'add' 'add_ln813_3824' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12282 [1/1] (0.00ns)   --->   "%sext_ln813_2298 = sext i7 %add_ln813_3824"   --->   Operation 12282 'sext' 'sext_ln813_2298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3825 = add i8 %sext_ln813_2298, i8 %sext_ln813"   --->   Operation 12283 'add' 'add_ln813_3825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12284 [1/1] (1.11ns)   --->   "%add_ln813_3826 = add i7 %sext_ln17_129, i7 %sext_ln17_190"   --->   Operation 12284 'add' 'add_ln813_3826' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12285 [1/1] (0.00ns)   --->   "%sext_ln813_2299 = sext i7 %add_ln813_3826"   --->   Operation 12285 'sext' 'sext_ln813_2299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12286 [1/1] (1.11ns)   --->   "%add_ln813_3827 = add i7 %sext_ln17_246, i7 %sext_ln17_266"   --->   Operation 12286 'add' 'add_ln813_3827' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12287 [1/1] (0.00ns)   --->   "%sext_ln813_2300 = sext i7 %add_ln813_3827"   --->   Operation 12287 'sext' 'sext_ln813_2300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12288 [1/1] (1.20ns)   --->   "%add_ln813_3828 = add i8 %sext_ln813_2300, i8 %sext_ln813_2299"   --->   Operation 12288 'add' 'add_ln813_3828' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12289 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3829 = add i8 %add_ln813_3828, i8 %add_ln813_3825"   --->   Operation 12289 'add' 'add_ln813_3829' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12290 [1/1] (1.11ns)   --->   "%add_ln813_3830 = add i7 %sext_ln17_312, i7 %sext_ln17_329"   --->   Operation 12290 'add' 'add_ln813_3830' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12291 [1/1] (0.00ns)   --->   "%sext_ln813_2301 = sext i7 %add_ln813_3830"   --->   Operation 12291 'sext' 'sext_ln813_2301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12292 [1/1] (1.11ns)   --->   "%add_ln813_3831 = add i7 %sext_ln17_338, i7 %sext_ln17_355"   --->   Operation 12292 'add' 'add_ln813_3831' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12293 [1/1] (0.00ns)   --->   "%sext_ln813_2302 = sext i7 %add_ln813_3831"   --->   Operation 12293 'sext' 'sext_ln813_2302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3832 = add i8 %sext_ln813_2302, i8 %sext_ln813_2301"   --->   Operation 12294 'add' 'add_ln813_3832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12295 [1/1] (1.11ns)   --->   "%add_ln813_3833 = add i7 %sext_ln17_382, i7 %sext_ln17_405"   --->   Operation 12295 'add' 'add_ln813_3833' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12296 [1/1] (0.00ns)   --->   "%sext_ln813_2303 = sext i7 %add_ln813_3833"   --->   Operation 12296 'sext' 'sext_ln813_2303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12297 [1/1] (1.20ns)   --->   "%add_ln813_3834 = add i8 %sext_ln813_2151, i8 %sext_ln813_2303"   --->   Operation 12297 'add' 'add_ln813_3834' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12298 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3835 = add i8 %add_ln813_3834, i8 %add_ln813_3832"   --->   Operation 12298 'add' 'add_ln813_3835' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12299 [1/1] (1.11ns)   --->   "%add_ln813_3837 = add i7 %sext_ln17_460, i7 %sext_ln17_468"   --->   Operation 12299 'add' 'add_ln813_3837' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12300 [1/1] (0.00ns)   --->   "%sext_ln813_2304 = sext i7 %add_ln813_3837"   --->   Operation 12300 'sext' 'sext_ln813_2304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12301 [1/1] (1.11ns)   --->   "%add_ln813_3838 = add i7 %sext_ln17_496, i7 %sext_ln17_525"   --->   Operation 12301 'add' 'add_ln813_3838' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12302 [1/1] (0.00ns)   --->   "%sext_ln813_2305 = sext i7 %add_ln813_3838"   --->   Operation 12302 'sext' 'sext_ln813_2305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12303 [1/1] (1.20ns)   --->   "%add_ln813_3839 = add i8 %sext_ln813_2305, i8 %sext_ln813_2304"   --->   Operation 12303 'add' 'add_ln813_3839' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12304 [1/1] (1.11ns)   --->   "%add_ln813_3840 = add i7 %sext_ln17_541, i7 %sext_ln17_551"   --->   Operation 12304 'add' 'add_ln813_3840' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12305 [1/1] (0.00ns)   --->   "%sext_ln813_2306 = sext i7 %add_ln813_3840"   --->   Operation 12305 'sext' 'sext_ln813_2306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12306 [1/1] (1.11ns)   --->   "%add_ln813_3841 = add i7 %sext_ln17_567, i7 %sext_ln17_599"   --->   Operation 12306 'add' 'add_ln813_3841' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12307 [1/1] (0.00ns)   --->   "%sext_ln813_2307 = sext i7 %add_ln813_3841"   --->   Operation 12307 'sext' 'sext_ln813_2307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12308 [1/1] (1.20ns)   --->   "%add_ln813_3842 = add i8 %sext_ln813_2307, i8 %sext_ln813_2306"   --->   Operation 12308 'add' 'add_ln813_3842' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3843 = add i8 %add_ln813_3842, i8 %add_ln813_3839"   --->   Operation 12309 'add' 'add_ln813_3843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12310 [1/1] (1.11ns)   --->   "%add_ln813_3844 = add i7 %sext_ln17_610, i7 %sext_ln17_617"   --->   Operation 12310 'add' 'add_ln813_3844' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12311 [1/1] (0.00ns)   --->   "%sext_ln813_2308 = sext i7 %add_ln813_3844"   --->   Operation 12311 'sext' 'sext_ln813_2308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12312 [1/1] (0.00ns)   --->   "%sext_ln813_2309 = sext i7 %add_ln813_3845"   --->   Operation 12312 'sext' 'sext_ln813_2309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3846 = add i8 %sext_ln813_2309, i8 %sext_ln813_2308"   --->   Operation 12313 'add' 'add_ln813_3846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12314 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3850 = add i8 %add_ln813_3849, i8 %add_ln813_3846"   --->   Operation 12314 'add' 'add_ln813_3850' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12315 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3851 = add i8 %add_ln813_3850, i8 %add_ln813_3843"   --->   Operation 12315 'add' 'add_ln813_3851' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12316 [1/1] (0.00ns)   --->   "%sext_ln813_2312 = sext i7 %add_ln813_3853"   --->   Operation 12316 'sext' 'sext_ln813_2312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3854 = add i8 %sext_ln813_2312, i8 %sext_ln818_147"   --->   Operation 12317 'add' 'add_ln813_3854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12318 [1/1] (0.00ns)   --->   "%sext_ln813_2313 = sext i7 %add_ln813_3855"   --->   Operation 12318 'sext' 'sext_ln813_2313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12319 [1/1] (0.00ns)   --->   "%sext_ln813_2314 = sext i7 %add_ln813_3856"   --->   Operation 12319 'sext' 'sext_ln813_2314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12320 [1/1] (1.20ns)   --->   "%add_ln813_3857 = add i8 %sext_ln813_2314, i8 %sext_ln813_2313"   --->   Operation 12320 'add' 'add_ln813_3857' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12321 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3858 = add i8 %add_ln813_3857, i8 %add_ln813_3854"   --->   Operation 12321 'add' 'add_ln813_3858' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12322 [1/1] (0.00ns)   --->   "%sext_ln813_2315 = sext i7 %add_ln813_3859"   --->   Operation 12322 'sext' 'sext_ln813_2315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12323 [1/1] (0.00ns)   --->   "%sext_ln813_2316 = sext i7 %add_ln813_3860"   --->   Operation 12323 'sext' 'sext_ln813_2316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3861 = add i8 %sext_ln813_2316, i8 %sext_ln813_2315"   --->   Operation 12324 'add' 'add_ln813_3861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12325 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3865 = add i8 %add_ln813_3864, i8 %add_ln813_3861"   --->   Operation 12325 'add' 'add_ln813_3865' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3866 = add i8 %add_ln813_3865, i8 %add_ln813_3858"   --->   Operation 12326 'add' 'add_ln813_3866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3873 = add i8 %add_ln813_3872, i8 %add_ln813_3869"   --->   Operation 12327 'add' 'add_ln813_3873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12328 [1/1] (0.00ns)   --->   "%sext_ln813_2323 = sext i7 %add_ln813_3874"   --->   Operation 12328 'sext' 'sext_ln813_2323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12329 [1/1] (0.00ns)   --->   "%sext_ln813_2324 = sext i6 %add_ln813_3875"   --->   Operation 12329 'sext' 'sext_ln813_2324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3876 = add i8 %sext_ln813_2324, i8 %sext_ln813_2323"   --->   Operation 12330 'add' 'add_ln813_3876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12331 [1/1] (0.00ns)   --->   "%sext_ln813_2327 = sext i7 %add_ln813_3879"   --->   Operation 12331 'sext' 'sext_ln813_2327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12332 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3880 = add i8 %sext_ln813_2327, i8 %add_ln813_3876"   --->   Operation 12332 'add' 'add_ln813_3880' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12333 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3881 = add i8 %add_ln813_3880, i8 %add_ln813_3873"   --->   Operation 12333 'add' 'add_ln813_3881' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12334 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3882 = add i8 %add_ln813_3881, i8 %add_ln813_3866"   --->   Operation 12334 'add' 'add_ln813_3882' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12335 [1/1] (0.00ns)   --->   "%sext_ln813_2329 = sext i7 %add_ln813_3885"   --->   Operation 12335 'sext' 'sext_ln813_2329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12336 [1/1] (0.00ns)   --->   "%sext_ln813_2332 = sext i7 %add_ln813_3888"   --->   Operation 12336 'sext' 'sext_ln813_2332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3889 = add i8 %sext_ln813_2332, i8 %sext_ln813_2329"   --->   Operation 12337 'add' 'add_ln813_3889' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12338 [1/1] (0.00ns)   --->   "%sext_ln813_2335 = sext i7 %add_ln813_3892"   --->   Operation 12338 'sext' 'sext_ln813_2335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12339 [1/1] (0.00ns)   --->   "%sext_ln813_2338 = sext i7 %add_ln813_3895"   --->   Operation 12339 'sext' 'sext_ln813_2338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12340 [1/1] (1.20ns)   --->   "%add_ln813_3896 = add i8 %sext_ln813_2338, i8 %sext_ln813_2335"   --->   Operation 12340 'add' 'add_ln813_3896' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12341 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3897 = add i8 %add_ln813_3896, i8 %add_ln813_3889"   --->   Operation 12341 'add' 'add_ln813_3897' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12342 [1/1] (0.00ns)   --->   "%sext_ln813_2341 = sext i7 %add_ln813_3900"   --->   Operation 12342 'sext' 'sext_ln813_2341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12343 [1/1] (0.00ns)   --->   "%sext_ln813_2344 = sext i6 %add_ln813_3903"   --->   Operation 12343 'sext' 'sext_ln813_2344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3904 = add i8 %sext_ln813_2344, i8 %sext_ln813_2341"   --->   Operation 12344 'add' 'add_ln813_3904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12345 [1/1] (0.00ns)   --->   "%sext_ln813_2347 = sext i6 %add_ln813_3907"   --->   Operation 12345 'sext' 'sext_ln813_2347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12346 [1/1] (0.00ns)   --->   "%sext_ln813_2350 = sext i6 %add_ln813_3910"   --->   Operation 12346 'sext' 'sext_ln813_2350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12347 [1/1] (1.11ns)   --->   "%add_ln813_3911 = add i7 %sext_ln813_2350, i7 %sext_ln813_2347"   --->   Operation 12347 'add' 'add_ln813_3911' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12348 [1/1] (0.00ns)   --->   "%sext_ln813_2351 = sext i7 %add_ln813_3911"   --->   Operation 12348 'sext' 'sext_ln813_2351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12349 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3912 = add i8 %sext_ln813_2351, i8 %add_ln813_3904"   --->   Operation 12349 'add' 'add_ln813_3912' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12350 [1/1] (0.00ns)   --->   "%sext_ln813_2353 = sext i6 %add_ln813_3915"   --->   Operation 12350 'sext' 'sext_ln813_2353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12351 [1/1] (0.00ns)   --->   "%sext_ln813_2356 = sext i6 %add_ln813_3918"   --->   Operation 12351 'sext' 'sext_ln813_2356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12352 [1/1] (1.11ns)   --->   "%add_ln813_3919 = add i7 %sext_ln813_2356, i7 %sext_ln813_2353"   --->   Operation 12352 'add' 'add_ln813_3919' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12353 [1/1] (0.00ns)   --->   "%sext_ln813_2357 = sext i7 %add_ln813_3919"   --->   Operation 12353 'sext' 'sext_ln813_2357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12354 [1/1] (0.00ns)   --->   "%sext_ln813_2359 = sext i6 %add_ln813_3921"   --->   Operation 12354 'sext' 'sext_ln813_2359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12355 [1/1] (0.00ns)   --->   "%sext_ln813_2362 = sext i6 %add_ln813_3924"   --->   Operation 12355 'sext' 'sext_ln813_2362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12356 [1/1] (1.11ns)   --->   "%add_ln813_3925 = add i7 %sext_ln813_2362, i7 %sext_ln813_2359"   --->   Operation 12356 'add' 'add_ln813_3925' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12357 [1/1] (0.00ns)   --->   "%sext_ln813_2363 = sext i7 %add_ln813_3925"   --->   Operation 12357 'sext' 'sext_ln813_2363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3926 = add i8 %sext_ln813_2363, i8 %sext_ln813_2357"   --->   Operation 12358 'add' 'add_ln813_3926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12359 [1/1] (0.00ns)   --->   "%sext_ln813_2366 = sext i6 %add_ln813_3929"   --->   Operation 12359 'sext' 'sext_ln813_2366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12360 [1/1] (0.00ns)   --->   "%sext_ln813_2369 = sext i6 %add_ln813_3932"   --->   Operation 12360 'sext' 'sext_ln813_2369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12361 [1/1] (1.11ns)   --->   "%add_ln813_3933 = add i7 %sext_ln813_2369, i7 %sext_ln813_2366"   --->   Operation 12361 'add' 'add_ln813_3933' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12362 [1/1] (0.00ns)   --->   "%sext_ln813_2370 = sext i7 %add_ln813_3933"   --->   Operation 12362 'sext' 'sext_ln813_2370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12363 [1/1] (0.00ns)   --->   "%sext_ln813_2376 = sext i6 %add_ln813_3939"   --->   Operation 12363 'sext' 'sext_ln813_2376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12364 [1/1] (1.20ns)   --->   "%add_ln813_3940 = add i8 %sext_ln813_2376, i8 %sext_ln813_2370"   --->   Operation 12364 'add' 'add_ln813_3940' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12365 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3941 = add i8 %add_ln813_3940, i8 %add_ln813_3926"   --->   Operation 12365 'add' 'add_ln813_3941' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12366 [1/1] (1.20ns)   --->   "%add_ln813_3944 = add i8 %sext_ln813_30, i8 %sext_ln818_64"   --->   Operation 12366 'add' 'add_ln813_3944' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12367 [1/1] (1.20ns)   --->   "%add_ln813_3945 = add i8 %sext_ln818_77, i8 %sext_ln818_8"   --->   Operation 12367 'add' 'add_ln813_3945' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3946 = add i8 %add_ln813_3945, i8 %add_ln813_3944"   --->   Operation 12368 'add' 'add_ln813_3946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12369 [1/1] (1.11ns)   --->   "%add_ln813_3947 = add i7 %sext_ln17_39, i7 %sext_ln17_48"   --->   Operation 12369 'add' 'add_ln813_3947' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12370 [1/1] (0.00ns)   --->   "%sext_ln813_2377 = sext i7 %add_ln813_3947"   --->   Operation 12370 'sext' 'sext_ln813_2377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12371 [1/1] (1.11ns)   --->   "%add_ln813_3948 = add i7 %sext_ln17_91, i7 %sext_ln17_127"   --->   Operation 12371 'add' 'add_ln813_3948' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12372 [1/1] (0.00ns)   --->   "%sext_ln813_2378 = sext i7 %add_ln813_3948"   --->   Operation 12372 'sext' 'sext_ln813_2378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12373 [1/1] (1.20ns)   --->   "%add_ln813_3949 = add i8 %sext_ln813_2378, i8 %sext_ln813_2377"   --->   Operation 12373 'add' 'add_ln813_3949' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12374 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3950 = add i8 %add_ln813_3949, i8 %add_ln813_3946"   --->   Operation 12374 'add' 'add_ln813_3950' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12375 [1/1] (1.11ns)   --->   "%add_ln813_3951 = add i7 %sext_ln17_196, i7 %sext_ln17_202"   --->   Operation 12375 'add' 'add_ln813_3951' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12376 [1/1] (0.00ns)   --->   "%sext_ln813_2379 = sext i7 %add_ln813_3951"   --->   Operation 12376 'sext' 'sext_ln813_2379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3952 = add i8 %sext_ln813_2379, i8 %sext_ln813_1972"   --->   Operation 12377 'add' 'add_ln813_3952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12378 [1/1] (1.11ns)   --->   "%add_ln813_3953 = add i7 %sext_ln17_220, i7 %sext_ln17_252"   --->   Operation 12378 'add' 'add_ln813_3953' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12379 [1/1] (0.00ns)   --->   "%sext_ln813_2380 = sext i7 %add_ln813_3953"   --->   Operation 12379 'sext' 'sext_ln813_2380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12380 [1/1] (1.11ns)   --->   "%add_ln813_3954 = add i7 %sext_ln17_277, i7 %sext_ln17_288"   --->   Operation 12380 'add' 'add_ln813_3954' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12381 [1/1] (0.00ns)   --->   "%sext_ln813_2381 = sext i7 %add_ln813_3954"   --->   Operation 12381 'sext' 'sext_ln813_2381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12382 [1/1] (1.20ns)   --->   "%add_ln813_3955 = add i8 %sext_ln813_2381, i8 %sext_ln813_2380"   --->   Operation 12382 'add' 'add_ln813_3955' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12383 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3956 = add i8 %add_ln813_3955, i8 %add_ln813_3952"   --->   Operation 12383 'add' 'add_ln813_3956' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12384 [1/1] (1.11ns)   --->   "%add_ln813_3958 = add i7 %sext_ln17_346, i7 %sext_ln17_389"   --->   Operation 12384 'add' 'add_ln813_3958' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12385 [1/1] (0.00ns)   --->   "%sext_ln813_2382 = sext i7 %add_ln813_3958"   --->   Operation 12385 'sext' 'sext_ln813_2382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12386 [1/1] (1.11ns)   --->   "%add_ln813_3959 = add i7 %sext_ln17_405, i7 %sext_ln17_427"   --->   Operation 12386 'add' 'add_ln813_3959' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12387 [1/1] (0.00ns)   --->   "%sext_ln813_2383 = sext i7 %add_ln813_3959"   --->   Operation 12387 'sext' 'sext_ln813_2383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12388 [1/1] (1.20ns)   --->   "%add_ln813_3960 = add i8 %sext_ln813_2383, i8 %sext_ln813_2382"   --->   Operation 12388 'add' 'add_ln813_3960' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12389 [1/1] (1.11ns)   --->   "%add_ln813_3961 = add i7 %sext_ln17_432, i7 %sext_ln17_440"   --->   Operation 12389 'add' 'add_ln813_3961' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12390 [1/1] (0.00ns)   --->   "%sext_ln813_2384 = sext i7 %add_ln813_3961"   --->   Operation 12390 'sext' 'sext_ln813_2384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12391 [1/1] (1.20ns)   --->   "%add_ln813_3962 = add i8 %sext_ln813_1678, i8 %sext_ln813_2384"   --->   Operation 12391 'add' 'add_ln813_3962' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3963 = add i8 %add_ln813_3962, i8 %add_ln813_3960"   --->   Operation 12392 'add' 'add_ln813_3963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12393 [1/1] (1.11ns)   --->   "%add_ln813_3964 = add i7 %sext_ln17_477, i7 %sext_ln17_482"   --->   Operation 12393 'add' 'add_ln813_3964' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12394 [1/1] (0.00ns)   --->   "%sext_ln813_2385 = sext i7 %add_ln813_3964"   --->   Operation 12394 'sext' 'sext_ln813_2385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3965 = add i8 %sext_ln813_191, i8 %sext_ln813_2385"   --->   Operation 12395 'add' 'add_ln813_3965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12396 [1/1] (0.00ns)   --->   "%sext_ln813_2386 = sext i7 %add_ln813_3966"   --->   Operation 12396 'sext' 'sext_ln813_2386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3967 = add i8 %sext_ln813_2386, i8 %sext_ln818_118"   --->   Operation 12397 'add' 'add_ln813_3967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12398 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3968 = add i8 %add_ln813_3967, i8 %sext_ln813_594"   --->   Operation 12398 'add' 'add_ln813_3968' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12399 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3969 = add i8 %add_ln813_3968, i8 %add_ln813_3965"   --->   Operation 12399 'add' 'add_ln813_3969' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12400 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3970 = add i8 %add_ln813_3969, i8 %add_ln813_3963"   --->   Operation 12400 'add' 'add_ln813_3970' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12401 [1/1] (1.11ns)   --->   "%add_ln813_3972 = add i7 %sext_ln17_640, i7 %sext_ln17_725"   --->   Operation 12401 'add' 'add_ln813_3972' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12402 [1/1] (0.00ns)   --->   "%sext_ln813_2387 = sext i7 %add_ln813_3972"   --->   Operation 12402 'sext' 'sext_ln813_2387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12403 [1/1] (0.00ns)   --->   "%sext_ln813_2388 = sext i7 %add_ln813_3973"   --->   Operation 12403 'sext' 'sext_ln813_2388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3974 = add i8 %sext_ln813_2388, i8 %sext_ln813_2387"   --->   Operation 12404 'add' 'add_ln813_3974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12405 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3978 = add i8 %add_ln813_3977, i8 %add_ln813_3974"   --->   Operation 12405 'add' 'add_ln813_3978' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12406 [1/1] (1.11ns)   --->   "%add_ln813_3979 = add i7 %sext_ln17_895, i7 %sext_ln17_904"   --->   Operation 12406 'add' 'add_ln813_3979' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12407 [1/1] (0.00ns)   --->   "%sext_ln813_2391 = sext i7 %add_ln813_3979"   --->   Operation 12407 'sext' 'sext_ln813_2391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12408 [1/1] (1.11ns)   --->   "%add_ln813_3980 = add i7 %sext_ln17_937, i7 %sext_ln17_989"   --->   Operation 12408 'add' 'add_ln813_3980' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12409 [1/1] (0.00ns)   --->   "%sext_ln813_2392 = sext i7 %add_ln813_3980"   --->   Operation 12409 'sext' 'sext_ln813_2392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3981 = add i8 %sext_ln813_2392, i8 %sext_ln813_2391"   --->   Operation 12410 'add' 'add_ln813_3981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12411 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3986 = add i8 %add_ln813_3985, i8 %add_ln813_3981"   --->   Operation 12411 'add' 'add_ln813_3986' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12412 [1/1] (0.00ns)   --->   "%sext_ln813_2395 = sext i7 %add_ln813_3988"   --->   Operation 12412 'sext' 'sext_ln813_2395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12413 [1/1] (0.00ns)   --->   "%sext_ln813_2396 = sext i7 %add_ln813_3989"   --->   Operation 12413 'sext' 'sext_ln813_2396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12414 [1/1] (1.20ns)   --->   "%add_ln813_3990 = add i8 %sext_ln813_2396, i8 %sext_ln813_2395"   --->   Operation 12414 'add' 'add_ln813_3990' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3994 = add i8 %add_ln813_3993, i8 %add_ln813_3990"   --->   Operation 12415 'add' 'add_ln813_3994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12416 [1/1] (0.00ns)   --->   "%sext_ln813_2399 = sext i7 %add_ln813_3995"   --->   Operation 12416 'sext' 'sext_ln813_2399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12417 [1/1] (0.00ns)   --->   "%sext_ln813_2400 = sext i7 %add_ln813_3996"   --->   Operation 12417 'sext' 'sext_ln813_2400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3997 = add i8 %sext_ln813_2400, i8 %sext_ln813_2399"   --->   Operation 12418 'add' 'add_ln813_3997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12419 [1/1] (0.00ns)   --->   "%sext_ln813_2401 = sext i7 %add_ln813_3998"   --->   Operation 12419 'sext' 'sext_ln813_2401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12420 [1/1] (0.00ns)   --->   "%sext_ln813_2402 = sext i7 %add_ln813_3999"   --->   Operation 12420 'sext' 'sext_ln813_2402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4000 = add i8 %sext_ln813_2402, i8 %sext_ln818_265"   --->   Operation 12421 'add' 'add_ln813_4000' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12422 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4001 = add i8 %add_ln813_4000, i8 %sext_ln813_2401"   --->   Operation 12422 'add' 'add_ln813_4001' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12423 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4002 = add i8 %add_ln813_4001, i8 %add_ln813_3997"   --->   Operation 12423 'add' 'add_ln813_4002' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12424 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4003 = add i8 %add_ln813_4002, i8 %add_ln813_3994"   --->   Operation 12424 'add' 'add_ln813_4003' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12425 [1/1] (0.00ns)   --->   "%sext_ln813_2405 = sext i7 %add_ln813_4008"   --->   Operation 12425 'sext' 'sext_ln813_2405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12426 [1/1] (0.00ns)   --->   "%sext_ln813_2408 = sext i7 %add_ln813_4011"   --->   Operation 12426 'sext' 'sext_ln813_2408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4012 = add i8 %sext_ln813_2408, i8 %sext_ln813_2405"   --->   Operation 12427 'add' 'add_ln813_4012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12428 [1/1] (0.00ns)   --->   "%sext_ln813_2411 = sext i7 %add_ln813_4015"   --->   Operation 12428 'sext' 'sext_ln813_2411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12429 [1/1] (0.00ns)   --->   "%sext_ln813_2412 = sext i6 %add_ln813_1103"   --->   Operation 12429 'sext' 'sext_ln813_2412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12430 [1/1] (0.00ns)   --->   "%sext_ln813_2414 = sext i7 %add_ln813_4017"   --->   Operation 12430 'sext' 'sext_ln813_2414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4018 = add i8 %sext_ln813_2414, i8 %sext_ln813_2412"   --->   Operation 12431 'add' 'add_ln813_4018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12432 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4019 = add i8 %add_ln813_4018, i8 %sext_ln813_2411"   --->   Operation 12432 'add' 'add_ln813_4019' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12433 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4020 = add i8 %add_ln813_4019, i8 %add_ln813_4012"   --->   Operation 12433 'add' 'add_ln813_4020' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12434 [1/1] (0.00ns)   --->   "%sext_ln813_2417 = sext i7 %add_ln813_4023"   --->   Operation 12434 'sext' 'sext_ln813_2417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12435 [1/1] (0.00ns)   --->   "%sext_ln813_2420 = sext i7 %add_ln813_4026"   --->   Operation 12435 'sext' 'sext_ln813_2420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4027 = add i8 %sext_ln813_2420, i8 %sext_ln813_2417"   --->   Operation 12436 'add' 'add_ln813_4027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12437 [1/1] (0.00ns)   --->   "%sext_ln813_2423 = sext i6 %add_ln813_4030"   --->   Operation 12437 'sext' 'sext_ln813_2423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12438 [1/1] (0.00ns)   --->   "%sext_ln813_2424 = sext i5 %add_ln813_4031"   --->   Operation 12438 'sext' 'sext_ln813_2424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12439 [1/1] (0.00ns)   --->   "%sext_ln813_2426 = sext i6 %add_ln813_4033"   --->   Operation 12439 'sext' 'sext_ln813_2426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12440 [1/1] (1.11ns)   --->   "%add_ln813_4034 = add i7 %sext_ln813_2426, i7 %sext_ln813_2424"   --->   Operation 12440 'add' 'add_ln813_4034' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12441 [1/1] (0.00ns)   --->   "%sext_ln813_2427 = sext i7 %add_ln813_4034"   --->   Operation 12441 'sext' 'sext_ln813_2427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12442 [1/1] (1.20ns)   --->   "%add_ln813_4035 = add i8 %sext_ln813_2427, i8 %sext_ln813_2423"   --->   Operation 12442 'add' 'add_ln813_4035' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12443 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4036 = add i8 %add_ln813_4035, i8 %add_ln813_4027"   --->   Operation 12443 'add' 'add_ln813_4036' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12444 [1/1] (0.00ns)   --->   "%sext_ln813_2430 = sext i6 %add_ln813_4040"   --->   Operation 12444 'sext' 'sext_ln813_2430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12445 [1/1] (0.00ns)   --->   "%sext_ln813_2432 = sext i6 %add_ln813_4042"   --->   Operation 12445 'sext' 'sext_ln813_2432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12446 [1/1] (1.11ns)   --->   "%add_ln813_4043 = add i7 %sext_ln813_2432, i7 %sext_ln813_2430"   --->   Operation 12446 'add' 'add_ln813_4043' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12447 [1/1] (0.00ns)   --->   "%sext_ln813_2433 = sext i7 %add_ln813_4043"   --->   Operation 12447 'sext' 'sext_ln813_2433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12448 [1/1] (0.00ns)   --->   "%sext_ln813_2436 = sext i6 %add_ln813_4046"   --->   Operation 12448 'sext' 'sext_ln813_2436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12449 [1/1] (0.00ns)   --->   "%sext_ln813_2440 = sext i6 %add_ln813_4049"   --->   Operation 12449 'sext' 'sext_ln813_2440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12450 [1/1] (1.11ns)   --->   "%add_ln813_4050 = add i7 %sext_ln813_2440, i7 %sext_ln813_2436"   --->   Operation 12450 'add' 'add_ln813_4050' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12451 [1/1] (0.00ns)   --->   "%sext_ln813_2441 = sext i7 %add_ln813_4050"   --->   Operation 12451 'sext' 'sext_ln813_2441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4051 = add i8 %sext_ln813_2441, i8 %sext_ln813_2433"   --->   Operation 12452 'add' 'add_ln813_4051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 12453 [1/1] (0.00ns)   --->   "%sext_ln813_2448 = sext i6 %add_ln813_4058"   --->   Operation 12453 'sext' 'sext_ln813_2448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12454 [1/1] (0.00ns)   --->   "%sext_ln813_2456 = sext i7 %add_ln813_4066"   --->   Operation 12454 'sext' 'sext_ln813_2456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12455 [1/1] (1.20ns)   --->   "%add_ln813_4067 = add i8 %sext_ln813_2456, i8 %sext_ln813_2448"   --->   Operation 12455 'add' 'add_ln813_4067' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12456 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4068 = add i8 %add_ln813_4067, i8 %add_ln813_4051"   --->   Operation 12456 'add' 'add_ln813_4068' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 12457 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 12457 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12458 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4154, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 12458 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_19 = add i8 %add_ln813_18, i8 %add_ln813_11"   --->   Operation 12459 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12460 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_35 = add i8 %add_ln813_34, i8 %add_ln813_19"   --->   Operation 12460 'add' 'add_ln813_35' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_50 = add i8 %add_ln813_49, i8 %add_ln813_42"   --->   Operation 12461 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12462 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_67 = add i8 %add_ln813_66, i8 %add_ln813_50"   --->   Operation 12462 'add' 'add_ln813_67' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_68 = add i8 %add_ln813_67, i8 %add_ln813_35"   --->   Operation 12463 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12464 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_133 = add i8 %add_ln813_132, i8 %add_ln813_68"   --->   Operation 12464 'add' 'add_ln813_133' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_179 = add i8 %add_ln813_178, i8 %add_ln813_171"   --->   Operation 12465 'add' 'add_ln813_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12466 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_195 = add i8 %add_ln813_194, i8 %add_ln813_179"   --->   Operation 12466 'add' 'add_ln813_195' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_196 = add i8 %add_ln813_195, i8 %add_ln813_164"   --->   Operation 12467 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_227 = add i8 %add_ln813_226, i8 %add_ln813_211"   --->   Operation 12468 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12469 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_260 = add i8 %add_ln813_259, i8 %add_ln813_227"   --->   Operation 12469 'add' 'add_ln813_260' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12470 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_261 = add i8 %add_ln813_260, i8 %add_ln813_196"   --->   Operation 12470 'add' 'add_ln813_261' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_275 = add i8 %add_ln813_274, i8 %add_ln813_267"   --->   Operation 12471 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12472 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_290 = add i8 %add_ln813_289, i8 %add_ln813_275"   --->   Operation 12472 'add' 'add_ln813_290' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_321 = add i8 %add_ln813_320, i8 %add_ln813_290"   --->   Operation 12473 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_351 = add i8 %add_ln813_350, i8 %add_ln813_335"   --->   Operation 12474 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12475 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_382 = add i8 %add_ln813_381, i8 %add_ln813_351"   --->   Operation 12475 'add' 'add_ln813_382' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12476 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_383 = add i8 %add_ln813_382, i8 %add_ln813_321"   --->   Operation 12476 'add' 'add_ln813_383' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_398 = add i8 %add_ln813_397, i8 %add_ln813_390"   --->   Operation 12477 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12478 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_414 = add i8 %add_ln813_413, i8 %add_ln813_398"   --->   Operation 12478 'add' 'add_ln813_414' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_446 = add i8 %add_ln813_445, i8 %add_ln813_414"   --->   Operation 12479 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12480 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_508 = add i8 %add_ln813_507, i8 %add_ln813_446"   --->   Operation 12480 'add' 'add_ln813_508' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_523 = add i8 %add_ln813_522, i8 %add_ln813_515"   --->   Operation 12481 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12482 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_539 = add i8 %add_ln813_538, i8 %add_ln813_523"   --->   Operation 12482 'add' 'add_ln813_539' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_554 = add i8 %add_ln813_553, i8 %add_ln813_546"   --->   Operation 12483 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12484 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_571 = add i8 %add_ln813_570, i8 %add_ln813_554"   --->   Operation 12484 'add' 'add_ln813_571' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_572 = add i8 %add_ln813_571, i8 %add_ln813_539"   --->   Operation 12485 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_603 = add i8 %add_ln813_602, i8 %add_ln813_587"   --->   Operation 12486 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12487 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_636 = add i8 %add_ln813_635, i8 %add_ln813_603"   --->   Operation 12487 'add' 'add_ln813_636' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12488 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_637 = add i8 %add_ln813_636, i8 %add_ln813_572"   --->   Operation 12488 'add' 'add_ln813_637' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_652 = add i8 %add_ln813_651, i8 %add_ln813_644"   --->   Operation 12489 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12490 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_668 = add i8 %add_ln813_667, i8 %add_ln813_652"   --->   Operation 12490 'add' 'add_ln813_668' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_682 = add i8 %add_ln813_681, i8 %add_ln813_675"   --->   Operation 12491 'add' 'add_ln813_682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12492 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_699 = add i8 %add_ln813_698, i8 %add_ln813_682"   --->   Operation 12492 'add' 'add_ln813_699' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_700 = add i8 %add_ln813_699, i8 %add_ln813_668"   --->   Operation 12493 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_732 = add i8 %add_ln813_731, i8 %add_ln813_715"   --->   Operation 12494 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12495 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_764 = add i8 %add_ln813_763, i8 %add_ln813_732"   --->   Operation 12495 'add' 'add_ln813_764' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12496 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_765 = add i8 %add_ln813_764, i8 %add_ln813_700"   --->   Operation 12496 'add' 'add_ln813_765' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_781 = add i8 %add_ln813_780, i8 %add_ln813_773"   --->   Operation 12497 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12498 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_797 = add i8 %add_ln813_796, i8 %add_ln813_781"   --->   Operation 12498 'add' 'add_ln813_797' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_812 = add i8 %add_ln813_811, i8 %add_ln813_804"   --->   Operation 12499 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12500 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_828 = add i8 %add_ln813_827, i8 %add_ln813_812"   --->   Operation 12500 'add' 'add_ln813_828' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_829 = add i8 %add_ln813_828, i8 %add_ln813_797"   --->   Operation 12501 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12502 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_894 = add i8 %add_ln813_893, i8 %add_ln813_829"   --->   Operation 12502 'add' 'add_ln813_894' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_910 = add i8 %add_ln813_909, i8 %add_ln813_902"   --->   Operation 12503 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12504 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_927 = add i8 %add_ln813_926, i8 %add_ln813_910"   --->   Operation 12504 'add' 'add_ln813_927' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_943 = add i8 %add_ln813_942, i8 %add_ln813_934"   --->   Operation 12505 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12506 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_960 = add i8 %add_ln813_959, i8 %add_ln813_943"   --->   Operation 12506 'add' 'add_ln813_960' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_961 = add i8 %add_ln813_960, i8 %add_ln813_927"   --->   Operation 12507 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_993 = add i8 %add_ln813_992, i8 %add_ln813_976"   --->   Operation 12508 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12509 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1027 = add i8 %add_ln813_1026, i8 %add_ln813_993"   --->   Operation 12509 'add' 'add_ln813_1027' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12510 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1028 = add i8 %add_ln813_1027, i8 %add_ln813_961"   --->   Operation 12510 'add' 'add_ln813_1028' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1043 = add i8 %add_ln813_1042, i8 %add_ln813_1035"   --->   Operation 12511 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12512 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1059 = add i8 %add_ln813_1058, i8 %add_ln813_1043"   --->   Operation 12512 'add' 'add_ln813_1059' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1091 = add i8 %add_ln813_1090, i8 %add_ln813_1059"   --->   Operation 12513 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12514 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1155 = add i8 %add_ln813_1154, i8 %add_ln813_1091"   --->   Operation 12514 'add' 'add_ln813_1155' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1170 = add i8 %add_ln813_1169, i8 %add_ln813_1162"   --->   Operation 12515 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12516 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1186 = add i8 %add_ln813_1185, i8 %add_ln813_1170"   --->   Operation 12516 'add' 'add_ln813_1186' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1217 = add i8 %add_ln813_1216, i8 %add_ln813_1186"   --->   Operation 12517 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1247 = add i8 %add_ln813_1246, i8 %add_ln813_1231"   --->   Operation 12518 'add' 'add_ln813_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12519 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1278 = add i8 %add_ln813_1277, i8 %add_ln813_1247"   --->   Operation 12519 'add' 'add_ln813_1278' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12520 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1279 = add i8 %add_ln813_1278, i8 %add_ln813_1217"   --->   Operation 12520 'add' 'add_ln813_1279' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1294 = add i8 %add_ln813_1293, i8 %add_ln813_1286"   --->   Operation 12521 'add' 'add_ln813_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12522 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1311 = add i8 %add_ln813_1310, i8 %add_ln813_1294"   --->   Operation 12522 'add' 'add_ln813_1311' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1326 = add i8 %add_ln813_1325, i8 %add_ln813_1318"   --->   Operation 12523 'add' 'add_ln813_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12524 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1342 = add i8 %add_ln813_1341, i8 %add_ln813_1326"   --->   Operation 12524 'add' 'add_ln813_1342' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1343 = add i8 %add_ln813_1342, i8 %add_ln813_1311"   --->   Operation 12525 'add' 'add_ln813_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1375 = add i8 %add_ln813_1374, i8 %add_ln813_1358"   --->   Operation 12526 'add' 'add_ln813_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12527 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1407 = add i8 %add_ln813_1406, i8 %add_ln813_1375"   --->   Operation 12527 'add' 'add_ln813_1407' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12528 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1408 = add i8 %add_ln813_1407, i8 %add_ln813_1343"   --->   Operation 12528 'add' 'add_ln813_1408' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1425 = add i8 %add_ln813_1424, i8 %add_ln813_1417"   --->   Operation 12529 'add' 'add_ln813_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12530 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1442 = add i8 %add_ln813_1441, i8 %add_ln813_1425"   --->   Operation 12530 'add' 'add_ln813_1442' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1457 = add i8 %add_ln813_1456, i8 %add_ln813_1449"   --->   Operation 12531 'add' 'add_ln813_1457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12532 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1474 = add i8 %add_ln813_1473, i8 %add_ln813_1457"   --->   Operation 12532 'add' 'add_ln813_1474' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1475 = add i8 %add_ln813_1474, i8 %add_ln813_1442"   --->   Operation 12533 'add' 'add_ln813_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1507 = add i8 %add_ln813_1506, i8 %add_ln813_1490"   --->   Operation 12534 'add' 'add_ln813_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12535 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1539 = add i8 %add_ln813_1538, i8 %add_ln813_1507"   --->   Operation 12535 'add' 'add_ln813_1539' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12536 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1540 = add i8 %add_ln813_1539, i8 %add_ln813_1475"   --->   Operation 12536 'add' 'add_ln813_1540' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1555 = add i8 %add_ln813_1554, i8 %add_ln813_1547"   --->   Operation 12537 'add' 'add_ln813_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12538 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1571 = add i8 %add_ln813_1570, i8 %add_ln813_1555"   --->   Operation 12538 'add' 'add_ln813_1571' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1604 = add i8 %add_ln813_1603, i8 %add_ln813_1571"   --->   Operation 12539 'add' 'add_ln813_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12540 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1668 = add i8 %add_ln813_1667, i8 %add_ln813_1604"   --->   Operation 12540 'add' 'add_ln813_1668' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1684 = add i8 %add_ln813_1683, i8 %add_ln813_1676"   --->   Operation 12541 'add' 'add_ln813_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1691 = add i8 %add_ln813_1690, i8 %add_ln813_1687"   --->   Operation 12542 'add' 'add_ln813_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12543 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1700 = add i8 %add_ln813_1699, i8 %add_ln813_1691"   --->   Operation 12543 'add' 'add_ln813_1700' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12544 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1701 = add i8 %add_ln813_1700, i8 %add_ln813_1684"   --->   Operation 12544 'add' 'add_ln813_1701' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1734 = add i8 %add_ln813_1733, i8 %add_ln813_1701"   --->   Operation 12545 'add' 'add_ln813_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1765 = add i8 %add_ln813_1764, i8 %add_ln813_1749"   --->   Operation 12546 'add' 'add_ln813_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12547 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1799 = add i8 %add_ln813_1798, i8 %add_ln813_1765"   --->   Operation 12547 'add' 'add_ln813_1799' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12548 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1800 = add i8 %add_ln813_1799, i8 %add_ln813_1734"   --->   Operation 12548 'add' 'add_ln813_1800' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1815 = add i8 %add_ln813_1814, i8 %add_ln813_1807"   --->   Operation 12549 'add' 'add_ln813_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12550 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1831 = add i8 %add_ln813_1830, i8 %add_ln813_1815"   --->   Operation 12550 'add' 'add_ln813_1831' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1846 = add i8 %add_ln813_1845, i8 %add_ln813_1838"   --->   Operation 12551 'add' 'add_ln813_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12552 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1863 = add i8 %add_ln813_1862, i8 %add_ln813_1846"   --->   Operation 12552 'add' 'add_ln813_1863' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1864 = add i8 %add_ln813_1863, i8 %add_ln813_1831"   --->   Operation 12553 'add' 'add_ln813_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1894 = add i8 %add_ln813_1893, i8 %add_ln813_1879"   --->   Operation 12554 'add' 'add_ln813_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12555 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1926 = add i8 %add_ln813_1925, i8 %add_ln813_1894"   --->   Operation 12555 'add' 'add_ln813_1926' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12556 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1927 = add i8 %add_ln813_1926, i8 %add_ln813_1864"   --->   Operation 12556 'add' 'add_ln813_1927' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1973 = add i8 %add_ln813_1972, i8 %add_ln813_1965"   --->   Operation 12557 'add' 'add_ln813_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12558 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_1988 = add i8 %add_ln813_1987, i8 %add_ln813_1973"   --->   Operation 12558 'add' 'add_ln813_1988' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1989 = add i8 %add_ln813_1988, i8 %add_ln813_1958"   --->   Operation 12559 'add' 'add_ln813_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2019 = add i8 %add_ln813_2018, i8 %add_ln813_2003"   --->   Operation 12560 'add' 'add_ln813_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12561 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2050 = add i8 %add_ln813_2049, i8 %add_ln813_2019"   --->   Operation 12561 'add' 'add_ln813_2050' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12562 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2051 = add i8 %add_ln813_2050, i8 %add_ln813_1989"   --->   Operation 12562 'add' 'add_ln813_2051' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2100 = add i8 %add_ln813_2099, i8 %add_ln813_2092"   --->   Operation 12563 'add' 'add_ln813_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12564 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2117 = add i8 %add_ln813_2116, i8 %add_ln813_2100"   --->   Operation 12564 'add' 'add_ln813_2117' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2118 = add i8 %add_ln813_2117, i8 %add_ln813_2085"   --->   Operation 12565 'add' 'add_ln813_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2149 = add i8 %add_ln813_2148, i8 %add_ln813_2133"   --->   Operation 12566 'add' 'add_ln813_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12567 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2181 = add i8 %add_ln813_2180, i8 %add_ln813_2149"   --->   Operation 12567 'add' 'add_ln813_2181' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12568 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2182 = add i8 %add_ln813_2181, i8 %add_ln813_2118"   --->   Operation 12568 'add' 'add_ln813_2182' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2196 = add i8 %add_ln813_2195, i8 %add_ln813_2188"   --->   Operation 12569 'add' 'add_ln813_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12570 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2211 = add i8 %add_ln813_2210, i8 %add_ln813_2196"   --->   Operation 12570 'add' 'add_ln813_2211' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2243 = add i8 %add_ln813_2242, i8 %add_ln813_2211"   --->   Operation 12571 'add' 'add_ln813_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2273 = add i8 %add_ln813_2272, i8 %add_ln813_2257"   --->   Operation 12572 'add' 'add_ln813_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12573 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2304 = add i8 %add_ln813_2303, i8 %add_ln813_2273"   --->   Operation 12573 'add' 'add_ln813_2304' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12574 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2305 = add i8 %add_ln813_2304, i8 %add_ln813_2243"   --->   Operation 12574 'add' 'add_ln813_2305' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2321 = add i8 %add_ln813_2320, i8 %add_ln813_2312"   --->   Operation 12575 'add' 'add_ln813_2321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12576 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2338 = add i8 %add_ln813_2337, i8 %add_ln813_2321"   --->   Operation 12576 'add' 'add_ln813_2338' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2354 = add i8 %add_ln813_2353, i8 %add_ln813_2345"   --->   Operation 12577 'add' 'add_ln813_2354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12578 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2371 = add i8 %add_ln813_2370, i8 %add_ln813_2354"   --->   Operation 12578 'add' 'add_ln813_2371' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2372 = add i8 %add_ln813_2371, i8 %add_ln813_2338"   --->   Operation 12579 'add' 'add_ln813_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2405 = add i8 %add_ln813_2404, i8 %add_ln813_2388"   --->   Operation 12580 'add' 'add_ln813_2405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12581 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2440 = add i8 %add_ln813_2439, i8 %add_ln813_2405"   --->   Operation 12581 'add' 'add_ln813_2440' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12582 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2441 = add i8 %add_ln813_2440, i8 %add_ln813_2372"   --->   Operation 12582 'add' 'add_ln813_2441' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2457 = add i8 %add_ln813_2456, i8 %add_ln813_2449"   --->   Operation 12583 'add' 'add_ln813_2457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12584 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2473 = add i8 %add_ln813_2472, i8 %add_ln813_2457"   --->   Operation 12584 'add' 'add_ln813_2473' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2506 = add i8 %add_ln813_2505, i8 %add_ln813_2473"   --->   Operation 12585 'add' 'add_ln813_2506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12586 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2571 = add i8 %add_ln813_2570, i8 %add_ln813_2506"   --->   Operation 12586 'add' 'add_ln813_2571' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2586 = add i8 %add_ln813_2585, i8 %add_ln813_2578"   --->   Operation 12587 'add' 'add_ln813_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12588 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2602 = add i8 %add_ln813_2601, i8 %add_ln813_2586"   --->   Operation 12588 'add' 'add_ln813_2602' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2633 = add i8 %add_ln813_2632, i8 %add_ln813_2602"   --->   Operation 12589 'add' 'add_ln813_2633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12590 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2692 = add i8 %add_ln813_2691, i8 %add_ln813_2633"   --->   Operation 12590 'add' 'add_ln813_2692' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2741 = add i8 %add_ln813_2740, i8 %add_ln813_2732"   --->   Operation 12591 'add' 'add_ln813_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12592 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2758 = add i8 %add_ln813_2757, i8 %add_ln813_2741"   --->   Operation 12592 'add' 'add_ln813_2758' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2759 = add i8 %add_ln813_2758, i8 %add_ln813_2725"   --->   Operation 12593 'add' 'add_ln813_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2791 = add i8 %add_ln813_2790, i8 %add_ln813_2775"   --->   Operation 12594 'add' 'add_ln813_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12595 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2823 = add i8 %add_ln813_2822, i8 %add_ln813_2791"   --->   Operation 12595 'add' 'add_ln813_2823' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12596 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2824 = add i8 %add_ln813_2823, i8 %add_ln813_2759"   --->   Operation 12596 'add' 'add_ln813_2824' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2838 = add i8 %add_ln813_2837, i8 %add_ln813_2830"   --->   Operation 12597 'add' 'add_ln813_2838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12598 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2854 = add i8 %add_ln813_2853, i8 %add_ln813_2838"   --->   Operation 12598 'add' 'add_ln813_2854' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2884 = add i8 %add_ln813_2883, i8 %add_ln813_2854"   --->   Operation 12599 'add' 'add_ln813_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12600 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2943 = add i8 %add_ln813_2942, i8 %add_ln813_2884"   --->   Operation 12600 'add' 'add_ln813_2943' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2957 = add i8 %add_ln813_2956, i8 %add_ln813_2950"   --->   Operation 12601 'add' 'add_ln813_2957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12602 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_2973 = add i8 %add_ln813_2972, i8 %add_ln813_2957"   --->   Operation 12602 'add' 'add_ln813_2973' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3005 = add i8 %add_ln813_3004, i8 %add_ln813_2973"   --->   Operation 12603 'add' 'add_ln813_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12604 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3070 = add i8 %add_ln813_3069, i8 %add_ln813_3005"   --->   Operation 12604 'add' 'add_ln813_3070' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3087 = add i8 %add_ln813_3086, i8 %add_ln813_3079"   --->   Operation 12605 'add' 'add_ln813_3087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12606 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3103 = add i8 %add_ln813_3102, i8 %add_ln813_3087"   --->   Operation 12606 'add' 'add_ln813_3103' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3132 = add i8 %add_ln813_3131, i8 %add_ln813_3103"   --->   Operation 12607 'add' 'add_ln813_3132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12608 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3188 = add i8 %add_ln813_3187, i8 %add_ln813_3132"   --->   Operation 12608 'add' 'add_ln813_3188' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3204 = add i8 %add_ln813_3203, i8 %add_ln813_3196"   --->   Operation 12609 'add' 'add_ln813_3204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3211 = add i8 %add_ln813_3210, i8 %add_ln813_3207"   --->   Operation 12610 'add' 'add_ln813_3211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12611 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3220 = add i8 %add_ln813_3219, i8 %add_ln813_3211"   --->   Operation 12611 'add' 'add_ln813_3220' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12612 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3221 = add i8 %add_ln813_3220, i8 %add_ln813_3204"   --->   Operation 12612 'add' 'add_ln813_3221' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3252 = add i8 %add_ln813_3251, i8 %add_ln813_3221"   --->   Operation 12613 'add' 'add_ln813_3252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3283 = add i8 %add_ln813_3282, i8 %add_ln813_3266"   --->   Operation 12614 'add' 'add_ln813_3283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12615 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3316 = add i8 %add_ln813_3315, i8 %add_ln813_3283"   --->   Operation 12615 'add' 'add_ln813_3316' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12616 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3317 = add i8 %add_ln813_3316, i8 %add_ln813_3252"   --->   Operation 12616 'add' 'add_ln813_3317' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3332 = add i8 %add_ln813_3331, i8 %add_ln813_3324"   --->   Operation 12617 'add' 'add_ln813_3332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12618 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3348 = add i8 %add_ln813_3347, i8 %add_ln813_3332"   --->   Operation 12618 'add' 'add_ln813_3348' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3382 = add i8 %add_ln813_3381, i8 %add_ln813_3348"   --->   Operation 12619 'add' 'add_ln813_3382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12620 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3448 = add i8 %add_ln813_3447, i8 %add_ln813_3382"   --->   Operation 12620 'add' 'add_ln813_3448' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3462 = add i8 %add_ln813_3461, i8 %add_ln813_3455"   --->   Operation 12621 'add' 'add_ln813_3462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12622 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3478 = add i8 %add_ln813_3477, i8 %add_ln813_3462"   --->   Operation 12622 'add' 'add_ln813_3478' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3509 = add i8 %add_ln813_3508, i8 %add_ln813_3478"   --->   Operation 12623 'add' 'add_ln813_3509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3538 = add i8 %add_ln813_3537, i8 %add_ln813_3524"   --->   Operation 12624 'add' 'add_ln813_3538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12625 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3570 = add i8 %add_ln813_3569, i8 %add_ln813_3538"   --->   Operation 12625 'add' 'add_ln813_3570' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12626 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3571 = add i8 %add_ln813_3570, i8 %add_ln813_3509"   --->   Operation 12626 'add' 'add_ln813_3571' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3587 = add i8 %add_ln813_3586, i8 %add_ln813_3579"   --->   Operation 12627 'add' 'add_ln813_3587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12628 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3603 = add i8 %add_ln813_3602, i8 %add_ln813_3587"   --->   Operation 12628 'add' 'add_ln813_3603' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3634 = add i8 %add_ln813_3633, i8 %add_ln813_3603"   --->   Operation 12629 'add' 'add_ln813_3634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12630 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3695 = add i8 %add_ln813_3694, i8 %add_ln813_3634"   --->   Operation 12630 'add' 'add_ln813_3695' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3760 = add i8 %add_ln813_3759, i8 %add_ln813_3727"   --->   Operation 12631 'add' 'add_ln813_3760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3791 = add i8 %add_ln813_3790, i8 %add_ln813_3775"   --->   Operation 12632 'add' 'add_ln813_3791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12633 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3822 = add i8 %add_ln813_3821, i8 %add_ln813_3791"   --->   Operation 12633 'add' 'add_ln813_3822' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12634 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3823 = add i8 %add_ln813_3822, i8 %add_ln813_3760"   --->   Operation 12634 'add' 'add_ln813_3823' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3836 = add i8 %add_ln813_3835, i8 %add_ln813_3829"   --->   Operation 12635 'add' 'add_ln813_3836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12636 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3852 = add i8 %add_ln813_3851, i8 %add_ln813_3836"   --->   Operation 12636 'add' 'add_ln813_3852' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3883 = add i8 %add_ln813_3882, i8 %add_ln813_3852"   --->   Operation 12637 'add' 'add_ln813_3883' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3913 = add i8 %add_ln813_3912, i8 %add_ln813_3897"   --->   Operation 12638 'add' 'add_ln813_3913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12639 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3942 = add i8 %add_ln813_3941, i8 %add_ln813_3913"   --->   Operation 12639 'add' 'add_ln813_3942' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12640 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3943 = add i8 %add_ln813_3942, i8 %add_ln813_3883"   --->   Operation 12640 'add' 'add_ln813_3943' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3957 = add i8 %add_ln813_3956, i8 %add_ln813_3950"   --->   Operation 12641 'add' 'add_ln813_3957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12642 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_3971 = add i8 %add_ln813_3970, i8 %add_ln813_3957"   --->   Operation 12642 'add' 'add_ln813_3971' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3987 = add i8 %add_ln813_3986, i8 %add_ln813_3978"   --->   Operation 12643 'add' 'add_ln813_3987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12644 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4004 = add i8 %add_ln813_4003, i8 %add_ln813_3987"   --->   Operation 12644 'add' 'add_ln813_4004' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4005 = add i8 %add_ln813_4004, i8 %add_ln813_3971"   --->   Operation 12645 'add' 'add_ln813_4005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4037 = add i8 %add_ln813_4036, i8 %add_ln813_4020"   --->   Operation 12646 'add' 'add_ln813_4037' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12647 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4069 = add i8 %add_ln813_4068, i8 %add_ln813_4037"   --->   Operation 12647 'add' 'add_ln813_4069' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12648 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%add_ln813_4070 = add i8 %add_ln813_4069, i8 %add_ln813_4005"   --->   Operation 12648 'add' 'add_ln813_4070' <Predicate = true> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 12649 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i8 %add_ln813_765" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12649 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12650 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i8 %add_ln813_894" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12650 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12651 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i8 %add_ln813_133" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12651 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12652 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i8 %add_ln813_1028" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12652 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12653 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i8 %add_ln813_1155" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12653 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12654 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i8 %add_ln813_1279" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12654 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12655 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i8 %add_ln813_1408" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12655 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12656 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i8 %add_ln813_1540" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12656 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12657 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i8 %add_ln813_1668" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12657 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12658 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i8 %add_ln813_1800" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12658 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12659 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i8 %add_ln813_1927" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12659 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12660 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i8 %add_ln813_261" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12660 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12661 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i8 %add_ln813_383" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12661 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12662 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i8 %add_ln813_2051" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12662 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12663 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i8 %add_ln813_2182" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12663 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12664 [1/1] (0.00ns)   --->   "%mrv_i_56 = insertvalue i256 %mrv_14_i, i8 %add_ln813_2305" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12664 'insertvalue' 'mrv_i_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12665 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i256 %mrv_i_56, i8 %add_ln813_508" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12665 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12666 [1/1] (0.00ns)   --->   "%mrv_16_i = insertvalue i256 %mrv_15_i, i8 %add_ln813_2441" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12666 'insertvalue' 'mrv_16_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12667 [1/1] (0.00ns)   --->   "%mrv_17_i = insertvalue i256 %mrv_16_i, i8 %add_ln813_2571" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12667 'insertvalue' 'mrv_17_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12668 [1/1] (0.00ns)   --->   "%mrv_18_i = insertvalue i256 %mrv_17_i, i8 %add_ln813_2692" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12668 'insertvalue' 'mrv_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12669 [1/1] (0.00ns)   --->   "%mrv_19_i = insertvalue i256 %mrv_18_i, i8 %add_ln813_2824" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12669 'insertvalue' 'mrv_19_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12670 [1/1] (0.00ns)   --->   "%mrv_20_i = insertvalue i256 %mrv_19_i, i8 %add_ln813_2943" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12670 'insertvalue' 'mrv_20_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12671 [1/1] (0.00ns)   --->   "%mrv_21_i = insertvalue i256 %mrv_20_i, i8 %add_ln813_3070" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12671 'insertvalue' 'mrv_21_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12672 [1/1] (0.00ns)   --->   "%mrv_22_i = insertvalue i256 %mrv_21_i, i8 %add_ln813_3188" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12672 'insertvalue' 'mrv_22_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12673 [1/1] (0.00ns)   --->   "%mrv_23_i = insertvalue i256 %mrv_22_i, i8 %add_ln813_3317" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12673 'insertvalue' 'mrv_23_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12674 [1/1] (0.00ns)   --->   "%mrv_24_i = insertvalue i256 %mrv_23_i, i8 %add_ln813_3448" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12674 'insertvalue' 'mrv_24_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12675 [1/1] (0.00ns)   --->   "%mrv_25_i = insertvalue i256 %mrv_24_i, i8 %add_ln813_3571" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12675 'insertvalue' 'mrv_25_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12676 [1/1] (0.00ns)   --->   "%mrv_26_i = insertvalue i256 %mrv_25_i, i8 %add_ln813_3695" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12676 'insertvalue' 'mrv_26_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12677 [1/1] (0.00ns)   --->   "%mrv_27_i = insertvalue i256 %mrv_26_i, i8 %add_ln813_637" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12677 'insertvalue' 'mrv_27_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12678 [1/1] (0.00ns)   --->   "%mrv_28_i = insertvalue i256 %mrv_27_i, i8 %add_ln813_3823" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12678 'insertvalue' 'mrv_28_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12679 [1/1] (0.00ns)   --->   "%mrv_29_i = insertvalue i256 %mrv_28_i, i8 %add_ln813_3943" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12679 'insertvalue' 'mrv_29_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12680 [1/1] (0.00ns)   --->   "%mrv_30_i = insertvalue i256 %mrv_29_i, i8 %add_ln813_4070" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 12680 'insertvalue' 'mrv_30_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12681 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_30_i" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 12681 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.29ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_217' [717]  (0 ns)
	'add' operation ('add_ln813_1139') [8092]  (0.946 ns)
	'add' operation ('add_ln813_1140') [8094]  (1.03 ns)
	'add' operation ('add_ln813_1144') [8102]  (1.12 ns)
	'add' operation ('add_ln813_1152') [8118]  (1.2 ns)

 <State 2>: 3.78ns
The critical path consists of the following:
	'sub' operation ('r.V') [3691]  (1.35 ns)
	'add' operation ('add_ln813_641') [7322]  (0 ns)
	'add' operation ('add_ln813_643') [7324]  (1.21 ns)
	'add' operation ('add_ln813_644') [7325]  (1.21 ns)

 <State 3>: 3.64ns
The critical path consists of the following:
	'add' operation ('add_ln813_1691') [8987]  (0 ns)
	'add' operation ('add_ln813_1700') [9000]  (1.21 ns)
	'add' operation ('add_ln813_1701') [9001]  (1.21 ns)
	'add' operation ('add_ln813_1734') [9050]  (0 ns)
	'add' operation ('add_ln813_1800') [9168]  (1.21 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
