INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab10/lab10_1_1/lab10_1_1.srcs/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/Mealy_3Processes_SequenceDetector_3Multiples.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_3Processes_SequenceDetector_3Multiples
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab10/lab10_1_1/lab10_1_1.srcs/sim_1/new/Mealy_3Processes_SequenceDetector_3Multiples_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_3Processes_SequenceDetector_3Multiples_tb
