INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sources_1/new/quad_seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad_seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sim_1/new/quad_seven_seg_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
