010010 00000 00000 00000000 01110000;    b _min_caml_start (0x70)
;fib.10:
001011 00010 00000 00000000 00000001;    cmpi   r2, 1
010000 01010 00000 00000000 00010000;    bgt    ble_else.24(0x10)
010011 00000 00000 00000000 00000000;    blr

;ble_else.24:
001110 00101 00010 11111111 11111111;    subi   r5, r2, 1
100100 00010 00011 00000000 00000000;    st     r2, 0(r3)
011111 11111 0000000000  01010100110;    mflr   r31
011111 00010 00101 00101 01101111000;    mr     r2, r5

100100 11111 00011 00000000 00000100;    st     r31, 4(r3)
001110 00011 00011 00000000 00001000;    addi   r3, r3, 8
010010 10000 00000 00000000 00000100;    bl     fib.10 (0x04)
001110 00011 00011 11111111 11111000;    subi   r3, r3, 8

100000 11111 00011 00000000 00000100;    ld     r31, 4(r3)
011111 11111 0000000000 0111010011 0;    mtlr   r31
100000 00101 00011 00000000 00000000;    ld     r5,  0(r3)
001110 00101 00101 11111111 11111110;    subi   r5, r5, 2

100100 00010 00011 00000000 00000100;    st     r2, 4(r3)
011111 11111 0000000000 0101010011 0;    mflr   r31
011111 00010 00101 00101 01101111000;    mr     r2, r5
100100 11111 00011 00000000 00001100;    st     r31, 12(r3)

001110 00011 00011 00000000 00010000;    addi   r3, r3, 16
010010 10000 00000 00000000 00000100;    bl     fib.10 (0x04)
001110 00011 00011 11111111 11110000;    subi   r3, r3, 16
100000 11111 00011 00000000 00001100;    ld     r31, 12(r3)

011111 11111 0000000000 0111010011 0;    mtlr   r31
100000 00101 00011 00000000 00000100;    ld     r5,  4(r3)
011111 00010 00101 00010 01000010100;    add    r2, r5, r2
010011 00000 00000 00000000 00000000;    blr

;_min_caml_start:
;   # main program start
001110 00010 00000 00000000 00010100;    li     r2, 20
011111 11111 0000000000  01010100110;    mflr   r31
100100 11111 00011 00000000 00000100;    st     r31, 4(r3)
001110 00011 00011 00000000 00001000;    addi   r3, r3, 8

010010 10000 00000 00000000 00000100;    bl     fib.10 (0x04)
001110 00011 00011 11111111 11111000;    subi   r3, r3, 8
100000 11111 00011 00000000 00000100;    ld     r31, 4(r3)
011111 11111 0000000000 0111010011 0;    mtlr   r31

111111 11111 11111 11111111 11111111;    halt;
;   # main program end

; 1 1 2 3 5 8 13 21 34 55 89 144
