Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: dipsw_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: dipsw_pio: "Transforming system: dipsw_pio"
Info: dipsw_pio: "Naming system components in system: dipsw_pio"
Info: dipsw_pio: "Processing generation queue"
Info: dipsw_pio: "Generating: dipsw_pio"
Info: dipsw_pio: "Generating: dipsw_pio_altera_avalon_pio_1923_6oy5cja"
Info: altera_avalon_pio_inst: Starting RTL generation for module 'dipsw_pio_altera_avalon_pio_1923_6oy5cja'
Info: altera_avalon_pio_inst:   Generation command is [exec /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/linux64//perl/bin/perl -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/linux64//perl/lib -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/sopc_builder/bin/europa -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/sopc_builder/bin/perl_lib -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/sopc_builder/bin -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/../ip/altera/sopc_builder_ip/common -I /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dipsw_pio_altera_avalon_pio_1923_6oy5cja --dir=/tmp/arc_244993555/alt9713_17517391877403511411.dir/0026_altera_avalon_pio_inst_gen/ --quartus_dir=/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/quartus --verilog --config=/tmp/arc_244993555/alt9713_17517391877403511411.dir/0026_altera_avalon_pio_inst_gen//dipsw_pio_altera_avalon_pio_1923_6oy5cja_component_configuration.pl  --do_build_sim=0  ]
Info: altera_avalon_pio_inst: Done RTL generation for module 'dipsw_pio_altera_avalon_pio_1923_6oy5cja'
Info: dipsw_pio: Done "dipsw_pio" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
