Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 13 14:14:01 2019
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m1_for_arty_s7_wrapper_control_sets_placed.rpt
| Design       : m1_for_arty_s7_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   603 |
| Unused register locations in slices containing registers |  1240 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           36 |
|      4 |            4 |
|      6 |            3 |
|      8 |           67 |
|     10 |           21 |
|     12 |           26 |
|     14 |           15 |
|    16+ |          431 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3948 |          494 |
| No           | No                    | Yes                    |            1088 |          199 |
| No           | Yes                   | No                     |            4476 |          754 |
| Yes          | No                    | No                     |            5934 |          783 |
| Yes          | No                    | Yes                    |            2892 |          477 |
| Yes          | Yes                   | No                     |            4030 |          628 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                                                                       Enable Signal                                                                                                                                                      |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_113_out                                                           | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                        |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                        |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                 |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/R                                                                                 |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                 | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_30_out                                                                                                                                                | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_out                                                                                                                                               | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_24_out                                                                                                                                                | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              2 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                      | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              4 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                         | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |                1 |              4 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                       | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |                1 |              4 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_lite_sm_cs[5]_i_1_n_0                                                                                                                                                                                                  | m1_for_arty_s7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SS[0]                                                                                                                                                                                   |                1 |              6 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[2]_i_1_n_0                                                                                                       |                1 |              6 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                                      | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                4 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                         | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                       | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                                      | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec0                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                           | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                     |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                           | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/update_n_ex                                                                                                                                                                                                                                                | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_reg_0                                                                                                                                                                                                                              | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/iWSTRB_reg[0][0]                                                                                                                                                                                                                                   | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_func[1]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7][0]                                                                                                                                                                 | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                3 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_func[0]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                            | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/E[0]                                                                                                                                                                                                                                           | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_psv_lvl_reg[1]_0[0]                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_n_0                                                                                                                                                                                                                               | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_rep[0].fifoaddr_reg[1]                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                         |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                            | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                      |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/cmd_addr_cntr                                                                                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.CMD_ADDR_NM_24_BIT_GEN.cmd_addr_cntr_reg[3][0] |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WireCtrlEn                                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                               | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                     |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                         | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                             | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                           |                2 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                1 |              8 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                  |                3 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                             |                2 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/E[0]                                                                                                                                                                                                                                                 | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/E[0]                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                    |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                                 |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_main/nvic_excpt_pend                                                                                                                                                                                                                                            | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cr_i_reg[7]_0[0]                                                                                                                                                                                       | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                           | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                 |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]                                                                                                                                                        | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i_reg[0]                                                                                                         |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ip2bus_rdack_core_reg_d2                                                                                                                                                                                                               | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XIPSR_data_int_reg[4][0]                                                                                                                     |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]                                                                                                                                                       | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i_reg[0]                                                                                                        |                2 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dw_mask0_reg[4][0]                                                                                                                                                                                                                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count0                                                                                                                                                                                                                                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ss_o[0]                                                                                                                                                          |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                           | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                 |                1 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.CPOL_SYNC_AXI2SPI_CDC/RATIO_OF_2_GENERATE.Count_reg[0][0]                                                                                                      | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                                                             |                1 |             10 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SerCntEn                                                                                                                                                                                                                                           | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |             10 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                    |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                           | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                4 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                1 |             12 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountEn                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                             |                1 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                3 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                    |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                         | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                           | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_select_wr_en                                                                                                                                                                                                                                 | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                       | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |             12 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/E[0]                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                       |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/E[0]                                                             | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                1 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                3 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_CMD_SYNC_AXI2SPI_CDC/LEN_CNTR_24_BIT_GEN.length_cntr_reg[0]_0                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/adr_i_reg[6][0]                                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                1 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                           | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                                           | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                       | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                         | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                 | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                        | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                     |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                               |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                        | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                      | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[31]_i_1_n_0                                                                                                                                                                                                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[23]_i_1_n_0                                                                                                                                                                                                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[15]_i_1_n_0                                                                                                                                                                                                                   | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/E[0]                                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                  |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                               | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                      | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                               | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                               |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[7]_i_1_n_0                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/p_2_out0                                                                                                                                                                                                                                                    | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                       | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                  | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                     | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                      | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[0][0] | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2[0]                         | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                                                | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0_en_clk |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/wrap_around_d10                                                                         |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[0].TXFIFO_FIRST_ENTRY_REG_I                                                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                           |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                                     | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                         | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                       | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                        | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                  | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int[7]_i_2_n_0                                                                                                                                       | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SR[0]                                                                                   |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg[0]_i_1_n_0                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TYP_OF_XFER_SYNC_AXI2SPI_CDC/E[0]                                                                                                                              | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SR[0]                                                                                   |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[7]_i_1_n_0                                                                                                                                                                                                                    | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/E[0]                                                                                                                                | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SR[0]                                                                                   |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/E[2]                                                                                                                                | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SR[0]                                                                                   |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/E[1]                                                                                                                                | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SR[0]                                                                                   |                2 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/rx_shft_reg_mode_0011                                                                                                                                                                                                                  | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0_en_clk |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                             |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                2 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                               | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |                4 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                      | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/sck_o                                                                                                                                                                                                      | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ss_o[0]                                                                                                                                                          |                2 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                               | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                4 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[5]                                                                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                4 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                 | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |                3 |             18 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TaReg_cdc_check_reg[17][0]                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                            | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                5 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0]                                                                                                                                                                    | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i_reg[0]                                                                                                                     |                2 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]                                                                                                                                                                     | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i_reg[0]                                                                                                                      |                2 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[8]                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                            | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                5 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CswReg_cdc_check_reg[9][0]                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_thdsta_i_reg[0][0]                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_tlow_i_reg[0][0]                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_tsudat_i_reg[0][0]                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_thigh_i_reg[0][0]                                                                                                                                                                         | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_tbuf_i_reg[0][0]                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_tsusto_i_reg[0][0]                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                4 |             20 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn                                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_tsusta_i_reg[0][0]                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                5 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/timing_param_thddat_i_reg[0][0]                                                                                                                                                                        | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |                3 |             20 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                5 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                            |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             22 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                               | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                            |                4 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                    |                6 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                             |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                3 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                2 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn                                                                                                                                                                                                                                                | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             24 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                5 |             24 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                6 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_4[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn                                                                                                                                                                                                                                            | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_7[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_2[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             26 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                5 |             28 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |                3 |             28 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                 | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                5 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             30 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                6 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/uhalf_instr_reg[0][0]                                                                                                                                                                                                                                              | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                6 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                6 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                5 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                  | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                6 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                 | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                             |                6 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                5 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/held_fault1_reg[0]                                                                                                                                                                                                                                 | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                7 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                  | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                8 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/held_fault0_reg[0]                                                                                                                                                                                                                                 | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                 | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                             |                6 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                5 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                6 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_region_reg[0]                                                                                                                                                                                              | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                8 |             36 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TYP_OF_XFER_SYNC_AXI2SPI_CDC/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[20]                                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |                6 |             36 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_region_reg[0][0]                                                                                                                                                            | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                9 |             36 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                    | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                       |                5 |             36 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |                6 |             40 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                |               11 |             40 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                5 |             40 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                5 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                             |                6 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                8 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                5 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | m1_for_arty_s7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                4 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]              |                7 |             42 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TaReg_cdc_check_reg[17][1]                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                5 |             44 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/m_valid_i_i_1__21_n_0                                                                                                                                                                                                            |                8 |             44 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_master_slots[9].reg_slice_mi/p_1_in                                                                                                                                                                                          |                8 |             44 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[8]                                                                                         | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |                6 |             44 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/tck_reload_reg[23][0]                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                5 |             48 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                7 |             48 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/E[0]                                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                8 |             48 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/wrap_around_reg_n_0                                                                                                                                                                                        | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |               13 |             48 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex[29]_i_1_n_0                                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                8 |             50 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DbgClkEn                                                                                                                                                                                                                                           | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               14 |             54 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                 | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                5 |             54 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                8 |             54 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.MST_MODF_SYNC_SPI2AXI4_CDC/axi_length_reg[0][0]                                                                                                                | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                  |                9 |             54 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |                8 |             56 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             56 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |                8 |             56 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               | m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                4 |             56 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |               13 |             58 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                8 |             58 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                9 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[1]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                6 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[3]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                7 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[2]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                7 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[0]                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                6 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               11 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                    |                9 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |               10 |             60 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_1[0]                                                                                                                                                                                                                                    | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               13 |             62 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg                                                                                                                                                                                                                                           | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[30]_i_1_n_0                                                                                                                                                                                     |               13 |             62 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                6 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                7 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                            | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check_reg[31][0]                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               10 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dw_pcsr_reg[0]_0[0]                                                                                                                                                                                                                                  | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               19 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[0]                                                                                                                                                                                                                                      | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[1]                                                                                                                                                                                                                                      | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               10 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/HWDATA_reg[31][0]                                                                                                                                                                                                                                  | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               10 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex0                                                                                                                                                                                                                                                     | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                8 |             64 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdataEn                                                                                                                                                                                                                                        | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                7 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[4][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[2][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                              | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                7 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[6][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[3][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[9][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               18 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[5][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[8][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               13 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[7][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               14 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[1][0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               14 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[15][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                             | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                5 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                            | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                             |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[13][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[14][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[11][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[0][0]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[12][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[10][0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/hold_reg2_reg[31]_0[0]                                                                                                                                                                                                                             | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               14 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/dbg_reg_wdata_reg[0]_0[0]                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               18 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                      |               10 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                          |               16 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                                                                                                                                                               | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               15 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                      |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |               10 |             64 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                                                                                                                                                                                               | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                6 |             64 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_6[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_5[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                     | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               13 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AHBSampleEn                                                                                                                                                                                                                                    | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/E[0]                                                                                                                                                                                                                                               | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                7 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                     | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               11 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_1[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |               13 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                         |               12 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             68 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |             68 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             68 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                7 |             68 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                              | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                9 |             70 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/NewAddr                                                                                                                                                                                                                                            | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               20 |             72 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/dap_start                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |                6 |             74 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/core_start                                                                                                                                                                                                                                         | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |                8 |             74 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |               12 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                9 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                     |               12 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               13 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                9 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               11 |             78 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                  |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               17 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |               17 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |               11 |             78 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[9]                                                                                                                                                                                              |               16 |             82 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/adv_de_to_ex                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               15 |             86 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodHYGRO_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/ip_irpt_enable_reg_reg[7]                                                                                                                                                                    |               19 |             86 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               11 |             86 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               12 |             88 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               11 |             88 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               12 |             88 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                9 |             88 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |               12 |             88 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               17 |             90 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               14 |             94 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[0][0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             96 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |               15 |             98 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/E[0]                                                                                                                                                                                                                                               | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               19 |            102 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |               18 |            106 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |               27 |            118 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[0]                                                                                                                                       |               16 |            128 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |               18 |            134 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HBstrbEn                                                                                                                                                                                                                                       | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               18 |            134 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/haddr_en                                                                                                                                                                                                                                                           | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               20 |            136 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |               23 |            142 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                       |               21 |            146 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                                                                                                                                                             | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               30 |            146 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               31 |            176 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   | m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                                                                                                                                                            | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |               39 |            208 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                             |               63 |            326 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          | m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                       |              119 |            684 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              108 |            920 |
|  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              389 |           3008 |
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


