<stg><name>(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %trunc_ln4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln4_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %trunc_ln_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:5 %sext_ln35_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln35

]]></Node>
<StgValue><ssdm name="sext_ln35_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:6 %sext_ln35_cast = sext i59 %sext_ln35_read

]]></Node>
<StgValue><ssdm name="sext_ln35_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_data, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_34, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %icmp_ln35 = icmp_eq  i32 %i_1, i32 %rows_read

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:3 %add_ln35 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln35 = br i1 %icmp_ln35, void %for.inc.split, void %for.inc17.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln35 = store i32 %add_ln35, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %ln_data_addr = getelementptr i256 %ln_data, i64 %sext_ln35_cast

]]></Node>
<StgValue><ssdm name="ln_data_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:7 %ln_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i64 %ln_data_addr

]]></Node>
<StgValue><ssdm name="ln_data_addr_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.inc17.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_mul_load = load i9 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:3 %add_ln38_1 = add i9 %phi_mul_load, i9 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:4 %add_ln38 = add i9 %phi_mul_load, i9 %trunc_ln4_read

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:5 %zext_ln38 = zext i9 %add_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %ram_V_addr_2 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="ram_V_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="256" op_1_bw="9">
<![CDATA[
for.inc.split:8 %store_ln38 = store i256 %ln_data_addr_read, i9 %ram_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln35 = store i9 %add_ln38_1, i9 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln35 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="ln_data" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="ln_data"/></StgValue>
</port>
<port id="49" name="sext_ln35" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln35"/></StgValue>
</port>
<port id="50" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="51" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="52" name="trunc_ln4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln4"/></StgValue>
</port>
<port id="53" name="ram_V" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="ram_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="phi_mul" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="i" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i9" to="trunc_ln4_read" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="trunc_ln4" to="trunc_ln4_read" fromId="52" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i9" to="trunc_ln_read" fromId="57" toId="9">
</dataflow>
<dataflow id="61" from="trunc_ln" to="trunc_ln_read" fromId="51" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="rows" to="rows_read" fromId="50" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i59" to="sext_ln35_read" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="sext_ln35" to="sext_ln35_read" fromId="49" toId="11">
</dataflow>
<dataflow id="68" from="sext_ln35_read" to="sext_ln35_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="ram_V" to="specmemcore_ln0" fromId="53" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="ln_data" to="specinterface_ln0" fromId="48" toId="14">
</dataflow>
<dataflow id="82" from="empty_22" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="87" from="empty_13" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="empty_34" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="empty_33" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="96" from="empty_13" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="102" from="empty_13" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="103" from="empty_13" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_83" to="store_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="108" from="i" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="phi_mul" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="112" from="i" to="i_1" fromId="7" toId="18">
</dataflow>
<dataflow id="113" from="i_1" to="icmp_ln35" fromId="18" toId="19">
</dataflow>
<dataflow id="114" from="rows_read" to="icmp_ln35" fromId="10" toId="19">
</dataflow>
<dataflow id="115" from="i_1" to="add_ln35" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_54" to="add_ln35" fromId="54" toId="20">
</dataflow>
<dataflow id="117" from="icmp_ln35" to="br_ln35" fromId="19" toId="21">
</dataflow>
<dataflow id="118" from="add_ln35" to="store_ln35" fromId="20" toId="22">
</dataflow>
<dataflow id="119" from="i" to="store_ln35" fromId="7" toId="22">
</dataflow>
<dataflow id="120" from="ln_data" to="ln_data_addr" fromId="48" toId="23">
</dataflow>
<dataflow id="121" from="sext_ln35_cast" to="ln_data_addr" fromId="12" toId="23">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.m_axi.p1i256" to="ln_data_addr_read" fromId="122" toId="24">
</dataflow>
<dataflow id="124" from="ln_data_addr" to="ln_data_addr_read" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="phi_mul" to="phi_mul_load" fromId="6" toId="25">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecPipeline" to="specpipeline_ln37" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_54" to="specpipeline_ln37" fromId="54" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_83" to="specpipeline_ln37" fromId="83" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_83" to="specpipeline_ln37" fromId="83" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_83" to="specpipeline_ln37" fromId="83" toId="26">
</dataflow>
<dataflow id="132" from="empty_13" to="specpipeline_ln37" fromId="86" toId="26">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopName" to="specloopname_ln35" fromId="133" toId="27">
</dataflow>
<dataflow id="136" from="empty_17" to="specloopname_ln35" fromId="135" toId="27">
</dataflow>
<dataflow id="137" from="phi_mul_load" to="add_ln38_1" fromId="25" toId="28">
</dataflow>
<dataflow id="138" from="trunc_ln_read" to="add_ln38_1" fromId="9" toId="28">
</dataflow>
<dataflow id="139" from="phi_mul_load" to="add_ln38" fromId="25" toId="29">
</dataflow>
<dataflow id="140" from="trunc_ln4_read" to="add_ln38" fromId="8" toId="29">
</dataflow>
<dataflow id="141" from="add_ln38" to="zext_ln38" fromId="29" toId="30">
</dataflow>
<dataflow id="142" from="ram_V" to="ram_V_addr_2" fromId="53" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_143" to="ram_V_addr_2" fromId="143" toId="31">
</dataflow>
<dataflow id="145" from="zext_ln38" to="ram_V_addr_2" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="ln_data_addr_read" to="store_ln38" fromId="24" toId="32">
</dataflow>
<dataflow id="147" from="ram_V_addr_2" to="store_ln38" fromId="31" toId="32">
</dataflow>
<dataflow id="148" from="add_ln38_1" to="store_ln35" fromId="28" toId="33">
</dataflow>
<dataflow id="149" from="phi_mul" to="store_ln35" fromId="6" toId="33">
</dataflow>
<dataflow id="150" from="icmp_ln35" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="151" from="icmp_ln35" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
