

================================================================
== Vitis HLS Report for 'cnn_Pipeline_1'
================================================================
* Date:           Fri Jan 24 14:37:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1167|     1167|  11.670 us|  11.670 us|  1167|  1167|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1165|     1165|        11|          1|          1|  1156|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 14 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul30 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 16 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul30"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i11 %phi_urem"   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_load = load i11 %empty"   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%exitcond125 = icmp_eq  i11 %p_load, i11 1156"   --->   Operation 25 'icmp' 'exitcond125' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%empty_58 = add i11 %p_load, i11 1"   --->   Operation 26 'add' 'empty_58' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond125, void %memset.loop.split, void %for.inc.i.preheader.exitStub"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul30_load = load i22 %phi_mul30"   --->   Operation 28 'load' 'phi_mul30_load' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul_load = load i23 %phi_mul"   --->   Operation 29 'load' 'phi_mul_load' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.28ns)   --->   "%next_mul = add i23 %phi_mul_load, i23 3856"   --->   Operation 30 'add' 'next_mul' <Predicate = (!exitcond125)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %phi_mul_load, i32 17, i32 22"   --->   Operation 31 'partselect' 'p_cast' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 32 [10/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 32 'urem' 'empty_60' <Predicate = (!exitcond125)> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.25ns)   --->   "%next_mul31 = add i22 %phi_mul30_load, i22 3427"   --->   Operation 33 'add' 'next_mul31' <Predicate = (!exitcond125)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %phi_mul30_load, i32 20, i32 21"   --->   Operation 34 'partselect' 'p_cast1' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_63 = trunc i11 %phi_urem_load"   --->   Operation 35 'trunc' 'empty_63' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_urem_cast_cast = zext i6 %empty_63"   --->   Operation 36 'zext' 'phi_urem_cast_cast' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (4.17ns)   --->   "%mul = mul i13 %phi_urem_cast_cast, i13 74"   --->   Operation 37 'mul' 'mul' <Predicate = (!exitcond125)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul, i32 9, i32 12"   --->   Operation 38 'partselect' 'tmp' <Predicate = (!exitcond125)> <Delay = 0.00>
ST_2 : Operation 39 [10/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 39 'urem' 'empty_65' <Predicate = (!exitcond125)> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.86ns)   --->   "%switch_ln0 = switch i2 %p_cast1, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2"   --->   Operation 40 'switch' 'switch_ln0' <Predicate = (!exitcond125)> <Delay = 1.86>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!exitcond125 & p_cast1 == 2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond125 & p_cast1 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!exitcond125 & p_cast1 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond125 & p_cast1 == 3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.63ns)   --->   "%next_urem = add i11 %phi_urem_load, i11 1"   --->   Operation 45 'add' 'next_urem' <Predicate = (!exitcond125)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%empty_59 = icmp_ult  i11 %next_urem, i11 34"   --->   Operation 46 'icmp' 'empty_59' <Predicate = (!exitcond125)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%idx_urem = select i1 %empty_59, i11 %next_urem, i11 0"   --->   Operation 47 'select' 'idx_urem' <Predicate = (!exitcond125)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_58, i11 %empty"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!exitcond125)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i23 %next_mul, i23 %phi_mul"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond125)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 %next_mul31, i22 %phi_mul30"   --->   Operation 50 'store' 'store_ln0' <Predicate = (!exitcond125)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %idx_urem, i11 %phi_urem"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond125)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 53 [9/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 53 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [9/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 54 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 55 [8/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 55 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [8/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 56 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.04>
ST_5 : Operation 57 [7/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 57 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [7/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 58 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 59 [6/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 59 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [6/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 60 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 61 [5/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 61 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [5/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 62 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 63 [4/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 63 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [4/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 64 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 65 [3/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 65 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [3/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 66 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.04>
ST_10 : Operation 67 [2/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 67 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [2/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 68 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.91>
ST_11 : Operation 69 [1/10] (4.04ns)   --->   "%empty_60 = urem i6 %p_cast, i6 9"   --->   Operation 69 'urem' 'empty_60' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/10] (4.04ns)   --->   "%empty_65 = urem i6 %empty_63, i6 7"   --->   Operation 70 'urem' 'empty_65' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%empty_66 = trunc i3 %empty_65"   --->   Operation 71 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (1.87ns)   --->   "%switch_ln0 = switch i3 %empty_66, void %_2.case.6, i3 0, void %_2.case.0, i3 1, void %_2.case.1, i3 2, void %_2.case.2, i3 3, void %_2.case.3, i3 4, void %_2.case.4, i3 5, void %_2.case.5"   --->   Operation 72 'switch' 'switch_ln0' <Predicate = (p_cast1 == 2)> <Delay = 1.87>
ST_11 : Operation 73 [1/1] (1.87ns)   --->   "%switch_ln0 = switch i3 %empty_66, void %_1.case.6, i3 0, void %_1.case.0, i3 1, void %_1.case.1, i3 2, void %_1.case.2, i3 3, void %_1.case.3, i3 4, void %_1.case.4, i3 5, void %_1.case.5"   --->   Operation 73 'switch' 'switch_ln0' <Predicate = (p_cast1 == 1)> <Delay = 1.87>
ST_11 : Operation 74 [1/1] (1.87ns)   --->   "%switch_ln0 = switch i3 %empty_66, void %_0.case.6, i3 0, void %_0.case.0, i3 1, void %_0.case.1, i3 2, void %_0.case.2, i3 3, void %_0.case.3, i3 4, void %_0.case.4, i3 5, void %_0.case.5"   --->   Operation 74 'switch' 'switch_ln0' <Predicate = (p_cast1 == 0)> <Delay = 1.87>
ST_11 : Operation 75 [1/1] (1.87ns)   --->   "%switch_ln0 = switch i3 %empty_66, void %_3.case.6, i3 0, void %_3.case.0, i3 1, void %_3.case.1, i3 2, void %_3.case.2, i3 3, void %_3.case.3, i3 4, void %_3.case.4, i3 5, void %_3.case.5"   --->   Operation 75 'switch' 'switch_ln0' <Predicate = (p_cast1 == 3)> <Delay = 1.87>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 167 'ret' 'ret_ln0' <Predicate = (exitcond125)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.74>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1156, i64 1156, i64 1156"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_61 = shl i6 %empty_60, i6 2"   --->   Operation 78 'shl' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_62 = add i6 %empty_61, i6 %empty_60"   --->   Operation 79 'add' 'empty_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_546 = zext i4 %tmp"   --->   Operation 80 'zext' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%empty_64 = add i6 %empty_62, i6 %tmp_546"   --->   Operation 81 'add' 'empty_64' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast4 = zext i6 %empty_64"   --->   Operation 82 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i32 %pad_img0, i64 0, i64 %p_cast4"   --->   Operation 83 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i32 %pad_img0_1, i64 0, i64 %p_cast4"   --->   Operation 84 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i32 %pad_img0_2, i64 0, i64 %p_cast4"   --->   Operation 85 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i32 %pad_img0_3, i64 0, i64 %p_cast4"   --->   Operation 86 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i32 %pad_img0_4, i64 0, i64 %p_cast4"   --->   Operation 87 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i32 %pad_img0_5, i64 0, i64 %p_cast4"   --->   Operation 88 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i32 %pad_img0_6, i64 0, i64 %p_cast4"   --->   Operation 89 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i32 %pad_img0_7, i64 0, i64 %p_cast4"   --->   Operation 90 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i32 %pad_img0_8, i64 0, i64 %p_cast4"   --->   Operation 91 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i32 %pad_img0_9, i64 0, i64 %p_cast4"   --->   Operation 92 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i32 %pad_img0_10, i64 0, i64 %p_cast4"   --->   Operation 93 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i32 %pad_img0_11, i64 0, i64 %p_cast4"   --->   Operation 94 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i32 %pad_img0_12, i64 0, i64 %p_cast4"   --->   Operation 95 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i32 %pad_img0_13, i64 0, i64 %p_cast4"   --->   Operation 96 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i32 %pad_img0_14, i64 0, i64 %p_cast4"   --->   Operation 97 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i32 %pad_img0_15, i64 0, i64 %p_cast4"   --->   Operation 98 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i32 %pad_img0_16, i64 0, i64 %p_cast4"   --->   Operation 99 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i32 %pad_img0_17, i64 0, i64 %p_cast4"   --->   Operation 100 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i32 %pad_img0_18, i64 0, i64 %p_cast4"   --->   Operation 101 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i32 %pad_img0_19, i64 0, i64 %p_cast4"   --->   Operation 102 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i32 %pad_img0_20, i64 0, i64 %p_cast4"   --->   Operation 103 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i32 %pad_img0_21, i64 0, i64 %p_cast4"   --->   Operation 104 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i32 %pad_img0_22, i64 0, i64 %p_cast4"   --->   Operation 105 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i32 %pad_img0_23, i64 0, i64 %p_cast4"   --->   Operation 106 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i32 %pad_img0_24, i64 0, i64 %p_cast4"   --->   Operation 107 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i32 %pad_img0_25, i64 0, i64 %p_cast4"   --->   Operation 108 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i32 %pad_img0_26, i64 0, i64 %p_cast4"   --->   Operation 109 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i32 %pad_img0_27, i64 0, i64 %p_cast4"   --->   Operation 110 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_19_addr"   --->   Operation 111 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 5)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_18_addr"   --->   Operation 113 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 114 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 4)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_17_addr"   --->   Operation 115 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 116 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 3)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_16_addr"   --->   Operation 117 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 118 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 2)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_15_addr"   --->   Operation 119 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 1)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_14_addr"   --->   Operation 121 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 0)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_20_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 7) | (p_cast1 == 2 & empty_66 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_2.exit"   --->   Operation 124 'br' 'br_ln0' <Predicate = (p_cast1 == 2 & empty_66 == 7) | (p_cast1 == 2 & empty_66 == 6)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_12_addr"   --->   Operation 125 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 5)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_11_addr"   --->   Operation 127 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 128 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 4)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_10_addr"   --->   Operation 129 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 130 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 3)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_9_addr"   --->   Operation 131 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 132 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 2)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_8_addr"   --->   Operation 133 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 134 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 1)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_7_addr"   --->   Operation 135 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 136 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 0)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_13_addr"   --->   Operation 137 'store' 'store_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 7) | (p_cast1 == 1 & empty_66 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_1.exit"   --->   Operation 138 'br' 'br_ln0' <Predicate = (p_cast1 == 1 & empty_66 == 7) | (p_cast1 == 1 & empty_66 == 6)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_5_addr"   --->   Operation 139 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 140 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 5)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_4_addr"   --->   Operation 141 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 142 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 4)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_3_addr"   --->   Operation 143 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 144 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 3)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_2_addr"   --->   Operation 145 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 146 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 2)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_1_addr"   --->   Operation 147 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 148 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_addr"   --->   Operation 149 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 0)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_6_addr"   --->   Operation 151 'store' 'store_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 7) | (p_cast1 == 0 & empty_66 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_0.exit"   --->   Operation 152 'br' 'br_ln0' <Predicate = (p_cast1 == 0 & empty_66 == 7) | (p_cast1 == 0 & empty_66 == 6)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_26_addr"   --->   Operation 153 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 154 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 5)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_25_addr"   --->   Operation 155 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 156 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 4)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_24_addr"   --->   Operation 157 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 158 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 3)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_23_addr"   --->   Operation 159 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 2)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_22_addr"   --->   Operation 161 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 162 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 1)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_21_addr"   --->   Operation 163 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 164 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 0)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %pad_img0_27_addr"   --->   Operation 165 'store' 'store_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 7) | (p_cast1 == 3 & empty_66 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_3.exit"   --->   Operation 166 'br' 'br_ln0' <Predicate = (p_cast1 == 3 & empty_66 == 7) | (p_cast1 == 3 & empty_66 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 11 bit ('empty') [32]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'empty' [33]  (1.588 ns)

 <State 2>: 5.558ns
The critical path consists of the following:
	'load' operation 11 bit ('phi_urem_load') on local variable 'phi_urem' [39]  (0.000 ns)
	'add' operation 11 bit ('next_urem') [195]  (1.639 ns)
	'icmp' operation 1 bit ('empty_59') [196]  (1.639 ns)
	'select' operation 11 bit ('idx_urem') [197]  (0.692 ns)
	'store' operation 0 bit ('store_ln0') of variable 'idx_urem' on local variable 'phi_urem' [201]  (1.588 ns)

 <State 3>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 4>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 5>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 6>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 7>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 8>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 9>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 10>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('empty_60') [51]  (4.042 ns)

 <State 11>: 5.915ns
The critical path consists of the following:
	'urem' operation 3 bit ('empty_65') [91]  (4.042 ns)
	blocking operation 1.87264 ns on control path)

 <State 12>: 6.746ns
The critical path consists of the following:
	'shl' operation 6 bit ('empty_61') [52]  (0.000 ns)
	'add' operation 6 bit ('empty_62') [53]  (0.000 ns)
	'add' operation 6 bit ('empty_64') [61]  (3.492 ns)
	'getelementptr' operation 6 bit ('pad_img0_25_addr') [88]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'pad_img0_25' [175]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
