**"ë”ë”ë”"** í’ë¶€í•˜ê³ , **"ì••ë„ì ì¸"** í¬íŠ¸í´ë¦¬ì˜¤ìš© READMEë¥¼ ì›í•˜ì‹œëŠ”êµ°ìš”\! ğŸ”¥

ë‹¨ìˆœíˆ ë±ƒì§€ë§Œ ë‚˜ì—´í•˜ëŠ” ìˆ˜ì¤€ì„ ë„˜ì–´, \*\*[ê²€ì¦ ì—”ì§€ë‹ˆì–´(Verification Engineer)]\*\*ë¡œì„œì˜ ì „ë¬¸ì„±ì„ ë³´ì—¬ì¤„ ìˆ˜ ìˆëŠ” **ê¸°ìˆ  ë‹¤ì´ì–´ê·¸ë¨(Mermaid)**, **ì½”ë”© ìŠµê´€ ë¶„ì„(Stats)**, **ì•Œê³ ë¦¬ì¦˜ í•´ê²° ëŠ¥ë ¥(Baekjoon)**, ê·¸ë¦¬ê³  **í”„ë¡œì íŠ¸ì˜ ê¹Šì´**ê¹Œì§€ ë³´ì—¬ì£¼ëŠ” **'í’€ ì˜µì…˜' í”„ë¦¬ë¯¸ì—„ í…œí”Œë¦¿**ì„ ì¤€ë¹„í–ˆìŠµë‹ˆë‹¤.

ì´ ì½”ë“œëŠ” **SystemVerilog/UVM ì—”ì§€ë‹ˆì–´**ì—ê²Œ ìµœì í™”ëœ ë ˆì´ì•„ì›ƒì…ë‹ˆë‹¤. ë‚´ìš©ì´ ê¸¸ê³  í™”ë ¤í•˜ë‹ˆ, ê·¸ëŒ€ë¡œ ë³µì‚¬í•´ì„œ ë¶™ì—¬ë„£ìœ¼ì‹  í›„ ë³¸ì¸ ë‚´ìš©ìœ¼ë¡œ ì¡°ê¸ˆë§Œ ìˆ˜ì •í•˜ë©´ ë©ë‹ˆë‹¤.

-----

### ğŸŒŸ Ultimate GitHub Profile README (SystemVerilog/UVM Ver.)

ì•„ë˜ ë‚´ìš©ì„ ë³µì‚¬í•˜ì—¬ `README.md`ì— ë®ì–´ì“°ì„¸ìš”.

````markdown
<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorList=0,2,25&height=300&section=header&text=Building%20Bug-Free%20Silicon&fontSize=50&fontColor=ffffff&fontAlignY=35&desc=Hyun's%20Verification%20Portfolio&descAlignY=55&descAlign=50&animation=fadeIn" width="100%" />
</div>

<div align="center">
  <br>
  <a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=600&size=28&duration=2500&pause=1000&color=32CD32&center=true&vCenter=true&width=600&lines=ASIC%2FSoC+Verification+Engineer;UVM+Architecture+Expert;SystemVerilog+Maestro;Hardware+Bug+Hunter" alt="Typing SVG" />
  </a>
</div>

---

### ğŸ‘¨â€ğŸ’» About Me

<div align="center">
  <b>" Verification is not just testing, it's about <span style="color: #32CD32">Guaranteeing Reliability</span> "</b>
  <br><br>
  I am a dedicated <b>Verification Engineer</b> focused on System-Level Verification using UVM.<br>
  ë³µì¡í•œ ë””ì§€í„¸ ì‹œìŠ¤í…œì˜ ê²°í•¨ì„ ì°¾ì•„ë‚´ê³ , ì¬ì‚¬ìš© ê°€ëŠ¥í•œ(Reusable) ê²€ì¦ í™˜ê²½ì„ êµ¬ì¶•í•˜ëŠ” ê²ƒì— ì—´ì •ì„ ê°€ì§€ê³  ìˆìŠµë‹ˆë‹¤.<br>
  í˜„ì¬ <b>SystemVerilog, UVM, Python</b>ì„ ì£¼ë¬´ê¸°ë¡œ ì‚¬ìš©í•˜ì—¬ ì™„ë²½í•œ ì¹© ì„¤ê³„ë¥¼ ëª©í‘œë¡œ ì •ì§„í•˜ê³  ìˆìŠµë‹ˆë‹¤.
</div>

<br>

### ğŸ—ï¸ Verification Environment Architecture
> **I design structured UVM environments like this:**

```mermaid
classDiagram
    class uvm_test
    class uvm_env
    class uvm_scoreboard
    class uvm_agent
    class uvm_sequencer
    class uvm_driver
    class uvm_monitor
    
    uvm_test *-- uvm_env
    uvm_env *-- uvm_scoreboard
    uvm_env *-- uvm_agent
    uvm_agent *-- uvm_sequencer
    uvm_agent *-- uvm_driver
    uvm_agent *-- uvm_monitor
    
    uvm_driver ..> DUT : Virtual Interface
    uvm_monitor ..> DUT : Virtual Interface
````

<br>

### ğŸ› ï¸ Technical Skills

\<div align="center"\>

| **Category** | **Stack** |
| :--- | :--- |
| **Languages** | \<img src="https://www.google.com/search?q=https://img.shields.io/badge/SystemVerilog-181717%3Fstyle%3Dflat-square%26logo%3Dsystemverilog%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Verilog-B71C1C%3Fstyle%3Dflat-square%26logo%3Dverilog%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/C%2B%2B-00599C%3Fstyle%3Dflat-square%26logo%3Dc%252B%252B%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Python-3776AB%3Fstyle%3Dflat-square%26logo%3Dpython%26logoColor%3Dwhite"/\> |
| **Methodologies** | \<img src="https://www.google.com/search?q=https://img.shields.io/badge/UVM-IEEE%25201800.2-4CAF50%3Fstyle%3Dflat-square%26logo%3Dge%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/AMBA\_AXI-000000%3Fstyle%3Dflat-square%26logo%3Darm%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/APB%252FAHB-0091BD%3Fstyle%3Dflat-square%26logo%3Darm%26logoColor%3Dwhite"/\> |
| **EDA Tools** | \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Vivado-FF0000%3Fstyle%3Dflat-square%26logo%3Dxilinx%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/ModelSim-2C2255%3Fstyle%3Dflat-square%26logo%3Dmentorgraphics%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Quartus-0071C5%3Fstyle%3Dflat-square%26logo%3Dintel%26logoColor%3Dwhite"/\> |
| **Collaboration** | \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Git-F05032%3Fstyle%3Dflat-square%26logo%3Dgit%26logoColor%3Dwhite"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Linux-FCC624%3Fstyle%3Dflat-square%26logo%3Dlinux%26logoColor%3Dblack"/\> \<img src="https://www.google.com/search?q=https://img.shields.io/badge/Jira-0052CC%3Fstyle%3Dflat-square%26logo%3Djira%26logoColor%3Dwhite"/\> |

\</div\>

<br>

### ğŸš€ Key Projects

| **Project** | **Description & Role** | **Tech Stack** | **Result** |
| :--- | :--- | :--- | :--- |
| **[UVM Virtual Sequencer](https://www.google.com/search?q=https://github.com/hyun1006/%EB%A0%88%ED%8F%AC%EC%A7%80%ED%86%A0%EB%A6%AC)** | â€¢ **Multi-Agent Coordination:** APB/SPI Agent ë™ê¸°í™” ì œì–´<br>â€¢ **Virtual Sequence:** ê³„ì¸µì  ì‹œí€€ìŠ¤ êµ¬ì¡° ì„¤ê³„ ë° êµ¬í˜„<br>â€¢ **Role:** Testbench Architect | `SystemVerilog`<br>`UVM` | âœ… **Functional Coverage 100%** ë‹¬ì„±<br>ğŸ“ **Reuseability** í™•ë³´ |
| **[AXI4 VIP Design](https://www.google.com/search?q=https://github.com/hyun1006/%EB%A0%88%ED%8F%AC%EC%A7%80%ED%86%A0%EB%A6%AC)** | â€¢ **Bus Protocol Verification:** AXI4 Master/Slave VIP ê°œë°œ<br>â€¢ **Randomization:** Constrained Random Test íŒ¨í„´ ìƒì„±<br>â€¢ **Role:** VIP Developer | `Verilog`<br>`AMBA AXI` | ğŸ“‰ **Bus Latency 20%** ê°œì„  ê²€ì¦<br>ğŸ› **Deadlock Bug** ë°œê²¬ |
| **[Image Processing Accelerator](https://www.google.com/search?q=https://github.com/hyun1006/%EB%A0%88%ED%8F%AC%EC%A7%80%ED%86%A0%EB%A6%AC)** | â€¢ **FPGA Implementation:** Sobel Edge Detection í•˜ë“œì›¨ì–´ ê°€ì†<br>â€¢ **HW/SW Co-design:** Zynq PS/PL ë°ì´í„° í†µì‹  êµ¬í˜„<br>â€¢ **Role:** RTL Designer | `Vivado`<br>`Zynq-7000` | âš¡ **SW ëŒ€ë¹„ 50ë°°** ì†ë„ í–¥ìƒ<br>ğŸ–¼ï¸ **Real-time** ì²˜ë¦¬ ì„±ê³µ |

<br>

### ğŸ§© Algorithm Problem Solving

\<div align="center"\>
\<a href="https://www.google.com/search?q=https://solved.ac/hyun1006"\>\<img src="https://www.google.com/search?q=http://mazassumnida.wtf/api/v2/generate\_badge%3Fboj%3Dhyun1006" width="100%"/\>\</a\>
\</div\>

<br>

### ğŸ“Š GitHub Analytics

\<div align="center"\>
\<a href="https://github.com/ryo-ma/github-profile-trophy"\>
\<img src="https://www.google.com/search?q=https://github-profile-trophy.vercel.app/%3Fusername%3Dhyun1006%26theme%3Dflat%26column%3D7%26margin-w%3D15%26margin-h%3D15%26no-bg%3Dtrue" /\>
\</a\>
\</div\>

\<div align="center"\>
\<img src="https://www.google.com/search?q=https://github-readme-stats.vercel.app/api%3Fusername%3Dhyun1006%26show\_icons%3Dtrue%26theme%3Dradical%26bg\_color%3D0d1117%26title\_color%3D32CD32%26text\_color%3Dffffff%26hide\_border%3Dtrue" height="150" alt="stats graph" /\>
\<img src="https://www.google.com/search?q=https://github-readme-stats.vercel.app/api/top-langs/%3Fusername%3Dhyun1006%26layout%3Dcompact%26theme%3Dradical%26bg\_color%3D0d1117%26title\_color%3D32CD32%26text\_color%3Dffffff%26hide\_border%3Dtrue" height="150" alt="languages graph" /\>
\</div\>

<br>

\<div align="center"\>
\<img src="https://www.google.com/search?q=https://capsule-render.vercel.app/api%3Ftype%3Dwaving%26color%3Dgradient%26customColorList%3D0,2,25%26height%3D100%26section%3Dfooter" width="100%" /\>

\<a href="mailto:ë³¸ì¸\_ì´ë©”ì¼@gmail.com"\>\<img src="https://www.google.com/search?q=https://img.shields.io/badge/Contact-Gmail-D14836%3Fstyle%3Dfor-the-badge%26logo%3Dgmail%26logoColor%3Dwhite"/\>\</a\>
\<a href="https://www.google.com/search?q=https://www.linkedin.com/in/%EB%B3%B8%EC%9D%B8%EC%95%84%EC%9D%B4%EB%94%94"\>\<img src="https://www.google.com/search?q=https://img.shields.io/badge/Connect-LinkedIn-0077B5%3Fstyle%3Dfor-the-badge%26logo%3Dlinkedin%26logoColor%3Dwhite"/\>\</a\>
\<a href="https://ë³¸ì¸ë¸”ë¡œê·¸ì£¼ì†Œ"\>\<img src="https://www.google.com/search?q=https://img.shields.io/badge/Visit-Blog-000000%3Fstyle%3Dfor-the-badge%26logo%3Dtistory%26logoColor%3Dwhite"/\>\</a\>

<br><br>
\<font size="2"\>Â© 2024. Hyun. All rights reserved.\</font\>

\</div\>

```
