+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.11.1 (0b97def)                                 |
|  Created on: Fri Dec 26 20:28:44 2025                               |
|  Run ID: d3ec2832c0a1470c                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                    1                    |    2    |   3    |    4    |  5   |        6         |   7   |         8          |       9       |    10   |   11  |          12         |      13      |      14     |       15      |   16   |      17     |       18      |      19      |       20      |       21       |        22       |
|                  Table                  |   Dir   | Stage  |    P4   | Mem  |      Total       | Total |       Table        |     Match     |   TCAM  |  SRAM |        Match        |     Imm.     |     TCAM    |      SRAM     |   P4   |    Action   |     Ideal     |    Actual    |      TCAM     |      SRAM      |       SRAM      |
|                   Name                  |         |        |  Lookup | Type |      SRAMs       | TCAMs |      Entries       |      Bits     |  Over-  | Over- |       Overhead      |    Action    |     Bits    |      Bits     | Action |     Bits    |     Match     |    Match     |     Match     |     Match      |      Action     |
|                                         |         |        | Type(s) |      | TOT(M/A/S/MT/I)  |       |     Requested      |      Per      |   head  |  head |      Structure      |     Data     |     Per     |      Per      |  Bits  |     Per     |    Entries-   |   Entries-   |    Packing    |    Packing     |     Packing     |
|                                         |         |        |         |      |     (legend      |       |         /          |     Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |    Entry    |     Entry     |        |    Entry    |     Number    |    Number    |      Eff.     |      Eff.      |       Eff.      |
|                                         |         |        |         |      |      below)      |       |     Allocated      |   R/A(diff)   |   Per   |  Per  |       (legend       |   Overhead   |  R/A(diff)  |   R/A(diff)   |        |  R/A(diff)  |      Per      |     Per      |     Ideal/    |     Ideal/     |      Ideal/     |
|                                         |         |        |         |      |                  |       |       (diff)       |               |  Entry  | Entry |        below)       |  R/A(diff)   |             |               |        |             |     Memory    |    Memory    |     Actual    |     Actual     |      Actual     |
|                                         |         |        |         |      |                  |       |                    |               | ver/vld |       |                     |              |             |               |        |             |     Units     |    Units     |               |                |                 |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |     (bits)    |    (bits)    |               |                |                 |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       IngressParser.$PORT_METADATA      | ingress | parser |  exact  | buf  |  0 (0/0/0/0/0)   |   0   |   288 / 288 (0)    |   9 / 0 (-9)  |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) |  0 / 0 (0)  |   0 / 0 (0)   |   64   |  0 / 0 (0)  |  1 in 2 (128) | 1 in 1 (64)  |     - / -     |     - / -      |      - / -      |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|         Ingress.t_igr.tiForward         | ingress |   0    |  exact  | sram |  4 (4/0/0/0/0)   |   0   | 512 / 8192 (7680)  |  48 / 39 (-9) |    0    |   13  |   0/0/0/0/0/0/4/9   |  9 / 9 (0)   |  0 / 0 (0)  |  61 / 52 (-9) |   9    |  0 / 0 (0)  | 11 in 5 (640) | 2 in 1 (128) |     - / -     | 98.0% / 73.4%  |      - / -      |
|      ingress_assign_const_to_phv_0      | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|               tbl_fsmmf167              | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|               tbl_fsmmf170              | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|          tbl_ingress_objects136         | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_t_igr_aiTs             | ingress |   0    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 0 totals             |    -    |   -    |    -    |  -   |  4 (4/0/0/0/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|   tbl_bottlenecked_rate_read_cms_act2   | ingress |   1    |    -    |  -   |  3 (0/0/0/3/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_aiSetfid           | ingress |   1    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|          tbl_t_igr_aiSetpktlen          | ingress |   1    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 1 totals             |    -    |   -    |    -    |  -   |  3 (0/0/0/3/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|   tbl_bottlenecked_rate_read_cms_act1   | ingress |   2    |    -    |  -   |  3 (0/0/0/3/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|   tbl_bottlenecked_rate_read_cms_act3   | ingress |   2    |    -    |  -   |  3 (0/0/0/3/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_aiCaldT            | ingress |   2    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|         tbl_t_igr_aiSetTableKey         | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|        tbl_t_igr_aiSetburstStage        | ingress |   2    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 2 totals             |    -    |   -    |    -    |  -   | 10 (0/0/0/10/0)  |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|       Ingress.t_igr.tiCalc_log_dt       | ingress |   3    | ternary | tcam |  1 (0/1/0/0/0)   |   1   |   512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 36 / 44 (8) |   0 / 0 (0)   |   16   | 16 / 16 (0) |  1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      | 100.0% / 100.0% |
|           Ingress.t_igr.tiRate          | ingress |   3    |  exact  | sram |  4 (4/0/0/0/0)   |   0   | 512 / 4096 (3584)  | 32 / 22 (-10) |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  |  0 / 0 (0)  | 68 / 58 (-10) |   32   |  0 / 0 (0)  |  2 in 1 (128) | 1 in 1 (128) |     - / -     | 100.0% / 42.2% |      - / -      |
|         tbl_Bottlenecked_Rate68         | ingress |   3    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_aiFcount           | ingress |   3    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_aiTs_ms            | ingress |   3    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_test_dt            | ingress |   3    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 3 totals             |    -    |   -    |    -    |  -   |  9 (4/1/0/4/0)   |   1   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|      Ingress.t_igr.tiCalc_dt_x_rate     | ingress |   4    |  exact  | sram |  4 (4/0/0/0/0)   |   0   | 2048 / 4096 (2048) | 48 / 38 (-10) |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  |  0 / 0 (0)  | 84 / 74 (-10) |   64   |  0 / 0 (0)  |  8 in 5 (640) | 1 in 1 (128) |     - / -     | 100.0% / 54.7% |      - / -      |
|         tbl_Bottlenecked_Rate69         | ingress |   4    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|          tbl_t_igr_aiCalburst_t         | ingress |   4    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|           tbl_t_igr_test_rate           | ingress |   4    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 4 totals             |    -    |   -    |    -    |  -   |  8 (4/0/0/4/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|         tbl_Bottlenecked_Rate70         | ingress |   5    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
| tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate | ingress |   5    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|         tbl_t_igr_test_dt_x_rate        | ingress |   5    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 5 totals             |    -    |   -    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|         tbl_Bottlenecked_Rate73         | ingress |   6    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            tbl_t_igr_aiSetRC            | ingress |   6    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 6 totals             |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|          Ingress.t_igr.tiRC_nag         | ingress |   7    | ternary | tcam |  1 (0/0/0/0/1)   |   1   |   512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 36 / 44 (8) |   0 / 4 (4)   |   0    |  0 / 0 (0)  |  1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      |      - / -      |
|              stage 7 totals             |    -    |   -    |    -    |  -   |  1 (0/0/0/0/1)   |   1   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|    tbl_t_igr_aiCal_RC_minus_threshold   | ingress |   8    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|          tbl_t_igr_aiCalc_gapRC         | ingress |   8    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|        tbl_t_igr_aiSetBottleneck        | ingress |   8    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 8 totals             |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|        Ingress.t_igr.tiGapRC_pos        | ingress |   9    | ternary | tcam |  1 (0/0/0/0/1)   |   1   |   512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 36 / 44 (8) |   0 / 4 (4)   |   0    |  0 / 0 (0)  |  1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      |      - / -      |
|              tbl_ingress79              | ingress |   9    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|   tbl_t_igr_aiCalc_gap_minus_tolerance  | ingress |   9    |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|         tbl_t_igr_aiSetdropflag         | ingress |   9    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|          tbl_t_igr_aiSetecnflag         | ingress |   9    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|        tbl_t_igr_aiSetnodropflag        | ingress |   9    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|         tbl_t_igr_aiSetnoecnflag        | ingress |   9    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              stage 9 totals             |    -    |   -    |    -    |  -   |  9 (0/0/0/8/1)   |   1   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|              tbl_ingress100             | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_ingress102             | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_ingress105             | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_ingress112             | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_ingress114             | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_ingress98              | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|         tbl_t_igr_test_burstdrop        | ingress |   10   |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|           tbl_t_igr_test_gapRC          | ingress |   10   |    -    |  -   |  2 (0/0/0/2/0)   |   0   |     0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  0 / 0 (0)  |   0 / 0 (0)   |   0    |  0 / 0 (0)  |   0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|             stage 10 totals             |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|         overall totals (ingress)        |    -    |   -    |    -    |  -   | 58 (12/1/0/43/2) |   3   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|         overall totals (egress)         |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
|                                         |         |        |         |      |                  |       |                    |               |         |       |                     |              |             |               |        |             |               |              |               |                |                 |
|              overall totals             |    -    |   -    |    -    |  -   | 58 (12/1/0/43/2) |   3   |         -          |       -       |    -    |   -   |          -          |      -       |      -      |       -       |   -    |      -      |       -       |      -       |       -       |       -        |        -        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_dt_x_rate
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_log_dt
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiForward
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [8:0] (9 bits)

  Total bits: 13
+----------------------------------------------------------------+
   Ingress.t_igr.tiGapRC_pos
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiRC_nag
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiRate
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   IngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   ingress_assign_const_to_phv_0
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   tbl_Bottlenecked_Rate68
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_Bottlenecked_Rate69
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_Bottlenecked_Rate70
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_Bottlenecked_Rate73
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_bottlenecked_rate_read_cms_act1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_bottlenecked_rate_read_cms_act2
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_bottlenecked_rate_read_cms_act3
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_fsmmf167
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_fsmmf170
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress100
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress102
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress105
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress112
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress114
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress79
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress98
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_ingress_objects136
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCal_RC_minus_threshold
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalburst_t
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_gapRC
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_gap_minus_tolerance
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCaldT
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiFcount
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetBottleneck
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetRC
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetTableKey
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetburstStage
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetdropflag
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetecnflag
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetfid
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetnodropflag
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetnoecnflag
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetpktlen
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiTs
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiTs_ms
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_test_burstdrop
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_test_dt
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_test_dt_x_rate
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_test_gapRC
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_test_rate
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_dt_x_rate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_dt_x_rate
+------------------------------------------------+
Stage 4:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field immediate [31:0]   : in bits [31:0]
       Field version [3:0]      : in bits [115:112]
       Field log_dt [15:10]     : in bits [71:66]
       Field rate [7:0]         : in bits [39:32]
       Field rate [15:8]        : in bits [47:40]
       Field rate [23:16]       : in bits [55:48]
       Field rate [31:24]       : in bits [63:56]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_log_dt
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_log_dt
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [43:42]
       Field dt [31:0]           : in bits [31:0]
    ]
  ]

Action Ingress.t_igr.aiCalc_log_dt
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 8
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 7
    field_list : [
       Field log_d_t [15:0]   : in bits [127:112]
    ]
    entry_number : 6
    field_list : [
       Field log_d_t [15:0]   : in bits [111:96]
    ]
    entry_number : 5
    field_list : [
       Field log_d_t [15:0]   : in bits [95:80]
    ]
    entry_number : 4
    field_list : [
       Field log_d_t [15:0]   : in bits [79:64]
    ]
    entry_number : 3
    field_list : [
       Field log_d_t [15:0]   : in bits [63:48]
    ]
    entry_number : 2
    field_list : [
       Field log_d_t [15:0]   : in bits [47:32]
    ]
    entry_number : 1
    field_list : [
       Field log_d_t [15:0]   : in bits [31:16]
    ]
    entry_number : 0
    field_list : [
       Field log_d_t [15:0]   : in bits [15:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.

Action NoAction
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 8
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 7
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [127:112]
    ]
    entry_number : 6
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [111:96]
    ]
    entry_number : 5
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [95:80]
    ]
    entry_number : 4
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [79:64]
    ]
    entry_number : 3
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [63:48]
    ]
    entry_number : 2
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [47:32]
    ]
    entry_number : 1
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [31:16]
    ]
    entry_number : 0
    field_list : [
       Field --padding_0_15-- [15:0]   : in bits [15:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiForward
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiForward
+------------------------------------------------+
Stage 0:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 2
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 1
    field_list : [
       Field action [0:0]                    : in bits [1:1]
       Field immediate [8:0]                 : in bits [19:11]
       Field version [3:0]                   : in bits [119:116]
       Field hdr.ethernet.dst_addr [47:42]   : in bits [111:106]
       Field hdr.ethernet.dst_addr [7:0]     : in bits [79:72]
       Field hdr.ethernet.dst_addr [15:8]    : in bits [87:80]
       Field hdr.ethernet.dst_addr [23:16]   : in bits [95:88]
       Field hdr.ethernet.dst_addr [31:24]   : in bits [103:96]
    ]
    entry_number : 0
    field_list : [
       Field action [0:0]                    : in bits [0:0]
       Field immediate [8:0]                 : in bits [10:2]
       Field version [3:0]                   : in bits [115:112]
       Field hdr.ethernet.dst_addr [47:42]   : in bits [71:66]
       Field hdr.ethernet.dst_addr [7:0]     : in bits [39:32]
       Field hdr.ethernet.dst_addr [15:8]    : in bits [47:40]
       Field hdr.ethernet.dst_addr [23:16]   : in bits [55:48]
       Field hdr.ethernet.dst_addr [31:24]   : in bits [63:56]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiGapRC_pos
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiGapRC_pos
+------------------------------------------------+
Stage 9:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [43:42]
       Field gapRC [31:0]        : in bits [31:0]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiRC_nag
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRC_nag
+------------------------------------------------+
Stage 7:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [43:42]
       Field md.RC [31:0]        : in bits [31:0]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiRate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRate
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field immediate [31:0]    : in bits [31:0]
       Field version [3:0]       : in bits [115:112]
       Field table_key [26:19]   : in bits [39:32]
       Field table_key [12:5]    : in bits [47:40]
       Field table_key [18:13]   : in bits [53:48]
    ]
  ]
+----------------------------------------------------------------+
  IngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for IngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
+----------------------------------------------------------------+
  ingress_assign_const_to_phv_0
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for ingress_assign_const_to_phv_0
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_Bottlenecked_Rate68
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_Bottlenecked_Rate68
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_Bottlenecked_Rate69
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_Bottlenecked_Rate69
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_Bottlenecked_Rate70
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_Bottlenecked_Rate70
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  tbl_Bottlenecked_Rate73
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_Bottlenecked_Rate73
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_bottlenecked_rate_read_cms_act1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_bottlenecked_rate_read_cms_act1
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_bottlenecked_rate_read_cms_act2
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_bottlenecked_rate_read_cms_act2
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_bottlenecked_rate_read_cms_act3
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_bottlenecked_rate_read_cms_act3
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_fsmmf167
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_fsmmf167
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_fsmmf170
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_fsmmf170
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress100
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress100
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress102
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress102
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress105
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress105
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress112
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress112
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress114
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress114
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress79
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress79
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress98
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress98
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_ingress_objects136
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_ingress_objects136
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCal_RC_minus_threshold
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCal_RC_minus_threshold
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalburst_t
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalburst_t
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_gapRC
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_gapRC
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_gap_minus_tolerance
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_gap_minus_tolerance
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCaldT
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCaldT
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiFcount
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiFcount
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetBottleneck
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetBottleneck
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetRC
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetRC
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetTableKey
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetTableKey
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetburstStage
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetburstStage
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetdropflag
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetdropflag
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetecnflag
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetecnflag
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetfid
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetfid
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetnodropflag
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetnodropflag
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetnoecnflag
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetnoecnflag
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetpktlen
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetpktlen
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiTs
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiTs
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiTs_ms
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiTs_ms
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_test_burstdrop
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_test_burstdrop
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_test_dt
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_test_dt
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_test_dt_x_rate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_test_dt_x_rate
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_test_gapRC
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_test_gapRC
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_test_rate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_test_rate
+------------------------------------------------+
Stage 4:
No match entries required.
