read -sv run_verilog_mid/adder_32b_9_85_479508a1dfc7037461e18c37d8b51481.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_85_479508a1dfc7037461e18c37d8b51481_yosys.v
