{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769615019208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769615019209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 28 10:43:39 2026 " "Processing started: Wed Jan 28 10:43:39 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769615019209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615019209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615019209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769615019469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769615019469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615025782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615025782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/segment7_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615025783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615025783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615025785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615025785 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LogicalStep_Lab2_top.vhd " "Can't analyze file -- file LogicalStep_Lab2_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615025788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "segment7_mux.vhd " "Can't analyze file -- file segment7_mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615025790 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SevenSegment.vhd " "Can't analyze file -- file SevenSegment.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615025792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bit_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bit_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit_2_to_1 " "Found entity 1: mux_4bit_2_to_1" {  } { { "mux_4bit_2_to_1.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/mux_4bit_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615025794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615025794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_inverters.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_inverters " "Found entity 1: pb_inverters" {  } { { "pb_Inverters.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/pb_Inverters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615025796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615025796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogicalStep_Lab2_top.v(58) " "Verilog HDL Instantiation warning at LogicalStep_Lab2_top.v(58): instance has no name" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1769615025796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769615025812 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[7..4\] LogicalStep_Lab2_top.v(8) " "Output port \"leds\[7..4\]\" at LogicalStep_Lab2_top.v(8) has no driver" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769615025813 "|LogicalStep_Lab2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:u1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:u1\"" {  } { { "LogicalStep_Lab2_top.v" "u1" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615025818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:u3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:u3\"" {  } { { "LogicalStep_Lab2_top.v" "u3" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615025819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverters pb_inverters:u4 " "Elaborating entity \"pb_inverters\" for hierarchy \"pb_inverters:u4\"" {  } { { "LogicalStep_Lab2_top.v" "u4" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615025820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2_to_1 mux_4bit_2_to_1:comb_11 " "Elaborating entity \"mux_4bit_2_to_1\" for hierarchy \"mux_4bit_2_to_1:comb_11\"" {  } { { "LogicalStep_Lab2_top.v" "comb_11" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615025824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769615026076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769615026099 "|LogicalStep_Lab2_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769615026099 "|LogicalStep_Lab2_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769615026099 "|LogicalStep_Lab2_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769615026099 "|LogicalStep_Lab2_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769615026099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769615026142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769615026365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769615026512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615026512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769615026530 "|LogicalStep_Lab2_top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[1\] " "No output dependent on input pin \"pb_n\[1\]\"" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769615026530 "|LogicalStep_Lab2_top|pb_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[2\] " "No output dependent on input pin \"pb_n\[2\]\"" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769615026530 "|LogicalStep_Lab2_top|pb_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769615026530 "|LogicalStep_Lab2_top|pb_n[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769615026530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769615026530 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769615026530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769615026530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769615026530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769615026547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 28 10:43:46 2026 " "Processing ended: Wed Jan 28 10:43:46 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769615026547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769615026547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769615026547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615026547 ""}
