int reg_LOCK_BUS;
int reg_DEN_BUS;
int reg_REN_BUS;
int reg_SYNC_BUS;
int reg_TIMESTAMP_A;
int reg_TIMESTAMP_B;
int reg_TIMESTAMP_C;
int reg_MISC_STAT_REG;
int reg_DiagnosticA;
int reg_DiagnosticB;
int reg_DiagnosticC;
int reg_DiagnosticD;
int reg_DiagnosticE;
int reg_DiagnosticF;
int reg_DiagnosticG;
int reg_DiagnosticH;
int reg_THROTTLE_STATUS;
int reg_CODE_DATE;
int reg_CODE_REVISION;
int reg_MON1_FIFO;
int reg_MON2_FIFO;
int reg_MON3_FIFO;
int reg_MON4_FIFO;
int reg_MON5_FIFO;
int reg_MON6_FIFO;
int reg_MON7_FIFO;
int reg_MON8_FIFO;
int reg_CHAN1_FIFO;
int reg_CHAN2_FIFO;
int reg_CHAN3_FIFO;
int reg_CHAN4_FIFO;
int reg_CHAN5_FIFO;
int reg_CHAN6_FIFO;
int reg_CHAN7_FIFO;
int reg_CHAN8_FIFO;
int reg_MON_FIFO_STATE;
int reg_CHAN_FIFO_STATE;
int reg_LOCK_COUNTER_A;
int reg_LOCK_COUNTER_B;
int reg_LOCK_COUNTER_C;
int reg_LOCK_COUNTER_D;
int reg_LOCK_COUNTER_E;
int reg_LOCK_COUNTER_F;
int reg_LOCK_COUNTER_G;
int reg_LOCK_COUNTER_H;
int reg_INPUT_LINK_MASK;
int reg_LED_REG;
int reg_SKEW_CTL_A;
int reg_SKEW_CTL_B;
int reg_SKEW_CTL_C;
int reg_MISC_CLK_CTL;
int reg_AUX_IO_CTL;
int reg_AUX_IO_DATA;
int reg_AUX_INPUT_SELECT;
int reg_AUX_COUNTDOWN;
int reg_SERDES_TPOWER;
int reg_SERDES_RPOWER;
int reg_SERDES_LOCAL_LE;
int reg_SERDES_LINE_LE;
int reg_LVDS_PREEMPHASIS;
int reg_LINK_LRU_CTL;
int reg_MISC_CTL1;
int reg_MISC_CTL2;
int reg_GENERIC_TEST_FIFO;
int reg_DIAG_PIN_CTL;
int reg_FORCE_SYNC_REG;
int reg_SPARE_854;
int reg_X_PLANE_MAP_A;
int reg_X_PLANE_MAP_B;
int reg_X_PLANE_MAP_C;
int reg_X_PLANE_MAP_D;
int reg_X_PLANE_MAP_E;
int reg_X_PLANE_MAP_F;
int reg_X_PLANE_MAP_G;
int reg_X_PLANE_MAP_H;
int reg_Y_PLANE_MAP_A;
int reg_Y_PLANE_MAP_B;
int reg_Y_PLANE_MAP_C;
int reg_Y_PLANE_MAP_D;
int reg_Y_PLANE_MAP_E;
int reg_Y_PLANE_MAP_F;
int reg_Y_PLANE_MAP_G;
int reg_Y_PLANE_MAP_H;
int reg_ANY_THROTTLE_WIDTH;
int reg_THROTTLE_LIMIT_TIME;
int reg_MON1_FIFO_SEL;
int reg_MON2_FIFO_SEL;
int reg_MON3_FIFO_SEL;
int reg_MON4_FIFO_SEL;
int reg_MON5_FIFO_SEL;
int reg_MON6_FIFO_SEL;
int reg_MON7_FIFO_SEL;
int reg_MON8_FIFO_SEL;
int reg_CHAN_MON_FIFO_CTL;
int reg_CHAN_MON_FIFO_WE_CTL;
int reg_TSCATTER_DELAY;
int reg_CLEAN_DIRTY;
int reg_PULSED_CTL1;
int reg_PULSED_CTL2;
int reg_SPARE_8E8;
int reg_SPARE_8EC;
int reg_FIFO_RESETS;
int reg_DISCRIMINATOR_DELAY_A_0;
int reg_DISCRIMINATOR_DELAY_A_1;
int reg_DISCRIMINATOR_DELAY_A_2;
int reg_DISCRIMINATOR_DELAY_A_3;
int reg_DISCRIMINATOR_DELAY_A_4;
int reg_DISCRIMINATOR_DELAY_A_5;
int reg_DISCRIMINATOR_DELAY_A_6;
int reg_DISCRIMINATOR_DELAY_A_7;
int reg_DISCRIMINATOR_DELAY_A_8;
int reg_DISCRIMINATOR_DELAY_A_9;
int reg_DISCRIMINATOR_DELAY_B_0;
int reg_DISCRIMINATOR_DELAY_B_1;
int reg_DISCRIMINATOR_DELAY_B_2;
int reg_DISCRIMINATOR_DELAY_B_3;
int reg_DISCRIMINATOR_DELAY_B_4;
int reg_DISCRIMINATOR_DELAY_B_5;
int reg_DISCRIMINATOR_DELAY_B_6;
int reg_DISCRIMINATOR_DELAY_B_7;
int reg_DISCRIMINATOR_DELAY_B_8;
int reg_DISCRIMINATOR_DELAY_B_9;
int reg_DISCRIMINATOR_DELAY_C_0;
int reg_DISCRIMINATOR_DELAY_C_1;
int reg_DISCRIMINATOR_DELAY_C_2;
int reg_DISCRIMINATOR_DELAY_C_3;
int reg_DISCRIMINATOR_DELAY_C_4;
int reg_DISCRIMINATOR_DELAY_C_5;
int reg_DISCRIMINATOR_DELAY_C_6;
int reg_DISCRIMINATOR_DELAY_C_7;
int reg_DISCRIMINATOR_DELAY_C_8;
int reg_DISCRIMINATOR_DELAY_C_9;
int reg_DISCRIMINATOR_DELAY_D_0;
int reg_DISCRIMINATOR_DELAY_D_1;
int reg_DISCRIMINATOR_DELAY_D_2;
int reg_DISCRIMINATOR_DELAY_D_3;
int reg_DISCRIMINATOR_DELAY_D_4;
int reg_DISCRIMINATOR_DELAY_D_5;
int reg_DISCRIMINATOR_DELAY_D_6;
int reg_DISCRIMINATOR_DELAY_D_7;
int reg_DISCRIMINATOR_DELAY_D_8;
int reg_DISCRIMINATOR_DELAY_D_9;
int reg_DISCRIMINATOR_DELAY_E_0;
int reg_DISCRIMINATOR_DELAY_E_1;
int reg_DISCRIMINATOR_DELAY_E_2;
int reg_DISCRIMINATOR_DELAY_E_3;
int reg_DISCRIMINATOR_DELAY_E_4;
int reg_DISCRIMINATOR_DELAY_E_5;
int reg_DISCRIMINATOR_DELAY_E_6;
int reg_DISCRIMINATOR_DELAY_E_7;
int reg_DISCRIMINATOR_DELAY_E_8;
int reg_DISCRIMINATOR_DELAY_E_9;
int reg_DISCRIMINATOR_DELAY_F_0;
int reg_DISCRIMINATOR_DELAY_F_1;
int reg_DISCRIMINATOR_DELAY_F_2;
int reg_DISCRIMINATOR_DELAY_F_3;
int reg_DISCRIMINATOR_DELAY_F_4;
int reg_DISCRIMINATOR_DELAY_F_5;
int reg_DISCRIMINATOR_DELAY_F_6;
int reg_DISCRIMINATOR_DELAY_F_7;
int reg_DISCRIMINATOR_DELAY_F_8;
int reg_DISCRIMINATOR_DELAY_F_9;
int reg_DISCRIMINATOR_DELAY_G_0;
int reg_DISCRIMINATOR_DELAY_G_1;
int reg_DISCRIMINATOR_DELAY_G_2;
int reg_DISCRIMINATOR_DELAY_G_3;
int reg_DISCRIMINATOR_DELAY_G_4;
int reg_DISCRIMINATOR_DELAY_G_5;
int reg_DISCRIMINATOR_DELAY_G_6;
int reg_DISCRIMINATOR_DELAY_G_7;
int reg_DISCRIMINATOR_DELAY_G_8;
int reg_DISCRIMINATOR_DELAY_G_9;
int reg_DISCRIMINATOR_DELAY_H_0;
int reg_DISCRIMINATOR_DELAY_H_1;
int reg_DISCRIMINATOR_DELAY_H_2;
int reg_DISCRIMINATOR_DELAY_H_3;
int reg_DISCRIMINATOR_DELAY_H_4;
int reg_DISCRIMINATOR_DELAY_H_5;
int reg_DISCRIMINATOR_DELAY_H_6;
int reg_DISCRIMINATOR_DELAY_H_7;
int reg_DISCRIMINATOR_DELAY_H_8;
int reg_DISCRIMINATOR_DELAY_H_9;
int reg_CONN_A_DATA;
int reg_CONN_B_DATA;
int reg_CONN_C_DATA;
int reg_CONN_D_DATA;
int reg_CPLD_MASK;
int reg_FS_SOURCE;

enum {num_params = 188};



