#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000028c588ab100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028c588ab290 .scope module, "tb" "tb" 3 20;
 .timescale -12 -12;
L_0000028c589d22e0 .functor NOT 1, L_0000028c58a2cc60, C4<0>, C4<0>, C4<0>;
L_0000028c58a75f30 .functor XOR 2, L_0000028c58a2bf40, L_0000028c58a2b680, C4<00>, C4<00>;
L_0000028c58a75bb0 .functor XOR 2, L_0000028c58a75f30, L_0000028c58a2b9a0, C4<00>, C4<00>;
v0000028c589bb600_0 .net *"_ivl_10", 1 0, L_0000028c58a2b9a0;  1 drivers
v0000028c589bb2e0_0 .net *"_ivl_12", 1 0, L_0000028c58a75bb0;  1 drivers
v0000028c589bb740_0 .net *"_ivl_2", 1 0, L_0000028c58a2c4e0;  1 drivers
v0000028c589bb420_0 .net *"_ivl_4", 1 0, L_0000028c58a2bf40;  1 drivers
v0000028c589bb4c0_0 .net *"_ivl_6", 1 0, L_0000028c58a2b680;  1 drivers
v0000028c589bb560_0 .net *"_ivl_8", 1 0, L_0000028c58a75f30;  1 drivers
v0000028c589bb6a0_0 .net "a", 0 0, v0000028c589bbba0_0;  1 drivers
v0000028c589bb7e0_0 .net "b", 0 0, v0000028c589bade0_0;  1 drivers
v0000028c58a2be00_0 .var "clk", 0 0;
v0000028c58a2b180_0 .net "cout_dut", 0 0, L_0000028c58a75c90;  1 drivers
v0000028c58a2b540_0 .net "cout_ref", 0 0, L_0000028c58a2bea0;  1 drivers
v0000028c58a2c580_0 .var/2u "stats1", 223 0;
v0000028c58a2b7c0_0 .var/2u "strobe", 0 0;
v0000028c58a2b220_0 .net "sum_dut", 0 0, L_0000028c589d2350;  1 drivers
v0000028c58a2c1c0_0 .net "sum_ref", 0 0, L_0000028c58a2c620;  1 drivers
v0000028c58a2c760_0 .net "tb_match", 0 0, L_0000028c58a2cc60;  1 drivers
v0000028c58a2c440_0 .net "tb_mismatch", 0 0, L_0000028c589d22e0;  1 drivers
L_0000028c58a2c4e0 .concat [ 1 1 0 0], L_0000028c58a2bea0, L_0000028c58a2c620;
L_0000028c58a2bf40 .concat [ 1 1 0 0], L_0000028c58a2bea0, L_0000028c58a2c620;
L_0000028c58a2b680 .concat [ 1 1 0 0], L_0000028c58a75c90, L_0000028c589d2350;
L_0000028c58a2b9a0 .concat [ 1 1 0 0], L_0000028c58a2bea0, L_0000028c58a2c620;
L_0000028c58a2cc60 .cmp/eeq 2, L_0000028c58a2c4e0, L_0000028c58a75bb0;
S_0000028c589bcf30 .scope module, "good1" "RefModule" 3 65, 4 2 0, S_0000028c588ab290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0000028c58a2d190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c589bba60_0 .net *"_ivl_10", 0 0, L_0000028c58a2d190;  1 drivers
v0000028c589bb1a0_0 .net *"_ivl_11", 1 0, L_0000028c58a2cee0;  1 drivers
v0000028c589bad40_0 .net *"_ivl_3", 1 0, L_0000028c58a2bcc0;  1 drivers
L_0000028c58a2d148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c589bb240_0 .net *"_ivl_6", 0 0, L_0000028c58a2d148;  1 drivers
v0000028c589bb380_0 .net *"_ivl_7", 1 0, L_0000028c58a2b2c0;  1 drivers
v0000028c589bbb00_0 .net "a", 0 0, v0000028c589bbba0_0;  alias, 1 drivers
v0000028c589bb920_0 .net "b", 0 0, v0000028c589bade0_0;  alias, 1 drivers
v0000028c589bb880_0 .net "cout", 0 0, L_0000028c58a2bea0;  alias, 1 drivers
v0000028c589bae80_0 .net "sum", 0 0, L_0000028c58a2c620;  alias, 1 drivers
L_0000028c58a2bea0 .part L_0000028c58a2cee0, 1, 1;
L_0000028c58a2c620 .part L_0000028c58a2cee0, 0, 1;
L_0000028c58a2bcc0 .concat [ 1 1 0 0], v0000028c589bbba0_0, L_0000028c58a2d148;
L_0000028c58a2b2c0 .concat [ 1 1 0 0], v0000028c589bade0_0, L_0000028c58a2d190;
L_0000028c58a2cee0 .arith/sum 2, L_0000028c58a2bcc0, L_0000028c58a2b2c0;
S_0000028c589bd0c0 .scope module, "stim1" "stimulus_gen" 3 60, 3 6 0, S_0000028c588ab290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
v0000028c589bbba0_0 .var "a", 0 0;
v0000028c589bade0_0 .var "b", 0 0;
v0000028c589baf20_0 .net "clk", 0 0, v0000028c58a2be00_0;  1 drivers
E_0000028c589d6de0 .event negedge, v0000028c589baf20_0;
E_0000028c589d6d60/0 .event negedge, v0000028c589baf20_0;
E_0000028c589d6d60/1 .event posedge, v0000028c589baf20_0;
E_0000028c589d6d60 .event/or E_0000028c589d6d60/0, E_0000028c589d6d60/1;
S_0000028c588ae010 .scope module, "top_module1" "TopModule" 3 71, 5 3 0, S_0000028c588ab290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0000028c589d2350 .functor XOR 1, v0000028c589bbba0_0, v0000028c589bade0_0, C4<0>, C4<0>;
L_0000028c58a75c90 .functor AND 1, v0000028c589bbba0_0, v0000028c589bade0_0, C4<1>, C4<1>;
v0000028c589bb9c0_0 .net "a", 0 0, v0000028c589bbba0_0;  alias, 1 drivers
v0000028c589bafc0_0 .net "b", 0 0, v0000028c589bade0_0;  alias, 1 drivers
v0000028c589bb060_0 .net "cout", 0 0, L_0000028c58a75c90;  alias, 1 drivers
v0000028c589bb100_0 .net "sum", 0 0, L_0000028c589d2350;  alias, 1 drivers
S_0000028c588ae1a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 79, 3 79 0, S_0000028c588ab290;
 .timescale -12 -12;
E_0000028c589d6e20 .event edge, v0000028c58a2b7c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000028c58a2b7c0_0;
    %nor/r;
    %assign/vec4 v0000028c58a2b7c0_0, 0;
    %wait E_0000028c589d6e20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000028c589bd0c0;
T_1 ;
    %wait E_0000028c589d6d60;
    %vpi_func 3 12 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000028c589bade0_0, 0;
    %assign/vec4 v0000028c589bbba0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028c589bd0c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028c589d6de0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000028c588ab290;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c58a2be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c58a2b7c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0000028c588ab290;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000028c58a2be00_0;
    %inv;
    %store/vec4 v0000028c58a2be00_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000028c588ab290;
T_5 ;
    %vpi_call/w 3 52 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000001, v0000028c589baf20_0, v0000028c58a2c440_0, v0000028c589bb6a0_0, v0000028c589bb7e0_0, v0000028c58a2c1c0_0, v0000028c58a2b220_0, v0000028c58a2b540_0, v0000028c58a2b180_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000028c588ab290;
T_6 ;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", &PV<v0000028c58a2c580_0, 128, 32>, &PV<v0000028c58a2c580_0, 96, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 89 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_6.1 ;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 3 90 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", &PV<v0000028c58a2c580_0, 64, 32>, &PV<v0000028c58a2c580_0, 32, 32> {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_6.3 ;
    %vpi_call/w 3 93 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000028c58a2c580_0, 192, 32>, &PV<v0000028c58a2c580_0, 0, 32> {0 0 0};
    %vpi_call/w 3 94 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 95 "$display", "Mismatches: %1d in %1d samples", &PV<v0000028c58a2c580_0, 192, 32>, &PV<v0000028c58a2c580_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0000028c588ab290;
T_7 ;
    %wait E_0000028c589d6d60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028c58a2c580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
    %load/vec4 v0000028c58a2c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 106 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028c58a2c580_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.0 ;
    %load/vec4 v0000028c58a2c1c0_0;
    %load/vec4 v0000028c58a2c1c0_0;
    %load/vec4 v0000028c58a2b220_0;
    %xor;
    %load/vec4 v0000028c58a2c1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 110 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.6 ;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.4 ;
    %load/vec4 v0000028c58a2b540_0;
    %load/vec4 v0000028c58a2b540_0;
    %load/vec4 v0000028c58a2b180_0;
    %xor;
    %load/vec4 v0000028c58a2b540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 113 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.10 ;
    %load/vec4 v0000028c58a2c580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c58a2c580_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028c588ab290;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 121 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob024_hadd_test.sv";
    "dataset_code-complete-iccad2023/Prob024_hadd_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob024_hadd/Prob024_hadd_sample01.sv";
