{"Source Block": ["hdl/library/axi_adcfifo/axi_adcfifo_wr.v@236:287@HdlStmProcess", "    end\n  endfunction\n\n  // fifo interface\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b1) begin\n      adc_waddr <= 'd0;\n      adc_waddr_g <= 'd0;\n      adc_xfer_req_m <= 'd0;\n      adc_xfer_init <= 'd0;\n      adc_xfer_limit <= 'd0;\n      adc_xfer_enable <= 'd0;\n      adc_xfer_addr <= 'd0;\n      adc_rel_enable <= 'd0;\n      adc_rel_toggle <= 'd0;\n      adc_rel_waddr <= 'd0;\n    end else begin\n      if ((adc_wr == 1'b1) && (adc_xfer_enable == 1'b1)) begin\n        adc_waddr <= adc_waddr + 1'b1;\n      end\n      adc_waddr_g <= b2g(adc_waddr);\n      adc_xfer_req_m <= {adc_xfer_req_m[1:0], dma_xfer_req};\n      adc_xfer_init <= adc_xfer_req_m[1] & ~adc_xfer_req_m[2];\n      if (adc_xfer_init == 1'b1) begin\n        adc_xfer_limit <= 1'd1;\n      end else if ((adc_xfer_addr >= AXI_ADDRLIMIT) || (adc_xfer_enable == 1'b0)) begin\n        adc_xfer_limit <= 1'd0;\n      end\n      if (adc_xfer_init == 1'b1) begin\n        adc_xfer_enable <= 1'b1;\n        adc_xfer_addr <= AXI_ADDRESS;\n      end else if ((adc_waddr[1:0] == 2'h3) && (adc_wr == 1'b1)) begin\n        adc_xfer_enable <= adc_xfer_req_m[2] & adc_xfer_limit;\n        adc_xfer_addr <= adc_xfer_addr + AXI_AWINCR;\n      end\n      if (adc_waddr[1:0] == 2'h3) begin\n        adc_rel_enable <= adc_wr;\n      end else begin\n        adc_rel_enable <= 1'd0;\n      end\n      if (adc_rel_enable == 1'b1) begin\n        adc_rel_toggle <= ~adc_rel_toggle;\n        adc_rel_waddr <= adc_waddr;\n      end\n    end\n  end\n\n  // fifo signals on axi side\n\n  assign axi_rel_toggle_s = axi_rel_toggle_m[2] ^ axi_rel_toggle_m[1];\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[262, "      end else if ((adc_xfer_addr >= AXI_ADDRLIMIT) || (adc_xfer_enable == 1'b0)) begin\n"]], "Add": [[262, "      end else if ((adc_xfer_addr >= AXI_ADDRESS_LIMIT) || (adc_xfer_enable == 1'b0)) begin\n"]]}}