[VHDL-AMS Entity]
NAME = adc_1b
SOURCE = D:\stanek\NCAD\MiAS\lab3\122352\hdl\adc_1b.vhd
LINE = 6
[Generics]
(vthr real        0.000000e+000)
[Ports]
(PORT SIGNAL clk IN std_ulogic)
(PORT TERMINAL input NO-MODE electrical)
(PORT SIGNAL output OUT std_ulogic)
[VHDL-AMS Architecture]
NAME = default
SOURCE = D:\stanek\NCAD\MiAS\lab3\122352\hdl\adc_1b.vhd
LINE = 15
[Declarations]
(QUANTITY v)

