#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 15 18:36:20 2020
# Process ID: 9288
# Current directory: D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21584 D:\Jacob\Documents\ECE_1195\Lab_5\vivado\lab5\lab5.xpr
# Log file: D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5/vivado.log
# Journal file: D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5/lab5.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {d:/Jacob/Documents/ECE_1195/Lab_5/vivado/ip_repo D:/Jacob/Documents/ECE_1195/Lab_5/Lab_5/solution1/impl/ip} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_intf_nets S_AXIS_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ACCEL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hw_conv:1.0 hw_conv_0
endgroup
set_property location {1 60 91} [get_bd_cells hw_conv_0]
set_property location {1 95 101} [get_bd_cells hw_conv_0]
set_property location {1 86 150} [get_bd_cells hw_conv_0]
set_property location {1 89 96} [get_bd_cells hw_conv_0]
set_property location {1 85 111} [get_bd_cells hw_conv_0]
set_property location {1 85 105} [get_bd_cells hw_conv_0]
set_property location {1 87 115} [get_bd_cells hw_conv_0]
set_property location {1 65 100} [get_bd_cells hw_conv_0]
set_property location {1 -39 89} [get_bd_cells hw_conv_0]
set_property location {1 135 75} [get_bd_cells hw_conv_0]
set_property location {1 87 57} [get_bd_cells hw_conv_0]
set_property location {1 95 91} [get_bd_cells hw_conv_0]
set_property location {1 100 121} [get_bd_cells hw_conv_0]
connect_bd_intf_net [get_bd_intf_pins hw_conv_0/sout] -boundary_type upper [get_bd_intf_pins SYSTEM/S_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins SYSTEM/M_AXIS_MM2S] [get_bd_intf_pins hw_conv_0/sin]
undo
connect_bd_net [get_bd_pins SYSTEM/M_AXIS_ARESETN] [get_bd_pins hw_conv_0/ap_rst_n]
connect_bd_net [get_bd_pins hw_conv_0/ap_clk] [get_bd_pins SYSTEM/M_AXIS_ACLK]
connect_bd_intf_net [get_bd_intf_pins hw_conv_0/sin] -boundary_type upper [get_bd_intf_pins SYSTEM/M_AXIS_MM2S]
save_bd_design
make_wrapper -files [get_files D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse D:/Jacob/Documents/ECE_1195/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
