{"sha": "4ead2a39a3dcee6901040ada8a8832963490138d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGVhZDJhMzlhM2RjZWU2OTAxMDQwYWRhOGE4ODMyOTYzNDkwMTM4ZA==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@redhat.com", "date": "2005-08-11T16:56:32Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2005-08-11T16:56:32Z"}, "message": "re PR target/22225 (Tru64 UNIX testsuite failure: gcc.dg/vect/pr18536.c: ICE in in alphaev4_insn_pipe)\n\n        PR target/22225\n        * config/alpha/alpha.c (alphaev4_insn_pipe): Add take pipes for\n        insn types not present on ev4.\n        (alphaev5_insn_pipe): Similarly.\n\nFrom-SVN: r102996", "tree": {"sha": "be2f651ce696cc5b1fe0aa1136a6d348a5ac8e06", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/be2f651ce696cc5b1fe0aa1136a6d348a5ac8e06"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4ead2a39a3dcee6901040ada8a8832963490138d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ead2a39a3dcee6901040ada8a8832963490138d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4ead2a39a3dcee6901040ada8a8832963490138d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ead2a39a3dcee6901040ada8a8832963490138d/comments", "author": null, "committer": null, "parents": [{"sha": "da8ce8be372a2ca4220120b81fe6a1d79a54ea75", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/da8ce8be372a2ca4220120b81fe6a1d79a54ea75", "html_url": "https://github.com/Rust-GCC/gccrs/commit/da8ce8be372a2ca4220120b81fe6a1d79a54ea75"}], "stats": {"total": 19, "additions": 19, "deletions": 0}, "files": [{"sha": "753f3ceadb12737f656187b0883b3e4a60519e24", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4ead2a39a3dcee6901040ada8a8832963490138d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4ead2a39a3dcee6901040ada8a8832963490138d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4ead2a39a3dcee6901040ada8a8832963490138d", "patch": "@@ -1,3 +1,10 @@\n+2005-08-11  Richard Henderson  <rth@redhat.com>\n+\n+\tPR target/22225\n+\t* config/alpha/alpha.c (alphaev4_insn_pipe): Add take pipes for\n+\tinsn types not present on ev4.\n+\t(alphaev5_insn_pipe): Similarly.\n+\n 2005-08-11  Richard Earnshaw  <richard.earnshaw@arm.com>\n \n \tPR target/23250"}, {"sha": "f15964fd7f62c9a920d4c76fc08085146e84f307", "filename": "gcc/config/alpha/alpha.c", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4ead2a39a3dcee6901040ada8a8832963490138d/gcc%2Fconfig%2Falpha%2Falpha.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4ead2a39a3dcee6901040ada8a8832963490138d/gcc%2Fconfig%2Falpha%2Falpha.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.c?ref=4ead2a39a3dcee6901040ada8a8832963490138d", "patch": "@@ -8731,6 +8731,11 @@ alpha_handle_trap_shadows (void)\n \f\n /* Alpha can only issue instruction groups simultaneously if they are\n    suitably aligned.  This is very processor-specific.  */\n+/* There are a number of entries in alphaev4_insn_pipe and alphaev5_insn_pipe\n+   that are marked \"fake\".  These instructions do not exist on that target,\n+   but it is possible to see these insns with deranged combinations of \n+   command-line options, such as \"-mtune=ev4 -mmax\".  Instead of aborting,\n+   choose a result at random.  */\n \n enum alphaev4_pipe {\n   EV4_STOP = 0,\n@@ -8774,6 +8779,7 @@ alphaev4_insn_pipe (rtx insn)\n     case TYPE_SHIFT:\n     case TYPE_IMUL:\n     case TYPE_FBR:\n+    case TYPE_MVI:\t\t/* fake */\n       return EV4_IB0;\n \n     case TYPE_IST:\n@@ -8788,6 +8794,9 @@ alphaev4_insn_pipe (rtx insn)\n     case TYPE_FMUL:\n     case TYPE_ST_C:\n     case TYPE_MB:\n+    case TYPE_FSQRT:\t\t/* fake */\n+    case TYPE_FTOI:\t\t/* fake */\n+    case TYPE_ITOF:\t\t/* fake */\n       return EV4_IB1;\n \n     default:\n@@ -8823,6 +8832,8 @@ alphaev5_insn_pipe (rtx insn)\n     case TYPE_LD_L:\n     case TYPE_ST_C:\n     case TYPE_MB:\n+    case TYPE_FTOI:\t\t/* fake */\n+    case TYPE_ITOF:\t\t/* fake */\n       return EV5_E0;\n \n     case TYPE_IBR:\n@@ -8837,6 +8848,7 @@ alphaev5_insn_pipe (rtx insn)\n     case TYPE_FCMOV:\n     case TYPE_FADD:\n     case TYPE_FDIV:\n+    case TYPE_FSQRT:\t\t/* fake */\n       return EV5_FA;\n \n     case TYPE_FMUL:"}]}