
motors.none-eabi:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011bd0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018fc  08011ce0  08011ce0  00021ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000038  080135dc  080135dc  000235dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000188  08013614  08013614  00023614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  0801379c  0801379c  0002379c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080137a4  080137a4  000237a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000098  20000000  080137a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .jcr          00000004  20000098  08013840  00030098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000acc  2000009c  08013844  0003009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b68  08013844  00030b68  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000162af  00000000  00000000  000300c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000048dd  00000000  00000000  00046374  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a13b  00000000  00000000  0004ac51  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000005d0  00000000  00000000  00054d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000590  00000000  00000000  0005535c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005806  00000000  00000000  000558ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000075ef  00000000  00000000  0005b0f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000006e  00000000  00000000  000626e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d00  00000000  00000000  00062750  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         000000cc  00000000  00000000  00067450  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0006751c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <deregister_tm_clones>:
 8000110:	4b04      	ldr	r3, [pc, #16]	; (8000124 <deregister_tm_clones+0x14>)
 8000112:	4805      	ldr	r0, [pc, #20]	; (8000128 <deregister_tm_clones+0x18>)
 8000114:	1a1b      	subs	r3, r3, r0
 8000116:	2b06      	cmp	r3, #6
 8000118:	d902      	bls.n	8000120 <deregister_tm_clones+0x10>
 800011a:	4b04      	ldr	r3, [pc, #16]	; (800012c <deregister_tm_clones+0x1c>)
 800011c:	b103      	cbz	r3, 8000120 <deregister_tm_clones+0x10>
 800011e:	4718      	bx	r3
 8000120:	4770      	bx	lr
 8000122:	bf00      	nop
 8000124:	2000009f 	.word	0x2000009f
 8000128:	2000009c 	.word	0x2000009c
 800012c:	00000000 	.word	0x00000000

08000130 <register_tm_clones>:
 8000130:	4905      	ldr	r1, [pc, #20]	; (8000148 <register_tm_clones+0x18>)
 8000132:	4806      	ldr	r0, [pc, #24]	; (800014c <register_tm_clones+0x1c>)
 8000134:	1a09      	subs	r1, r1, r0
 8000136:	1089      	asrs	r1, r1, #2
 8000138:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800013c:	1049      	asrs	r1, r1, #1
 800013e:	d002      	beq.n	8000146 <register_tm_clones+0x16>
 8000140:	4b03      	ldr	r3, [pc, #12]	; (8000150 <register_tm_clones+0x20>)
 8000142:	b103      	cbz	r3, 8000146 <register_tm_clones+0x16>
 8000144:	4718      	bx	r3
 8000146:	4770      	bx	lr
 8000148:	2000009c 	.word	0x2000009c
 800014c:	2000009c 	.word	0x2000009c
 8000150:	00000000 	.word	0x00000000

08000154 <__do_global_dtors_aux>:
 8000154:	b510      	push	{r4, lr}
 8000156:	4c06      	ldr	r4, [pc, #24]	; (8000170 <__do_global_dtors_aux+0x1c>)
 8000158:	7823      	ldrb	r3, [r4, #0]
 800015a:	b943      	cbnz	r3, 800016e <__do_global_dtors_aux+0x1a>
 800015c:	f7ff ffd8 	bl	8000110 <deregister_tm_clones>
 8000160:	4b04      	ldr	r3, [pc, #16]	; (8000174 <__do_global_dtors_aux+0x20>)
 8000162:	b113      	cbz	r3, 800016a <__do_global_dtors_aux+0x16>
 8000164:	4804      	ldr	r0, [pc, #16]	; (8000178 <__do_global_dtors_aux+0x24>)
 8000166:	f3af 8000 	nop.w
 800016a:	2301      	movs	r3, #1
 800016c:	7023      	strb	r3, [r4, #0]
 800016e:	bd10      	pop	{r4, pc}
 8000170:	2000009c 	.word	0x2000009c
 8000174:	00000000 	.word	0x00000000
 8000178:	08011cc4 	.word	0x08011cc4

0800017c <frame_dummy>:
 800017c:	b508      	push	{r3, lr}
 800017e:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <frame_dummy+0x24>)
 8000180:	b11b      	cbz	r3, 800018a <frame_dummy+0xe>
 8000182:	4908      	ldr	r1, [pc, #32]	; (80001a4 <frame_dummy+0x28>)
 8000184:	4808      	ldr	r0, [pc, #32]	; (80001a8 <frame_dummy+0x2c>)
 8000186:	f3af 8000 	nop.w
 800018a:	4808      	ldr	r0, [pc, #32]	; (80001ac <frame_dummy+0x30>)
 800018c:	6803      	ldr	r3, [r0, #0]
 800018e:	b913      	cbnz	r3, 8000196 <frame_dummy+0x1a>
 8000190:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000194:	e7cc      	b.n	8000130 <register_tm_clones>
 8000196:	4b06      	ldr	r3, [pc, #24]	; (80001b0 <frame_dummy+0x34>)
 8000198:	2b00      	cmp	r3, #0
 800019a:	d0f9      	beq.n	8000190 <frame_dummy+0x14>
 800019c:	4798      	blx	r3
 800019e:	e7f7      	b.n	8000190 <frame_dummy+0x14>
 80001a0:	00000000 	.word	0x00000000
 80001a4:	200000a0 	.word	0x200000a0
 80001a8:	08011cc4 	.word	0x08011cc4
 80001ac:	20000098 	.word	0x20000098
 80001b0:	00000000 	.word	0x00000000

080001b4 <_mainCRTStartup>:
 80001b4:	4b15      	ldr	r3, [pc, #84]	; (800020c <_mainCRTStartup+0x58>)
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	bf08      	it	eq
 80001ba:	4b13      	ldreq	r3, [pc, #76]	; (8000208 <_mainCRTStartup+0x54>)
 80001bc:	469d      	mov	sp, r3
 80001be:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 80001c2:	2100      	movs	r1, #0
 80001c4:	468b      	mov	fp, r1
 80001c6:	460f      	mov	r7, r1
 80001c8:	4813      	ldr	r0, [pc, #76]	; (8000218 <_mainCRTStartup+0x64>)
 80001ca:	4a14      	ldr	r2, [pc, #80]	; (800021c <_mainCRTStartup+0x68>)
 80001cc:	1a12      	subs	r2, r2, r0
 80001ce:	f010 fba7 	bl	8010920 <memset>
 80001d2:	4b0f      	ldr	r3, [pc, #60]	; (8000210 <_mainCRTStartup+0x5c>)
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d000      	beq.n	80001da <_mainCRTStartup+0x26>
 80001d8:	4798      	blx	r3
 80001da:	4b0e      	ldr	r3, [pc, #56]	; (8000214 <_mainCRTStartup+0x60>)
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d000      	beq.n	80001e2 <_mainCRTStartup+0x2e>
 80001e0:	4798      	blx	r3
 80001e2:	2000      	movs	r0, #0
 80001e4:	2100      	movs	r1, #0
 80001e6:	0004      	movs	r4, r0
 80001e8:	000d      	movs	r5, r1
 80001ea:	480d      	ldr	r0, [pc, #52]	; (8000220 <_mainCRTStartup+0x6c>)
 80001ec:	2800      	cmp	r0, #0
 80001ee:	d002      	beq.n	80001f6 <_mainCRTStartup+0x42>
 80001f0:	480c      	ldr	r0, [pc, #48]	; (8000224 <_mainCRTStartup+0x70>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	f010 fb43 	bl	8010880 <__libc_init_array>
 80001fa:	0020      	movs	r0, r4
 80001fc:	0029      	movs	r1, r5
 80001fe:	f00f fa19 	bl	800f634 <main>
 8000202:	f010 facd 	bl	80107a0 <exit>
 8000206:	bf00      	nop
 8000208:	00080000 	.word	0x00080000
	...
 8000218:	2000009c 	.word	0x2000009c
 800021c:	20000b68 	.word	0x20000b68
	...
 8000228:	080137a8 	.word	0x080137a8
 800022c:	20000000 	.word	0x20000000
 8000230:	20000098 	.word	0x20000098
 8000234:	2000009c 	.word	0x2000009c
 8000238:	20000b68 	.word	0x20000b68

0800023c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800023c:	4b38      	ldr	r3, [pc, #224]	; (8000320 <SystemInit+0xe4>)
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800023e:	b082      	sub	sp, #8
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	f042 0201 	orr.w	r2, r2, #1
 8000246:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000248:	6859      	ldr	r1, [r3, #4]
 800024a:	4a36      	ldr	r2, [pc, #216]	; (8000324 <SystemInit+0xe8>)
 800024c:	400a      	ands	r2, r1
 800024e:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000256:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800025a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800025c:	681a      	ldr	r2, [r3, #0]
 800025e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000262:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000264:	685a      	ldr	r2, [r3, #4]
 8000266:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800026a:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800026c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000270:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000272:	2200      	movs	r2, #0
 8000274:	9200      	str	r2, [sp, #0]
 8000276:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800027e:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000280:	681a      	ldr	r2, [r3, #0]
 8000282:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000286:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8000288:	9a00      	ldr	r2, [sp, #0]
 800028a:	3201      	adds	r2, #1
 800028c:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800028e:	9a01      	ldr	r2, [sp, #4]
 8000290:	b91a      	cbnz	r2, 800029a <SystemInit+0x5e>
 8000292:	9a00      	ldr	r2, [sp, #0]
 8000294:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8000298:	d1f2      	bne.n	8000280 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80002a0:	bf18      	it	ne
 80002a2:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80002a4:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80002a6:	9a01      	ldr	r2, [sp, #4]
 80002a8:	2a01      	cmp	r2, #1
 80002aa:	d005      	beq.n	80002b8 <SystemInit+0x7c>
  SetSysClock();

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80002ac:	4b1e      	ldr	r3, [pc, #120]	; (8000328 <SystemInit+0xec>)
 80002ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80002b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80002b4:	b002      	add	sp, #8
 80002b6:	4770      	bx	lr
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80002b8:	4a1c      	ldr	r2, [pc, #112]	; (800032c <SystemInit+0xf0>)
 80002ba:	6811      	ldr	r1, [r2, #0]
 80002bc:	f041 0110 	orr.w	r1, r1, #16
 80002c0:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80002c2:	6811      	ldr	r1, [r2, #0]
 80002c4:	f021 0103 	bic.w	r1, r1, #3
 80002c8:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80002ca:	6811      	ldr	r1, [r2, #0]
 80002cc:	f041 0102 	orr.w	r1, r1, #2
 80002d0:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80002d2:	685a      	ldr	r2, [r3, #4]
 80002d4:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80002d6:	685a      	ldr	r2, [r3, #4]
 80002d8:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80002da:	685a      	ldr	r2, [r3, #4]
 80002dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80002e0:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80002e2:	685a      	ldr	r2, [r3, #4]
 80002e4:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80002e8:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80002ea:	685a      	ldr	r2, [r3, #4]
 80002ec:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 80002f0:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002f8:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002fa:	6819      	ldr	r1, [r3, #0]
 80002fc:	4a08      	ldr	r2, [pc, #32]	; (8000320 <SystemInit+0xe4>)
 80002fe:	0189      	lsls	r1, r1, #6
 8000300:	d5fb      	bpl.n	80002fa <SystemInit+0xbe>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000302:	6851      	ldr	r1, [r2, #4]
 8000304:	f021 0103 	bic.w	r1, r1, #3
 8000308:	6051      	str	r1, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800030a:	6851      	ldr	r1, [r2, #4]
 800030c:	f041 0102 	orr.w	r1, r1, #2
 8000310:	6051      	str	r1, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000312:	685a      	ldr	r2, [r3, #4]
 8000314:	f002 020c 	and.w	r2, r2, #12
 8000318:	2a08      	cmp	r2, #8
 800031a:	d1fa      	bne.n	8000312 <SystemInit+0xd6>
 800031c:	e7c6      	b.n	80002ac <SystemInit+0x70>
 800031e:	bf00      	nop
 8000320:	40021000 	.word	0x40021000
 8000324:	f8ff0000 	.word	0xf8ff0000
 8000328:	e000ed00 	.word	0xe000ed00
 800032c:	40022000 	.word	0x40022000

08000330 <SystemCoreClockUpdate>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000330:	4a13      	ldr	r2, [pc, #76]	; (8000380 <SystemCoreClockUpdate+0x50>)
 8000332:	4b14      	ldr	r3, [pc, #80]	; (8000384 <SystemCoreClockUpdate+0x54>)
 8000334:	6851      	ldr	r1, [r2, #4]
  
  switch (tmp)
 8000336:	f001 010c 	and.w	r1, r1, #12
 800033a:	2904      	cmp	r1, #4
 800033c:	d003      	beq.n	8000346 <SystemCoreClockUpdate+0x16>
 800033e:	2908      	cmp	r1, #8
 8000340:	d003      	beq.n	800034a <SystemCoreClockUpdate+0x1a>
 8000342:	4911      	ldr	r1, [pc, #68]	; (8000388 <SystemCoreClockUpdate+0x58>)
 8000344:	e011      	b.n	800036a <SystemCoreClockUpdate+0x3a>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000346:	4911      	ldr	r1, [pc, #68]	; (800038c <SystemCoreClockUpdate+0x5c>)
 8000348:	e00f      	b.n	800036a <SystemCoreClockUpdate+0x3a>
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800034a:	6851      	ldr	r1, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800034c:	6850      	ldr	r0, [r2, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800034e:	f3c1 4183 	ubfx	r1, r1, #18, #4
      
      if (pllsource == 0x00)
 8000352:	03c0      	lsls	r0, r0, #15
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000354:	f101 0102 	add.w	r1, r1, #2
      
      if (pllsource == 0x00)
 8000358:	d401      	bmi.n	800035e <SystemCoreClockUpdate+0x2e>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800035a:	480d      	ldr	r0, [pc, #52]	; (8000390 <SystemCoreClockUpdate+0x60>)
 800035c:	e004      	b.n	8000368 <SystemCoreClockUpdate+0x38>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800035e:	6850      	ldr	r0, [r2, #4]
 8000360:	0380      	lsls	r0, r0, #14
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8000362:	bf4c      	ite	mi
 8000364:	4808      	ldrmi	r0, [pc, #32]	; (8000388 <SystemCoreClockUpdate+0x58>)
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
 8000366:	4809      	ldrpl	r0, [pc, #36]	; (800038c <SystemCoreClockUpdate+0x5c>)
 8000368:	4341      	muls	r1, r0
 800036a:	6019      	str	r1, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800036c:	6852      	ldr	r2, [r2, #4]
 800036e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8000372:	441a      	add	r2, r3
 8000374:	7911      	ldrb	r1, [r2, #4]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	40ca      	lsrs	r2, r1
 800037a:	601a      	str	r2, [r3, #0]
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000
 8000384:	20000004 	.word	0x20000004
 8000388:	007a1200 	.word	0x007a1200
 800038c:	00f42400 	.word	0x00f42400
 8000390:	003d0900 	.word	0x003d0900

08000394 <LED_Init>:
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
TIM_OCInitTypeDef  TIM_OCInitStructure;



void LED_Init(){
 8000394:	b537      	push	{r0, r1, r2, r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8000396:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 8000398:	4c18      	ldr	r4, [pc, #96]	; (80003fc <LED_Init+0x68>)
void LED_Init(){

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 800039a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800039e:	2318      	movs	r3, #24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003a0:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80003a2:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003a6:	4816      	ldr	r0, [pc, #88]	; (8000400 <LED_Init+0x6c>)
	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003a8:	2303      	movs	r3, #3
 80003aa:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003ae:	f001 fefc 	bl	80021aa <GPIO_Init>


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 80003b2:	4620      	mov	r0, r4
 80003b4:	f003 f9c2 	bl	800373c <TIM_OCStructInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80003b8:	2360      	movs	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80003ba:	2501      	movs	r5, #1


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80003bc:	8023      	strh	r3, [r4, #0]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003be:	4621      	mov	r1, r4
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 80003c0:	2300      	movs	r3, #0
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 80003c6:	80e3      	strh	r3, [r4, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80003c8:	8123      	strh	r3, [r4, #8]

	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80003ca:	8065      	strh	r5, [r4, #2]
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003cc:	f003 f8e2 	bl	8003594 <TIM_OC2Init>
	
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80003d0:	2108      	movs	r1, #8
 80003d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003d6:	f003 fad1 	bl	800397c <TIM_OC2PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 80003da:	4629      	mov	r1, r5
 80003dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003e0:	f003 fa94 	bl	800390c <TIM_ARRPreloadConfig>


	/* TIM Main Output Enable */
	TIM_CtrlPWMOutputs(TIM2, ENABLE);
 80003e4:	4629      	mov	r1, r5
 80003e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003ea:	f003 f9ce 	bl	800378a <TIM_CtrlPWMOutputs>

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80003ee:	4629      	mov	r1, r5
 80003f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003f4:	f003 f9bd 	bl	8003772 <TIM_Cmd>
}
 80003f8:	b003      	add	sp, #12
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	20000b52 	.word	0x20000b52
 8000400:	40010800 	.word	0x40010800

08000404 <led_set>:


void led_set(uint8_t val){
	TIM2->CCR2 = val*TIM2->ARR/255;
 8000404:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000408:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
 800040a:	b29b      	uxth	r3, r3
 800040c:	4358      	muls	r0, r3
 800040e:	23ff      	movs	r3, #255	; 0xff
 8000410:	fb90 f0f3 	sdiv	r0, r0, r3
 8000414:	b280      	uxth	r0, r0
 8000416:	8710      	strh	r0, [r2, #56]	; 0x38
 8000418:	4770      	bx	lr

0800041a <DEBUG_Init>:
}

void DEBUG_Init(){
 800041a:	b507      	push	{r0, r1, r2, lr}
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
 800041c:	2330      	movs	r3, #48	; 0x30
 800041e:	f8ad 3004 	strh.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000422:	2303      	movs	r3, #3
 8000424:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000428:	a901      	add	r1, sp, #4
void DEBUG_Init(){
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800042a:	2310      	movs	r3, #16
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800042c:	4803      	ldr	r0, [pc, #12]	; (800043c <DEBUG_Init+0x22>)
void DEBUG_Init(){
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800042e:	f88d 3007 	strb.w	r3, [sp, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000432:	f001 feba 	bl	80021aa <GPIO_Init>
}
 8000436:	b003      	add	sp, #12
 8000438:	f85d fb04 	ldr.w	pc, [sp], #4
 800043c:	40010c00 	.word	0x40010c00

08000440 <debug_toggle>:

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
 8000440:	2120      	movs	r1, #32
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
}

void debug_toggle(void){
 8000442:	b508      	push	{r3, lr}
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
 8000444:	4807      	ldr	r0, [pc, #28]	; (8000464 <debug_toggle+0x24>)
 8000446:	f001 ff13 	bl	8002270 <GPIO_ReadOutputDataBit>
    if(led_bit == (uint8_t)Bit_SET)
 800044a:	2801      	cmp	r0, #1
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
 800044c:	f04f 0120 	mov.w	r1, #32
 8000450:	4804      	ldr	r0, [pc, #16]	; (8000464 <debug_toggle+0x24>)
  GPIO_Init(GPIOB, &GPIO_InitStructure);
}

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
 8000452:	d103      	bne.n	800045c <debug_toggle+0x1c>
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 8000454:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
 8000458:	f001 bf15 	b.w	8002286 <GPIO_ResetBits>
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 800045c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 8000460:	f001 bf0f 	b.w	8002282 <GPIO_SetBits>
 8000464:	40010c00 	.word	0x40010c00

08000468 <I2C1_Init>:

#include <stm32f10x.h>
#include "encoder.h"


void I2C1_Init(void){
 8000468:	b510      	push	{r4, lr}
    GPIO_InitTypeDef  GPIO_InitStructure;
    I2C_InitTypeDef  I2C_InitStructure;

    /* I2C1 clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 800046a:	2101      	movs	r1, #1

#include <stm32f10x.h>
#include "encoder.h"


void I2C1_Init(void){
 800046c:	b086      	sub	sp, #24
    GPIO_InitTypeDef  GPIO_InitStructure;
    I2C_InitTypeDef  I2C_InitStructure;

    /* I2C1 clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 800046e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000472:	f002 fb05 	bl	8002a80 <RCC_APB1PeriphClockCmd>

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8000476:	23c0      	movs	r3, #192	; 0xc0
 8000478:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800047c:	2303      	movs	r3, #3
 800047e:	f88d 3006 	strb.w	r3, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000482:	a901      	add	r1, sp, #4
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8000484:	231c      	movs	r3, #28
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000486:	4814      	ldr	r0, [pc, #80]	; (80004d8 <I2C1_Init+0x70>)
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8000488:	f88d 3007 	strb.w	r3, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 800048c:	f001 fe8d 	bl	80021aa <GPIO_Init>
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8000490:	f64b 72ff 	movw	r2, #49151	; 0xbfff
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8000494:	2300      	movs	r3, #0
 8000496:	f8ad 300c 	strh.w	r3, [sp, #12]
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
 800049a:	f8ad 3010 	strh.w	r3, [sp, #16]
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 800049e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004a2:	f8ad 3012 	strh.w	r3, [sp, #18]
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80004a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80004aa:	f8ad 3014 	strh.w	r3, [sp, #20]
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
    I2C_Init(I2C1, &I2C_InitStructure);
 80004ae:	4c0b      	ldr	r4, [pc, #44]	; (80004dc <I2C1_Init+0x74>)
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <I2C1_Init+0x78>)
 80004b2:	a906      	add	r1, sp, #24
 80004b4:	f841 3d10 	str.w	r3, [r1, #-16]!
    I2C_Init(I2C1, &I2C_InitStructure);
 80004b8:	4620      	mov	r0, r4
    GPIO_Init(GPIOB, &GPIO_InitStructure);
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 80004ba:	f8ad 200e 	strh.w	r2, [sp, #14]
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
    I2C_Init(I2C1, &I2C_InitStructure);
 80004be:	f001 ff6b 	bl	8002398 <I2C_Init>

     /*enable I2C*/
    I2C_Cmd(I2C1,ENABLE);
 80004c2:	2101      	movs	r1, #1
 80004c4:	4620      	mov	r0, r4
 80004c6:	f001 ffdf 	bl	8002488 <I2C_Cmd>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <I2C1_Init+0x7c>)
 80004cc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80004d0:	601a      	str	r2, [r3, #0]

    NVIC_EnableIRQ(I2C1_EV_IRQn);
}
 80004d2:	b006      	add	sp, #24
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	bf00      	nop
 80004d8:	40010c00 	.word	0x40010c00
 80004dc:	40005400 	.word	0x40005400
 80004e0:	000186a0 	.word	0x000186a0
 80004e4:	e000e100 	.word	0xe000e100

080004e8 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void){
 80004e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check on EV5 */
  if(I2C_GetITStatus(I2C1, I2C_IT_SB)== SET){
 80004ea:	495b      	ldr	r1, [pc, #364]	; (8000658 <I2C1_EV_IRQHandler+0x170>)
 80004ec:	485b      	ldr	r0, [pc, #364]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80004ee:	f002 f8f6 	bl	80026de <I2C_GetITStatus>
 80004f2:	2801      	cmp	r0, #1
 80004f4:	4604      	mov	r4, r0
 80004f6:	d110      	bne.n	800051a <I2C1_EV_IRQHandler+0x32>
    /* Send slave Address for read */
    I2C_Send7bitAddress(I2C1, slaveAddress<<1, I2C_Direction_Receiver);
 80004f8:	4b59      	ldr	r3, [pc, #356]	; (8000660 <I2C1_EV_IRQHandler+0x178>)
 80004fa:	4602      	mov	r2, r0
 80004fc:	7819      	ldrb	r1, [r3, #0]
 80004fe:	4857      	ldr	r0, [pc, #348]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000500:	0049      	lsls	r1, r1, #1
 8000502:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8000506:	f002 f836 	bl	8002576 <I2C_Send7bitAddress>
    if (NumberOfByteToReceive == 0x03){
 800050a:	4b56      	ldr	r3, [pc, #344]	; (8000664 <I2C1_EV_IRQHandler+0x17c>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	2b03      	cmp	r3, #3
 8000510:	d02b      	beq.n	800056a <I2C1_EV_IRQHandler+0x82>
      /* Disable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
    }else{    	
      /* Enable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , ENABLE);
 8000512:	4622      	mov	r2, r4
 8000514:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000518:	e08a      	b.n	8000630 <I2C1_EV_IRQHandler+0x148>
    }
  }else if(I2C_GetITStatus(I2C1, I2C_IT_ADDR)== SET){
 800051a:	4953      	ldr	r1, [pc, #332]	; (8000668 <I2C1_EV_IRQHandler+0x180>)
 800051c:	484f      	ldr	r0, [pc, #316]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 800051e:	f002 f8de 	bl	80026de <I2C_GetITStatus>
 8000522:	2801      	cmp	r0, #1
 8000524:	d123      	bne.n	800056e <I2C1_EV_IRQHandler+0x86>
    if (NumberOfByteToReceive == 1){
 8000526:	4c4f      	ldr	r4, [pc, #316]	; (8000664 <I2C1_EV_IRQHandler+0x17c>)
 8000528:	7823      	ldrb	r3, [r4, #0]
 800052a:	2b01      	cmp	r3, #1
 800052c:	d103      	bne.n	8000536 <I2C1_EV_IRQHandler+0x4e>
      I2C_AcknowledgeConfig(I2C1, DISABLE);
 800052e:	2100      	movs	r1, #0
 8000530:	484a      	ldr	r0, [pc, #296]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000532:	f001 ffe5 	bl	8002500 <I2C_AcknowledgeConfig>
    }
    
    /* Clear ADDR Register */
    (void)(I2C1->SR1);
 8000536:	4849      	ldr	r0, [pc, #292]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000538:	8a83      	ldrh	r3, [r0, #20]
    (void)(I2C1->SR2);  
 800053a:	8b03      	ldrh	r3, [r0, #24]
    if (GenerateStartStatus == 0x00){ 
 800053c:	4b4b      	ldr	r3, [pc, #300]	; (800066c <I2C1_EV_IRQHandler+0x184>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	f040 8087 	bne.w	8000654 <I2C1_EV_IRQHandler+0x16c>
      if (NumberOfByteToReceive == 1){
 8000546:	7821      	ldrb	r1, [r4, #0]
 8000548:	b2c9      	uxtb	r1, r1
 800054a:	2901      	cmp	r1, #1
 800054c:	d101      	bne.n	8000552 <I2C1_EV_IRQHandler+0x6a>
         I2C_GenerateSTOP(I2C1, ENABLE);  
 800054e:	f001 ffcb 	bl	80024e8 <I2C_GenerateSTOP>
      }  
      if (NumberOfByteToReceive == 2){
 8000552:	7823      	ldrb	r3, [r4, #0]
 8000554:	2b02      	cmp	r3, #2
 8000556:	d17d      	bne.n	8000654 <I2C1_EV_IRQHandler+0x16c>
        I2C_AcknowledgeConfig(I2C1, DISABLE);
 8000558:	2100      	movs	r1, #0
 800055a:	4840      	ldr	r0, [pc, #256]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 800055c:	f001 ffd0 	bl	8002500 <I2C_AcknowledgeConfig>
        I2C_NACKPositionConfig(I2C1, I2C_NACKPosition_Next);
 8000560:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000564:	483d      	ldr	r0, [pc, #244]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000566:	f002 f84f 	bl	8002608 <I2C_NACKPositionConfig>
        /* Disable buffer Interrupts */
        I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
 800056a:	2200      	movs	r2, #0
 800056c:	e7d2      	b.n	8000514 <I2C1_EV_IRQHandler+0x2c>
      }
    }
  }else if((I2C_GetITStatus(I2C1, I2C_IT_RXNE)== SET)
 800056e:	4940      	ldr	r1, [pc, #256]	; (8000670 <I2C1_EV_IRQHandler+0x188>)
 8000570:	483a      	ldr	r0, [pc, #232]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000572:	f002 f8b4 	bl	80026de <I2C_GetITStatus>
 8000576:	2801      	cmp	r0, #1
 8000578:	d125      	bne.n	80005c6 <I2C1_EV_IRQHandler+0xde>
  				&&(I2C_GetITStatus(I2C1, I2C_IT_BTF)== RESET)){  	
 800057a:	493e      	ldr	r1, [pc, #248]	; (8000674 <I2C1_EV_IRQHandler+0x18c>)
 800057c:	4837      	ldr	r0, [pc, #220]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 800057e:	f002 f8ae 	bl	80026de <I2C_GetITStatus>
 8000582:	4605      	mov	r5, r0
 8000584:	b9f8      	cbnz	r0, 80005c6 <I2C1_EV_IRQHandler+0xde>

    /* Store I2C received data */
    RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000586:	4a3c      	ldr	r2, [pc, #240]	; (8000678 <I2C1_EV_IRQHandler+0x190>)
 8000588:	4834      	ldr	r0, [pc, #208]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 800058a:	7814      	ldrb	r4, [r2, #0]
 800058c:	b2e4      	uxtb	r4, r4
 800058e:	1c63      	adds	r3, r4, #1
 8000590:	b2db      	uxtb	r3, r3
 8000592:	7013      	strb	r3, [r2, #0]
 8000594:	f001 ffec 	bl	8002570 <I2C_ReceiveData>
 8000598:	4b38      	ldr	r3, [pc, #224]	; (800067c <I2C1_EV_IRQHandler+0x194>)
 800059a:	5518      	strb	r0, [r3, r4]
    NumberOfByteToReceive--;
 800059c:	4b31      	ldr	r3, [pc, #196]	; (8000664 <I2C1_EV_IRQHandler+0x17c>)
 800059e:	7819      	ldrb	r1, [r3, #0]
 80005a0:	461c      	mov	r4, r3
 80005a2:	3901      	subs	r1, #1
 80005a4:	b2c9      	uxtb	r1, r1
 80005a6:	7019      	strb	r1, [r3, #0]
    
    if (NumberOfByteToReceive == 0x03){
 80005a8:	781a      	ldrb	r2, [r3, #0]
 80005aa:	2a03      	cmp	r2, #3
 80005ac:	d105      	bne.n	80005ba <I2C1_EV_IRQHandler+0xd2>
      /* Disable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
 80005ae:	462a      	mov	r2, r5
 80005b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005b4:	4829      	ldr	r0, [pc, #164]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80005b6:	f001 ffd0 	bl	800255a <I2C_ITConfig>
    }
    if (NumberOfByteToReceive == 0x00){    	
 80005ba:	7823      	ldrb	r3, [r4, #0]
 80005bc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d147      	bne.n	8000654 <I2C1_EV_IRQHandler+0x16c>
 80005c4:	e032      	b.n	800062c <I2C1_EV_IRQHandler+0x144>
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
    }
  }else if(I2C_GetITStatus(I2C1, I2C_IT_BTF)== SET){ /* BUSY, MSL and RXNE flags */
 80005c6:	492b      	ldr	r1, [pc, #172]	; (8000674 <I2C1_EV_IRQHandler+0x18c>)
 80005c8:	4824      	ldr	r0, [pc, #144]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80005ca:	f002 f888 	bl	80026de <I2C_GetITStatus>
 80005ce:	2801      	cmp	r0, #1
 80005d0:	4601      	mov	r1, r0
 80005d2:	d13f      	bne.n	8000654 <I2C1_EV_IRQHandler+0x16c>
    /* if Three bytes remaining for reception */
    if (NumberOfByteToReceive == 3){
 80005d4:	4c23      	ldr	r4, [pc, #140]	; (8000664 <I2C1_EV_IRQHandler+0x17c>)
 80005d6:	4d28      	ldr	r5, [pc, #160]	; (8000678 <I2C1_EV_IRQHandler+0x190>)
 80005d8:	7823      	ldrb	r3, [r4, #0]
 80005da:	4f28      	ldr	r7, [pc, #160]	; (800067c <I2C1_EV_IRQHandler+0x194>)
 80005dc:	2b03      	cmp	r3, #3
 80005de:	d104      	bne.n	80005ea <I2C1_EV_IRQHandler+0x102>
      I2C_AcknowledgeConfig(I2C1, DISABLE);
 80005e0:	2100      	movs	r1, #0
 80005e2:	481e      	ldr	r0, [pc, #120]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80005e4:	f001 ff8c 	bl	8002500 <I2C_AcknowledgeConfig>
 80005e8:	e027      	b.n	800063a <I2C1_EV_IRQHandler+0x152>
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;        
    }else if (NumberOfByteToReceive == 2){           
 80005ea:	7823      	ldrb	r3, [r4, #0]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d124      	bne.n	800063a <I2C1_EV_IRQHandler+0x152>
      I2C_GenerateSTOP(I2C1, ENABLE);    
 80005f0:	481a      	ldr	r0, [pc, #104]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80005f2:	f001 ff79 	bl	80024e8 <I2C_GenerateSTOP>
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 80005f6:	782e      	ldrb	r6, [r5, #0]
 80005f8:	4818      	ldr	r0, [pc, #96]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 80005fa:	b2f6      	uxtb	r6, r6
 80005fc:	1c73      	adds	r3, r6, #1
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	702b      	strb	r3, [r5, #0]
 8000602:	f001 ffb5 	bl	8002570 <I2C_ReceiveData>
      NumberOfByteToReceive--;
 8000606:	7823      	ldrb	r3, [r4, #0]
      NumberOfByteToReceive--;        
    }else if (NumberOfByteToReceive == 2){           
      I2C_GenerateSTOP(I2C1, ENABLE);    
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000608:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;
 800060a:	3b01      	subs	r3, #1
 800060c:	b2db      	uxtb	r3, r3
 800060e:	7023      	strb	r3, [r4, #0]
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000610:	782e      	ldrb	r6, [r5, #0]
 8000612:	4812      	ldr	r0, [pc, #72]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 8000614:	b2f6      	uxtb	r6, r6
 8000616:	1c73      	adds	r3, r6, #1
 8000618:	b2db      	uxtb	r3, r3
 800061a:	702b      	strb	r3, [r5, #0]
 800061c:	f001 ffa8 	bl	8002570 <I2C_ReceiveData>
      NumberOfByteToReceive--;        
 8000620:	7823      	ldrb	r3, [r4, #0]
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000622:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;        
 8000624:	3b01      	subs	r3, #1
 8000626:	b2db      	uxtb	r3, r3
 8000628:	7023      	strb	r3, [r4, #0]
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000630:	480a      	ldr	r0, [pc, #40]	; (800065c <I2C1_EV_IRQHandler+0x174>)
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;
    }
  } 
 8000632:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      NumberOfByteToReceive--;
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;        
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
 8000636:	f001 bf90 	b.w	800255a <I2C_ITConfig>
    }else{
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 800063a:	782e      	ldrb	r6, [r5, #0]
 800063c:	4807      	ldr	r0, [pc, #28]	; (800065c <I2C1_EV_IRQHandler+0x174>)
 800063e:	b2f6      	uxtb	r6, r6
 8000640:	1c73      	adds	r3, r6, #1
 8000642:	b2db      	uxtb	r3, r3
 8000644:	702b      	strb	r3, [r5, #0]
 8000646:	f001 ff93 	bl	8002570 <I2C_ReceiveData>
      NumberOfByteToReceive--;
 800064a:	7823      	ldrb	r3, [r4, #0]
      NumberOfByteToReceive--;        
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
    }else{
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 800064c:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;
 800064e:	3b01      	subs	r3, #1
 8000650:	b2db      	uxtb	r3, r3
 8000652:	7023      	strb	r3, [r4, #0]
 8000654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000656:	bf00      	nop
 8000658:	02000001 	.word	0x02000001
 800065c:	40005400 	.word	0x40005400
 8000660:	20000b23 	.word	0x20000b23
 8000664:	20000b1e 	.word	0x20000b1e
 8000668:	02000002 	.word	0x02000002
 800066c:	20000b1d 	.word	0x20000b1d
 8000670:	06000040 	.word	0x06000040
 8000674:	02000004 	.word	0x02000004
 8000678:	20000b24 	.word	0x20000b24
 800067c:	20000b1f 	.word	0x20000b1f

08000680 <SysTick_Init>:
	/****************************************
	 *SystemFrequency/1000      1ms         *
	 *SystemFrequency/100000    10us        *
	 *SystemFrequency/1000000   1us         *
	 *****************************************/
	while (SysTick_Config(SystemCoreClock / 1000) != 0); // One SysTick interrupt now equals 1us
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <SysTick_Init+0x24>)
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000682:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000686:	681b      	ldr	r3, [r3, #0]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8000688:	21f0      	movs	r1, #240	; 0xf0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800068a:	fbb3 f3f2 	udiv	r3, r3, r2
 800068e:	4a06      	ldr	r2, [pc, #24]	; (80006a8 <SysTick_Init+0x28>)
 8000690:	3b01      	subs	r3, #1
 8000692:	6053      	str	r3, [r2, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <SysTick_Init+0x2c>)
 8000696:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800069a:	2300      	movs	r3, #0
 800069c:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 800069e:	2307      	movs	r3, #7
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	4770      	bx	lr
 80006a4:	20000004 	.word	0x20000004
 80006a8:	e000e010 	.word	0xe000e010
 80006ac:	e000ed00 	.word	0xe000ed00

080006b0 <SysTick_Handler>:
/**
 * This method needs to be called in the SysTick_Handler
 */

void SysTick_Handler(void) {
	sysTickCounter++;
 80006b0:	4a02      	ldr	r2, [pc, #8]	; (80006bc <SysTick_Handler+0xc>)
 80006b2:	6813      	ldr	r3, [r2, #0]
 80006b4:	3301      	adds	r3, #1
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	200000b8 	.word	0x200000b8

080006c0 <delay>:
	uint32_t i = sysTickCounter;
	while (sysTickCounter - i < n);
}*/
 
void delay(uint32_t n) {
	uint32_t i = sysTickCounter;
 80006c0:	4b03      	ldr	r3, [pc, #12]	; (80006d0 <delay+0x10>)
 80006c2:	6819      	ldr	r1, [r3, #0]
	while ((sysTickCounter - i) < (n));
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	1a52      	subs	r2, r2, r1
 80006c8:	4282      	cmp	r2, r0
 80006ca:	d3fb      	bcc.n	80006c4 <delay+0x4>
}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	200000b8 	.word	0x200000b8

080006d4 <millis>:

uint32_t millis(void){
	return sysTickCounter;
 80006d4:	4b01      	ldr	r3, [pc, #4]	; (80006dc <millis+0x8>)
 80006d6:	6818      	ldr	r0, [r3, #0]
}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	200000b8 	.word	0x200000b8

080006e0 <RCC_Configuration>:

void RCC_Configuration(void){
 80006e0:	b508      	push	{r3, lr}
  /* PCLK1 = HCLK/4 */
  RCC_PCLK1Config(RCC_HCLK_Div4);
 80006e2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80006e6:	f002 f919 	bl	800291c <RCC_PCLK1Config>

  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4, ENABLE);
 80006ea:	2101      	movs	r1, #1
 80006ec:	2007      	movs	r0, #7
 80006ee:	f002 f9c7 	bl	8002a80 <RCC_APB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 80006f2:	2101      	movs	r1, #1
 80006f4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80006f8:	f002 f9b6 	bl	8002a68 <RCC_APB2PeriphClockCmd>
 
 
  /* GPIOA, GPIOB and GPIOC clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 80006fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 
 
  /* GPIOA, GPIOB and GPIOC clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8000700:	2101      	movs	r1, #1
 8000702:	201d      	movs	r0, #29
 8000704:	f002 b9b0 	b.w	8002a68 <RCC_APB2PeriphClockCmd>

08000708 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000708:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 800070a:	4b14      	ldr	r3, [pc, #80]	; (800075c <ADC_DeInit+0x54>)
 800070c:	4298      	cmp	r0, r3
 800070e:	d108      	bne.n	8000722 <ADC_DeInit+0x1a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000710:	2101      	movs	r1, #1
 8000712:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000716:	f002 f9bf 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800071a:	2100      	movs	r1, #0
 800071c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000720:	e016      	b.n	8000750 <ADC_DeInit+0x48>
  }
  else if (ADCx == ADC2)
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <ADC_DeInit+0x58>)
 8000724:	4298      	cmp	r0, r3
 8000726:	d108      	bne.n	800073a <ADC_DeInit+0x32>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000728:	2101      	movs	r1, #1
 800072a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800072e:	f002 f9b3 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8000732:	2100      	movs	r1, #0
 8000734:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000738:	e00a      	b.n	8000750 <ADC_DeInit+0x48>
  }
  else
  {
    if (ADCx == ADC3)
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <ADC_DeInit+0x5c>)
 800073c:	4298      	cmp	r0, r3
 800073e:	d10b      	bne.n	8000758 <ADC_DeInit+0x50>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000740:	2101      	movs	r1, #1
 8000742:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000746:	f002 f9a7 	bl	8002a98 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800074a:	2100      	movs	r1, #0
 800074c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    }
  }
}
 8000750:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (ADCx == ADC3)
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8000754:	f002 b9a0 	b.w	8002a98 <RCC_APB2PeriphResetCmd>
 8000758:	bd08      	pop	{r3, pc}
 800075a:	bf00      	nop
 800075c:	40012400 	.word	0x40012400
 8000760:	40012800 	.word	0x40012800
 8000764:	40013c00 	.word	0x40013c00

08000768 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000768:	6843      	ldr	r3, [r0, #4]
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800076a:	b510      	push	{r4, lr}
 800076c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8000770:	680b      	ldr	r3, [r1, #0]
 8000772:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000776:	4313      	orrs	r3, r2
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000778:	790a      	ldrb	r2, [r1, #4]
 800077a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800077e:	6043      	str	r3, [r0, #4]
 8000780:	68ca      	ldr	r2, [r1, #12]
 8000782:	688b      	ldr	r3, [r1, #8]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000784:	6884      	ldr	r4, [r0, #8]
 8000786:	431a      	orrs	r2, r3
 8000788:	4b08      	ldr	r3, [pc, #32]	; (80007ac <ADC_Init+0x44>)
 800078a:	4023      	ands	r3, r4
 800078c:	4313      	orrs	r3, r2
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800078e:	794a      	ldrb	r2, [r1, #5]
 8000790:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000794:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000796:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000798:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 800079c:	7c0b      	ldrb	r3, [r1, #16]
 800079e:	3b01      	subs	r3, #1
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80007a6:	62c3      	str	r3, [r0, #44]	; 0x2c
 80007a8:	bd10      	pop	{r4, pc}
 80007aa:	bf00      	nop
 80007ac:	fff1f7fd 	.word	0xfff1f7fd

080007b0 <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80007b0:	2300      	movs	r3, #0
 80007b2:	6003      	str	r3, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80007b4:	7103      	strb	r3, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80007b6:	7143      	strb	r3, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80007b8:	6083      	str	r3, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80007ba:	60c3      	str	r3, [r0, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80007bc:	2301      	movs	r3, #1
 80007be:	7403      	strb	r3, [r0, #16]
 80007c0:	4770      	bx	lr

080007c2 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80007c2:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007c4:	b111      	cbz	r1, 80007cc <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	e001      	b.n	80007d0 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80007cc:	f023 0301 	bic.w	r3, r3, #1
 80007d0:	6083      	str	r3, [r0, #8]
 80007d2:	4770      	bx	lr

080007d4 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80007d4:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007d6:	b111      	cbz	r1, 80007de <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80007d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007dc:	e001      	b.n	80007e2 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80007de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007e2:	6083      	str	r3, [r0, #8]
 80007e4:	4770      	bx	lr

080007e6 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80007e6:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80007e8:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 80007ea:	b10a      	cbz	r2, 80007f0 <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80007ec:	4319      	orrs	r1, r3
 80007ee:	e001      	b.n	80007f4 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80007f0:	ea23 0101 	bic.w	r1, r3, r1
 80007f4:	6041      	str	r1, [r0, #4]
 80007f6:	4770      	bx	lr

080007f8 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80007f8:	6883      	ldr	r3, [r0, #8]
 80007fa:	f043 0308 	orr.w	r3, r3, #8
 80007fe:	6083      	str	r3, [r0, #8]
 8000800:	4770      	bx	lr

08000802 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000802:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8000804:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000808:	4770      	bx	lr

0800080a <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 800080a:	6883      	ldr	r3, [r0, #8]
 800080c:	f043 0304 	orr.w	r3, r3, #4
 8000810:	6083      	str	r3, [r0, #8]
 8000812:	4770      	bx	lr

08000814 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8000814:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 8000816:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800081a:	4770      	bx	lr

0800081c <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800081c:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800081e:	b111      	cbz	r1, 8000826 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000820:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000824:	e001      	b.n	800082a <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000826:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 800082a:	6083      	str	r3, [r0, #8]
 800082c:	4770      	bx	lr

0800082e <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 800082e:	6880      	ldr	r0, [r0, #8]
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8000830:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000834:	4770      	bx	lr

08000836 <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8000836:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8000838:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 800083a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800083e:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8000842:	6043      	str	r3, [r0, #4]
 8000844:	4770      	bx	lr

08000846 <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000846:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000848:	b111      	cbz	r1, 8000850 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 800084a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800084e:	e001      	b.n	8000854 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8000850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000854:	6043      	str	r3, [r0, #4]
 8000856:	4770      	bx	lr

08000858 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000858:	2909      	cmp	r1, #9
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800085a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800085c:	d90d      	bls.n	800087a <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800085e:	f1a1 040a 	sub.w	r4, r1, #10
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000862:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000864:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000868:	2507      	movs	r5, #7
 800086a:	40a5      	lsls	r5, r4
 800086c:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000870:	fa03 f404 	lsl.w	r4, r3, r4
 8000874:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000876:	60c4      	str	r4, [r0, #12]
 8000878:	e00a      	b.n	8000890 <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800087a:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800087c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000880:	2507      	movs	r5, #7
 8000882:	40a5      	lsls	r5, r4
 8000884:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000888:	fa03 f404 	lsl.w	r4, r3, r4
 800088c:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800088e:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000890:	2a06      	cmp	r2, #6
 8000892:	d80c      	bhi.n	80008ae <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000894:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000896:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000898:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800089c:	231f      	movs	r3, #31
 800089e:	4093      	lsls	r3, r2
 80008a0:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008a4:	fa01 f202 	lsl.w	r2, r1, r2
 80008a8:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008aa:	6342      	str	r2, [r0, #52]	; 0x34
 80008ac:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80008ae:	2a0c      	cmp	r2, #12
 80008b0:	d80c      	bhi.n	80008cc <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80008b2:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80008b4:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80008b6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008ba:	231f      	movs	r3, #31
 80008bc:	4093      	lsls	r3, r2
 80008be:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008c2:	fa01 f202 	lsl.w	r2, r1, r2
 80008c6:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80008c8:	6302      	str	r2, [r0, #48]	; 0x30
 80008ca:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80008cc:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80008ce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80008d0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008d4:	231f      	movs	r3, #31
 80008d6:	4093      	lsls	r3, r2
 80008d8:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008dc:	fa01 f202 	lsl.w	r2, r1, r2
 80008e0:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80008e2:	62c2      	str	r2, [r0, #44]	; 0x2c
 80008e4:	bd70      	pop	{r4, r5, r6, pc}

080008e6 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80008e6:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008e8:	b111      	cbz	r1, 80008f0 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80008ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008ee:	e001      	b.n	80008f4 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 80008f0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80008f4:	6083      	str	r3, [r0, #8]
 80008f6:	4770      	bx	lr

080008f8 <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80008f8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 80008fa:	b280      	uxth	r0, r0
 80008fc:	4770      	bx	lr

080008fe <ADC_GetDualModeConversionValue>:
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 80008fe:	4b01      	ldr	r3, [pc, #4]	; (8000904 <ADC_GetDualModeConversionValue+0x6>)
 8000900:	6818      	ldr	r0, [r3, #0]
}
 8000902:	4770      	bx	lr
 8000904:	4001244c 	.word	0x4001244c

08000908 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000908:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800090a:	b111      	cbz	r1, 8000912 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800090c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000910:	e001      	b.n	8000916 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8000912:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000916:	6043      	str	r3, [r0, #4]
 8000918:	4770      	bx	lr

0800091a <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800091a:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800091c:	b111      	cbz	r1, 8000924 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800091e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000922:	e001      	b.n	8000928 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8000924:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000928:	6043      	str	r3, [r0, #4]
 800092a:	4770      	bx	lr

0800092c <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800092c:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800092e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000932:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000934:	6081      	str	r1, [r0, #8]
 8000936:	4770      	bx	lr

08000938 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000938:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800093a:	b111      	cbz	r1, 8000942 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 800093c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000940:	e001      	b.n	8000946 <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8000942:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000946:	6083      	str	r3, [r0, #8]
 8000948:	4770      	bx	lr

0800094a <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800094a:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800094c:	b111      	cbz	r1, 8000954 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800094e:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8000952:	e001      	b.n	8000958 <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8000954:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8000958:	6083      	str	r3, [r0, #8]
 800095a:	4770      	bx	lr

0800095c <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 800095c:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 800095e:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8000962:	4770      	bx	lr

08000964 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000964:	2909      	cmp	r1, #9
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000966:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000968:	d90d      	bls.n	8000986 <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 800096a:	f1a1 040a 	sub.w	r4, r1, #10
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800096e:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000970:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000974:	2507      	movs	r5, #7
 8000976:	40a5      	lsls	r5, r4
 8000978:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800097c:	fa03 f404 	lsl.w	r4, r3, r4
 8000980:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000982:	60c4      	str	r4, [r0, #12]
 8000984:	e00a      	b.n	800099c <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000986:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000988:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800098c:	2507      	movs	r5, #7
 800098e:	40a5      	lsls	r5, r4
 8000990:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000994:	fa03 f404 	lsl.w	r4, r3, r4
 8000998:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800099a:	6104      	str	r4, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800099c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800099e:	3202      	adds	r2, #2
 80009a0:	f3c3 5401 	ubfx	r4, r3, #20, #2
 80009a4:	1b12      	subs	r2, r2, r4
 80009a6:	b2d2      	uxtb	r2, r2
 80009a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80009ac:	241f      	movs	r4, #31
 80009ae:	4094      	lsls	r4, r2
 80009b0:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80009b4:	4091      	lsls	r1, r2
 80009b6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80009b8:	6381      	str	r1, [r0, #56]	; 0x38
 80009ba:	bd70      	pop	{r4, r5, r6, pc}

080009bc <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80009bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80009be:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80009c0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80009c4:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80009c8:	6383      	str	r3, [r0, #56]	; 0x38
 80009ca:	4770      	bx	lr

080009cc <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 80009cc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
 80009d2:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel;
 80009d4:	9b01      	ldr	r3, [sp, #4]
 80009d6:	4419      	add	r1, r3
 80009d8:	9101      	str	r1, [sp, #4]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 80009da:	9b01      	ldr	r3, [sp, #4]
 80009dc:	601a      	str	r2, [r3, #0]
}
 80009de:	b002      	add	sp, #8
 80009e0:	4770      	bx	lr

080009e2 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80009e2:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80009e8:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_Offset;
 80009ea:	9b01      	ldr	r3, [sp, #4]
 80009ec:	3328      	adds	r3, #40	; 0x28
 80009ee:	4419      	add	r1, r3
 80009f0:	9101      	str	r1, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 80009f2:	9b01      	ldr	r3, [sp, #4]
 80009f4:	6818      	ldr	r0, [r3, #0]
}
 80009f6:	b280      	uxth	r0, r0
 80009f8:	b002      	add	sp, #8
 80009fa:	4770      	bx	lr

080009fc <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80009fc:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 80009fe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000a02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000a06:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000a08:	6041      	str	r1, [r0, #4]
 8000a0a:	4770      	bx	lr

08000a0c <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8000a0c:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8000a0e:	6282      	str	r2, [r0, #40]	; 0x28
 8000a10:	4770      	bx	lr

08000a12 <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000a12:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8000a14:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8000a18:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000a1a:	6041      	str	r1, [r0, #4]
 8000a1c:	4770      	bx	lr

08000a1e <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8000a1e:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <ADC_TempSensorVrefintCmd+0x16>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000a20:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a22:	b110      	cbz	r0, 8000a2a <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000a24:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000a28:	e001      	b.n	8000a2e <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8000a2a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40012400 	.word	0x40012400

08000a38 <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000a38:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000a3a:	4219      	tst	r1, r3
}
 8000a3c:	bf14      	ite	ne
 8000a3e:	2001      	movne	r0, #1
 8000a40:	2000      	moveq	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000a44:	43c9      	mvns	r1, r1
 8000a46:	6001      	str	r1, [r0, #0]
 8000a48:	4770      	bx	lr

08000a4a <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8000a4a:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8000a4c:	6800      	ldr	r0, [r0, #0]
 8000a4e:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8000a52:	d004      	beq.n	8000a5e <ADC_GetITStatus+0x14>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8000a54:	b2c9      	uxtb	r1, r1
 8000a56:	4219      	tst	r1, r3
 8000a58:	bf14      	ite	ne
 8000a5a:	2001      	movne	r0, #1
 8000a5c:	2000      	moveq	r0, #0
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8000a5e:	4770      	bx	lr

08000a60 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000a60:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8000a64:	6001      	str	r1, [r0, #0]
 8000a66:	4770      	bx	lr

08000a68 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
 8000a68:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f002 f82c 	bl	8002ac8 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8000a70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8000a74:	2000      	movs	r0, #0
 8000a76:	f002 b827 	b.w	8002ac8 <RCC_BackupResetCmd>

08000a7a <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8000a7a:	4b01      	ldr	r3, [pc, #4]	; (8000a80 <BKP_TamperPinLevelConfig+0x6>)
 8000a7c:	6018      	str	r0, [r3, #0]
 8000a7e:	4770      	bx	lr
 8000a80:	420d8604 	.word	0x420d8604

08000a84 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8000a84:	4b01      	ldr	r3, [pc, #4]	; (8000a8c <BKP_TamperPinCmd+0x8>)
 8000a86:	6018      	str	r0, [r3, #0]
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	420d8600 	.word	0x420d8600

08000a90 <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8000a90:	4b01      	ldr	r3, [pc, #4]	; (8000a98 <BKP_ITConfig+0x8>)
 8000a92:	6018      	str	r0, [r3, #0]
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	420d8688 	.word	0x420d8688

08000a9c <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 8000a9c:	4a04      	ldr	r2, [pc, #16]	; (8000ab0 <BKP_RTCOutputConfig+0x14>)
 8000a9e:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_MASK;
 8000aa0:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8000aa4:	041b      	lsls	r3, r3, #16
 8000aa6:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8000aa8:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8000aaa:	8590      	strh	r0, [r2, #44]	; 0x2c
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	40006c00 	.word	0x40006c00

08000ab4 <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8000ab4:	4a04      	ldr	r2, [pc, #16]	; (8000ac8 <BKP_SetRTCCalibrationValue+0x14>)
 8000ab6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_MASK;
 8000ab8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000abc:	041b      	lsls	r3, r3, #16
 8000abe:	0c1b      	lsrs	r3, r3, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8000ac0:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8000ac2:	8590      	strh	r0, [r2, #44]	; 0x2c
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	40006c00 	.word	0x40006c00

08000acc <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
 8000acc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <BKP_WriteBackupRegister+0x18>)
 8000ad4:	9301      	str	r3, [sp, #4]
  tmp += BKP_DR;
 8000ad6:	9b01      	ldr	r3, [sp, #4]
 8000ad8:	4418      	add	r0, r3
 8000ada:	9001      	str	r0, [sp, #4]

  *(__IO uint32_t *) tmp = Data;
 8000adc:	9b01      	ldr	r3, [sp, #4]
 8000ade:	6019      	str	r1, [r3, #0]
}
 8000ae0:	b002      	add	sp, #8
 8000ae2:	4770      	bx	lr
 8000ae4:	40006c00 	.word	0x40006c00

08000ae8 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
 8000ae8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8000aee:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <BKP_ReadBackupRegister+0x1c>)
 8000af0:	9301      	str	r3, [sp, #4]
  tmp += BKP_DR;
 8000af2:	9b01      	ldr	r3, [sp, #4]
 8000af4:	4418      	add	r0, r3
 8000af6:	9001      	str	r0, [sp, #4]

  return (*(__IO uint16_t *) tmp);
 8000af8:	9b01      	ldr	r3, [sp, #4]
 8000afa:	8818      	ldrh	r0, [r3, #0]
}
 8000afc:	b280      	uxth	r0, r0
 8000afe:	b002      	add	sp, #8
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40006c00 	.word	0x40006c00

08000b08 <BKP_GetFlagStatus>:
  * @param  None
  * @retval The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8000b08:	4b01      	ldr	r3, [pc, #4]	; (8000b10 <BKP_GetFlagStatus+0x8>)
 8000b0a:	6818      	ldr	r0, [r3, #0]
}
 8000b0c:	b2c0      	uxtb	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	420d86a0 	.word	0x420d86a0

08000b14 <BKP_ClearFlag>:
  * @retval None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= BKP_CSR_CTE;
 8000b14:	4a03      	ldr	r2, [pc, #12]	; (8000b24 <BKP_ClearFlag+0x10>)
 8000b16:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	8693      	strh	r3, [r2, #52]	; 0x34
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	40006c00 	.word	0x40006c00

08000b28 <BKP_GetITStatus>:
  * @param  None
  * @retval The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8000b28:	4b01      	ldr	r3, [pc, #4]	; (8000b30 <BKP_GetITStatus+0x8>)
 8000b2a:	6818      	ldr	r0, [r3, #0]
}
 8000b2c:	b2c0      	uxtb	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	420d86a4 	.word	0x420d86a4

08000b34 <BKP_ClearITPendingBit>:
  * @retval None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= BKP_CSR_CTI;
 8000b34:	4a03      	ldr	r2, [pc, #12]	; (8000b44 <BKP_ClearITPendingBit+0x10>)
 8000b36:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	f043 0302 	orr.w	r3, r3, #2
 8000b3e:	8693      	strh	r3, [r2, #52]	; 0x34
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40006c00 	.word	0x40006c00

08000b48 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8000b48:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <CAN_DeInit+0x30>)
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000b4c:	2101      	movs	r1, #1
void CAN_DeInit(CAN_TypeDef* CANx)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000b4e:	4298      	cmp	r0, r3
 8000b50:	d107      	bne.n	8000b62 <CAN_DeInit+0x1a>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000b52:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000b56:	f001 ffab 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000b60:	e006      	b.n	8000b70 <CAN_DeInit+0x28>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8000b62:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000b66:	f001 ffa3 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  }
}
 8000b70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000b74:	f001 bf9c 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>
 8000b78:	40006400 	.word	0x40006400

08000b7c <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000b7c:	6803      	ldr	r3, [r0, #0]
 8000b7e:	f023 0302 	bic.w	r3, r3, #2
 8000b82:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000b84:	6803      	ldr	r3, [r0, #0]
 8000b86:	f043 0301 	orr.w	r3, r3, #1
 8000b8a:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000b8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b90:	6842      	ldr	r2, [r0, #4]
 8000b92:	07d2      	lsls	r2, r2, #31
 8000b94:	d401      	bmi.n	8000b9a <CAN_Init+0x1e>
 8000b96:	3b01      	subs	r3, #1
 8000b98:	d1fa      	bne.n	8000b90 <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000b9a:	6843      	ldr	r3, [r0, #4]
 8000b9c:	f013 0301 	ands.w	r3, r3, #1
 8000ba0:	d055      	beq.n	8000c4e <CAN_Init+0xd2>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8000ba2:	798b      	ldrb	r3, [r1, #6]
 8000ba4:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000ba6:	6803      	ldr	r3, [r0, #0]
 8000ba8:	bf0c      	ite	eq
 8000baa:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000bae:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8000bb2:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000bb4:	79cb      	ldrb	r3, [r1, #7]
 8000bb6:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000bb8:	6803      	ldr	r3, [r0, #0]
 8000bba:	bf0c      	ite	eq
 8000bbc:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8000bc0:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8000bc4:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000bc6:	7a0b      	ldrb	r3, [r1, #8]
 8000bc8:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 8000bca:	6803      	ldr	r3, [r0, #0]
 8000bcc:	bf0c      	ite	eq
 8000bce:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8000bd2:	f023 0320 	bicne.w	r3, r3, #32
 8000bd6:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000bd8:	7a4b      	ldrb	r3, [r1, #9]
 8000bda:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 8000bdc:	6803      	ldr	r3, [r0, #0]
 8000bde:	bf0c      	ite	eq
 8000be0:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 8000be4:	f023 0310 	bicne.w	r3, r3, #16
 8000be8:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8000bea:	7a8b      	ldrb	r3, [r1, #10]
 8000bec:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 8000bee:	6803      	ldr	r3, [r0, #0]
 8000bf0:	bf0c      	ite	eq
 8000bf2:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8000bf6:	f023 0308 	bicne.w	r3, r3, #8
 8000bfa:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000bfc:	7acb      	ldrb	r3, [r1, #11]
 8000bfe:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8000c00:	6803      	ldr	r3, [r0, #0]
 8000c02:	bf0c      	ite	eq
 8000c04:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8000c08:	f023 0304 	bicne.w	r3, r3, #4
 8000c0c:	6003      	str	r3, [r0, #0]

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000c0e:	78cb      	ldrb	r3, [r1, #3]
 8000c10:	788a      	ldrb	r2, [r1, #2]
 8000c12:	061b      	lsls	r3, r3, #24
 8000c14:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8000c18:	790a      	ldrb	r2, [r1, #4]
 8000c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1e:	794a      	ldrb	r2, [r1, #5]
 8000c20:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000c24:	880a      	ldrh	r2, [r1, #0]
 8000c26:	3a01      	subs	r2, #1
 8000c28:	4313      	orrs	r3, r2
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000c2a:	61c3      	str	r3, [r0, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000c2c:	6803      	ldr	r3, [r0, #0]
 8000c2e:	f023 0301 	bic.w	r3, r3, #1
 8000c32:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000c34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c38:	6842      	ldr	r2, [r0, #4]
 8000c3a:	07d2      	lsls	r2, r2, #31
 8000c3c:	d501      	bpl.n	8000c42 <CAN_Init+0xc6>
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	d1fa      	bne.n	8000c38 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000c42:	6840      	ldr	r0, [r0, #4]
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
  {
    InitStatus = CAN_InitStatus_Failed;
 8000c44:	f000 0001 	and.w	r0, r0, #1
 8000c48:	f080 0001 	eor.w	r0, r0, #1
 8000c4c:	4770      	bx	lr
 8000c4e:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8000c50:	4770      	bx	lr

08000c52 <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000c52:	7a83      	ldrb	r3, [r0, #10]
 8000c54:	2201      	movs	r2, #1
 8000c56:	fa02 f303 	lsl.w	r3, r2, r3
  *                               structure that contains the configuration 
  *                               information.
  * @retval None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000c5a:	b570      	push	{r4, r5, r6, lr}

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000c5c:	43dc      	mvns	r4, r3
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000c5e:	4a33      	ldr	r2, [pc, #204]	; (8000d2c <CAN_FilterInit+0xda>)
 8000c60:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
 8000c64:	f041 0101 	orr.w	r1, r1, #1
 8000c68:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000c6c:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8000c70:	4021      	ands	r1, r4
 8000c72:	f8c2 121c 	str.w	r1, [r2, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000c76:	7b01      	ldrb	r1, [r0, #12]
 8000c78:	b9a1      	cbnz	r1, 8000ca4 <CAN_FilterInit+0x52>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000c7a:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c7e:	88c6      	ldrh	r6, [r0, #6]

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000c80:	4021      	ands	r1, r4
 8000c82:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c86:	7a81      	ldrb	r1, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c88:	8845      	ldrh	r5, [r0, #2]
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c8a:	3148      	adds	r1, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c8c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c90:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000c94:	8802      	ldrh	r2, [r0, #0]
 8000c96:	8881      	ldrh	r1, [r0, #4]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000c98:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000c9a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000c9e:	4a24      	ldr	r2, [pc, #144]	; (8000d30 <CAN_FilterInit+0xde>)
 8000ca0:	00ed      	lsls	r5, r5, #3
 8000ca2:	5151      	str	r1, [r2, r5]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000ca4:	7b02      	ldrb	r2, [r0, #12]
 8000ca6:	2a01      	cmp	r2, #1
 8000ca8:	d115      	bne.n	8000cd6 <CAN_FilterInit+0x84>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000caa:	4a20      	ldr	r2, [pc, #128]	; (8000d2c <CAN_FilterInit+0xda>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000cac:	8806      	ldrh	r6, [r0, #0]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000cae:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000cb2:	8845      	ldrh	r5, [r0, #2]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000cba:	7a81      	ldrb	r1, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000cbc:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000cc0:	3148      	adds	r1, #72	; 0x48
 8000cc2:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000cc6:	88c2      	ldrh	r2, [r0, #6]
 8000cc8:	8881      	ldrh	r1, [r0, #4]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000cca:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000ccc:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000cd0:	4a17      	ldr	r2, [pc, #92]	; (8000d30 <CAN_FilterInit+0xde>)
 8000cd2:	00ed      	lsls	r5, r5, #3
 8000cd4:	5151      	str	r1, [r2, r5]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000cd6:	7ac2      	ldrb	r2, [r0, #11]
 8000cd8:	4914      	ldr	r1, [pc, #80]	; (8000d2c <CAN_FilterInit+0xda>)
 8000cda:	b91a      	cbnz	r2, 8000ce4 <CAN_FilterInit+0x92>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000cdc:	f8d1 2204 	ldr.w	r2, [r1, #516]	; 0x204
 8000ce0:	4022      	ands	r2, r4
 8000ce2:	e002      	b.n	8000cea <CAN_FilterInit+0x98>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ce4:	f8d1 2204 	ldr.w	r2, [r1, #516]	; 0x204
 8000ce8:	431a      	orrs	r2, r3
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000cea:	8905      	ldrh	r5, [r0, #8]
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000cec:	f8c1 2204 	str.w	r2, [r1, #516]	; 0x204
 8000cf0:	4a0e      	ldr	r2, [pc, #56]	; (8000d2c <CAN_FilterInit+0xda>)
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000cf2:	b92d      	cbnz	r5, 8000d00 <CAN_FilterInit+0xae>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000cf4:	f8d1 5214 	ldr.w	r5, [r1, #532]	; 0x214
 8000cf8:	402c      	ands	r4, r5
 8000cfa:	f8c1 4214 	str.w	r4, [r1, #532]	; 0x214
 8000cfe:	e006      	b.n	8000d0e <CAN_FilterInit+0xbc>
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000d00:	2d01      	cmp	r5, #1
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000d02:	bf02      	ittt	eq
 8000d04:	f8d2 1214 	ldreq.w	r1, [r2, #532]	; 0x214
 8000d08:	4319      	orreq	r1, r3
 8000d0a:	f8c2 1214 	streq.w	r1, [r2, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000d0e:	7b41      	ldrb	r1, [r0, #13]
 8000d10:	2901      	cmp	r1, #1
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000d12:	bf02      	ittt	eq
 8000d14:	f8d2 121c 	ldreq.w	r1, [r2, #540]	; 0x21c
 8000d18:	430b      	orreq	r3, r1
 8000d1a:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000d1e:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000d22:	f023 0301 	bic.w	r3, r3, #1
 8000d26:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
 8000d2a:	bd70      	pop	{r4, r5, r6, pc}
 8000d2c:	40006400 	.word	0x40006400
 8000d30:	40006644 	.word	0x40006644

08000d34 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	7183      	strb	r3, [r0, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8000d38:	71c3      	strb	r3, [r0, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8000d3a:	7203      	strb	r3, [r0, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8000d3c:	7243      	strb	r3, [r0, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8000d3e:	7283      	strb	r3, [r0, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8000d40:	72c3      	strb	r3, [r0, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8000d42:	7083      	strb	r3, [r0, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8000d44:	70c3      	strb	r3, [r0, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8000d46:	2303      	movs	r3, #3
 8000d48:	7103      	strb	r3, [r0, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	7143      	strb	r3, [r0, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	8003      	strh	r3, [r0, #0]
 8000d52:	4770      	bx	lr

08000d54 <CAN_SlaveStartBank>:
{
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000d54:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <CAN_SlaveStartBank+0x38>)
 8000d56:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d5a:	f042 0201 	orr.w	r2, r2, #1
 8000d5e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8000d62:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d66:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8000d6a:	f022 020e 	bic.w	r2, r2, #14
 8000d6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8000d72:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d76:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8000d7a:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000d7e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d82:	f022 0201 	bic.w	r2, r2, #1
 8000d86:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8000d8a:	4770      	bx	lr
 8000d8c:	40006400 	.word	0x40006400

08000d90 <CAN_DBGFreeze>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000d90:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d92:	b111      	cbz	r1, 8000d9a <CAN_DBGFreeze+0xa>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d98:	e001      	b.n	8000d9e <CAN_DBGFreeze+0xe>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8000d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d9e:	6003      	str	r3, [r0, #0]
 8000da0:	4770      	bx	lr

08000da2 <CAN_TTComModeCmd>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000da2:	6803      	ldr	r3, [r0, #0]
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000da4:	b199      	cbz	r1, 8000dce <CAN_TTComModeCmd+0x2c>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000daa:	6003      	str	r3, [r0, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 8000dac:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000db4:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 8000db8:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc0:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 8000dc4:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dcc:	e012      	b.n	8000df4 <CAN_TTComModeCmd+0x52>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 8000dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000dd2:	6003      	str	r3, [r0, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 8000dd4:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000dd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ddc:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 8000de0:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000de4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000de8:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 8000dec:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000df4:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
 8000df8:	4770      	bx	lr

08000dfa <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000dfa:	6883      	ldr	r3, [r0, #8]
  *                    DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission
  *                    or CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000dfe:	015c      	lsls	r4, r3, #5
 8000e00:	d407      	bmi.n	8000e12 <CAN_Transmit+0x18>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000e02:	6883      	ldr	r3, [r0, #8]
 8000e04:	011a      	lsls	r2, r3, #4
 8000e06:	d406      	bmi.n	8000e16 <CAN_Transmit+0x1c>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000e08:	6883      	ldr	r3, [r0, #8]
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	d405      	bmi.n	8000e1a <CAN_Transmit+0x20>
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000e0e:	2404      	movs	r4, #4
 8000e10:	e03e      	b.n	8000e90 <CAN_Transmit+0x96>
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
  {
    transmit_mailbox = 0;
 8000e12:	2400      	movs	r4, #0
 8000e14:	e002      	b.n	8000e1c <CAN_Transmit+0x22>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
  {
    transmit_mailbox = 1;
 8000e16:	2401      	movs	r4, #1
 8000e18:	e000      	b.n	8000e1c <CAN_Transmit+0x22>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
  {
    transmit_mailbox = 2;
 8000e1a:	2402      	movs	r4, #2
 8000e1c:	0125      	lsls	r5, r4, #4
 8000e1e:	1943      	adds	r3, r0, r5
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000e20:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000e24:	f002 0201 	and.w	r2, r2, #1
 8000e28:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_Id_Standard)
 8000e2c:	7a0e      	ldrb	r6, [r1, #8]
 8000e2e:	7a4a      	ldrb	r2, [r1, #9]
 8000e30:	b92e      	cbnz	r6, 8000e3e <CAN_Transmit+0x44>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000e32:	680f      	ldr	r7, [r1, #0]
 8000e34:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8000e38:	ea42 5247 	orr.w	r2, r2, r7, lsl #21
 8000e3c:	e006      	b.n	8000e4c <CAN_Transmit+0x52>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000e3e:	684f      	ldr	r7, [r1, #4]
 8000e40:	f8d3 e180 	ldr.w	lr, [r3, #384]	; 0x180
 8000e44:	ea46 06c7 	orr.w	r6, r6, r7, lsl #3
 8000e48:	ea46 060e 	orr.w	r6, r6, lr
 8000e4c:	4332      	orrs	r2, r6
 8000e4e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000e52:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000e54:	4428      	add	r0, r5
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000e56:	f002 020f 	and.w	r2, r2, #15
 8000e5a:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000e5c:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8000e60:	f022 020f 	bic.w	r2, r2, #15
 8000e64:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8000e68:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8000e6c:	7a8e      	ldrb	r6, [r1, #10]
 8000e6e:	4332      	orrs	r2, r6
 8000e70:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000e74:	f8d1 200b 	ldr.w	r2, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000e78:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000e7c:	f8d1 200f 	ldr.w	r2, [r1, #15]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000e80:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000e84:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8000e90:	4620      	mov	r0, r4
 8000e92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e94 <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8000e94:	2901      	cmp	r1, #1
 8000e96:	d008      	beq.n	8000eaa <CAN_TransmitStatus+0x16>
 8000e98:	d304      	bcc.n	8000ea4 <CAN_TransmitStatus+0x10>
 8000e9a:	2902      	cmp	r1, #2
 8000e9c:	d118      	bne.n	8000ed0 <CAN_TransmitStatus+0x3c>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000e9e:	6882      	ldr	r2, [r0, #8]
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <CAN_TransmitStatus+0x40>)
 8000ea2:	e004      	b.n	8000eae <CAN_TransmitStatus+0x1a>
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8000ea4:	6882      	ldr	r2, [r0, #8]
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <CAN_TransmitStatus+0x44>)
 8000ea8:	e001      	b.n	8000eae <CAN_TransmitStatus+0x1a>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 8000eaa:	6882      	ldr	r2, [r0, #8]
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <CAN_TransmitStatus+0x48>)
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000eae:	4013      	ands	r3, r2
      break;
    default:
      state = CAN_TxStatus_Failed;
      break;
  }
  switch (state)
 8000eb0:	4a09      	ldr	r2, [pc, #36]	; (8000ed8 <CAN_TransmitStatus+0x44>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d00a      	beq.n	8000ecc <CAN_TransmitStatus+0x38>
 8000eb6:	d801      	bhi.n	8000ebc <CAN_TransmitStatus+0x28>
 8000eb8:	b933      	cbnz	r3, 8000ec8 <CAN_TransmitStatus+0x34>
 8000eba:	e009      	b.n	8000ed0 <CAN_TransmitStatus+0x3c>
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <CAN_TransmitStatus+0x48>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d004      	beq.n	8000ecc <CAN_TransmitStatus+0x38>
 8000ec2:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <CAN_TransmitStatus+0x40>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d001      	beq.n	8000ecc <CAN_TransmitStatus+0x38>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
      break;
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8000ec8:	2000      	movs	r0, #0
 8000eca:	4770      	bx	lr
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 8000ecc:	2001      	movs	r0, #1
      break;
 8000ece:	4770      	bx	lr
      break;
  }
  switch (state)
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8000ed0:	2002      	movs	r0, #2
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8000ed2:	4770      	bx	lr
 8000ed4:	10030000 	.word	0x10030000
 8000ed8:	04000003 	.word	0x04000003
 8000edc:	08000300 	.word	0x08000300

08000ee0 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8000ee0:	2901      	cmp	r1, #1
 8000ee2:	d007      	beq.n	8000ef4 <CAN_CancelTransmit+0x14>
 8000ee4:	d302      	bcc.n	8000eec <CAN_CancelTransmit+0xc>
 8000ee6:	2902      	cmp	r1, #2
 8000ee8:	d008      	beq.n	8000efc <CAN_CancelTransmit+0x1c>
 8000eea:	4770      	bx	lr
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 8000eec:	6883      	ldr	r3, [r0, #8]
 8000eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef2:	e006      	b.n	8000f02 <CAN_CancelTransmit+0x22>
      break;
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8000ef4:	6883      	ldr	r3, [r0, #8]
 8000ef6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000efa:	e002      	b.n	8000f02 <CAN_CancelTransmit+0x22>
      break;
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 8000efc:	6883      	ldr	r3, [r0, #8]
 8000efe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f02:	6083      	str	r3, [r0, #8]
 8000f04:	4770      	bx	lr

08000f06 <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000f06:	010b      	lsls	r3, r1, #4
 8000f08:	b530      	push	{r4, r5, lr}
 8000f0a:	18c4      	adds	r4, r0, r3
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f0c:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f10:	f005 0504 	and.w	r5, r5, #4
 8000f14:	b2ed      	uxtb	r5, r5
 8000f16:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 8000f18:	b925      	cbnz	r5, 8000f24 <CAN_Receive+0x1e>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000f1a:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f1e:	0d6d      	lsrs	r5, r5, #21
 8000f20:	6015      	str	r5, [r2, #0]
 8000f22:	e003      	b.n	8000f2c <CAN_Receive+0x26>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000f24:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f28:	08ed      	lsrs	r5, r5, #3
 8000f2a:	6055      	str	r5, [r2, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f2c:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000f30:	4403      	add	r3, r0
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f32:	f005 0502 	and.w	r5, r5, #2
 8000f36:	7255      	strb	r5, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000f38:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
 8000f3c:	f005 050f 	and.w	r5, r5, #15
 8000f40:	7295      	strb	r5, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000f42:	f8d4 41b4 	ldr.w	r4, [r4, #436]	; 0x1b4
 8000f46:	0a24      	lsrs	r4, r4, #8
 8000f48:	74d4      	strb	r4, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000f4a:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f4e:	72d4      	strb	r4, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000f50:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f54:	0a24      	lsrs	r4, r4, #8
 8000f56:	7314      	strb	r4, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8000f58:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f5c:	0c24      	lsrs	r4, r4, #16
 8000f5e:	7354      	strb	r4, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000f60:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f64:	0e24      	lsrs	r4, r4, #24
 8000f66:	7394      	strb	r4, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000f68:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f6c:	73d4      	strb	r4, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000f6e:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f72:	0a24      	lsrs	r4, r4, #8
 8000f74:	7414      	strb	r4, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000f76:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f7a:	0c24      	lsrs	r4, r4, #16
 8000f7c:	7454      	strb	r4, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000f7e:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8000f82:	0e1b      	lsrs	r3, r3, #24
 8000f84:	7493      	strb	r3, [r2, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000f86:	b921      	cbnz	r1, 8000f92 <CAN_Receive+0x8c>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000f88:	68c3      	ldr	r3, [r0, #12]
 8000f8a:	f043 0320 	orr.w	r3, r3, #32
 8000f8e:	60c3      	str	r3, [r0, #12]
 8000f90:	bd30      	pop	{r4, r5, pc}
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000f92:	6903      	ldr	r3, [r0, #16]
 8000f94:	f043 0320 	orr.w	r3, r3, #32
 8000f98:	6103      	str	r3, [r0, #16]
 8000f9a:	bd30      	pop	{r4, r5, pc}

08000f9c <CAN_FIFORelease>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000f9c:	b921      	cbnz	r1, 8000fa8 <CAN_FIFORelease+0xc>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000f9e:	68c3      	ldr	r3, [r0, #12]
 8000fa0:	f043 0320 	orr.w	r3, r3, #32
 8000fa4:	60c3      	str	r3, [r0, #12]
 8000fa6:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000fa8:	6903      	ldr	r3, [r0, #16]
 8000faa:	f043 0320 	orr.w	r3, r3, #32
 8000fae:	6103      	str	r3, [r0, #16]
 8000fb0:	4770      	bx	lr

08000fb2 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8000fb2:	b909      	cbnz	r1, 8000fb8 <CAN_MessagePending+0x6>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8000fb4:	68c0      	ldr	r0, [r0, #12]
 8000fb6:	e002      	b.n	8000fbe <CAN_MessagePending+0xc>
  }
  else if (FIFONumber == CAN_FIFO1)
 8000fb8:	2901      	cmp	r1, #1
 8000fba:	d103      	bne.n	8000fc4 <CAN_MessagePending+0x12>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8000fbc:	6900      	ldr	r0, [r0, #16]
 8000fbe:	f000 0003 	and.w	r0, r0, #3
 8000fc2:	4770      	bx	lr
  }
  else
  {
    message_pending = 0;
 8000fc4:	2000      	movs	r0, #0
  }
  return message_pending;
}
 8000fc6:	4770      	bx	lr

08000fc8 <CAN_OperatingModeRequest>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8000fc8:	b999      	cbnz	r1, 8000ff2 <CAN_OperatingModeRequest+0x2a>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8000fca:	6803      	ldr	r3, [r0, #0]
 8000fcc:	f023 0303 	bic.w	r3, r3, #3
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8000fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fda:	6842      	ldr	r2, [r0, #4]
 8000fdc:	f002 0203 	and.w	r2, r2, #3
 8000fe0:	2a01      	cmp	r2, #1
 8000fe2:	d001      	beq.n	8000fe8 <CAN_OperatingModeRequest+0x20>
 8000fe4:	3b01      	subs	r3, #1
 8000fe6:	d1f8      	bne.n	8000fda <CAN_OperatingModeRequest+0x12>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8000fe8:	6840      	ldr	r0, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000fea:	f000 0003 	and.w	r0, r0, #3
 8000fee:	2801      	cmp	r0, #1
 8000ff0:	e028      	b.n	8001044 <CAN_OperatingModeRequest+0x7c>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8000ff2:	2901      	cmp	r1, #1
 8000ff4:	d111      	bne.n	800101a <CAN_OperatingModeRequest+0x52>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8000ff6:	6803      	ldr	r3, [r0, #0]
 8000ff8:	f023 0303 	bic.w	r3, r3, #3
 8000ffc:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8000ffe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001002:	6842      	ldr	r2, [r0, #4]
 8001004:	0792      	lsls	r2, r2, #30
 8001006:	d001      	beq.n	800100c <CAN_OperatingModeRequest+0x44>
 8001008:	3b01      	subs	r3, #1
 800100a:	d1fa      	bne.n	8001002 <CAN_OperatingModeRequest+0x3a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 800100c:	6843      	ldr	r3, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 800100e:	f013 0f03 	tst.w	r3, #3
 8001012:	bf0c      	ite	eq
 8001014:	2001      	moveq	r0, #1
 8001016:	2000      	movne	r0, #0
 8001018:	4770      	bx	lr
    else
    {
      status = CAN_ModeStatus_Success;
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 800101a:	2902      	cmp	r1, #2
 800101c:	d116      	bne.n	800104c <CAN_OperatingModeRequest+0x84>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 800101e:	6803      	ldr	r3, [r0, #0]
 8001020:	f023 0303 	bic.w	r3, r3, #3
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 800102a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800102e:	6842      	ldr	r2, [r0, #4]
 8001030:	f002 0203 	and.w	r2, r2, #3
 8001034:	2a02      	cmp	r2, #2
 8001036:	d001      	beq.n	800103c <CAN_OperatingModeRequest+0x74>
 8001038:	3b01      	subs	r3, #1
 800103a:	d1f8      	bne.n	800102e <CAN_OperatingModeRequest+0x66>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 800103c:	6840      	ldr	r0, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 800103e:	f000 0003 	and.w	r0, r0, #3
 8001042:	2802      	cmp	r0, #2
 8001044:	bf14      	ite	ne
 8001046:	2000      	movne	r0, #0
 8001048:	2001      	moveq	r0, #1
 800104a:	4770      	bx	lr
      status = CAN_ModeStatus_Success;
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 800104c:	2000      	movs	r0, #0
  }

  return  (uint8_t) status;
}
 800104e:	4770      	bx	lr

08001050 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8001050:	6803      	ldr	r3, [r0, #0]
 8001052:	f023 0303 	bic.w	r3, r3, #3
 8001056:	f043 0302 	orr.w	r3, r3, #2
 800105a:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 800105c:	6840      	ldr	r0, [r0, #4]
  {
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
 800105e:	f000 0003 	and.w	r0, r0, #3
}
 8001062:	1e83      	subs	r3, r0, #2
 8001064:	4258      	negs	r0, r3
 8001066:	4158      	adcs	r0, r3
 8001068:	4770      	bx	lr

0800106a <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 800106a:	6803      	ldr	r3, [r0, #0]
 800106c:	f023 0302 	bic.w	r3, r3, #2
 8001070:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8001072:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001076:	6842      	ldr	r2, [r0, #4]
 8001078:	0792      	lsls	r2, r2, #30
 800107a:	d501      	bpl.n	8001080 <CAN_WakeUp+0x16>
 800107c:	3b01      	subs	r3, #1
 800107e:	d1fa      	bne.n	8001076 <CAN_WakeUp+0xc>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8001080:	6840      	ldr	r0, [r0, #4]
  {
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
 8001082:	f080 0002 	eor.w	r0, r0, #2
}
 8001086:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800108a:	4770      	bx	lr

0800108c <CAN_GetLastErrorCode>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 800108c:	6980      	ldr	r0, [r0, #24]
  
  /* Return the error code*/
  return errorcode;
}
 800108e:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001092:	4770      	bx	lr

08001094 <CAN_GetReceiveErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8001094:	6980      	ldr	r0, [r0, #24]
  
  /* Return the Receive Error Counter*/
  return counter;
}
 8001096:	0e00      	lsrs	r0, r0, #24
 8001098:	4770      	bx	lr

0800109a <CAN_GetLSBTransmitErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 800109a:	6980      	ldr	r0, [r0, #24]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
}
 800109c:	f3c0 4007 	ubfx	r0, r0, #16, #8
 80010a0:	4770      	bx	lr

080010a2 <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 80010a2:	6943      	ldr	r3, [r0, #20]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010a4:	b10a      	cbz	r2, 80010aa <CAN_ITConfig+0x8>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 80010a6:	4319      	orrs	r1, r3
 80010a8:	e001      	b.n	80010ae <CAN_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 80010aa:	ea23 0101 	bic.w	r1, r3, r1
 80010ae:	6141      	str	r1, [r0, #20]
 80010b0:	4770      	bx	lr

080010b2 <CAN_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 80010b2:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80010b6:	d001      	beq.n	80010bc <CAN_GetFlagStatus+0xa>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010b8:	6983      	ldr	r3, [r0, #24]
 80010ba:	e00b      	b.n	80010d4 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 80010bc:	01cb      	lsls	r3, r1, #7
 80010be:	d501      	bpl.n	80010c4 <CAN_GetFlagStatus+0x12>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010c0:	6843      	ldr	r3, [r0, #4]
 80010c2:	e007      	b.n	80010d4 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 80010c4:	010a      	lsls	r2, r1, #4
 80010c6:	d501      	bpl.n	80010cc <CAN_GetFlagStatus+0x1a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010c8:	6883      	ldr	r3, [r0, #8]
 80010ca:	e003      	b.n	80010d4 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 80010cc:	018b      	lsls	r3, r1, #6
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010ce:	bf4c      	ite	mi
 80010d0:	68c3      	ldrmi	r3, [r0, #12]
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010d2:	6903      	ldrpl	r3, [r0, #16]
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80010d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010d8:	420b      	tst	r3, r1
 80010da:	bf14      	ite	ne
 80010dc:	2001      	movne	r0, #1
 80010de:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 80010e0:	4770      	bx	lr

080010e2 <CAN_ClearFlag>:
  uint32_t flagtmp=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 80010e2:	4b0a      	ldr	r3, [pc, #40]	; (800110c <CAN_ClearFlag+0x2a>)
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d102      	bne.n	80010ee <CAN_ClearFlag+0xc>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 80010e8:	2300      	movs	r3, #0
 80010ea:	6183      	str	r3, [r0, #24]
 80010ec:	4770      	bx	lr
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 80010ee:	018a      	lsls	r2, r1, #6
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 80010f0:	f3c1 0313 	ubfx	r3, r1, #0, #20

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 80010f4:	d501      	bpl.n	80010fa <CAN_ClearFlag+0x18>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 80010f6:	60c3      	str	r3, [r0, #12]
 80010f8:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 80010fa:	014a      	lsls	r2, r1, #5
 80010fc:	d501      	bpl.n	8001102 <CAN_ClearFlag+0x20>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 80010fe:	6103      	str	r3, [r0, #16]
 8001100:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 8001102:	010a      	lsls	r2, r1, #4
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8001104:	bf4c      	ite	mi
 8001106:	6083      	strmi	r3, [r0, #8]
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8001108:	6043      	strpl	r3, [r0, #4]
 800110a:	4770      	bx	lr
 800110c:	30f00070 	.word	0x30f00070

08001110 <CAN_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 8001110:	6943      	ldr	r3, [r0, #20]
 8001112:	400b      	ands	r3, r1
 8001114:	d05c      	beq.n	80011d0 <CAN_GetITStatus+0xc0>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8001116:	2940      	cmp	r1, #64	; 0x40
 8001118:	d042      	beq.n	80011a0 <CAN_GetITStatus+0x90>
 800111a:	d810      	bhi.n	800113e <CAN_GetITStatus+0x2e>
 800111c:	2904      	cmp	r1, #4
 800111e:	d033      	beq.n	8001188 <CAN_GetITStatus+0x78>
 8001120:	d805      	bhi.n	800112e <CAN_GetITStatus+0x1e>
 8001122:	2901      	cmp	r1, #1
 8001124:	d027      	beq.n	8001176 <CAN_GetITStatus+0x66>
 8001126:	2902      	cmp	r1, #2
 8001128:	d154      	bne.n	80011d4 <CAN_GetITStatus+0xc4>
               /* Check CAN_TSR_RQCPx bits */
	             itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
	      break;
      case CAN_IT_FMP0:
               /* Check CAN_RF0R_FMP0 bit */
	             itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 800112a:	68c0      	ldr	r0, [r0, #12]
 800112c:	e02f      	b.n	800118e <CAN_GetITStatus+0x7e>
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800112e:	2910      	cmp	r1, #16
 8001130:	d02c      	beq.n	800118c <CAN_GetITStatus+0x7c>
 8001132:	2920      	cmp	r1, #32
 8001134:	d030      	beq.n	8001198 <CAN_GetITStatus+0x88>
 8001136:	2908      	cmp	r1, #8
 8001138:	d14c      	bne.n	80011d4 <CAN_GetITStatus+0xc4>
               /* Check CAN_RF0R_FULL0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
	      break;
      case CAN_IT_FOV0:
               /* Check CAN_RF0R_FOVR0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 800113a:	68c0      	ldr	r0, [r0, #12]
 800113c:	e035      	b.n	80011aa <CAN_GetITStatus+0x9a>
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800113e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8001142:	d03b      	beq.n	80011bc <CAN_GetITStatus+0xac>
 8001144:	d80c      	bhi.n	8001160 <CAN_GetITStatus+0x50>
 8001146:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800114a:	d031      	beq.n	80011b0 <CAN_GetITStatus+0xa0>
 800114c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001150:	d032      	beq.n	80011b8 <CAN_GetITStatus+0xa8>
 8001152:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001156:	d13d      	bne.n	80011d4 <CAN_GetITStatus+0xc4>
               /* Check CAN_MSR_SLAKI bit */
	             itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
	      break;
      case CAN_IT_EWG:
               /* Check CAN_ESR_EWGF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 8001158:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800115a:	f000 0001 	and.w	r0, r0, #1
 800115e:	4770      	bx	lr
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8001160:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001164:	d01e      	beq.n	80011a4 <CAN_GetITStatus+0x94>
 8001166:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800116a:	d01d      	beq.n	80011a8 <CAN_GetITStatus+0x98>
 800116c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001170:	d130      	bne.n	80011d4 <CAN_GetITStatus+0xc4>
               /* Check CAN_ESR_LEC bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
	      break;
      case CAN_IT_ERR:
               /* Check CAN_MSR_ERRI bit */ 
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8001172:	6840      	ldr	r0, [r0, #4]
 8001174:	e029      	b.n	80011ca <CAN_GetITStatus+0xba>
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
    {
      case CAN_IT_TME:
               /* Check CAN_TSR_RQCPx bits */
	             itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8001176:	6880      	ldr	r0, [r0, #8]
  ITStatus pendingbitstatus = RESET;
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8001178:	f000 3001 	and.w	r0, r0, #16843009	; 0x1010101
 800117c:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8001180:	3000      	adds	r0, #0
 8001182:	bf18      	it	ne
 8001184:	2001      	movne	r0, #1
 8001186:	4770      	bx	lr
               /* Check CAN_RF0R_FMP0 bit */
	             itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
	      break;
      case CAN_IT_FF0:
               /* Check CAN_RF0R_FULL0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 8001188:	68c0      	ldr	r0, [r0, #12]
 800118a:	e006      	b.n	800119a <CAN_GetITStatus+0x8a>
               /* Check CAN_RF0R_FOVR0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
	      break;
      case CAN_IT_FMP1:
               /* Check CAN_RF1R_FMP1 bit */
               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 800118c:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800118e:	f010 0003 	ands.w	r0, r0, #3
 8001192:	bf18      	it	ne
 8001194:	2001      	movne	r0, #1
 8001196:	4770      	bx	lr
               /* Check CAN_RF1R_FMP1 bit */
               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
	      break;
      case CAN_IT_FF1:
               /* Check CAN_RF1R_FULL1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8001198:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800119a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800119e:	4770      	bx	lr
               /* Check CAN_RF1R_FULL1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
	      break;
      case CAN_IT_FOV1:
               /* Check CAN_RF1R_FOVR1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 80011a0:	6900      	ldr	r0, [r0, #16]
 80011a2:	e002      	b.n	80011aa <CAN_GetITStatus+0x9a>
	      break;
      case CAN_IT_WKU:
               /* Check CAN_MSR_WKUI bit */
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 80011a4:	6840      	ldr	r0, [r0, #4]
 80011a6:	e7f8      	b.n	800119a <CAN_GetITStatus+0x8a>
	      break;
      case CAN_IT_SLK:
               /* Check CAN_MSR_SLAKI bit */
	             itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 80011a8:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011aa:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80011ae:	4770      	bx	lr
               /* Check CAN_ESR_EWGF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
	      break;
      case CAN_IT_EPV:
               /* Check CAN_ESR_EPVF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 80011b0:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011b2:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80011b6:	4770      	bx	lr
               /* Check CAN_ESR_EPVF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
	      break;
      case CAN_IT_BOF:
               /* Check CAN_ESR_BOFF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 80011b8:	6980      	ldr	r0, [r0, #24]
 80011ba:	e006      	b.n	80011ca <CAN_GetITStatus+0xba>
	      break;
      case CAN_IT_LEC:
               /* Check CAN_ESR_LEC bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 80011bc:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011be:	f013 0f70 	tst.w	r3, #112	; 0x70
 80011c2:	bf14      	ite	ne
 80011c4:	2001      	movne	r0, #1
 80011c6:	2000      	moveq	r0, #0
 80011c8:	4770      	bx	lr
 80011ca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80011ce:	4770      	bx	lr
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 80011d0:	4618      	mov	r0, r3
 80011d2:	4770      	bx	lr
               /* Check CAN_MSR_ERRI bit */ 
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
	      break;
      default :
               /* in case of error, return RESET */
              itstatus = RESET;
 80011d4:	2000      	movs	r0, #0
    itstatus  = RESET;
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
}
 80011d6:	4770      	bx	lr

080011d8 <CAN_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 80011d8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80011dc:	d035      	beq.n	800124a <CAN_ClearITPendingBit+0x72>
 80011de:	d80c      	bhi.n	80011fa <CAN_ClearITPendingBit+0x22>
 80011e0:	2908      	cmp	r1, #8
 80011e2:	d024      	beq.n	800122e <CAN_ClearITPendingBit+0x56>
 80011e4:	d804      	bhi.n	80011f0 <CAN_ClearITPendingBit+0x18>
 80011e6:	2901      	cmp	r1, #1
 80011e8:	d01c      	beq.n	8001224 <CAN_ClearITPendingBit+0x4c>
 80011ea:	2904      	cmp	r1, #4
 80011ec:	d01d      	beq.n	800122a <CAN_ClearITPendingBit+0x52>
 80011ee:	4770      	bx	lr
 80011f0:	2920      	cmp	r1, #32
 80011f2:	d01f      	beq.n	8001234 <CAN_ClearITPendingBit+0x5c>
 80011f4:	2940      	cmp	r1, #64	; 0x40
 80011f6:	d01f      	beq.n	8001238 <CAN_ClearITPendingBit+0x60>
 80011f8:	4770      	bx	lr
 80011fa:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80011fe:	d022      	beq.n	8001246 <CAN_ClearITPendingBit+0x6e>
 8001200:	d806      	bhi.n	8001210 <CAN_ClearITPendingBit+0x38>
 8001202:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001206:	d020      	beq.n	800124a <CAN_ClearITPendingBit+0x72>
 8001208:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800120c:	d01d      	beq.n	800124a <CAN_ClearITPendingBit+0x72>
 800120e:	4770      	bx	lr
 8001210:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001214:	d013      	beq.n	800123e <CAN_ClearITPendingBit+0x66>
 8001216:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800121a:	d012      	beq.n	8001242 <CAN_ClearITPendingBit+0x6a>
 800121c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001220:	d115      	bne.n	800124e <CAN_ClearITPendingBit+0x76>
 8001222:	e010      	b.n	8001246 <CAN_ClearITPendingBit+0x6e>
  {
      case CAN_IT_TME:
              /* Clear CAN_TSR_RQCPx (rc_w1)*/
	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 8001224:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <CAN_ClearITPendingBit+0x78>)
 8001226:	6083      	str	r3, [r0, #8]
	      break;
 8001228:	4770      	bx	lr
      case CAN_IT_FF0:
              /* Clear CAN_RF0R_FULL0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FULL0; 
 800122a:	2308      	movs	r3, #8
 800122c:	e000      	b.n	8001230 <CAN_ClearITPendingBit+0x58>
	      break;
      case CAN_IT_FOV0:
              /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FOVR0; 
 800122e:	2310      	movs	r3, #16
 8001230:	60c3      	str	r3, [r0, #12]
	      break;
 8001232:	4770      	bx	lr
      case CAN_IT_FF1:
              /* Clear CAN_RF1R_FULL1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FULL1;  
 8001234:	2308      	movs	r3, #8
 8001236:	e000      	b.n	800123a <CAN_ClearITPendingBit+0x62>
	      break;
      case CAN_IT_FOV1:
              /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FOVR1; 
 8001238:	2310      	movs	r3, #16
 800123a:	6103      	str	r3, [r0, #16]
	      break;
 800123c:	4770      	bx	lr
      case CAN_IT_WKU:
              /* Clear CAN_MSR_WKUI (rc_w1)*/
	      CANx->MSR = CAN_MSR_WKUI;  
 800123e:	2308      	movs	r3, #8
 8001240:	e004      	b.n	800124c <CAN_ClearITPendingBit+0x74>
	      break;
      case CAN_IT_SLK:
              /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
	      CANx->MSR = CAN_MSR_SLAKI;   
 8001242:	2310      	movs	r3, #16
 8001244:	e002      	b.n	800124c <CAN_ClearITPendingBit+0x74>
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
	      break;
      case CAN_IT_ERR:
              /*Clear LEC bits */
	      CANx->ESR = RESET; 
 8001246:	2300      	movs	r3, #0
 8001248:	6183      	str	r3, [r0, #24]
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
 800124a:	2304      	movs	r3, #4
 800124c:	6043      	str	r3, [r0, #4]
 800124e:	4770      	bx	lr
 8001250:	00010101 	.word	0x00010101

08001254 <CEC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void CEC_DeInit(void)
{
 8001254:	b508      	push	{r3, lr}
  /* Enable CEC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);  
 8001256:	2101      	movs	r1, #1
 8001258:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800125c:	f001 fc28 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
  /* Release CEC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); 
}
 8001260:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CEC_DeInit(void)
{
  /* Enable CEC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);  
  /* Release CEC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); 
 8001264:	2100      	movs	r1, #0
 8001266:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800126a:	f001 bc21 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>

0800126e <CEC_Init>:
  *         contains the configuration information for the specified
  *         CEC peripheral.
  * @retval None
  */
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)
{
 800126e:	b510      	push	{r4, lr}
  assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); 
  assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode));
     
  /*---------------------------- CEC CFGR Configuration -----------------*/
  /* Get the CEC CFGR value */
  tmpreg = CEC->CFGR;
 8001270:	4c05      	ldr	r4, [pc, #20]	; (8001288 <CEC_Init+0x1a>)
  
  /* Configure CEC: Bit Timing Error and Bit Period Error */
  tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode);

  /* Write to CEC CFGR  register*/
  CEC->CFGR = tmpreg;
 8001272:	8842      	ldrh	r2, [r0, #2]
  assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); 
  assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode));
     
  /*---------------------------- CEC CFGR Configuration -----------------*/
  /* Get the CEC CFGR value */
  tmpreg = CEC->CFGR;
 8001274:	6823      	ldr	r3, [r4, #0]
  
  /* Clear BTEM and BPEM bits */
  tmpreg &= CFGR_CLEAR_Mask;
 8001276:	f003 01f3 	and.w	r1, r3, #243	; 0xf3
  
  /* Configure CEC: Bit Timing Error and Bit Period Error */
  tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode);

  /* Write to CEC CFGR  register*/
  CEC->CFGR = tmpreg;
 800127a:	8803      	ldrh	r3, [r0, #0]
 800127c:	4313      	orrs	r3, r2
 800127e:	430b      	orrs	r3, r1
 8001280:	b29b      	uxth	r3, r3
 8001282:	6023      	str	r3, [r4, #0]
 8001284:	bd10      	pop	{r4, pc}
 8001286:	bf00      	nop
 8001288:	40007800 	.word	0x40007800

0800128c <CEC_Cmd>:
void CEC_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_PE_BB = (uint32_t)NewState;
 800128c:	4b03      	ldr	r3, [pc, #12]	; (800129c <CEC_Cmd+0x10>)
 800128e:	6018      	str	r0, [r3, #0]

  if(NewState == DISABLE)
 8001290:	b918      	cbnz	r0, 800129a <CEC_Cmd+0xe>
  {
    /* Wait until the PE bit is cleared by hardware (Idle Line detected) */
    while((CEC->CFGR & CEC_CFGR_PE) != (uint32_t)RESET)
 8001292:	4a03      	ldr	r2, [pc, #12]	; (80012a0 <CEC_Cmd+0x14>)
 8001294:	6813      	ldr	r3, [r2, #0]
 8001296:	07db      	lsls	r3, r3, #31
 8001298:	d4fc      	bmi.n	8001294 <CEC_Cmd+0x8>
 800129a:	4770      	bx	lr
 800129c:	420f0000 	.word	0x420f0000
 80012a0:	40007800 	.word	0x40007800

080012a4 <CEC_ITConfig>:
void CEC_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_IE_BB = (uint32_t)NewState;
 80012a4:	4b01      	ldr	r3, [pc, #4]	; (80012ac <CEC_ITConfig+0x8>)
 80012a6:	6018      	str	r0, [r3, #0]
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	420f0004 	.word	0x420f0004

080012b0 <CEC_OwnAddressConfig>:
{
  /* Check the parameters */
  assert_param(IS_CEC_ADDRESS(CEC_OwnAddress));

  /* Set the CEC own address */
  CEC->OAR = CEC_OwnAddress;
 80012b0:	4b01      	ldr	r3, [pc, #4]	; (80012b8 <CEC_OwnAddressConfig+0x8>)
 80012b2:	6058      	str	r0, [r3, #4]
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40007800 	.word	0x40007800

080012bc <CEC_SetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_CEC_PRESCALER(CEC_Prescaler));

  /* Set the  Prescaler value*/
  CEC->PRES = CEC_Prescaler;
 80012bc:	4b01      	ldr	r3, [pc, #4]	; (80012c4 <CEC_SetPrescaler+0x8>)
 80012be:	6098      	str	r0, [r3, #8]
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40007800 	.word	0x40007800

080012c8 <CEC_SendDataByte>:
  * @retval None
  */
void CEC_SendDataByte(uint8_t Data)
{  
  /* Transmit Data */
  CEC->TXD = Data ;
 80012c8:	4b01      	ldr	r3, [pc, #4]	; (80012d0 <CEC_SendDataByte+0x8>)
 80012ca:	6158      	str	r0, [r3, #20]
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40007800 	.word	0x40007800

080012d4 <CEC_ReceiveDataByte>:
  * @retval The received data.
  */
uint8_t CEC_ReceiveDataByte(void)
{
  /* Receive Data */
  return (uint8_t)(CEC->RXD);
 80012d4:	4b01      	ldr	r3, [pc, #4]	; (80012dc <CEC_ReceiveDataByte+0x8>)
 80012d6:	6998      	ldr	r0, [r3, #24]
}
 80012d8:	b2c0      	uxtb	r0, r0
 80012da:	4770      	bx	lr
 80012dc:	40007800 	.word	0x40007800

080012e0 <CEC_StartOfMessage>:
  * @retval None
  */
void CEC_StartOfMessage(void)
{  
  /* Starts of new message */
  *(__IO uint32_t *) CSR_TSOM_BB = (uint32_t)0x1;
 80012e0:	4b01      	ldr	r3, [pc, #4]	; (80012e8 <CEC_StartOfMessage+0x8>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	4770      	bx	lr
 80012e8:	420f0200 	.word	0x420f0200

080012ec <CEC_EndOfMessageCmd>:
{   
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* The data byte will be transmitted with or without an EOM bit*/
  *(__IO uint32_t *) CSR_TEOM_BB = (uint32_t)NewState;
 80012ec:	4b01      	ldr	r3, [pc, #4]	; (80012f4 <CEC_EndOfMessageCmd+0x8>)
 80012ee:	6018      	str	r0, [r3, #0]
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	420f0204 	.word	0x420f0204

080012f8 <CEC_GetFlagStatus>:
  cecreg = CEC_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  CEC_FLAG &= FLAG_Mask;
  
  if(cecreg != 0)
 80012f8:	0f02      	lsrs	r2, r0, #28
  {
    /* Flag in CEC ESR Register */
    CEC_FLAG = (uint32_t)(CEC_FLAG >> 16);
    
    /* Get the CEC ESR register address */
    cecbase += 0xC;
 80012fa:	bf14      	ite	ne
 80012fc:	4a05      	ldrne	r2, [pc, #20]	; (8001314 <CEC_GetFlagStatus+0x1c>)
  }
  else
  {
    /* Get the CEC CSR register address */
    cecbase += 0x10;
 80012fe:	4a06      	ldreq	r2, [pc, #24]	; (8001318 <CEC_GetFlagStatus+0x20>)
  
  /* Read flag register index */
  cecreg = CEC_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  CEC_FLAG &= FLAG_Mask;
 8001300:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
  {
    /* Get the CEC CSR register address */
    cecbase += 0x10;
  }
  
  if(((*(__IO uint32_t *)cecbase) & CEC_FLAG) != (uint32_t)RESET)
 8001304:	6812      	ldr	r2, [r2, #0]
  CEC_FLAG &= FLAG_Mask;
  
  if(cecreg != 0)
  {
    /* Flag in CEC ESR Register */
    CEC_FLAG = (uint32_t)(CEC_FLAG >> 16);
 8001306:	bf18      	it	ne
 8001308:	0c1b      	lsrne	r3, r3, #16
    /* CEC_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the CEC_FLAG status */
  return  bitstatus;
 800130a:	4213      	tst	r3, r2
}
 800130c:	bf14      	ite	ne
 800130e:	2001      	movne	r0, #1
 8001310:	2000      	moveq	r0, #0
 8001312:	4770      	bx	lr
 8001314:	4000780c 	.word	0x4000780c
 8001318:	40007810 	.word	0x40007810

0800131c <CEC_ClearFlag>:
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 800131c:	43c0      	mvns	r0, r0
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
 800131e:	4a05      	ldr	r2, [pc, #20]	; (8001334 <CEC_ClearFlag+0x18>)
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 8001320:	f020 0003 	bic.w	r0, r0, #3
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
 8001324:	6913      	ldr	r3, [r2, #16]
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 8001326:	6911      	ldr	r1, [r2, #16]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	4303      	orrs	r3, r0
 800132e:	400b      	ands	r3, r1
 8001330:	6113      	str	r3, [r2, #16]
 8001332:	4770      	bx	lr
 8001334:	40007800 	.word	0x40007800

08001338 <CEC_GetITStatus>:
  
  /* Check the parameters */
   assert_param(IS_CEC_GET_IT(CEC_IT));
   
  /* Get the CEC IT enable bit status */
  enablestatus = (CEC->CFGR & (uint8_t)CEC_CFGR_IE) ;
 8001338:	4a03      	ldr	r2, [pc, #12]	; (8001348 <CEC_GetITStatus+0x10>)
 800133a:	6811      	ldr	r1, [r2, #0]
  
  /* Check the status of the specified CEC interrupt */
  if (((CEC->CSR & CEC_IT) != (uint32_t)RESET) && enablestatus)
 800133c:	6913      	ldr	r3, [r2, #16]
 800133e:	4018      	ands	r0, r3
  {
    /* CEC_IT is set */
    bitstatus = SET;
 8001340:	bf18      	it	ne
 8001342:	f3c1 0040 	ubfxne	r0, r1, #1, #1
    /* CEC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the CEC_IT status */
  return  bitstatus;
}
 8001346:	4770      	bx	lr
 8001348:	40007800 	.word	0x40007800

0800134c <CEC_ClearITPendingBit>:
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 800134c:	43c0      	mvns	r0, r0
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
 800134e:	4a05      	ldr	r2, [pc, #20]	; (8001364 <CEC_ClearITPendingBit+0x18>)
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 8001350:	f020 0003 	bic.w	r0, r0, #3
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
 8001354:	6913      	ldr	r3, [r2, #16]
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 8001356:	6911      	ldr	r1, [r2, #16]
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	4303      	orrs	r3, r0
 800135e:	400b      	ands	r3, r1
 8001360:	6113      	str	r3, [r2, #16]
 8001362:	4770      	bx	lr
 8001364:	40007800 	.word	0x40007800

08001368 <CRC_ResetDR>:
  * @retval None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 8001368:	4b01      	ldr	r3, [pc, #4]	; (8001370 <CRC_ResetDR+0x8>)
 800136a:	2201      	movs	r2, #1
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	4770      	bx	lr
 8001370:	40023000 	.word	0x40023000

08001374 <CRC_CalcCRC>:
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 8001374:	4b01      	ldr	r3, [pc, #4]	; (800137c <CRC_CalcCRC+0x8>)
 8001376:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 8001378:	6818      	ldr	r0, [r3, #0]
}
 800137a:	4770      	bx	lr
 800137c:	40023000 	.word	0x40023000

08001380 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <CRC_CalcBlockCRC+0x18>)
 8001382:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8001386:	4288      	cmp	r0, r1
 8001388:	d003      	beq.n	8001392 <CRC_CalcBlockCRC+0x12>
  {
    CRC->DR = pBuffer[index];
 800138a:	f850 2b04 	ldr.w	r2, [r0], #4
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	e7f9      	b.n	8001386 <CRC_CalcBlockCRC+0x6>
  }
  return (CRC->DR);
 8001392:	4b01      	ldr	r3, [pc, #4]	; (8001398 <CRC_CalcBlockCRC+0x18>)
 8001394:	6818      	ldr	r0, [r3, #0]
}
 8001396:	4770      	bx	lr
 8001398:	40023000 	.word	0x40023000

0800139c <CRC_GetCRC>:
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 800139c:	4b01      	ldr	r3, [pc, #4]	; (80013a4 <CRC_GetCRC+0x8>)
 800139e:	6818      	ldr	r0, [r3, #0]
}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40023000 	.word	0x40023000

080013a8 <CRC_SetIDRegister>:
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 80013a8:	4b01      	ldr	r3, [pc, #4]	; (80013b0 <CRC_SetIDRegister+0x8>)
 80013aa:	7118      	strb	r0, [r3, #4]
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023000 	.word	0x40023000

080013b4 <CRC_GetIDRegister>:
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 80013b4:	4b01      	ldr	r3, [pc, #4]	; (80013bc <CRC_GetIDRegister+0x8>)
 80013b6:	7918      	ldrb	r0, [r3, #4]
}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023000 	.word	0x40023000

080013c0 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 80013c0:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 80013c2:	2101      	movs	r1, #1
 80013c4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80013c8:	f001 fb72 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
}
 80013cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 80013d0:	2100      	movs	r1, #0
 80013d2:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80013d6:	f001 bb6b 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>

080013da <DAC_Init>:
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013da:	f640 73fe 	movw	r3, #4094	; 0xffe
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 80013de:	b530      	push	{r4, r5, lr}
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80013e0:	4d08      	ldr	r5, [pc, #32]	; (8001404 <DAC_Init+0x2a>)
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013e2:	4083      	lsls	r3, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80013e4:	682a      	ldr	r2, [r5, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013e6:	ea22 0303 	bic.w	r3, r2, r3
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80013ea:	e891 0014 	ldmia.w	r1, {r2, r4}
 80013ee:	4314      	orrs	r4, r2
 80013f0:	688a      	ldr	r2, [r1, #8]
 80013f2:	4314      	orrs	r4, r2
 80013f4:	68ca      	ldr	r2, [r1, #12]
 80013f6:	4322      	orrs	r2, r4
 80013f8:	fa02 f000 	lsl.w	r0, r2, r0
 80013fc:	4318      	orrs	r0, r3
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80013fe:	6028      	str	r0, [r5, #0]
 8001400:	bd30      	pop	{r4, r5, pc}
 8001402:	bf00      	nop
 8001404:	40007400 	.word	0x40007400

08001408 <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8001408:	2300      	movs	r3, #0
 800140a:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 800140c:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 800140e:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8001410:	60c3      	str	r3, [r0, #12]
 8001412:	4770      	bx	lr

08001414 <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001414:	4a06      	ldr	r2, [pc, #24]	; (8001430 <DAC_Cmd+0x1c>)
 8001416:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001418:	b119      	cbz	r1, 8001422 <DAC_Cmd+0xe>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800141a:	6811      	ldr	r1, [r2, #0]
 800141c:	4083      	lsls	r3, r0
 800141e:	430b      	orrs	r3, r1
 8001420:	e003      	b.n	800142a <DAC_Cmd+0x16>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
 8001422:	6811      	ldr	r1, [r2, #0]
 8001424:	4083      	lsls	r3, r0
 8001426:	ea21 0303 	bic.w	r3, r1, r3
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40007400 	.word	0x40007400

08001434 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001434:	4a06      	ldr	r2, [pc, #24]	; (8001450 <DAC_DMACmd+0x1c>)
 8001436:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800143a:	b119      	cbz	r1, 8001444 <DAC_DMACmd+0x10>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 800143c:	6811      	ldr	r1, [r2, #0]
 800143e:	4083      	lsls	r3, r0
 8001440:	430b      	orrs	r3, r1
 8001442:	e003      	b.n	800144c <DAC_DMACmd+0x18>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
 8001444:	6811      	ldr	r1, [r2, #0]
 8001446:	4083      	lsls	r3, r0
 8001448:	ea21 0303 	bic.w	r3, r1, r3
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	4770      	bx	lr
 8001450:	40007400 	.word	0x40007400

08001454 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001454:	4a06      	ldr	r2, [pc, #24]	; (8001470 <DAC_SoftwareTriggerCmd+0x1c>)
 8001456:	0900      	lsrs	r0, r0, #4
 8001458:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800145a:	b119      	cbz	r1, 8001464 <DAC_SoftwareTriggerCmd+0x10>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 800145c:	6851      	ldr	r1, [r2, #4]
 800145e:	4083      	lsls	r3, r0
 8001460:	430b      	orrs	r3, r1
 8001462:	e003      	b.n	800146c <DAC_SoftwareTriggerCmd+0x18>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 8001464:	6851      	ldr	r1, [r2, #4]
 8001466:	4083      	lsls	r3, r0
 8001468:	ea21 0303 	bic.w	r3, r1, r3
 800146c:	6053      	str	r3, [r2, #4]
 800146e:	4770      	bx	lr
 8001470:	40007400 	.word	0x40007400

08001474 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <DAC_DualSoftwareTriggerCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
 8001476:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001478:	b110      	cbz	r0, 8001480 <DAC_DualSoftwareTriggerCmd+0xc>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
 800147a:	f042 0203 	orr.w	r2, r2, #3
 800147e:	e001      	b.n	8001484 <DAC_DualSoftwareTriggerCmd+0x10>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 8001480:	f022 0203 	bic.w	r2, r2, #3
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	4770      	bx	lr
 8001488:	40007400 	.word	0x40007400

0800148c <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <DAC_WaveGenerationCmd+0x18>)
 800148e:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001490:	b112      	cbz	r2, 8001498 <DAC_WaveGenerationCmd+0xc>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	4311      	orrs	r1, r2
 8001496:	e002      	b.n	800149e <DAC_WaveGenerationCmd+0x12>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	ea22 0101 	bic.w	r1, r2, r1
 800149e:	6019      	str	r1, [r3, #0]
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40007400 	.word	0x40007400

080014a8 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80014a8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <DAC_SetChannel1Data+0x1c>)
 80014b0:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80014b2:	9b01      	ldr	r3, [sp, #4]
 80014b4:	3308      	adds	r3, #8
 80014b6:	4418      	add	r0, r3
 80014b8:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80014ba:	9b01      	ldr	r3, [sp, #4]
 80014bc:	6019      	str	r1, [r3, #0]
}
 80014be:	b002      	add	sp, #8
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40007400 	.word	0x40007400

080014c8 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 80014c8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <DAC_SetChannel2Data+0x1c>)
 80014d0:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 80014d2:	9b01      	ldr	r3, [sp, #4]
 80014d4:	3314      	adds	r3, #20
 80014d6:	4418      	add	r0, r3
 80014d8:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 80014da:	9b01      	ldr	r3, [sp, #4]
 80014dc:	6019      	str	r1, [r3, #0]
}
 80014de:	b002      	add	sp, #8
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40007400 	.word	0x40007400

080014e8 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 80014e8:	2808      	cmp	r0, #8
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 80014ec:	bf0c      	ite	eq
 80014ee:	ea42 2201 	orreq.w	r2, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 80014f2:	ea42 4201 	orrne.w	r2, r2, r1, lsl #16
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 80014f6:	50c2      	str	r2, [r0, r3]
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40007420 	.word	0x40007420

08001500 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 8001500:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <DAC_GetDataOutputValue+0x20>)
 8001508:	9301      	str	r3, [sp, #4]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 800150a:	9b01      	ldr	r3, [sp, #4]
 800150c:	332c      	adds	r3, #44	; 0x2c
 800150e:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 8001512:	9001      	str	r0, [sp, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8001514:	9b01      	ldr	r3, [sp, #4]
 8001516:	6818      	ldr	r0, [r3, #0]
}
 8001518:	b280      	uxth	r0, r0
 800151a:	b002      	add	sp, #8
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40007400 	.word	0x40007400

08001524 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001524:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001528:	6802      	ldr	r2, [r0, #0]
 800152a:	4013      	ands	r3, r2
 800152c:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8001532:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8001534:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8001536:	60c3      	str	r3, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8001538:	4b28      	ldr	r3, [pc, #160]	; (80015dc <DMA_DeInit+0xb8>)
 800153a:	4298      	cmp	r0, r3
 800153c:	d101      	bne.n	8001542 <DMA_DeInit+0x1e>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 800153e:	4a28      	ldr	r2, [pc, #160]	; (80015e0 <DMA_DeInit+0xbc>)
 8001540:	e027      	b.n	8001592 <DMA_DeInit+0x6e>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 8001542:	4b28      	ldr	r3, [pc, #160]	; (80015e4 <DMA_DeInit+0xc0>)
 8001544:	4298      	cmp	r0, r3
 8001546:	d101      	bne.n	800154c <DMA_DeInit+0x28>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8001548:	4a25      	ldr	r2, [pc, #148]	; (80015e0 <DMA_DeInit+0xbc>)
 800154a:	e02a      	b.n	80015a2 <DMA_DeInit+0x7e>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 800154c:	4b26      	ldr	r3, [pc, #152]	; (80015e8 <DMA_DeInit+0xc4>)
 800154e:	4298      	cmp	r0, r3
 8001550:	d101      	bne.n	8001556 <DMA_DeInit+0x32>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8001552:	4a23      	ldr	r2, [pc, #140]	; (80015e0 <DMA_DeInit+0xbc>)
 8001554:	e02d      	b.n	80015b2 <DMA_DeInit+0x8e>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 8001556:	4b25      	ldr	r3, [pc, #148]	; (80015ec <DMA_DeInit+0xc8>)
 8001558:	4298      	cmp	r0, r3
 800155a:	d101      	bne.n	8001560 <DMA_DeInit+0x3c>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 800155c:	4a20      	ldr	r2, [pc, #128]	; (80015e0 <DMA_DeInit+0xbc>)
 800155e:	e030      	b.n	80015c2 <DMA_DeInit+0x9e>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 8001560:	4b23      	ldr	r3, [pc, #140]	; (80015f0 <DMA_DeInit+0xcc>)
 8001562:	4298      	cmp	r0, r3
 8001564:	d101      	bne.n	800156a <DMA_DeInit+0x46>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8001566:	4a1e      	ldr	r2, [pc, #120]	; (80015e0 <DMA_DeInit+0xbc>)
 8001568:	e033      	b.n	80015d2 <DMA_DeInit+0xae>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 800156a:	4b22      	ldr	r3, [pc, #136]	; (80015f4 <DMA_DeInit+0xd0>)
 800156c:	4298      	cmp	r0, r3
 800156e:	d104      	bne.n	800157a <DMA_DeInit+0x56>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8001570:	4a1b      	ldr	r2, [pc, #108]	; (80015e0 <DMA_DeInit+0xbc>)
 8001572:	6853      	ldr	r3, [r2, #4]
 8001574:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001578:	e02e      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <DMA_DeInit+0xd4>)
 800157c:	4298      	cmp	r0, r3
 800157e:	d104      	bne.n	800158a <DMA_DeInit+0x66>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8001580:	4a17      	ldr	r2, [pc, #92]	; (80015e0 <DMA_DeInit+0xbc>)
 8001582:	6853      	ldr	r3, [r2, #4]
 8001584:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8001588:	e026      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <DMA_DeInit+0xd8>)
 800158c:	4298      	cmp	r0, r3
 800158e:	d104      	bne.n	800159a <DMA_DeInit+0x76>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8001590:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <DMA_DeInit+0xdc>)
 8001592:	6853      	ldr	r3, [r2, #4]
 8001594:	f043 030f 	orr.w	r3, r3, #15
 8001598:	e01e      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <DMA_DeInit+0xe0>)
 800159c:	4298      	cmp	r0, r3
 800159e:	d104      	bne.n	80015aa <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80015a0:	4a17      	ldr	r2, [pc, #92]	; (8001600 <DMA_DeInit+0xdc>)
 80015a2:	6853      	ldr	r3, [r2, #4]
 80015a4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80015a8:	e016      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 80015aa:	4b17      	ldr	r3, [pc, #92]	; (8001608 <DMA_DeInit+0xe4>)
 80015ac:	4298      	cmp	r0, r3
 80015ae:	d104      	bne.n	80015ba <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80015b0:	4a13      	ldr	r2, [pc, #76]	; (8001600 <DMA_DeInit+0xdc>)
 80015b2:	6853      	ldr	r3, [r2, #4]
 80015b4:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80015b8:	e00e      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 80015ba:	4b14      	ldr	r3, [pc, #80]	; (800160c <DMA_DeInit+0xe8>)
 80015bc:	4298      	cmp	r0, r3
 80015be:	d104      	bne.n	80015ca <DMA_DeInit+0xa6>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80015c0:	4a0f      	ldr	r2, [pc, #60]	; (8001600 <DMA_DeInit+0xdc>)
 80015c2:	6853      	ldr	r3, [r2, #4]
 80015c4:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80015c8:	e006      	b.n	80015d8 <DMA_DeInit+0xb4>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <DMA_DeInit+0xec>)
 80015cc:	4298      	cmp	r0, r3
 80015ce:	d104      	bne.n	80015da <DMA_DeInit+0xb6>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80015d0:	4a0b      	ldr	r2, [pc, #44]	; (8001600 <DMA_DeInit+0xdc>)
 80015d2:	6853      	ldr	r3, [r2, #4]
 80015d4:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80015d8:	6053      	str	r3, [r2, #4]
 80015da:	4770      	bx	lr
 80015dc:	40020008 	.word	0x40020008
 80015e0:	40020000 	.word	0x40020000
 80015e4:	4002001c 	.word	0x4002001c
 80015e8:	40020030 	.word	0x40020030
 80015ec:	40020044 	.word	0x40020044
 80015f0:	40020058 	.word	0x40020058
 80015f4:	4002006c 	.word	0x4002006c
 80015f8:	40020080 	.word	0x40020080
 80015fc:	40020408 	.word	0x40020408
 8001600:	40020400 	.word	0x40020400
 8001604:	4002041c 	.word	0x4002041c
 8001608:	40020430 	.word	0x40020430
 800160c:	40020444 	.word	0x40020444
 8001610:	40020458 	.word	0x40020458

08001614 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001614:	6a0a      	ldr	r2, [r1, #32]
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001616:	b510      	push	{r4, lr}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001618:	688c      	ldr	r4, [r1, #8]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800161a:	6803      	ldr	r3, [r0, #0]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800161c:	4314      	orrs	r4, r2
 800161e:	690a      	ldr	r2, [r1, #16]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8001620:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001624:	4314      	orrs	r4, r2
 8001626:	694a      	ldr	r2, [r1, #20]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8001628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800162c:	4314      	orrs	r4, r2
 800162e:	698a      	ldr	r2, [r1, #24]
 8001630:	4314      	orrs	r4, r2
 8001632:	69ca      	ldr	r2, [r1, #28]
 8001634:	4314      	orrs	r4, r2
 8001636:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001638:	4314      	orrs	r4, r2
 800163a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800163c:	4322      	orrs	r2, r4
 800163e:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8001640:	6003      	str	r3, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8001642:	68cb      	ldr	r3, [r1, #12]
 8001644:	6043      	str	r3, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001646:	680b      	ldr	r3, [r1, #0]
 8001648:	6083      	str	r3, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800164a:	684b      	ldr	r3, [r1, #4]
 800164c:	60c3      	str	r3, [r0, #12]
 800164e:	bd10      	pop	{r4, pc}

08001650 <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8001654:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8001656:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8001658:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800165a:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 800165c:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800165e:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001660:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8001662:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001664:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8001666:	6283      	str	r3, [r0, #40]	; 0x28
 8001668:	4770      	bx	lr

0800166a <DMA_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800166a:	b119      	cbz	r1, 8001674 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 800166c:	6803      	ldr	r3, [r0, #0]
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	e003      	b.n	800167c <DMA_Cmd+0x12>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001674:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001678:	6802      	ldr	r2, [r0, #0]
 800167a:	4013      	ands	r3, r2
 800167c:	6003      	str	r3, [r0, #0]
 800167e:	4770      	bx	lr

08001680 <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8001680:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001682:	b10a      	cbz	r2, 8001688 <DMA_ITConfig+0x8>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8001684:	4319      	orrs	r1, r3
 8001686:	e001      	b.n	800168c <DMA_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8001688:	ea23 0101 	bic.w	r1, r3, r1
 800168c:	6001      	str	r1, [r0, #0]
 800168e:	4770      	bx	lr

08001690 <DMA_SetCurrDataCounter>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8001690:	6041      	str	r1, [r0, #4]
 8001692:	4770      	bx	lr

08001694 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8001694:	6840      	ldr	r0, [r0, #4]
}
 8001696:	b280      	uxth	r0, r0
 8001698:	4770      	bx	lr

0800169a <DMA_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 800169a:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 800169c:	bf4c      	ite	mi
 800169e:	4b04      	ldrmi	r3, [pc, #16]	; (80016b0 <DMA_GetITStatus+0x16>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 80016a0:	4b04      	ldrpl	r3, [pc, #16]	; (80016b4 <DMA_GetITStatus+0x1a>)
 80016a2:	681b      	ldr	r3, [r3, #0]
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 80016a4:	4203      	tst	r3, r0
}
 80016a6:	bf14      	ite	ne
 80016a8:	2001      	movne	r0, #1
 80016aa:	2000      	moveq	r0, #0
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40020400 	.word	0x40020400
 80016b4:	40020000 	.word	0x40020000

080016b8 <DMA_GetFlagStatus>:
 80016b8:	f7ff bfef 	b.w	800169a <DMA_GetITStatus>

080016bc <DMA_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 80016bc:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 80016be:	bf4c      	ite	mi
 80016c0:	4b01      	ldrmi	r3, [pc, #4]	; (80016c8 <DMA_ClearITPendingBit+0xc>)
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 80016c2:	4b02      	ldrpl	r3, [pc, #8]	; (80016cc <DMA_ClearITPendingBit+0x10>)
 80016c4:	6058      	str	r0, [r3, #4]
 80016c6:	4770      	bx	lr
 80016c8:	40020400 	.word	0x40020400
 80016cc:	40020000 	.word	0x40020000

080016d0 <DMA_ClearFlag>:
 80016d0:	f7ff bff4 	b.w	80016bc <DMA_ClearITPendingBit>

080016d4 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80016d4:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <EXTI_DeInit+0x14>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80016da:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 80016dc:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 80016de:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
 80016e0:	4a02      	ldr	r2, [pc, #8]	; (80016ec <EXTI_DeInit+0x18>)
 80016e2:	615a      	str	r2, [r3, #20]
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40010400 	.word	0x40010400
 80016ec:	000fffff 	.word	0x000fffff

080016f0 <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80016f0:	7982      	ldrb	r2, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80016f2:	b570      	push	{r4, r5, r6, lr}
 80016f4:	6801      	ldr	r1, [r0, #0]
 80016f6:	7903      	ldrb	r3, [r0, #4]
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80016f8:	b342      	cbz	r2, 800174c <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80016fa:	43ce      	mvns	r6, r1
 80016fc:	4a18      	ldr	r2, [pc, #96]	; (8001760 <EXTI_Init+0x70>)
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80016fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001702:	6815      	ldr	r5, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001704:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001708:	4035      	ands	r5, r6
 800170a:	6015      	str	r5, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800170c:	6854      	ldr	r4, [r2, #4]
 800170e:	4034      	ands	r4, r6
 8001710:	6054      	str	r4, [r2, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001712:	681c      	ldr	r4, [r3, #0]
 8001714:	4321      	orrs	r1, r4
 8001716:	6019      	str	r1, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001718:	6801      	ldr	r1, [r0, #0]
 800171a:	6894      	ldr	r4, [r2, #8]
 800171c:	43cd      	mvns	r5, r1
 800171e:	402c      	ands	r4, r5
 8001720:	6094      	str	r4, [r2, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001722:	68d3      	ldr	r3, [r2, #12]
 8001724:	402b      	ands	r3, r5
 8001726:	60d3      	str	r3, [r2, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001728:	7943      	ldrb	r3, [r0, #5]
 800172a:	2b10      	cmp	r3, #16
 800172c:	d106      	bne.n	800173c <EXTI_Init+0x4c>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800172e:	6893      	ldr	r3, [r2, #8]
 8001730:	430b      	orrs	r3, r1
 8001732:	6093      	str	r3, [r2, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001734:	68d3      	ldr	r3, [r2, #12]
 8001736:	4319      	orrs	r1, r3
 8001738:	60d1      	str	r1, [r2, #12]
 800173a:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800173c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001740:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	4311      	orrs	r1, r2
 8001748:	6019      	str	r1, [r3, #0]
 800174a:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800174c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001750:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	ea22 0201 	bic.w	r2, r2, r1
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	bd70      	pop	{r4, r5, r6, pc}
 800175e:	bf00      	nop
 8001760:	40010400 	.word	0x40010400

08001764 <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001764:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001766:	220c      	movs	r2, #12
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001768:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800176a:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 800176c:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800176e:	7183      	strb	r3, [r0, #6]
 8001770:	4770      	bx	lr

08001772 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8001772:	4a02      	ldr	r2, [pc, #8]	; (800177c <EXTI_GenerateSWInterrupt+0xa>)
 8001774:	6913      	ldr	r3, [r2, #16]
 8001776:	4318      	orrs	r0, r3
 8001778:	6110      	str	r0, [r2, #16]
 800177a:	4770      	bx	lr
 800177c:	40010400 	.word	0x40010400

08001780 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <EXTI_GetFlagStatus+0x10>)
 8001782:	695b      	ldr	r3, [r3, #20]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8001784:	4203      	tst	r3, r0
}
 8001786:	bf14      	ite	ne
 8001788:	2001      	movne	r0, #1
 800178a:	2000      	moveq	r0, #0
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40010400 	.word	0x40010400

08001794 <EXTI_ClearFlag>:
 8001794:	4b01      	ldr	r3, [pc, #4]	; (800179c <EXTI_ClearFlag+0x8>)
 8001796:	6158      	str	r0, [r3, #20]
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40010400 	.word	0x40010400

080017a0 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80017a0:	4b05      	ldr	r3, [pc, #20]	; (80017b8 <EXTI_GetITStatus+0x18>)
 80017a2:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	4003      	ands	r3, r0
 80017a8:	d004      	beq.n	80017b4 <EXTI_GetITStatus+0x14>
  {
    bitstatus = SET;
 80017aa:	4202      	tst	r2, r0
 80017ac:	bf14      	ite	ne
 80017ae:	2001      	movne	r0, #1
 80017b0:	2000      	moveq	r0, #0
 80017b2:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 80017b4:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 80017b6:	4770      	bx	lr
 80017b8:	40010400 	.word	0x40010400

080017bc <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80017bc:	4b01      	ldr	r3, [pc, #4]	; (80017c4 <EXTI_ClearITPendingBit+0x8>)
 80017be:	6158      	str	r0, [r3, #20]
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40010400 	.word	0x40010400

080017c8 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80017c8:	4a03      	ldr	r2, [pc, #12]	; (80017d8 <FLASH_SetLatency+0x10>)
 80017ca:	6813      	ldr	r3, [r2, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80017cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
  tmpreg |= FLASH_Latency;
 80017d0:	4318      	orrs	r0, r3
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80017d2:	6010      	str	r0, [r2, #0]
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40022000 	.word	0x40022000

080017dc <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80017dc:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <FLASH_HalfCycleAccessCmd+0x14>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	f022 0208 	bic.w	r2, r2, #8
 80017e4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4310      	orrs	r0, r2
 80017ea:	6018      	str	r0, [r3, #0]
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40022000 	.word	0x40022000

080017f4 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80017f4:	4b04      	ldr	r3, [pc, #16]	; (8001808 <FLASH_PrefetchBufferCmd+0x14>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	f022 0210 	bic.w	r2, r2, #16
 80017fc:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4310      	orrs	r0, r2
 8001802:	6018      	str	r0, [r3, #0]
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40022000 	.word	0x40022000

0800180c <FLASH_UnlockBank1>:
  * @retval None
  */
void FLASH_UnlockBank1(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <FLASH_UnlockBank1+0x10>)
 800180e:	4a04      	ldr	r2, [pc, #16]	; (8001820 <FLASH_UnlockBank1+0x14>)
 8001810:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001812:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40022000 	.word	0x40022000
 8001820:	45670123 	.word	0x45670123

08001824 <FLASH_Unlock>:
 8001824:	f7ff bff2 	b.w	800180c <FLASH_UnlockBank1>

08001828 <FLASH_LockBank1>:
  * @retval None
  */
void FLASH_LockBank1(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8001828:	4a02      	ldr	r2, [pc, #8]	; (8001834 <FLASH_LockBank1+0xc>)
 800182a:	6913      	ldr	r3, [r2, #16]
 800182c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001830:	6113      	str	r3, [r2, #16]
 8001832:	4770      	bx	lr
 8001834:	40022000 	.word	0x40022000

08001838 <FLASH_Lock>:
 8001838:	f7ff bff6 	b.w	8001828 <FLASH_LockBank1>

0800183c <FLASH_GetUserOptionByte>:
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 800183c:	4b01      	ldr	r3, [pc, #4]	; (8001844 <FLASH_GetUserOptionByte+0x8>)
 800183e:	69d8      	ldr	r0, [r3, #28]
}
 8001840:	0880      	lsrs	r0, r0, #2
 8001842:	4770      	bx	lr
 8001844:	40022000 	.word	0x40022000

08001848 <FLASH_GetWriteProtectionOptionByte>:
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8001848:	4b01      	ldr	r3, [pc, #4]	; (8001850 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800184a:	6a18      	ldr	r0, [r3, #32]
}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40022000 	.word	0x40022000

08001854 <FLASH_GetReadOutProtectionStatus>:
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8001854:	4b02      	ldr	r3, [pc, #8]	; (8001860 <FLASH_GetReadOutProtectionStatus+0xc>)
 8001856:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8001858:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40022000 	.word	0x40022000

08001864 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8001864:	4b02      	ldr	r3, [pc, #8]	; (8001870 <FLASH_GetPrefetchBufferStatus+0xc>)
 8001866:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8001868:	f3c0 1040 	ubfx	r0, r0, #5, #1
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40022000 	.word	0x40022000

08001874 <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8001876:	691a      	ldr	r2, [r3, #16]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8001878:	b109      	cbz	r1, 800187e <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800187a:	4310      	orrs	r0, r2
 800187c:	e001      	b.n	8001882 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 800187e:	ea22 0000 	bic.w	r0, r2, r0
 8001882:	6118      	str	r0, [r3, #16]
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40022000 	.word	0x40022000

0800188c <FLASH_GetFlagStatus>:
    }
  }
#else
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800188c:	2801      	cmp	r0, #1
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <FLASH_GetFlagStatus+0x1c>)
 8001890:	d103      	bne.n	800189a <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8001892:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8001894:	f000 0001 	and.w	r0, r0, #1
 8001898:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 800189a:	68db      	ldr	r3, [r3, #12]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800189c:	4218      	tst	r0, r3
 800189e:	bf14      	ite	ne
 80018a0:	2001      	movne	r0, #1
 80018a2:	2000      	moveq	r0, #0
  }
#endif /* STM32F10X_XL */

  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	40022000 	.word	0x40022000

080018ac <FLASH_ClearFlag>:
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80018ac:	4b01      	ldr	r3, [pc, #4]	; (80018b4 <FLASH_ClearFlag+0x8>)
 80018ae:	60d8      	str	r0, [r3, #12]
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40022000 	.word	0x40022000

080018b8 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <FLASH_GetStatus+0x24>)
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	07d1      	lsls	r1, r2, #31
 80018be:	d409      	bmi.n	80018d4 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	0752      	lsls	r2, r2, #29
 80018c4:	d408      	bmi.n	80018d8 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80018cc:	bf14      	ite	ne
 80018ce:	2003      	movne	r0, #3
 80018d0:	2004      	moveq	r0, #4
 80018d2:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80018d4:	2001      	movs	r0, #1
 80018d6:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 80018d8:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80018da:	4770      	bx	lr
 80018dc:	40022000 	.word	0x40022000

080018e0 <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80018e0:	4b08      	ldr	r3, [pc, #32]	; (8001904 <FLASH_GetBank1Status+0x24>)
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	07d1      	lsls	r1, r2, #31
 80018e6:	d409      	bmi.n	80018fc <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80018e8:	68da      	ldr	r2, [r3, #12]
 80018ea:	0752      	lsls	r2, r2, #29
 80018ec:	d408      	bmi.n	8001900 <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80018f4:	bf14      	ite	ne
 80018f6:	2003      	movne	r0, #3
 80018f8:	2004      	moveq	r0, #4
 80018fa:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80018fc:	2001      	movs	r0, #1
 80018fe:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 8001900:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8001902:	4770      	bx	lr
 8001904:	40022000 	.word	0x40022000

08001908 <FLASH_WaitForLastBank1Operation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout)
{ 
 8001908:	b510      	push	{r4, lr}
 800190a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 800190c:	f7ff ffe8 	bl	80018e0 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 8001910:	2801      	cmp	r0, #1
 8001912:	d106      	bne.n	8001922 <FLASH_WaitForLastBank1Operation+0x1a>
 8001914:	b11c      	cbz	r4, 800191e <FLASH_WaitForLastBank1Operation+0x16>
  {
    status = FLASH_GetBank1Status();
 8001916:	f7ff ffe3 	bl	80018e0 <FLASH_GetBank1Status>
    Timeout--;
 800191a:	3c01      	subs	r4, #1
 800191c:	e7f8      	b.n	8001910 <FLASH_WaitForLastBank1Operation+0x8>
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 800191e:	2005      	movs	r0, #5
 8001920:	bd10      	pop	{r4, pc}
 8001922:	2c00      	cmp	r4, #0
 8001924:	bf08      	it	eq
 8001926:	2005      	moveq	r0, #5
  }
  /* Return the operation status */
  return status;
}
 8001928:	bd10      	pop	{r4, pc}

0800192a <FLASH_EraseAllBank1Pages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllBank1Pages(void)
{
 800192a:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 800192c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001930:	f7ff ffea 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001934:	2804      	cmp	r0, #4
 8001936:	d111      	bne.n	800195c <FLASH_EraseAllBank1Pages+0x32>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8001938:	4c09      	ldr	r4, [pc, #36]	; (8001960 <FLASH_EraseAllBank1Pages+0x36>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 800193a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800193e:	6923      	ldr	r3, [r4, #16]
 8001940:	f043 0304 	orr.w	r3, r3, #4
 8001944:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8001946:	6923      	ldr	r3, [r4, #16]
 8001948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800194c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 800194e:	f7ff ffdb 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 8001952:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 8001956:	6922      	ldr	r2, [r4, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	6123      	str	r3, [r4, #16]
  }    
  /* Return the Erase Status */
  return status;
}
 800195c:	bd10      	pop	{r4, pc}
 800195e:	bf00      	nop
 8001960:	40022000 	.word	0x40022000

08001964 <FLASH_EraseAllPages>:
 8001964:	f7ff bfe1 	b.w	800192a <FLASH_EraseAllBank1Pages>

08001968 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8001968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800196a:	4d13      	ldr	r5, [pc, #76]	; (80019b8 <FLASH_UserOptionByteConfig+0x50>)
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <FLASH_UserOptionByteConfig+0x54>)
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 800196e:	4604      	mov	r4, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8001970:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8001972:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001976:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001978:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 800197c:	460f      	mov	r7, r1
 800197e:	4616      	mov	r6, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001980:	f7ff ffc2 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001984:	2804      	cmp	r0, #4
 8001986:	d116      	bne.n	80019b6 <FLASH_UserOptionByteConfig+0x4e>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001988:	692b      	ldr	r3, [r5, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 800198a:	f044 04f8 	orr.w	r4, r4, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800198e:	f043 0310 	orr.w	r3, r3, #16
 8001992:	612b      	str	r3, [r5, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8001994:	ea47 0104 	orr.w	r1, r7, r4
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <FLASH_UserOptionByteConfig+0x58>)
 800199a:	ea46 0201 	orr.w	r2, r6, r1
 800199e:	805a      	strh	r2, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80019a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019a4:	f7ff ffb0 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    if(status != FLASH_TIMEOUT)
 80019a8:	2805      	cmp	r0, #5
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80019aa:	bf1f      	itttt	ne
 80019ac:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80019b0:	692a      	ldrne	r2, [r5, #16]
 80019b2:	4013      	andne	r3, r2
 80019b4:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 80019b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b8:	40022000 	.word	0x40022000
 80019bc:	45670123 	.word	0x45670123
 80019c0:	1ffff800 	.word	0x1ffff800

080019c4 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80019c4:	b538      	push	{r3, r4, r5, lr}
 80019c6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80019c8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80019cc:	f7ff ff9c 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  if(status == FLASH_COMPLETE)
 80019d0:	2804      	cmp	r0, #4
 80019d2:	d136      	bne.n	8001a42 <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80019d4:	4c1b      	ldr	r4, [pc, #108]	; (8001a44 <FLASH_ReadOutProtection+0x80>)
 80019d6:	4b1c      	ldr	r3, [pc, #112]	; (8001a48 <FLASH_ReadOutProtection+0x84>)
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80019d8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80019dc:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80019de:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80019e2:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 80019e4:	6923      	ldr	r3, [r4, #16]
 80019e6:	f043 0320 	orr.w	r3, r3, #32
 80019ea:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80019ec:	6923      	ldr	r3, [r4, #16]
 80019ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019f2:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80019f4:	f7ff ff88 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    if(status == FLASH_COMPLETE)
 80019f8:	2804      	cmp	r0, #4
 80019fa:	d11b      	bne.n	8001a34 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80019fc:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8001a00:	6922      	ldr	r2, [r4, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8001a06:	6923      	ldr	r3, [r4, #16]
 8001a08:	f043 0310 	orr.w	r3, r3, #16
 8001a0c:	6123      	str	r3, [r4, #16]
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <FLASH_ReadOutProtection+0x88>)
      if(NewState != DISABLE)
 8001a10:	b10d      	cbz	r5, 8001a16 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8001a12:	2200      	movs	r2, #0
 8001a14:	e000      	b.n	8001a18 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8001a16:	22a5      	movs	r2, #165	; 0xa5
 8001a18:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8001a1a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001a1e:	f7ff ff73 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    
      if(status != FLASH_TIMEOUT)
 8001a22:	2805      	cmp	r0, #5
 8001a24:	d00d      	beq.n	8001a42 <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8001a26:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8001a2a:	4a06      	ldr	r2, [pc, #24]	; (8001a44 <FLASH_ReadOutProtection+0x80>)
 8001a2c:	6911      	ldr	r1, [r2, #16]
 8001a2e:	400b      	ands	r3, r1
 8001a30:	6113      	str	r3, [r2, #16]
 8001a32:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
 8001a34:	2805      	cmp	r0, #5
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8001a36:	bf1f      	itttt	ne
 8001a38:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8001a3c:	6922      	ldrne	r2, [r4, #16]
 8001a3e:	4013      	andne	r3, r2
 8001a40:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;       
}
 8001a42:	bd38      	pop	{r3, r4, r5, pc}
 8001a44:	40022000 	.word	0x40022000
 8001a48:	45670123 	.word	0x45670123
 8001a4c:	1ffff800 	.word	0x1ffff800

08001a50 <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8001a50:	b510      	push	{r4, lr}
 8001a52:	4604      	mov	r4, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a54:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a58:	f7ff ff56 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001a5c:	2804      	cmp	r0, #4
 8001a5e:	d143      	bne.n	8001ae8 <FLASH_EnableWriteProtection+0x98>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8001a60:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001a62:	4b22      	ldr	r3, [pc, #136]	; (8001aec <FLASH_EnableWriteProtection+0x9c>)
 8001a64:	4a22      	ldr	r2, [pc, #136]	; (8001af0 <FLASH_EnableWriteProtection+0xa0>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8001a66:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001a68:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001a6a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001a6e:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8001a70:	691a      	ldr	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 8001a72:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8001a74:	f042 0210 	orr.w	r2, r2, #16
 8001a78:	611a      	str	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 8001a7a:	d104      	bne.n	8001a86 <FLASH_EnableWriteProtection+0x36>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8001a7c:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8001a80:	2bff      	cmp	r3, #255	; 0xff
 8001a82:	d109      	bne.n	8001a98 <FLASH_EnableWriteProtection+0x48>
 8001a84:	e010      	b.n	8001aa8 <FLASH_EnableWriteProtection+0x58>
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8001a86:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8001a8c:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a8e:	f7ff ff3b 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8001a92:	2804      	cmp	r0, #4
 8001a94:	d120      	bne.n	8001ad8 <FLASH_EnableWriteProtection+0x88>
 8001a96:	e7f1      	b.n	8001a7c <FLASH_EnableWriteProtection+0x2c>
    {
      OB->WRP1 = WRP1_Data;
 8001a98:	4a16      	ldr	r2, [pc, #88]	; (8001af4 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a9a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8001a9e:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001aa0:	f7ff ff32 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8001aa4:	2804      	cmp	r0, #4
 8001aa6:	d117      	bne.n	8001ad8 <FLASH_EnableWriteProtection+0x88>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8001aa8:	f3c4 4307 	ubfx	r3, r4, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8001aac:	2bff      	cmp	r3, #255	; 0xff
 8001aae:	d007      	beq.n	8001ac0 <FLASH_EnableWriteProtection+0x70>
    {
      OB->WRP2 = WRP2_Data;
 8001ab0:	4a10      	ldr	r2, [pc, #64]	; (8001af4 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ab2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8001ab6:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ab8:	f7ff ff26 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8001abc:	2804      	cmp	r0, #4
 8001abe:	d10b      	bne.n	8001ad8 <FLASH_EnableWriteProtection+0x88>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8001ac0:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8001ac2:	2cff      	cmp	r4, #255	; 0xff
 8001ac4:	d101      	bne.n	8001aca <FLASH_EnableWriteProtection+0x7a>
 8001ac6:	2004      	movs	r0, #4
 8001ac8:	e008      	b.n	8001adc <FLASH_EnableWriteProtection+0x8c>
    {
      OB->WRP3 = WRP3_Data;
 8001aca:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <FLASH_EnableWriteProtection+0xa4>)
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8001acc:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8001ace:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ad0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ad4:	f7ff ff18 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    }
          
    if(status != FLASH_TIMEOUT)
 8001ad8:	2805      	cmp	r0, #5
 8001ada:	d005      	beq.n	8001ae8 <FLASH_EnableWriteProtection+0x98>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8001adc:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8001ae0:	4a02      	ldr	r2, [pc, #8]	; (8001aec <FLASH_EnableWriteProtection+0x9c>)
 8001ae2:	6911      	ldr	r1, [r2, #16]
 8001ae4:	400b      	ands	r3, r1
 8001ae6:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8001ae8:	bd10      	pop	{r4, pc}
 8001aea:	bf00      	nop
 8001aec:	40022000 	.word	0x40022000
 8001af0:	45670123 	.word	0x45670123
 8001af4:	1ffff800 	.word	0x1ffff800

08001af8 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8001af8:	b570      	push	{r4, r5, r6, lr}
 8001afa:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001afc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8001b00:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b02:	f7ff ff01 	bl	8001908 <FLASH_WaitForLastBank1Operation>

  if(status == FLASH_COMPLETE)
 8001b06:	2804      	cmp	r0, #4
 8001b08:	d116      	bne.n	8001b38 <FLASH_ProgramOptionByteData+0x40>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001b0a:	4c0c      	ldr	r4, [pc, #48]	; (8001b3c <FLASH_ProgramOptionByteData+0x44>)
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <FLASH_ProgramOptionByteData+0x48>)
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(__IO uint16_t*)Address = Data;
 8001b0e:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001b10:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001b12:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001b16:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001b18:	6923      	ldr	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b1a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001b1e:	f043 0310 	orr.w	r3, r3, #16
 8001b22:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8001b24:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b26:	f7ff feef 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    if(status != FLASH_TIMEOUT)
 8001b2a:	2805      	cmp	r0, #5
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8001b2c:	bf1f      	itttt	ne
 8001b2e:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8001b32:	6922      	ldrne	r2, [r4, #16]
 8001b34:	4013      	andne	r3, r2
 8001b36:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Option Byte Data Program Status */
  return status;
}
 8001b38:	bd70      	pop	{r4, r5, r6, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000
 8001b40:	45670123 	.word	0x45670123

08001b44 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001b44:	b570      	push	{r4, r5, r6, lr}
 8001b46:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b48:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001b4c:	460e      	mov	r6, r1
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b4e:	f7ff fedb 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001b52:	2804      	cmp	r0, #4
 8001b54:	d10e      	bne.n	8001b74 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001b56:	4c08      	ldr	r4, [pc, #32]	; (8001b78 <FLASH_ProgramHalfWord+0x34>)
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b58:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001b5c:	6923      	ldr	r3, [r4, #16]
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = Data;
 8001b64:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b66:	f7ff fecf 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8001b6a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001b6e:	6922      	ldr	r2, [r4, #16]
 8001b70:	4013      	ands	r3, r2
 8001b72:	6123      	str	r3, [r4, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
}
 8001b74:	bd70      	pop	{r4, r5, r6, pc}
 8001b76:	bf00      	nop
 8001b78:	40022000 	.word	0x40022000

08001b7c <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 8001b7e:	2300      	movs	r3, #0
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b80:	4606      	mov	r6, r0
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b82:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b86:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 8001b88:	9301      	str	r3, [sp, #4]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b8a:	f7ff febd 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001b8e:	2804      	cmp	r0, #4
 8001b90:	d11a      	bne.n	8001bc8 <FLASH_ProgramWord+0x4c>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001b92:	4c0e      	ldr	r4, [pc, #56]	; (8001bcc <FLASH_ProgramWord+0x50>)
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b94:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001b98:	6923      	ldr	r3, [r4, #16]
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8001ba0:	b2ab      	uxth	r3, r5
 8001ba2:	8033      	strh	r3, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ba4:	f7ff feb0 	bl	8001908 <FLASH_WaitForLastBank1Operation>
 
    if(status == FLASH_COMPLETE)
 8001ba8:	2804      	cmp	r0, #4
 8001baa:	d108      	bne.n	8001bbe <FLASH_ProgramWord+0x42>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8001bac:	3602      	adds	r6, #2
 8001bae:	9601      	str	r6, [sp, #4]

      *(__IO uint16_t*) tmp = Data >> 16;
 8001bb0:	9b01      	ldr	r3, [sp, #4]
 8001bb2:	0c2d      	lsrs	r5, r5, #16
 8001bb4:	801d      	strh	r5, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001bb6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bba:	f7ff fea5 	bl	8001908 <FLASH_WaitForLastBank1Operation>
      FLASH->CR &= CR_PG_Reset;
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8001bbe:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001bc2:	6922      	ldr	r2, [r4, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	6123      	str	r3, [r4, #16]
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
}
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd70      	pop	{r4, r5, r6, pc}
 8001bcc:	40022000 	.word	0x40022000

08001bd0 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8001bd0:	b538      	push	{r3, r4, r5, lr}
  uint16_t rdptmp = RDP_Key;

  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 8001bd2:	f7ff fe3f 	bl	8001854 <FLASH_GetReadOutProtectionStatus>
  {
    rdptmp = 0x00;  
 8001bd6:	2800      	cmp	r0, #0
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001bd8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
  {
    rdptmp = 0x00;  
 8001bdc:	bf0c      	ite	eq
 8001bde:	25a5      	moveq	r5, #165	; 0xa5
 8001be0:	2500      	movne	r5, #0
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001be2:	f7ff fe91 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  if(status == FLASH_COMPLETE)
 8001be6:	2804      	cmp	r0, #4
 8001be8:	d129      	bne.n	8001c3e <FLASH_EraseOptionBytes+0x6e>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001bea:	4c15      	ldr	r4, [pc, #84]	; (8001c40 <FLASH_EraseOptionBytes+0x70>)
 8001bec:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <FLASH_EraseOptionBytes+0x74>)
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001bee:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001bf2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001bf4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001bf8:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8001bfa:	6923      	ldr	r3, [r4, #16]
 8001bfc:	f043 0320 	orr.w	r3, r3, #32
 8001c00:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8001c02:	6923      	ldr	r3, [r4, #16]
 8001c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c08:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c0a:	f7ff fe7d 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    
    if(status == FLASH_COMPLETE)
 8001c0e:	2804      	cmp	r0, #4
 8001c10:	d10e      	bne.n	8001c30 <FLASH_EraseOptionBytes+0x60>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8001c12:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8001c16:	6922      	ldr	r2, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001c18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8001c20:	6923      	ldr	r3, [r4, #16]
 8001c22:	f043 0310 	orr.w	r3, r3, #16
 8001c26:	6123      	str	r3, [r4, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 8001c28:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <FLASH_EraseOptionBytes+0x78>)
 8001c2a:	801d      	strh	r5, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001c2c:	f7ff fe6c 	bl	8001908 <FLASH_WaitForLastBank1Operation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8001c30:	2805      	cmp	r0, #5
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8001c32:	bf1f      	itttt	ne
 8001c34:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8001c38:	6922      	ldrne	r2, [r4, #16]
 8001c3a:	4013      	andne	r3, r2
 8001c3c:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8001c3e:	bd38      	pop	{r3, r4, r5, pc}
 8001c40:	40022000 	.word	0x40022000
 8001c44:	45670123 	.word	0x45670123
 8001c48:	1ffff800 	.word	0x1ffff800

08001c4c <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8001c4c:	b538      	push	{r3, r4, r5, lr}
 8001c4e:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c50:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001c54:	f7ff fe58 	bl	8001908 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001c58:	2804      	cmp	r0, #4
 8001c5a:	d112      	bne.n	8001c82 <FLASH_ErasePage+0x36>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001c5c:	4c09      	ldr	r4, [pc, #36]	; (8001c84 <FLASH_ErasePage+0x38>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c5e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001c62:	6923      	ldr	r3, [r4, #16]
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8001c6a:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001c6c:	6923      	ldr	r3, [r4, #16]
 8001c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c72:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c74:	f7ff fe48 	bl	8001908 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8001c78:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8001c7c:	6922      	ldr	r2, [r4, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	6123      	str	r3, [r4, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
}
 8001c82:	bd38      	pop	{r3, r4, r5, pc}
 8001c84:	40022000 	.word	0x40022000

08001c88 <FLASH_WaitForLastOperation>:
 8001c88:	f7ff be3e 	b.w	8001908 <FLASH_WaitForLastBank1Operation>

08001c8c <FSMC_NORSRAMDeInit>:
  *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8001c8c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8001c90:	b918      	cbnz	r0, 8001c9a <FSMC_NORSRAMDeInit+0xe>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8001c92:	f243 02db 	movw	r2, #12507	; 0x30db
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e003      	b.n	8001ca2 <FSMC_NORSRAMDeInit+0x16>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8001c9a:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001c9e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8001ca2:	0080      	lsls	r0, r0, #2
 8001ca4:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8001ca8:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8001cac:	6043      	str	r3, [r0, #4]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8001cae:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8001cb2:	4770      	bx	lr

08001cb4 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8001cb4:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8001cb6:	bf0c      	ite	eq
 8001cb8:	4b05      	ldreq	r3, [pc, #20]	; (8001cd0 <FSMC_NANDDeInit+0x1c>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8001cba:	4b06      	ldrne	r3, [pc, #24]	; (8001cd4 <FSMC_NANDDeInit+0x20>)
 8001cbc:	2240      	movs	r2, #64	; 0x40
 8001cbe:	2118      	movs	r1, #24
 8001cc0:	6019      	str	r1, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8001cc2:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8001cc4:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8001cc8:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8001cca:	60da      	str	r2, [r3, #12]
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	a0000060 	.word	0xa0000060
 8001cd4:	a0000080 	.word	0xa0000080

08001cd8 <FSMC_PCCARDDeInit>:
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <FSMC_PCCARDDeInit+0x18>)
 8001cda:	2218      	movs	r2, #24
 8001cdc:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8001cde:	2200      	movs	r2, #0
 8001ce0:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8001ce2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8001ce6:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8001ce8:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8001cea:	611a      	str	r2, [r3, #16]
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	a00000a0 	.word	0xa00000a0

08001cf4 <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8001cf4:	6881      	ldr	r1, [r0, #8]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001cf6:	6843      	ldr	r3, [r0, #4]
  *         structure that contains the configuration information for 
  *        the FSMC NOR/SRAM specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8001cf8:	b530      	push	{r4, r5, lr}
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001cfa:	ea41 0203 	orr.w	r2, r1, r3
 8001cfe:	68c3      	ldr	r3, [r0, #12]
 8001d00:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001d02:	431a      	orrs	r2, r3
 8001d04:	6903      	ldr	r3, [r0, #16]
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8001d06:	2908      	cmp	r1, #8
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d08:	ea42 0203 	orr.w	r2, r2, r3
 8001d0c:	6943      	ldr	r3, [r0, #20]
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8001d0e:	6b41      	ldr	r1, [r0, #52]	; 0x34
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d10:	ea42 0203 	orr.w	r2, r2, r3
 8001d14:	6983      	ldr	r3, [r0, #24]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d16:	680d      	ldr	r5, [r1, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d18:	ea42 0203 	orr.w	r2, r2, r3
 8001d1c:	69c3      	ldr	r3, [r0, #28]
 8001d1e:	ea42 0203 	orr.w	r2, r2, r3
 8001d22:	6a03      	ldr	r3, [r0, #32]
 8001d24:	ea42 0203 	orr.w	r2, r2, r3
 8001d28:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001d2a:	ea42 0203 	orr.w	r2, r2, r3
 8001d2e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d30:	ea43 0302 	orr.w	r3, r3, r2
 8001d34:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001d36:	ea43 0304 	orr.w	r3, r3, r4
 8001d3a:	ea43 0302 	orr.w	r3, r3, r2
 8001d3e:	6802      	ldr	r2, [r0, #0]
 8001d40:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001d44:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8001d48:	6013      	str	r3, [r2, #0]
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8001d4a:	bf02      	ittt	eq
 8001d4c:	6813      	ldreq	r3, [r2, #0]
 8001d4e:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
 8001d52:	6013      	streq	r3, [r2, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d54:	698b      	ldr	r3, [r1, #24]
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8001d56:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d5a:	ea43 0305 	orr.w	r3, r3, r5
 8001d5e:	684d      	ldr	r5, [r1, #4]
 8001d60:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8001d64:	688d      	ldr	r5, [r1, #8]
 8001d66:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001d6a:	68cd      	ldr	r5, [r1, #12]
 8001d6c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001d70:	690d      	ldr	r5, [r1, #16]
 8001d72:	6949      	ldr	r1, [r1, #20]
 8001d74:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
 8001d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8001d7c:	6053      	str	r3, [r2, #4]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8001d7e:	d110      	bne.n	8001da2 <FSMC_NORSRAMInit+0xae>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8001d80:	6b81      	ldr	r1, [r0, #56]	; 0x38
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8001d82:	6808      	ldr	r0, [r1, #0]
 8001d84:	698b      	ldr	r3, [r1, #24]
 8001d86:	4303      	orrs	r3, r0
 8001d88:	6848      	ldr	r0, [r1, #4]
 8001d8a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8001d8e:	6888      	ldr	r0, [r1, #8]
 8001d90:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001d94:	6908      	ldr	r0, [r1, #16]
 8001d96:	6949      	ldr	r1, [r1, #20]
 8001d98:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
 8001d9c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001da0:	e001      	b.n	8001da6 <FSMC_NORSRAMInit+0xb2>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8001da2:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8001da6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8001daa:	bd30      	pop	{r4, r5, pc}

08001dac <FSMC_NANDInit>:
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dac:	6842      	ldr	r2, [r0, #4]
 8001dae:	6883      	ldr	r3, [r0, #8]
  *         structure that contains the configuration information for the FSMC 
  *         NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8001db0:	b530      	push	{r4, r5, lr}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001db2:	4313      	orrs	r3, r2
 8001db4:	68c2      	ldr	r2, [r0, #12]
 8001db6:	f043 0308 	orr.w	r3, r3, #8
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	6903      	ldr	r3, [r0, #16]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dbe:	69c4      	ldr	r4, [r0, #28]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	6942      	ldr	r2, [r0, #20]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dc4:	6861      	ldr	r1, [r4, #4]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dc6:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8001dca:	6982      	ldr	r2, [r0, #24]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001dcc:	6a05      	ldr	r5, [r0, #32]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dce:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dd2:	68a2      	ldr	r2, [r4, #8]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8001dd4:	6800      	ldr	r0, [r0, #0]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dd6:	0412      	lsls	r2, r2, #16
 8001dd8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001ddc:	6821      	ldr	r1, [r4, #0]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8001dde:	2810      	cmp	r0, #16
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001de0:	ea42 0201 	orr.w	r2, r2, r1
 8001de4:	68e1      	ldr	r1, [r4, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001de6:	68ac      	ldr	r4, [r5, #8]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001de8:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001dec:	686a      	ldr	r2, [r5, #4]
 8001dee:	ea4f 4404 	mov.w	r4, r4, lsl #16
 8001df2:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 8001df6:	682a      	ldr	r2, [r5, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8001df8:	bf08      	it	eq
 8001dfa:	4806      	ldreq	r0, [pc, #24]	; (8001e14 <FSMC_NANDInit+0x68>)
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001dfc:	ea42 0204 	orr.w	r2, r2, r4
 8001e00:	68ec      	ldr	r4, [r5, #12]
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8001e02:	bf18      	it	ne
 8001e04:	4804      	ldrne	r0, [pc, #16]	; (8001e18 <FSMC_NANDInit+0x6c>)
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e06:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8001e0a:	6003      	str	r3, [r0, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8001e0c:	6081      	str	r1, [r0, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8001e0e:	60c2      	str	r2, [r0, #12]
 8001e10:	bd30      	pop	{r4, r5, pc}
 8001e12:	bf00      	nop
 8001e14:	a0000060 	.word	0xa0000060
 8001e18:	a0000080 	.word	0xa0000080

08001e1c <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8001e1c:	6803      	ldr	r3, [r0, #0]
 8001e1e:	6842      	ldr	r2, [r0, #4]
 8001e20:	f043 0310 	orr.w	r3, r3, #16
 8001e24:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8001e28:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8001e2a:	4915      	ldr	r1, [pc, #84]	; (8001e80 <FSMC_PCCARDInit+0x64>)
  *         structure that contains the configuration information for the FSMC 
  *         PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8001e2c:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8001e2e:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001e32:	68c4      	ldr	r4, [r0, #12]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8001e34:	600b      	str	r3, [r1, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e36:	68a2      	ldr	r2, [r4, #8]
 8001e38:	6863      	ldr	r3, [r4, #4]
 8001e3a:	0412      	lsls	r2, r2, #16
 8001e3c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e40:	6823      	ldr	r3, [r4, #0]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	68e2      	ldr	r2, [r4, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e46:	6904      	ldr	r4, [r0, #16]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e48:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001e4c:	608b      	str	r3, [r1, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e4e:	68a2      	ldr	r2, [r4, #8]
 8001e50:	6863      	ldr	r3, [r4, #4]
 8001e52:	0412      	lsls	r2, r2, #16
 8001e54:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e58:	6823      	ldr	r3, [r4, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8001e5a:	6940      	ldr	r0, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	68e2      	ldr	r2, [r4, #12]
 8001e60:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e64:	60cb      	str	r3, [r1, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e66:	6882      	ldr	r2, [r0, #8]
 8001e68:	6843      	ldr	r3, [r0, #4]
 8001e6a:	0412      	lsls	r2, r2, #16
 8001e6c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e70:	6803      	ldr	r3, [r0, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	68c2      	ldr	r2, [r0, #12]
 8001e76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8001e7a:	610b      	str	r3, [r1, #16]
 8001e7c:	bd10      	pop	{r4, pc}
 8001e7e:	bf00      	nop
 8001e80:	a00000a0 	.word	0xa00000a0

08001e84 <FSMC_NORSRAMStructInit>:
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8001e84:	2202      	movs	r2, #2
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8001e86:	b510      	push	{r4, lr}
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8001e88:	6042      	str	r2, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8001e8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e8e:	6242      	str	r2, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001e90:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8001e92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e96:	6282      	str	r2, [r0, #40]	; 0x28
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8001e98:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001e9a:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001e9c:	24ff      	movs	r4, #255	; 0xff
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8001e9e:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8001ea0:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8001ea2:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8001ea4:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8001ea6:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8001ea8:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8001eaa:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8001eac:	6203      	str	r3, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8001eae:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8001eb0:	6303      	str	r3, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001eb2:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8001eb4:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001eb6:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8001eb8:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8001eba:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8001ebc:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8001ebe:	618b      	str	r3, [r1, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001ec0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001ec2:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8001ec4:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001ec6:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8001ec8:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8001eca:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8001ecc:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8001ece:	618b      	str	r3, [r1, #24]
 8001ed0:	bd10      	pop	{r4, pc}

08001ed2 <FSMC_NANDStructInit>:
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	6003      	str	r3, [r0, #0]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ed6:	69c2      	ldr	r2, [r0, #28]
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	6043      	str	r3, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8001edc:	6083      	str	r3, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8001ede:	60c3      	str	r3, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8001ee0:	6103      	str	r3, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8001ee2:	6143      	str	r3, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8001ee4:	6183      	str	r3, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ee6:	23fc      	movs	r3, #252	; 0xfc
 8001ee8:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001eea:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001eec:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001eee:	60d3      	str	r3, [r2, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ef0:	6a02      	ldr	r2, [r0, #32]
 8001ef2:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001ef4:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001ef6:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8001ef8:	60d3      	str	r3, [r2, #12]
 8001efa:	4770      	bx	lr

08001efc <FSMC_PCCARDStructInit>:
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001efc:	68c2      	ldr	r2, [r0, #12]
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8001efe:	2300      	movs	r3, #0
 8001f00:	6003      	str	r3, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8001f02:	6043      	str	r3, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8001f04:	6083      	str	r3, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f06:	23fc      	movs	r3, #252	; 0xfc
 8001f08:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f0a:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f0c:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001f0e:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f10:	6902      	ldr	r2, [r0, #16]
 8001f12:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f14:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f16:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8001f18:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f1a:	6942      	ldr	r2, [r0, #20]
 8001f1c:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f1e:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f20:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001f22:	60d3      	str	r3, [r2, #12]
 8001f24:	4770      	bx	lr

08001f26 <FSMC_NORSRAMCmd>:
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8001f26:	0080      	lsls	r0, r0, #2
 8001f28:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f2c:	b119      	cbz	r1, 8001f36 <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 8001f2e:	6803      	ldr	r3, [r0, #0]
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	e002      	b.n	8001f3c <FSMC_NORSRAMCmd+0x16>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8001f36:	6802      	ldr	r2, [r0, #0]
 8001f38:	4b01      	ldr	r3, [pc, #4]	; (8001f40 <FSMC_NORSRAMCmd+0x1a>)
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	6003      	str	r3, [r0, #0]
 8001f3e:	4770      	bx	lr
 8001f40:	000ffffe 	.word	0x000ffffe

08001f44 <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f44:	b139      	cbz	r1, 8001f56 <FSMC_NANDCmd+0x12>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f46:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8001f48:	bf0c      	ite	eq
 8001f4a:	4a07      	ldreq	r2, [pc, #28]	; (8001f68 <FSMC_NANDCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 8001f4c:	4a07      	ldrne	r2, [pc, #28]	; (8001f6c <FSMC_NANDCmd+0x28>)
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	f043 0304 	orr.w	r3, r3, #4
 8001f54:	e006      	b.n	8001f64 <FSMC_NANDCmd+0x20>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f56:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 8001f58:	bf0c      	ite	eq
 8001f5a:	4a03      	ldreq	r2, [pc, #12]	; (8001f68 <FSMC_NANDCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 8001f5c:	4a03      	ldrne	r2, [pc, #12]	; (8001f6c <FSMC_NANDCmd+0x28>)
 8001f5e:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <FSMC_NANDCmd+0x2c>)
 8001f60:	6811      	ldr	r1, [r2, #0]
 8001f62:	400b      	ands	r3, r1
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4770      	bx	lr
 8001f68:	a0000060 	.word	0xa0000060
 8001f6c:	a0000080 	.word	0xa0000080
 8001f70:	000ffffb 	.word	0x000ffffb

08001f74 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <FSMC_PCCARDCmd+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f76:	b118      	cbz	r0, 8001f80 <FSMC_PCCARDCmd+0xc>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	f042 0204 	orr.w	r2, r2, #4
 8001f7e:	e002      	b.n	8001f86 <FSMC_PCCARDCmd+0x12>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8001f80:	6819      	ldr	r1, [r3, #0]
 8001f82:	4a03      	ldr	r2, [pc, #12]	; (8001f90 <FSMC_PCCARDCmd+0x1c>)
 8001f84:	400a      	ands	r2, r1
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	a00000a0 	.word	0xa00000a0
 8001f90:	000ffffb 	.word	0x000ffffb

08001f94 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f94:	b139      	cbz	r1, 8001fa6 <FSMC_NANDECCCmd+0x12>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f96:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 8001f98:	bf0c      	ite	eq
 8001f9a:	4a07      	ldreq	r2, [pc, #28]	; (8001fb8 <FSMC_NANDECCCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 8001f9c:	4a07      	ldrne	r2, [pc, #28]	; (8001fbc <FSMC_NANDECCCmd+0x28>)
 8001f9e:	6813      	ldr	r3, [r2, #0]
 8001fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fa4:	e006      	b.n	8001fb4 <FSMC_NANDECCCmd+0x20>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fa6:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 8001fa8:	bf0c      	ite	eq
 8001faa:	4a03      	ldreq	r2, [pc, #12]	; (8001fb8 <FSMC_NANDECCCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 8001fac:	4a03      	ldrne	r2, [pc, #12]	; (8001fbc <FSMC_NANDECCCmd+0x28>)
 8001fae:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <FSMC_NANDECCCmd+0x2c>)
 8001fb0:	6811      	ldr	r1, [r2, #0]
 8001fb2:	400b      	ands	r3, r1
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4770      	bx	lr
 8001fb8:	a0000060 	.word	0xa0000060
 8001fbc:	a0000080 	.word	0xa0000080
 8001fc0:	000fffbf 	.word	0x000fffbf

08001fc4 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fc4:	2810      	cmp	r0, #16
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8001fc6:	bf0c      	ite	eq
 8001fc8:	4b01      	ldreq	r3, [pc, #4]	; (8001fd0 <FSMC_GetECC+0xc>)
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 8001fca:	4b02      	ldrne	r3, [pc, #8]	; (8001fd4 <FSMC_GetECC+0x10>)
 8001fcc:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 8001fce:	4770      	bx	lr
 8001fd0:	a0000060 	.word	0xa0000060
 8001fd4:	a0000080 	.word	0xa0000080

08001fd8 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001fd8:	b17a      	cbz	r2, 8001ffa <FSMC_ITConfig+0x22>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fda:	2810      	cmp	r0, #16
 8001fdc:	d101      	bne.n	8001fe2 <FSMC_ITConfig+0xa>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8001fde:	4a0e      	ldr	r2, [pc, #56]	; (8002018 <FSMC_ITConfig+0x40>)
 8001fe0:	e008      	b.n	8001ff4 <FSMC_ITConfig+0x1c>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8001fe2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001fe6:	d104      	bne.n	8001ff2 <FSMC_ITConfig+0x1a>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <FSMC_ITConfig+0x44>)
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	4311      	orrs	r1, r2
 8001fee:	6059      	str	r1, [r3, #4]
 8001ff0:	4770      	bx	lr
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8001ff2:	4a0b      	ldr	r2, [pc, #44]	; (8002020 <FSMC_ITConfig+0x48>)
 8001ff4:	6853      	ldr	r3, [r2, #4]
 8001ff6:	4319      	orrs	r1, r3
 8001ff8:	e00c      	b.n	8002014 <FSMC_ITConfig+0x3c>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001ffa:	2810      	cmp	r0, #16
 8001ffc:	ea6f 0101 	mvn.w	r1, r1
 8002000:	d101      	bne.n	8002006 <FSMC_ITConfig+0x2e>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8002002:	4a05      	ldr	r2, [pc, #20]	; (8002018 <FSMC_ITConfig+0x40>)
 8002004:	e004      	b.n	8002010 <FSMC_ITConfig+0x38>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002006:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 800200a:	bf0c      	ite	eq
 800200c:	4a03      	ldreq	r2, [pc, #12]	; (800201c <FSMC_ITConfig+0x44>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 800200e:	4a04      	ldrne	r2, [pc, #16]	; (8002020 <FSMC_ITConfig+0x48>)
 8002010:	6853      	ldr	r3, [r2, #4]
 8002012:	4019      	ands	r1, r3
 8002014:	6051      	str	r1, [r2, #4]
 8002016:	4770      	bx	lr
 8002018:	a0000060 	.word	0xa0000060
 800201c:	a0000080 	.word	0xa0000080
 8002020:	a00000a0 	.word	0xa00000a0

08002024 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002024:	2810      	cmp	r0, #16
 8002026:	d101      	bne.n	800202c <FSMC_GetFlagStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <FSMC_GetFlagStatus+0x20>)
 800202a:	e004      	b.n	8002036 <FSMC_GetFlagStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800202c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002030:	bf0c      	ite	eq
 8002032:	4b05      	ldreq	r3, [pc, #20]	; (8002048 <FSMC_GetFlagStatus+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002034:	4b05      	ldrne	r3, [pc, #20]	; (800204c <FSMC_GetFlagStatus+0x28>)
 8002036:	685b      	ldr	r3, [r3, #4]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8002038:	420b      	tst	r3, r1
}
 800203a:	bf14      	ite	ne
 800203c:	2001      	movne	r0, #1
 800203e:	2000      	moveq	r0, #0
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	a0000060 	.word	0xa0000060
 8002048:	a0000080 	.word	0xa0000080
 800204c:	a00000a0 	.word	0xa00000a0

08002050 <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002050:	2810      	cmp	r0, #16
 8002052:	ea6f 0101 	mvn.w	r1, r1
 8002056:	d101      	bne.n	800205c <FSMC_ClearFlag+0xc>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8002058:	4a05      	ldr	r2, [pc, #20]	; (8002070 <FSMC_ClearFlag+0x20>)
 800205a:	e004      	b.n	8002066 <FSMC_ClearFlag+0x16>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800205c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8002060:	bf0c      	ite	eq
 8002062:	4a04      	ldreq	r2, [pc, #16]	; (8002074 <FSMC_ClearFlag+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8002064:	4a04      	ldrne	r2, [pc, #16]	; (8002078 <FSMC_ClearFlag+0x28>)
 8002066:	6853      	ldr	r3, [r2, #4]
 8002068:	4019      	ands	r1, r3
 800206a:	6051      	str	r1, [r2, #4]
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	a0000060 	.word	0xa0000060
 8002074:	a0000080 	.word	0xa0000080
 8002078:	a00000a0 	.word	0xa00000a0

0800207c <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800207c:	2810      	cmp	r0, #16
 800207e:	d101      	bne.n	8002084 <FSMC_GetITStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002080:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <FSMC_GetITStatus+0x28>)
 8002082:	e004      	b.n	800208e <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002084:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002088:	bf0c      	ite	eq
 800208a:	4b07      	ldreq	r3, [pc, #28]	; (80020a8 <FSMC_GetITStatus+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 800208c:	4b07      	ldrne	r3, [pc, #28]	; (80020ac <FSMC_GetITStatus+0x30>)
 800208e:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8002090:	ea13 0001 	ands.w	r0, r3, r1
 8002094:	d004      	beq.n	80020a0 <FSMC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8002096:	ea13 03d1 	ands.w	r3, r3, r1, lsr #3
 800209a:	bf14      	ite	ne
 800209c:	2001      	movne	r0, #1
 800209e:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	a0000060 	.word	0xa0000060
 80020a8:	a0000080 	.word	0xa0000080
 80020ac:	a00000a0 	.word	0xa00000a0

080020b0 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80020b0:	2810      	cmp	r0, #16
 80020b2:	ea4f 01d1 	mov.w	r1, r1, lsr #3
 80020b6:	d101      	bne.n	80020bc <FSMC_ClearITPendingBit+0xc>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80020b8:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <FSMC_ClearITPendingBit+0x20>)
 80020ba:	e004      	b.n	80020c6 <FSMC_ClearITPendingBit+0x16>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80020bc:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80020c0:	bf0c      	ite	eq
 80020c2:	4a04      	ldreq	r2, [pc, #16]	; (80020d4 <FSMC_ClearITPendingBit+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80020c4:	4a04      	ldrne	r2, [pc, #16]	; (80020d8 <FSMC_ClearITPendingBit+0x28>)
 80020c6:	6853      	ldr	r3, [r2, #4]
 80020c8:	ea23 0101 	bic.w	r1, r3, r1
 80020cc:	6051      	str	r1, [r2, #4]
 80020ce:	4770      	bx	lr
 80020d0:	a0000060 	.word	0xa0000060
 80020d4:	a0000080 	.word	0xa0000080
 80020d8:	a00000a0 	.word	0xa00000a0

080020dc <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80020dc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 80020de:	4b26      	ldr	r3, [pc, #152]	; (8002178 <GPIO_DeInit+0x9c>)
 80020e0:	4298      	cmp	r0, r3
 80020e2:	d106      	bne.n	80020f2 <GPIO_DeInit+0x16>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80020e4:	2101      	movs	r1, #1
 80020e6:	2004      	movs	r0, #4
 80020e8:	f000 fcd6 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80020ec:	2100      	movs	r1, #0
 80020ee:	2004      	movs	r0, #4
 80020f0:	e03c      	b.n	800216c <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOB)
 80020f2:	4b22      	ldr	r3, [pc, #136]	; (800217c <GPIO_DeInit+0xa0>)
 80020f4:	4298      	cmp	r0, r3
 80020f6:	d106      	bne.n	8002106 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80020f8:	2101      	movs	r1, #1
 80020fa:	2008      	movs	r0, #8
 80020fc:	f000 fccc 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8002100:	2100      	movs	r1, #0
 8002102:	2008      	movs	r0, #8
 8002104:	e032      	b.n	800216c <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOC)
 8002106:	4b1e      	ldr	r3, [pc, #120]	; (8002180 <GPIO_DeInit+0xa4>)
 8002108:	4298      	cmp	r0, r3
 800210a:	d106      	bne.n	800211a <GPIO_DeInit+0x3e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800210c:	2101      	movs	r1, #1
 800210e:	2010      	movs	r0, #16
 8002110:	f000 fcc2 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8002114:	2100      	movs	r1, #0
 8002116:	2010      	movs	r0, #16
 8002118:	e028      	b.n	800216c <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOD)
 800211a:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <GPIO_DeInit+0xa8>)
 800211c:	4298      	cmp	r0, r3
 800211e:	d106      	bne.n	800212e <GPIO_DeInit+0x52>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8002120:	2101      	movs	r1, #1
 8002122:	2020      	movs	r0, #32
 8002124:	f000 fcb8 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8002128:	2100      	movs	r1, #0
 800212a:	2020      	movs	r0, #32
 800212c:	e01e      	b.n	800216c <GPIO_DeInit+0x90>
  }    
  else if (GPIOx == GPIOE)
 800212e:	4b16      	ldr	r3, [pc, #88]	; (8002188 <GPIO_DeInit+0xac>)
 8002130:	4298      	cmp	r0, r3
 8002132:	d106      	bne.n	8002142 <GPIO_DeInit+0x66>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8002134:	2101      	movs	r1, #1
 8002136:	2040      	movs	r0, #64	; 0x40
 8002138:	f000 fcae 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 800213c:	2100      	movs	r1, #0
 800213e:	2040      	movs	r0, #64	; 0x40
 8002140:	e014      	b.n	800216c <GPIO_DeInit+0x90>
  } 
  else if (GPIOx == GPIOF)
 8002142:	4b12      	ldr	r3, [pc, #72]	; (800218c <GPIO_DeInit+0xb0>)
 8002144:	4298      	cmp	r0, r3
 8002146:	d106      	bne.n	8002156 <GPIO_DeInit+0x7a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8002148:	2101      	movs	r1, #1
 800214a:	2080      	movs	r0, #128	; 0x80
 800214c:	f000 fca4 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8002150:	2100      	movs	r1, #0
 8002152:	2080      	movs	r0, #128	; 0x80
 8002154:	e00a      	b.n	800216c <GPIO_DeInit+0x90>
  }
  else
  {
    if (GPIOx == GPIOG)
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <GPIO_DeInit+0xb4>)
 8002158:	4298      	cmp	r0, r3
 800215a:	d10b      	bne.n	8002174 <GPIO_DeInit+0x98>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 800215c:	2101      	movs	r1, #1
 800215e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002162:	f000 fc99 	bl	8002a98 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002166:	2100      	movs	r1, #0
 8002168:	f44f 7080 	mov.w	r0, #256	; 0x100
    }
  }
}
 800216c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOG)
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002170:	f000 bc92 	b.w	8002a98 <RCC_APB2PeriphResetCmd>
 8002174:	bd08      	pop	{r3, pc}
 8002176:	bf00      	nop
 8002178:	40010800 	.word	0x40010800
 800217c:	40010c00 	.word	0x40010c00
 8002180:	40011000 	.word	0x40011000
 8002184:	40011400 	.word	0x40011400
 8002188:	40011800 	.word	0x40011800
 800218c:	40011c00 	.word	0x40011c00
 8002190:	40012000 	.word	0x40012000

08002194 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 8002194:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002196:	2101      	movs	r1, #1
 8002198:	4608      	mov	r0, r1
 800219a:	f000 fc7d 	bl	8002a98 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 800219e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80021a2:	2100      	movs	r1, #0
 80021a4:	2001      	movs	r0, #1
 80021a6:	f000 bc77 	b.w	8002a98 <RCC_APB2PeriphResetCmd>

080021aa <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80021aa:	78ca      	ldrb	r2, [r1, #3]
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80021ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80021b0:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80021b2:	bf48      	it	mi
 80021b4:	788c      	ldrbmi	r4, [r1, #2]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80021b6:	880e      	ldrh	r6, [r1, #0]
 80021b8:	f002 030f 	and.w	r3, r2, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80021bc:	bf48      	it	mi
 80021be:	4323      	orrmi	r3, r4
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80021c0:	f016 0fff 	tst.w	r6, #255	; 0xff
 80021c4:	d01e      	beq.n	8002204 <GPIO_Init+0x5a>
  {
    tmpreg = GPIOx->CRL;
 80021c6:	6801      	ldr	r1, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80021c8:	2400      	movs	r4, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 80021ca:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80021ce:	f04f 0c0f 	mov.w	ip, #15
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
 80021d2:	fa0e f704 	lsl.w	r7, lr, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
 80021d6:	ea37 0506 	bics.w	r5, r7, r6
 80021da:	d10f      	bne.n	80021fc <GPIO_Init+0x52>
      {
        pos = pinpos << 2;
 80021dc:	00a5      	lsls	r5, r4, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80021de:	fa0c f805 	lsl.w	r8, ip, r5
 80021e2:	ea21 0108 	bic.w	r1, r1, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80021e6:	fa03 f505 	lsl.w	r5, r3, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80021ea:	2a28      	cmp	r2, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80021ec:	ea41 0105 	orr.w	r1, r1, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80021f0:	d101      	bne.n	80021f6 <GPIO_Init+0x4c>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80021f2:	6147      	str	r7, [r0, #20]
 80021f4:	e002      	b.n	80021fc <GPIO_Init+0x52>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80021f6:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80021f8:	bf08      	it	eq
 80021fa:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80021fc:	3401      	adds	r4, #1
 80021fe:	2c08      	cmp	r4, #8
 8002200:	d1e7      	bne.n	80021d2 <GPIO_Init+0x28>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002202:	6001      	str	r1, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002204:	2eff      	cmp	r6, #255	; 0xff
 8002206:	d920      	bls.n	800224a <GPIO_Init+0xa0>
  {
    tmpreg = GPIOx->CRH;
 8002208:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800220a:	2400      	movs	r4, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800220c:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8002210:	f04f 0c0f 	mov.w	ip, #15
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8002214:	f104 0508 	add.w	r5, r4, #8
 8002218:	fa0e f505 	lsl.w	r5, lr, r5
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
 800221c:	ea35 0706 	bics.w	r7, r5, r6
 8002220:	d10f      	bne.n	8002242 <GPIO_Init+0x98>
      {
        pos = pinpos << 2;
 8002222:	00a7      	lsls	r7, r4, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8002224:	fa0c f807 	lsl.w	r8, ip, r7
 8002228:	ea21 0108 	bic.w	r1, r1, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800222c:	fa03 f707 	lsl.w	r7, r3, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002230:	2a28      	cmp	r2, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002232:	ea41 0107 	orr.w	r1, r1, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002236:	d101      	bne.n	800223c <GPIO_Init+0x92>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8002238:	6145      	str	r5, [r0, #20]
 800223a:	e002      	b.n	8002242 <GPIO_Init+0x98>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800223c:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800223e:	bf08      	it	eq
 8002240:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002242:	3401      	adds	r4, #1
 8002244:	2c08      	cmp	r4, #8
 8002246:	d1e5      	bne.n	8002214 <GPIO_Init+0x6a>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002248:	6041      	str	r1, [r0, #4]
 800224a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800224e <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800224e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002252:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002254:	2302      	movs	r3, #2
 8002256:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002258:	2304      	movs	r3, #4
 800225a:	70c3      	strb	r3, [r0, #3]
 800225c:	4770      	bx	lr

0800225e <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800225e:	6883      	ldr	r3, [r0, #8]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8002260:	4219      	tst	r1, r3
}
 8002262:	bf14      	ite	ne
 8002264:	2001      	movne	r0, #1
 8002266:	2000      	moveq	r0, #0
 8002268:	4770      	bx	lr

0800226a <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 800226a:	6880      	ldr	r0, [r0, #8]
}
 800226c:	b280      	uxth	r0, r0
 800226e:	4770      	bx	lr

08002270 <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002270:	68c3      	ldr	r3, [r0, #12]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8002272:	4219      	tst	r1, r3
}
 8002274:	bf14      	ite	ne
 8002276:	2001      	movne	r0, #1
 8002278:	2000      	moveq	r0, #0
 800227a:	4770      	bx	lr

0800227c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 800227c:	68c0      	ldr	r0, [r0, #12]
}
 800227e:	b280      	uxth	r0, r0
 8002280:	4770      	bx	lr

08002282 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8002282:	6101      	str	r1, [r0, #16]
 8002284:	4770      	bx	lr

08002286 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002286:	6141      	str	r1, [r0, #20]
 8002288:	4770      	bx	lr

0800228a <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800228a:	b10a      	cbz	r2, 8002290 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228c:	6101      	str	r1, [r0, #16]
 800228e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8002290:	6141      	str	r1, [r0, #20]
 8002292:	4770      	bx	lr

08002294 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8002294:	60c1      	str	r1, [r0, #12]
 8002296:	4770      	bx	lr

08002298 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8002298:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800229c:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800229e:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80022a0:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80022a2:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80022a4:	6983      	ldr	r3, [r0, #24]
 80022a6:	4770      	bx	lr

080022a8 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80022a8:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <GPIO_EventOutputConfig+0x18>)
 80022aa:	6813      	ldr	r3, [r2, #0]
 80022ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80022b0:	041b      	lsls	r3, r3, #16
 80022b2:	0c1b      	lsrs	r3, r3, #16
 80022b4:	4319      	orrs	r1, r3
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80022b6:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  AFIO->EVCR = tmpreg;
 80022ba:	6010      	str	r0, [r2, #0]
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40010000 	.word	0x40010000

080022c4 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 80022c4:	4b01      	ldr	r3, [pc, #4]	; (80022cc <GPIO_EventOutputCmd+0x8>)
 80022c6:	6018      	str	r0, [r3, #0]
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	4220001c 	.word	0x4220001c

080022d0 <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80022d0:	2800      	cmp	r0, #0
 80022d2:	4a16      	ldr	r2, [pc, #88]	; (800232c <GPIO_PinRemapConfig+0x5c>)
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 80022d4:	b530      	push	{r4, r5, lr}
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022d6:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
  {
    tmpreg = AFIO->MAPR2;
 80022da:	bfb4      	ite	lt
 80022dc:	69d3      	ldrlt	r3, [r2, #28]
  }
  else
  {
    tmpreg = AFIO->MAPR;
 80022de:	6853      	ldrge	r3, [r2, #4]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022e0:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
  {
    tmpreg = AFIO->MAPR;
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80022e4:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022e6:	d106      	bne.n	80022f6 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80022e8:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80022ea:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80022ee:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 80022f2:	6055      	str	r5, [r2, #4]
 80022f4:	e00e      	b.n	8002314 <GPIO_PinRemapConfig+0x44>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80022f6:	02c2      	lsls	r2, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80022f8:	bf55      	itete	pl
 80022fa:	0d42      	lsrpl	r2, r0, #21
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80022fc:	2203      	movmi	r2, #3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80022fe:	0112      	lslpl	r2, r2, #4
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8002300:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
 8002304:	bf4c      	ite	mi
 8002306:	40aa      	lslmi	r2, r5
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002308:	fa04 f202 	lslpl.w	r2, r4, r2
 800230c:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8002310:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8002314:	b119      	cbz	r1, 800231e <GPIO_PinRemapConfig+0x4e>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002316:	0d42      	lsrs	r2, r0, #21
 8002318:	0112      	lsls	r2, r2, #4
 800231a:	4094      	lsls	r4, r2
 800231c:	4323      	orrs	r3, r4
 800231e:	4a03      	ldr	r2, [pc, #12]	; (800232c <GPIO_PinRemapConfig+0x5c>)
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8002320:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 8002322:	bfb4      	ite	lt
 8002324:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8002326:	6053      	strge	r3, [r2, #4]
 8002328:	bd30      	pop	{r4, r5, pc}
 800232a:	bf00      	nop
 800232c:	40010000 	.word	0x40010000

08002330 <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8002330:	f001 0303 	and.w	r3, r1, #3
 8002334:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002338:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800233c:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8002340:	b510      	push	{r4, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8002342:	009b      	lsls	r3, r3, #2
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002344:	688c      	ldr	r4, [r1, #8]
 8002346:	220f      	movs	r2, #15
 8002348:	409a      	lsls	r2, r3
 800234a:	ea24 0202 	bic.w	r2, r4, r2
 800234e:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8002350:	688a      	ldr	r2, [r1, #8]
 8002352:	4098      	lsls	r0, r3
 8002354:	4310      	orrs	r0, r2
 8002356:	6088      	str	r0, [r1, #8]
 8002358:	bd10      	pop	{r4, pc}

0800235a <GPIO_ETH_MediaInterfaceConfig>:
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 800235a:	4b01      	ldr	r3, [pc, #4]	; (8002360 <GPIO_ETH_MediaInterfaceConfig+0x6>)
 800235c:	6018      	str	r0, [r3, #0]
 800235e:	4770      	bx	lr
 8002360:	422000dc 	.word	0x422000dc

08002364 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8002364:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <I2C_DeInit+0x30>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002368:	2101      	movs	r1, #1
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800236a:	4298      	cmp	r0, r3
 800236c:	d107      	bne.n	800237e <I2C_DeInit+0x1a>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800236e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002372:	f000 fb9d 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8002376:	2100      	movs	r1, #0
 8002378:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800237c:	e006      	b.n	800238c <I2C_DeInit+0x28>
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800237e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002382:	f000 fb95 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8002386:	2100      	movs	r1, #0
 8002388:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  }
}
 800238c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8002390:	f000 bb8e 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>
 8002394:	40005400 	.word	0x40005400

08002398 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8002398:	b570      	push	{r4, r5, r6, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800239e:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80023a0:	a801      	add	r0, sp, #4
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80023a2:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80023a4:	f000 fb0e 	bl	80029c4 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80023a8:	9a03      	ldr	r2, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023aa:	482e      	ldr	r0, [pc, #184]	; (8002464 <I2C_Init+0xcc>)

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80023ac:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023b0:	fbb2 f0f0 	udiv	r0, r2, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80023b4:	0436      	lsls	r6, r6, #16
 80023b6:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023b8:	b281      	uxth	r1, r0
  tmpreg |= freqrange;
 80023ba:	430e      	orrs	r6, r1
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80023bc:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80023be:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80023c0:	4e29      	ldr	r6, [pc, #164]	; (8002468 <I2C_Init+0xd0>)
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80023c2:	f023 0301 	bic.w	r3, r3, #1
 80023c6:	041b      	lsls	r3, r3, #16
 80023c8:	0c1b      	lsrs	r3, r3, #16
 80023ca:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80023cc:	682b      	ldr	r3, [r5, #0]
 80023ce:	42b3      	cmp	r3, r6
 80023d0:	d80a      	bhi.n	80023e8 <I2C_Init+0x50>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023d8:	3101      	adds	r1, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80023da:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80023dc:	2b03      	cmp	r3, #3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023de:	b289      	uxth	r1, r1
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80023e0:	bf98      	it	ls
 80023e2:	2304      	movls	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023e4:	8421      	strh	r1, [r4, #32]
 80023e6:	e023      	b.n	8002430 <I2C_Init+0x98>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80023e8:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 80023ec:	88ee      	ldrh	r6, [r5, #6]
 80023ee:	428e      	cmp	r6, r1
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80023f0:	bf1b      	ittet	ne
 80023f2:	2119      	movne	r1, #25
 80023f4:	434b      	mulne	r3, r1
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80023f6:	eb03 0343 	addeq.w	r3, r3, r3, lsl #1
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80023fa:	fbb2 f3f3 	udivne	r3, r2, r3
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80023fe:	bf0b      	itete	eq
 8002400:	fbb2 f3f3 	udiveq	r3, r2, r3
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8002404:	b29b      	uxthne	r3, r3
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8002406:	b29b      	uxtheq	r3, r3
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8002408:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 800240c:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8002410:	b90a      	cbnz	r2, 8002416 <I2C_Init+0x7e>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8002412:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8002416:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800241a:	fb01 f200 	mul.w	r2, r1, r0
 800241e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002422:	fb92 f2f1 	sdiv	r2, r2, r1
 8002426:	3201      	adds	r2, #1
 8002428:	b292      	uxth	r2, r2
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 800242a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 800242e:	8422      	strh	r2, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8002430:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8002432:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8002434:	88a9      	ldrh	r1, [r5, #4]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8002436:	b29b      	uxth	r3, r3
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 800243e:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8002440:	896a      	ldrh	r2, [r5, #10]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8002442:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8002446:	f023 0302 	bic.w	r3, r3, #2
 800244a:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800244c:	430a      	orrs	r2, r1

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 800244e:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8002450:	4313      	orrs	r3, r2
 8002452:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8002454:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8002456:	89aa      	ldrh	r2, [r5, #12]
 8002458:	892b      	ldrh	r3, [r5, #8]
 800245a:	4313      	orrs	r3, r2
 800245c:	b29b      	uxth	r3, r3
 800245e:	8123      	strh	r3, [r4, #8]
}
 8002460:	b006      	add	sp, #24
 8002462:	bd70      	pop	{r4, r5, r6, pc}
 8002464:	000f4240 	.word	0x000f4240
 8002468:	000186a0 	.word	0x000186a0

0800246c <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 800246c:	f241 3388 	movw	r3, #5000	; 0x1388
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8002470:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8002474:	6003      	str	r3, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8002476:	2300      	movs	r3, #0
 8002478:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 800247a:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 800247c:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800247e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8002482:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8002484:	8183      	strh	r3, [r0, #12]
 8002486:	4770      	bx	lr

08002488 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8002488:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800248a:	b119      	cbz	r1, 8002494 <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 800248c:	b29b      	uxth	r3, r3
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	e003      	b.n	800249c <I2C_Cmd+0x14>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8002494:	f023 0301 	bic.w	r3, r3, #1
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	0c1b      	lsrs	r3, r3, #16
 800249c:	8003      	strh	r3, [r0, #0]
 800249e:	4770      	bx	lr

080024a0 <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 80024a0:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024a2:	b119      	cbz	r1, 80024ac <I2C_DMACmd+0xc>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024aa:	e003      	b.n	80024b4 <I2C_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 80024ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	8083      	strh	r3, [r0, #4]
 80024b6:	4770      	bx	lr

080024b8 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80024b8:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024ba:	b119      	cbz	r1, 80024c4 <I2C_DMALastTransferCmd+0xc>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80024bc:	b29b      	uxth	r3, r3
 80024be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024c2:	e003      	b.n	80024cc <I2C_DMALastTransferCmd+0x14>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 80024c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	0c1b      	lsrs	r3, r3, #16
 80024cc:	8083      	strh	r3, [r0, #4]
 80024ce:	4770      	bx	lr

080024d0 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80024d0:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024d2:	b119      	cbz	r1, 80024dc <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024da:	e003      	b.n	80024e4 <I2C_GenerateSTART+0x14>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 80024dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024e0:	041b      	lsls	r3, r3, #16
 80024e2:	0c1b      	lsrs	r3, r3, #16
 80024e4:	8003      	strh	r3, [r0, #0]
 80024e6:	4770      	bx	lr

080024e8 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80024e8:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024ea:	b119      	cbz	r1, 80024f4 <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f2:	e003      	b.n	80024fc <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 80024f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024f8:	041b      	lsls	r3, r3, #16
 80024fa:	0c1b      	lsrs	r3, r3, #16
 80024fc:	8003      	strh	r3, [r0, #0]
 80024fe:	4770      	bx	lr

08002500 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8002500:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002502:	b119      	cbz	r1, 800250c <I2C_AcknowledgeConfig+0xc>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8002504:	b29b      	uxth	r3, r3
 8002506:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800250a:	e003      	b.n	8002514 <I2C_AcknowledgeConfig+0x14>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 800250c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002510:	041b      	lsls	r3, r3, #16
 8002512:	0c1b      	lsrs	r3, r3, #16
 8002514:	8003      	strh	r3, [r0, #0]
 8002516:	4770      	bx	lr

08002518 <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8002518:	8983      	ldrh	r3, [r0, #12]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 800251a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 800251e:	b29b      	uxth	r3, r3

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8002520:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002524:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8002526:	8183      	strh	r3, [r0, #12]
 8002528:	4770      	bx	lr

0800252a <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 800252a:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800252c:	b119      	cbz	r1, 8002536 <I2C_DualAddressCmd+0xc>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 800252e:	b29b      	uxth	r3, r3
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	e003      	b.n	800253e <I2C_DualAddressCmd+0x14>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	041b      	lsls	r3, r3, #16
 800253c:	0c1b      	lsrs	r3, r3, #16
 800253e:	8183      	strh	r3, [r0, #12]
 8002540:	4770      	bx	lr

08002542 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8002542:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002544:	b119      	cbz	r1, 800254e <I2C_GeneralCallCmd+0xc>
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8002546:	b29b      	uxth	r3, r3
 8002548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800254c:	e003      	b.n	8002556 <I2C_GeneralCallCmd+0x14>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 800254e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002552:	041b      	lsls	r3, r3, #16
 8002554:	0c1b      	lsrs	r3, r3, #16
 8002556:	8003      	strh	r3, [r0, #0]
 8002558:	4770      	bx	lr

0800255a <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 800255a:	8883      	ldrh	r3, [r0, #4]
 800255c:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 800255e:	b10a      	cbz	r2, 8002564 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8002560:	4319      	orrs	r1, r3
 8002562:	e001      	b.n	8002568 <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8002564:	ea23 0101 	bic.w	r1, r3, r1
 8002568:	8081      	strh	r1, [r0, #4]
 800256a:	4770      	bx	lr

0800256c <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 800256c:	8201      	strh	r1, [r0, #16]
 800256e:	4770      	bx	lr

08002570 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8002570:	8a00      	ldrh	r0, [r0, #16]
}
 8002572:	b2c0      	uxtb	r0, r0
 8002574:	4770      	bx	lr

08002576 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8002576:	b112      	cbz	r2, 800257e <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8002578:	f041 0101 	orr.w	r1, r1, #1
 800257c:	e001      	b.n	8002582 <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 800257e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 8002582:	b289      	uxth	r1, r1
 8002584:	8201      	strh	r1, [r0, #16]
 8002586:	4770      	bx	lr

08002588 <I2C_ReadRegister>:
  *     @arg I2C_Register_CCR:   CCR register.
  *     @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8002588:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 800258e:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 8002590:	9b01      	ldr	r3, [sp, #4]
 8002592:	4419      	add	r1, r3
 8002594:	9101      	str	r1, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 8002596:	9b01      	ldr	r3, [sp, #4]
 8002598:	8818      	ldrh	r0, [r3, #0]
}
 800259a:	b280      	uxth	r0, r0
 800259c:	b002      	add	sp, #8
 800259e:	4770      	bx	lr

080025a0 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 80025a0:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80025a2:	b129      	cbz	r1, 80025b0 <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 80025a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	e001      	b.n	80025b4 <I2C_SoftwareResetCmd+0x14>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 80025b0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80025b4:	8003      	strh	r3, [r0, #0]
 80025b6:	4770      	bx	lr

080025b8 <I2C_SMBusAlertConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025b8:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 80025ba:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025be:	bf15      	itete	ne
 80025c0:	f423 5300 	bicne.w	r3, r3, #8192	; 0x2000
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025c4:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025c6:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025c8:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025cc:	bf18      	it	ne
 80025ce:	0c1b      	lsrne	r3, r3, #16
 80025d0:	8003      	strh	r3, [r0, #0]
 80025d2:	4770      	bx	lr

080025d4 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80025d4:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80025d6:	b119      	cbz	r1, 80025e0 <I2C_TransmitPEC+0xc>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80025d8:	b29b      	uxth	r3, r3
 80025da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025de:	e003      	b.n	80025e8 <I2C_TransmitPEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 80025e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e4:	041b      	lsls	r3, r3, #16
 80025e6:	0c1b      	lsrs	r3, r3, #16
 80025e8:	8003      	strh	r3, [r0, #0]
 80025ea:	4770      	bx	lr

080025ec <I2C_PECPositionConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025ec:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80025ee:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80025f2:	bf15      	itete	ne
 80025f4:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025f8:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80025fa:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025fc:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8002600:	bf18      	it	ne
 8002602:	0c1b      	lsrne	r3, r3, #16
 8002604:	8003      	strh	r3, [r0, #0]
 8002606:	4770      	bx	lr

08002608 <I2C_NACKPositionConfig>:
 8002608:	f7ff bff0 	b.w	80025ec <I2C_PECPositionConfig>

0800260c <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 800260c:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800260e:	b119      	cbz	r1, 8002618 <I2C_CalculatePEC+0xc>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8002610:	b29b      	uxth	r3, r3
 8002612:	f043 0320 	orr.w	r3, r3, #32
 8002616:	e003      	b.n	8002620 <I2C_CalculatePEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 8002618:	f023 0320 	bic.w	r3, r3, #32
 800261c:	041b      	lsls	r3, r3, #16
 800261e:	0c1b      	lsrs	r3, r3, #16
 8002620:	8003      	strh	r3, [r0, #0]
 8002622:	4770      	bx	lr

08002624 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 8002624:	8b00      	ldrh	r0, [r0, #24]
}
 8002626:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800262a:	4770      	bx	lr

0800262c <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 800262c:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800262e:	b119      	cbz	r1, 8002638 <I2C_ARPCmd+0xc>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8002630:	b29b      	uxth	r3, r3
 8002632:	f043 0310 	orr.w	r3, r3, #16
 8002636:	e003      	b.n	8002640 <I2C_ARPCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8002638:	f023 0310 	bic.w	r3, r3, #16
 800263c:	041b      	lsls	r3, r3, #16
 800263e:	0c1b      	lsrs	r3, r3, #16
 8002640:	8003      	strh	r3, [r0, #0]
 8002642:	4770      	bx	lr

08002644 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8002644:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8002646:	b919      	cbnz	r1, 8002650 <I2C_StretchClockCmd+0xc>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8002648:	b29b      	uxth	r3, r3
 800264a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800264e:	e003      	b.n	8002658 <I2C_StretchClockCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8002650:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002654:	041b      	lsls	r3, r3, #16
 8002656:	0c1b      	lsrs	r3, r3, #16
 8002658:	8003      	strh	r3, [r0, #0]
 800265a:	4770      	bx	lr

0800265c <I2C_FastModeDutyCycleConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800265c:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800265e:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8002662:	bf1b      	ittet	ne
 8002664:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
 8002668:	041b      	lslne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 800266a:	b29b      	uxtheq	r3, r3
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800266c:	0c1b      	lsrne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 800266e:	bf08      	it	eq
 8002670:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8002674:	8383      	strh	r3, [r0, #28]
 8002676:	4770      	bx	lr

08002678 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002678:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 800267a:	8b00      	ldrh	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800267c:	b29b      	uxth	r3, r3
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
 800267e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002682:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8002686:	ea03 0002 	and.w	r0, r3, r2
}
 800268a:	1a43      	subs	r3, r0, r1
 800268c:	4258      	negs	r0, r3
 800268e:	4158      	adcs	r0, r3
 8002690:	4770      	bx	lr

08002692 <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002692:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8002694:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002696:	b29b      	uxth	r3, r3

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;

  /* Return status */
  return lastevent;
 8002698:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
}
 800269c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80026a0:	4770      	bx	lr

080026a2 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80026a2:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80026aa:	0f0b      	lsrs	r3, r1, #28
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80026ac:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80026ae:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 80026b0:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80026b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 80026b6:	b113      	cbz	r3, 80026be <I2C_GetFlagStatus+0x1c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80026b8:	9b01      	ldr	r3, [sp, #4]
 80026ba:	3314      	adds	r3, #20
 80026bc:	e002      	b.n	80026c4 <I2C_GetFlagStatus+0x22>
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80026be:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80026c0:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80026c2:	3318      	adds	r3, #24
 80026c4:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80026c6:	9b01      	ldr	r3, [sp, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80026ca:	4219      	tst	r1, r3
}
 80026cc:	bf14      	ite	ne
 80026ce:	2001      	movne	r0, #1
 80026d0:	2000      	moveq	r0, #0
 80026d2:	b002      	add	sp, #8
 80026d4:	4770      	bx	lr

080026d6 <I2C_ClearFlag>:
 80026d6:	43c9      	mvns	r1, r1
 80026d8:	b289      	uxth	r1, r1
 80026da:	8281      	strh	r1, [r0, #20]
 80026dc:	4770      	bx	lr

080026de <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80026de:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80026e0:	8a80      	ldrh	r0, [r0, #20]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80026e2:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80026e4:	b280      	uxth	r0, r0
 80026e6:	4008      	ands	r0, r1
 80026e8:	d006      	beq.n	80026f8 <I2C_GetITStatus+0x1a>
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80026ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026ee:	ea13 4311 	ands.w	r3, r3, r1, lsr #16
 80026f2:	bf14      	ite	ne
 80026f4:	2001      	movne	r0, #1
 80026f6:	2000      	moveq	r0, #0
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80026f8:	4770      	bx	lr

080026fa <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80026fa:	43c9      	mvns	r1, r1
 80026fc:	b289      	uxth	r1, r1
 80026fe:	8281      	strh	r1, [r0, #20]
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop

08002704 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8002704:	4b01      	ldr	r3, [pc, #4]	; (800270c <IWDG_WriteAccessCmd+0x8>)
 8002706:	6018      	str	r0, [r3, #0]
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40003000 	.word	0x40003000

08002710 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8002710:	4b01      	ldr	r3, [pc, #4]	; (8002718 <IWDG_SetPrescaler+0x8>)
 8002712:	6058      	str	r0, [r3, #4]
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40003000 	.word	0x40003000

0800271c <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 800271c:	4b01      	ldr	r3, [pc, #4]	; (8002724 <IWDG_SetReload+0x8>)
 800271e:	6098      	str	r0, [r3, #8]
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40003000 	.word	0x40003000

08002728 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 8002728:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800272c:	4b01      	ldr	r3, [pc, #4]	; (8002734 <IWDG_ReloadCounter+0xc>)
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40003000 	.word	0x40003000

08002738 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 8002738:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800273c:	4b01      	ldr	r3, [pc, #4]	; (8002744 <IWDG_Enable+0xc>)
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40003000 	.word	0x40003000

08002748 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8002748:	4b03      	ldr	r3, [pc, #12]	; (8002758 <IWDG_GetFlagStatus+0x10>)
 800274a:	68db      	ldr	r3, [r3, #12]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 800274c:	4218      	tst	r0, r3
}
 800274e:	bf14      	ite	ne
 8002750:	2001      	movne	r0, #1
 8002752:	2000      	moveq	r0, #0
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40003000 	.word	0x40003000

0800275c <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 800275c:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 800275e:	2101      	movs	r1, #1
 8002760:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002764:	f000 f9a4 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8002768:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800276c:	2100      	movs	r1, #0
 800276e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002772:	f000 b99d 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>

08002776 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8002776:	4b01      	ldr	r3, [pc, #4]	; (800277c <PWR_BackupAccessCmd+0x6>)
 8002778:	6018      	str	r0, [r3, #0]
 800277a:	4770      	bx	lr
 800277c:	420e0020 	.word	0x420e0020

08002780 <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8002780:	4b01      	ldr	r3, [pc, #4]	; (8002788 <PWR_PVDCmd+0x8>)
 8002782:	6018      	str	r0, [r3, #0]
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	420e0010 	.word	0x420e0010

0800278c <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 800278c:	4a03      	ldr	r2, [pc, #12]	; (800279c <PWR_PVDLevelConfig+0x10>)
 800278e:	6813      	ldr	r3, [r2, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 8002790:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8002794:	4318      	orrs	r0, r3
  /* Store the new value */
  PWR->CR = tmpreg;
 8002796:	6010      	str	r0, [r2, #0]
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40007000 	.word	0x40007000

080027a0 <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 80027a0:	4b01      	ldr	r3, [pc, #4]	; (80027a8 <PWR_WakeUpPinCmd+0x8>)
 80027a2:	6018      	str	r0, [r3, #0]
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	420e00a0 	.word	0x420e00a0

080027ac <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80027ac:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <PWR_EnterSTOPMode+0x2c>)
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80027ae:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80027b0:	6813      	ldr	r3, [r2, #0]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 80027b2:	f023 0303 	bic.w	r3, r3, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80027b6:	ea40 0003 	orr.w	r0, r0, r3
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027ba:	4b08      	ldr	r3, [pc, #32]	; (80027dc <PWR_EnterSTOPMode+0x30>)
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
 80027bc:	6010      	str	r0, [r2, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	f042 0204 	orr.w	r2, r2, #4
 80027c4:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80027c6:	d101      	bne.n	80027cc <PWR_EnterSTOPMode+0x20>

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 80027c8:	bf30      	wfi
 80027ca:	e000      	b.n	80027ce <PWR_EnterSTOPMode+0x22>
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 80027cc:	bf20      	wfe
    /* Request Wait For Event */
    __WFE();
  }
  
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	f022 0204 	bic.w	r2, r2, #4
 80027d4:	611a      	str	r2, [r3, #16]
 80027d6:	4770      	bx	lr
 80027d8:	40007000 	.word	0x40007000
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= PWR_CR_CWUF;
 80027e0:	4b07      	ldr	r3, [pc, #28]	; (8002800 <PWR_EnterSTANDBYMode+0x20>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	f042 0204 	orr.w	r2, r2, #4
 80027e8:	601a      	str	r2, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	f042 0202 	orr.w	r2, r2, #2
 80027f0:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027f2:	4a04      	ldr	r2, [pc, #16]	; (8002804 <PWR_EnterSTANDBYMode+0x24>)
 80027f4:	6913      	ldr	r3, [r2, #16]
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6113      	str	r3, [r2, #16]

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 80027fc:	bf30      	wfi
 80027fe:	4770      	bx	lr
 8002800:	40007000 	.word	0x40007000
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <PWR_GetFlagStatus+0x10>)
 800280a:	685b      	ldr	r3, [r3, #4]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 800280c:	4203      	tst	r3, r0
}
 800280e:	bf14      	ite	ne
 8002810:	2001      	movne	r0, #1
 8002812:	2000      	moveq	r0, #0
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40007000 	.word	0x40007000

0800281c <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 800281c:	4a02      	ldr	r2, [pc, #8]	; (8002828 <PWR_ClearFlag+0xc>)
 800281e:	6813      	ldr	r3, [r2, #0]
 8002820:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8002824:	6010      	str	r0, [r2, #0]
 8002826:	4770      	bx	lr
 8002828:	40007000 	.word	0x40007000

0800282c <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800282c:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <RCC_DeInit+0x38>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	f042 0201 	orr.w	r2, r2, #1
 8002834:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	4a0b      	ldr	r2, [pc, #44]	; (8002868 <RCC_DeInit+0x3c>)
 800283a:	400a      	ands	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002844:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002848:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002850:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002858:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800285a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40021000 	.word	0x40021000
 8002868:	f8ff0000 	.word	0xf8ff0000

0800286c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800286c:	4b0c      	ldr	r3, [pc, #48]	; (80028a0 <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800286e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002878:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002880:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8002882:	d003      	beq.n	800288c <RCC_HSEConfig+0x20>
 8002884:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002888:	d004      	beq.n	8002894 <RCC_HSEConfig+0x28>
 800288a:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002892:	e002      	b.n	800289a <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000

080028a4 <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 80028a4:	4a03      	ldr	r2, [pc, #12]	; (80028b4 <RCC_AdjustHSICalibrationValue+0x10>)
 80028a6:	6813      	ldr	r3, [r2, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80028a8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80028ac:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 80028b0:	6010      	str	r0, [r2, #0]
 80028b2:	4770      	bx	lr
 80028b4:	40021000 	.word	0x40021000

080028b8 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80028b8:	4b01      	ldr	r3, [pc, #4]	; (80028c0 <RCC_HSICmd+0x8>)
 80028ba:	6018      	str	r0, [r3, #0]
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	42420000 	.word	0x42420000

080028c4 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80028c4:	4a03      	ldr	r2, [pc, #12]	; (80028d4 <RCC_PLLConfig+0x10>)
 80028c6:	6853      	ldr	r3, [r2, #4]
 80028c8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80028cc:	4319      	orrs	r1, r3
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80028ce:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80028d0:	6050      	str	r0, [r2, #4]
 80028d2:	4770      	bx	lr
 80028d4:	40021000 	.word	0x40021000

080028d8 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80028d8:	4b01      	ldr	r3, [pc, #4]	; (80028e0 <RCC_PLLCmd+0x8>)
 80028da:	6018      	str	r0, [r3, #0]
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	42420060 	.word	0x42420060

080028e4 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80028e4:	4a03      	ldr	r2, [pc, #12]	; (80028f4 <RCC_SYSCLKConfig+0x10>)
 80028e6:	6853      	ldr	r3, [r2, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80028e8:	f023 0303 	bic.w	r3, r3, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80028ec:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80028ee:	6050      	str	r0, [r2, #4]
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	40021000 	.word	0x40021000

080028f8 <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80028f8:	4b02      	ldr	r3, [pc, #8]	; (8002904 <RCC_GetSYSCLKSource+0xc>)
 80028fa:	6858      	ldr	r0, [r3, #4]
}
 80028fc:	f000 000c 	and.w	r0, r0, #12
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000

08002908 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8002908:	4a03      	ldr	r2, [pc, #12]	; (8002918 <RCC_HCLKConfig+0x10>)
 800290a:	6853      	ldr	r3, [r2, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800290c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8002910:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002912:	6050      	str	r0, [r2, #4]
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000

0800291c <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800291c:	4a03      	ldr	r2, [pc, #12]	; (800292c <RCC_PCLK1Config+0x10>)
 800291e:	6853      	ldr	r3, [r2, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8002920:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8002924:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002926:	6050      	str	r0, [r2, #4]
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40021000 	.word	0x40021000

08002930 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8002930:	4a03      	ldr	r2, [pc, #12]	; (8002940 <RCC_PCLK2Config+0x10>)
 8002932:	6853      	ldr	r3, [r2, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8002934:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8002938:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800293c:	6050      	str	r0, [r2, #4]
 800293e:	4770      	bx	lr
 8002940:	40021000 	.word	0x40021000

08002944 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8002946:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002948:	b109      	cbz	r1, 800294e <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800294a:	4310      	orrs	r0, r2
 800294c:	e001      	b.n	8002952 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800294e:	ea22 0000 	bic.w	r0, r2, r0
 8002952:	7018      	strb	r0, [r3, #0]
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40021009 	.word	0x40021009

0800295c <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 800295c:	4b01      	ldr	r3, [pc, #4]	; (8002964 <RCC_USBCLKConfig+0x8>)
 800295e:	6018      	str	r0, [r3, #0]
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	424200d8 	.word	0x424200d8

08002968 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8002968:	4a03      	ldr	r2, [pc, #12]	; (8002978 <RCC_ADCCLKConfig+0x10>)
 800296a:	6853      	ldr	r3, [r2, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 800296c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8002970:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002972:	6050      	str	r0, [r2, #4]
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40021000 	.word	0x40021000

0800297c <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <RCC_LSEConfig+0x1c>)
 800297e:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8002980:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8002982:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8002984:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8002986:	d002      	beq.n	800298e <RCC_LSEConfig+0x12>
 8002988:	2804      	cmp	r0, #4
 800298a:	d002      	beq.n	8002992 <RCC_LSEConfig+0x16>
 800298c:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800298e:	7018      	strb	r0, [r3, #0]
      break;
 8002990:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8002992:	2205      	movs	r2, #5
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	4770      	bx	lr
 8002998:	40021020 	.word	0x40021020

0800299c <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800299c:	4b01      	ldr	r3, [pc, #4]	; (80029a4 <RCC_LSICmd+0x8>)
 800299e:	6018      	str	r0, [r3, #0]
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	42420480 	.word	0x42420480

080029a8 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80029a8:	4a02      	ldr	r2, [pc, #8]	; (80029b4 <RCC_RTCCLKConfig+0xc>)
 80029aa:	6a13      	ldr	r3, [r2, #32]
 80029ac:	4318      	orrs	r0, r3
 80029ae:	6210      	str	r0, [r2, #32]
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000

080029b8 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80029b8:	4b01      	ldr	r3, [pc, #4]	; (80029c0 <RCC_RTCCLKCmd+0x8>)
 80029ba:	6018      	str	r0, [r3, #0]
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	4242043c 	.word	0x4242043c

080029c4 <RCC_GetClocksFreq>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80029c4:	4a1d      	ldr	r2, [pc, #116]	; (8002a3c <RCC_GetClocksFreq+0x78>)
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80029c6:	b510      	push	{r4, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80029c8:	6853      	ldr	r3, [r2, #4]
  
  switch (tmp)
 80029ca:	f003 030c 	and.w	r3, r3, #12
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d003      	beq.n	80029da <RCC_GetClocksFreq+0x16>
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d003      	beq.n	80029de <RCC_GetClocksFreq+0x1a>
 80029d6:	4b1a      	ldr	r3, [pc, #104]	; (8002a40 <RCC_GetClocksFreq+0x7c>)
 80029d8:	e011      	b.n	80029fe <RCC_GetClocksFreq+0x3a>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80029da:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <RCC_GetClocksFreq+0x80>)
 80029dc:	e00f      	b.n	80029fe <RCC_GetClocksFreq+0x3a>
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80029de:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80029e0:	6851      	ldr	r1, [r2, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80029e2:	f3c3 4383 	ubfx	r3, r3, #18, #4
      
      if (pllsource == 0x00)
 80029e6:	03cc      	lsls	r4, r1, #15
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80029e8:	f103 0302 	add.w	r3, r3, #2
      
      if (pllsource == 0x00)
 80029ec:	d401      	bmi.n	80029f2 <RCC_GetClocksFreq+0x2e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80029ee:	4916      	ldr	r1, [pc, #88]	; (8002a48 <RCC_GetClocksFreq+0x84>)
 80029f0:	e004      	b.n	80029fc <RCC_GetClocksFreq+0x38>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80029f2:	6851      	ldr	r1, [r2, #4]
 80029f4:	0389      	lsls	r1, r1, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80029f6:	bf4c      	ite	mi
 80029f8:	4911      	ldrmi	r1, [pc, #68]	; (8002a40 <RCC_GetClocksFreq+0x7c>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80029fa:	4912      	ldrpl	r1, [pc, #72]	; (8002a44 <RCC_GetClocksFreq+0x80>)
 80029fc:	434b      	muls	r3, r1
 80029fe:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8002a00:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8002a02:	4912      	ldr	r1, [pc, #72]	; (8002a4c <RCC_GetClocksFreq+0x88>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8002a04:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8002a08:	5ccc      	ldrb	r4, [r1, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002a0a:	6803      	ldr	r3, [r0, #0]
 8002a0c:	40e3      	lsrs	r3, r4
 8002a0e:	6043      	str	r3, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8002a10:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8002a12:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8002a16:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a18:	fa23 f404 	lsr.w	r4, r3, r4
 8002a1c:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8002a1e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8002a20:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8002a24:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a26:	40e3      	lsrs	r3, r4
 8002a28:	60c3      	str	r3, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8002a2a:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 8002a2c:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8002a30:	440a      	add	r2, r1
 8002a32:	7c12      	ldrb	r2, [r2, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8002a34:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a38:	6103      	str	r3, [r0, #16]
 8002a3a:	bd10      	pop	{r4, pc}
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	007a1200 	.word	0x007a1200
 8002a44:	00f42400 	.word	0x00f42400
 8002a48:	003d0900 	.word	0x003d0900
 8002a4c:	20000018 	.word	0x20000018

08002a50 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8002a50:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002a52:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002a54:	b109      	cbz	r1, 8002a5a <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002a56:	4310      	orrs	r0, r2
 8002a58:	e001      	b.n	8002a5e <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8002a5a:	ea22 0000 	bic.w	r0, r2, r0
 8002a5e:	6158      	str	r0, [r3, #20]
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000

08002a68 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002a6a:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a6c:	b109      	cbz	r1, 8002a72 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002a6e:	4310      	orrs	r0, r2
 8002a70:	e001      	b.n	8002a76 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002a72:	ea22 0000 	bic.w	r0, r2, r0
 8002a76:	6198      	str	r0, [r3, #24]
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000

08002a80 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002a80:	4b04      	ldr	r3, [pc, #16]	; (8002a94 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002a82:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a84:	b109      	cbz	r1, 8002a8a <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002a86:	4310      	orrs	r0, r2
 8002a88:	e001      	b.n	8002a8e <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002a8a:	ea22 0000 	bic.w	r0, r2, r0
 8002a8e:	61d8      	str	r0, [r3, #28]
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000

08002a98 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a9a:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a9c:	b109      	cbz	r1, 8002aa2 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a9e:	4310      	orrs	r0, r2
 8002aa0:	e001      	b.n	8002aa6 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002aa2:	ea22 0000 	bic.w	r0, r2, r0
 8002aa6:	60d8      	str	r0, [r3, #12]
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000

08002ab0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002ab0:	4b04      	ldr	r3, [pc, #16]	; (8002ac4 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002ab2:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002ab4:	b109      	cbz	r1, 8002aba <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002ab6:	4310      	orrs	r0, r2
 8002ab8:	e001      	b.n	8002abe <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8002aba:	ea22 0000 	bic.w	r0, r2, r0
 8002abe:	6118      	str	r0, [r3, #16]
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8002ac8:	4b01      	ldr	r3, [pc, #4]	; (8002ad0 <RCC_BackupResetCmd+0x8>)
 8002aca:	6018      	str	r0, [r3, #0]
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	42420440 	.word	0x42420440

08002ad4 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8002ad4:	4b01      	ldr	r3, [pc, #4]	; (8002adc <RCC_ClockSecuritySystemCmd+0x8>)
 8002ad6:	6018      	str	r0, [r3, #0]
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	4242004c 	.word	0x4242004c

08002ae0 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8002ae0:	4b01      	ldr	r3, [pc, #4]	; (8002ae8 <RCC_MCOConfig+0x8>)
 8002ae2:	7018      	strb	r0, [r3, #0]
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40021007 	.word	0x40021007

08002aec <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8002aec:	0942      	lsrs	r2, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8002aee:	2a01      	cmp	r2, #1
 8002af0:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <RCC_GetFlagStatus+0x24>)
 8002af2:	d101      	bne.n	8002af8 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	e003      	b.n	8002b00 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8002af8:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8002afa:	bf0c      	ite	eq
 8002afc:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8002afe:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  {
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
 8002b00:	f000 001f 	and.w	r0, r0, #31
 8002b04:	fa23 f000 	lsr.w	r0, r3, r0
}
 8002b08:	f000 0001 	and.w	r0, r0, #1
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40021000 	.word	0x40021000

08002b14 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8002b14:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t StartUpCounter = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8002b1a:	2031      	movs	r0, #49	; 0x31
 8002b1c:	f7ff ffe6 	bl	8002aec <RCC_GetFlagStatus>
    StartUpCounter++;  
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	3301      	adds	r3, #1
 8002b24:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8002b26:	9b01      	ldr	r3, [sp, #4]
 8002b28:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002b2c:	d001      	beq.n	8002b32 <RCC_WaitForHSEStartUp+0x1e>
 8002b2e:	2800      	cmp	r0, #0
 8002b30:	d0f3      	beq.n	8002b1a <RCC_WaitForHSEStartUp+0x6>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8002b32:	2031      	movs	r0, #49	; 0x31
 8002b34:	f7ff ffda 	bl	8002aec <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }  
  return (status);
}
 8002b38:	3000      	adds	r0, #0
 8002b3a:	bf18      	it	ne
 8002b3c:	2001      	movne	r0, #1
 8002b3e:	b003      	add	sp, #12
 8002b40:	f85d fb04 	ldr.w	pc, [sp], #4

08002b44 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8002b44:	4a02      	ldr	r2, [pc, #8]	; (8002b50 <RCC_ClearFlag+0xc>)
 8002b46:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002b48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b4c:	6253      	str	r3, [r2, #36]	; 0x24
 8002b4e:	4770      	bx	lr
 8002b50:	40021000 	.word	0x40021000

08002b54 <RCC_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <RCC_GetITStatus+0x10>)
 8002b56:	689b      	ldr	r3, [r3, #8]
  {
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 8002b58:	4218      	tst	r0, r3
}
 8002b5a:	bf14      	ite	ne
 8002b5c:	2001      	movne	r0, #1
 8002b5e:	2000      	moveq	r0, #0
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000

08002b68 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8002b68:	4b01      	ldr	r3, [pc, #4]	; (8002b70 <RCC_ClearITPendingBit+0x8>)
 8002b6a:	7018      	strb	r0, [r3, #0]
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	4002100a 	.word	0x4002100a

08002b74 <SPI_I2S_DeInit>:
  *         reset values (Affects also the I2Ss).
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8002b74:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8002b76:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <SPI_I2S_DeInit+0x58>)
 8002b78:	4298      	cmp	r0, r3
 8002b7a:	d10b      	bne.n	8002b94 <SPI_I2S_DeInit+0x20>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b82:	f7ff ff89 	bl	8002a98 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8002b86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b90:	f7ff bf82 	b.w	8002a98 <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
 8002b94:	4b0e      	ldr	r3, [pc, #56]	; (8002bd0 <SPI_I2S_DeInit+0x5c>)
 8002b96:	4298      	cmp	r0, r3
 8002b98:	d108      	bne.n	8002bac <SPI_I2S_DeInit+0x38>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ba0:	f7ff ff86 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002baa:	e00a      	b.n	8002bc2 <SPI_I2S_DeInit+0x4e>
  }
  else
  {
    if (SPIx == SPI3)
 8002bac:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <SPI_I2S_DeInit+0x60>)
 8002bae:	4298      	cmp	r0, r3
 8002bb0:	d10b      	bne.n	8002bca <SPI_I2S_DeInit+0x56>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002bb8:	f7ff ff7a 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    }
  }
}
 8002bc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002bc6:	f7ff bf73 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>
 8002bca:	bd08      	pop	{r3, pc}
 8002bcc:	40013000 	.word	0x40013000
 8002bd0:	40003800 	.word	0x40003800
 8002bd4:	40003c00 	.word	0x40003c00

08002bd8 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002bd8:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002bda:	880a      	ldrh	r2, [r1, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8002bdc:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8002bde:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002be2:	884b      	ldrh	r3, [r1, #2]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	888a      	ldrh	r2, [r1, #4]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	88ca      	ldrh	r2, [r1, #6]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	890a      	ldrh	r2, [r1, #8]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	894a      	ldrh	r2, [r1, #10]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	898a      	ldrh	r2, [r1, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	89ca      	ldrh	r2, [r1, #14]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	4323      	orrs	r3, r4
 8002c00:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002c02:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8002c04:	8b83      	ldrh	r3, [r0, #28]
 8002c06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c0a:	041b      	lsls	r3, r3, #16
 8002c0c:	0c1b      	lsrs	r3, r3, #16
 8002c0e:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002c10:	8a0b      	ldrh	r3, [r1, #16]
 8002c12:	8203      	strh	r3, [r0, #16]
 8002c14:	bd10      	pop	{r4, pc}

08002c16 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002c16:	8b83      	ldrh	r3, [r0, #28]
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.  *   
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8002c18:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002c1a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002c1e:	f023 030f 	bic.w	r3, r3, #15
 8002c22:	041b      	lsls	r3, r3, #16
 8002c24:	0c1b      	lsrs	r3, r3, #16
 8002c26:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c2c:	688b      	ldr	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8002c2e:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c30:	2b02      	cmp	r3, #2
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.  *   
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8002c32:	b087      	sub	sp, #28
 8002c34:	4605      	mov	r5, r0
 8002c36:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8002c38:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c3a:	d023      	beq.n	8002c84 <I2S_Init+0x6e>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002c3c:	888b      	ldrh	r3, [r1, #4]
      /* Get the source clock value: based on System Clock value */
      sourceclock = RCC_Clocks.SYSCLK_Frequency;
    }        
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8002c3e:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002c40:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 8002c42:	bf14      	ite	ne
 8002c44:	2702      	movne	r7, #2
 8002c46:	2701      	moveq	r7, #1
      /* Get the source clock value: based on System Clock value */
      sourceclock = RCC_Clocks.SYSCLK_Frequency;
    }        
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8002c48:	f7ff febc 	bl	80029c4 <RCC_GetClocksFreq>
    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
#endif /* STM32F10X_CL */    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8002c4c:	88e3      	ldrh	r3, [r4, #6]
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
      
    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 8002c4e:	9901      	ldr	r1, [sp, #4]
#endif /* STM32F10X_CL */    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8002c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c54:	bf1c      	itt	ne
 8002c56:	017f      	lslne	r7, r7, #5
 8002c58:	fbb1 f1f7 	udivne	r1, r1, r7
 8002c5c:	f04f 020a 	mov.w	r2, #10

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c60:	bf08      	it	eq
 8002c62:	0a09      	lsreq	r1, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c64:	434a      	muls	r2, r1
 8002c66:	68a3      	ldr	r3, [r4, #8]
 8002c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6c:	3305      	adds	r3, #5
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;  
 8002c6e:	220a      	movs	r2, #10
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c70:	b29b      	uxth	r3, r3
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;  
 8002c72:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8002c76:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8002c7a:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8002c7c:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8002c80:	b292      	uxth	r2, r2
 8002c82:	e000      	b.n	8002c86 <I2S_Init+0x70>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (uint16_t)0;
 8002c84:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8002c86:	1e99      	subs	r1, r3, #2
 8002c88:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8002c8a:	29fe      	cmp	r1, #254	; 0xfe
 8002c8c:	bf24      	itt	cs
 8002c8e:	2200      	movcs	r2, #0
 8002c90:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
 8002c92:	4313      	orrs	r3, r2
 8002c94:	88e2      	ldrh	r2, [r4, #6]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	842b      	strh	r3, [r5, #32]
 8002c9c:	8823      	ldrh	r3, [r4, #0]
 8002c9e:	88a2      	ldrh	r2, [r4, #4]
 8002ca0:	431e      	orrs	r6, r3
 8002ca2:	8863      	ldrh	r3, [r4, #2]
 8002ca4:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 8002ca8:	4333      	orrs	r3, r6
 8002caa:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8002cac:	89a2      	ldrh	r2, [r4, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	b29b      	uxth	r3, r3
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;   
 8002cb2:	83ab      	strh	r3, [r5, #28]
}
 8002cb4:	b007      	add	sp, #28
 8002cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cb8 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8002cbc:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8002cbe:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8002cc0:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8002cc2:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8002cc4:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8002cc6:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8002cc8:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8002cca:	2307      	movs	r3, #7
 8002ccc:	8203      	strh	r3, [r0, #16]
 8002cce:	4770      	bx	lr

08002cd0 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002cd0:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002cd2:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002cd4:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8002cd6:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8002cd8:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8002cda:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002cdc:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8002cde:	8183      	strh	r3, [r0, #12]
 8002ce0:	4770      	bx	lr

08002ce2 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002ce2:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002ce4:	b119      	cbz	r1, 8002cee <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cec:	e003      	b.n	8002cf6 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8002cee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cf2:	041b      	lsls	r3, r3, #16
 8002cf4:	0c1b      	lsrs	r3, r3, #16
 8002cf6:	8003      	strh	r3, [r0, #0]
 8002cf8:	4770      	bx	lr

08002cfa <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002cfa:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002cfc:	b119      	cbz	r1, 8002d06 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d04:	e003      	b.n	8002d0e <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8002d06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d0a:	041b      	lsls	r3, r3, #16
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	8383      	strh	r3, [r0, #28]
 8002d10:	4770      	bx	lr

08002d12 <SPI_I2S_ITConfig>:

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8002d12:	2301      	movs	r3, #1
 8002d14:	0909      	lsrs	r1, r1, #4
 8002d16:	fa03 f101 	lsl.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d1a:	8883      	ldrh	r3, [r0, #4]

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8002d1c:	b289      	uxth	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d1e:	b29b      	uxth	r3, r3
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;

  if (NewState != DISABLE)
 8002d20:	b10a      	cbz	r2, 8002d26 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d22:	4319      	orrs	r1, r3
 8002d24:	e001      	b.n	8002d2a <SPI_I2S_ITConfig+0x18>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8002d26:	ea23 0101 	bic.w	r1, r3, r1
 8002d2a:	8081      	strh	r1, [r0, #4]
 8002d2c:	4770      	bx	lr

08002d2e <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002d2e:	8883      	ldrh	r3, [r0, #4]
 8002d30:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8002d32:	b10a      	cbz	r2, 8002d38 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002d34:	4319      	orrs	r1, r3
 8002d36:	e001      	b.n	8002d3c <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8002d38:	ea23 0101 	bic.w	r1, r3, r1
 8002d3c:	8081      	strh	r1, [r0, #4]
 8002d3e:	4770      	bx	lr

08002d40 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002d40:	8181      	strh	r1, [r0, #12]
 8002d42:	4770      	bx	lr

08002d44 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002d44:	8980      	ldrh	r0, [r0, #12]
}
 8002d46:	b280      	uxth	r0, r0
 8002d48:	4770      	bx	lr

08002d4a <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8002d4a:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8002d4e:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d50:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d52:	bf0b      	itete	eq
 8002d54:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d58:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d5a:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d5c:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d60:	bf08      	it	eq
 8002d62:	0c1b      	lsreq	r3, r3, #16
 8002d64:	8003      	strh	r3, [r0, #0]
 8002d66:	4770      	bx	lr

08002d68 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8002d68:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002d6a:	b119      	cbz	r1, 8002d74 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	f043 0304 	orr.w	r3, r3, #4
 8002d72:	e003      	b.n	8002d7c <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8002d74:	f023 0304 	bic.w	r3, r3, #4
 8002d78:	041b      	lsls	r3, r3, #16
 8002d7a:	0c1b      	lsrs	r3, r3, #16
 8002d7c:	8083      	strh	r3, [r0, #4]
 8002d7e:	4770      	bx	lr

08002d80 <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8002d80:	8803      	ldrh	r3, [r0, #0]
 8002d82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d86:	041b      	lsls	r3, r3, #16
 8002d88:	0c1b      	lsrs	r3, r3, #16
 8002d8a:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8002d8c:	8803      	ldrh	r3, [r0, #0]
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	4319      	orrs	r1, r3
 8002d92:	8001      	strh	r1, [r0, #0]
 8002d94:	4770      	bx	lr

08002d96 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8002d96:	8803      	ldrh	r3, [r0, #0]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d9e:	8003      	strh	r3, [r0, #0]
 8002da0:	4770      	bx	lr

08002da2 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002da2:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002da4:	b119      	cbz	r1, 8002dae <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002dac:	e003      	b.n	8002db6 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8002dae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002db2:	041b      	lsls	r3, r3, #16
 8002db4:	0c1b      	lsrs	r3, r3, #16
 8002db6:	8003      	strh	r3, [r0, #0]
 8002db8:	4770      	bx	lr

08002dba <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8002dba:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8002dbc:	bf14      	ite	ne
 8002dbe:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8002dc0:	8a80      	ldrheq	r0, [r0, #20]
 8002dc2:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8002dc4:	4770      	bx	lr

08002dc6 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8002dc6:	8a00      	ldrh	r0, [r0, #16]
}
 8002dc8:	b280      	uxth	r0, r0
 8002dca:	4770      	bx	lr

08002dcc <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002dcc:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8002dce:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002dd2:	bf15      	itete	ne
 8002dd4:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002dd8:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002dda:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002ddc:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002de0:	bf18      	it	ne
 8002de2:	0c1b      	lsrne	r3, r3, #16
 8002de4:	8003      	strh	r3, [r0, #0]
 8002de6:	4770      	bx	lr

08002de8 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002de8:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002dea:	4219      	tst	r1, r3
}
 8002dec:	bf14      	ite	ne
 8002dee:	2001      	movne	r0, #1
 8002df0:	2000      	moveq	r0, #0
 8002df2:	4770      	bx	lr

08002df4 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8002df4:	43c9      	mvns	r1, r1
 8002df6:	b289      	uxth	r1, r1
 8002df8:	8101      	strh	r1, [r0, #8]
 8002dfa:	4770      	bx	lr

08002dfc <SPI_I2S_GetITStatus>:
  *     @arg SPI_IT_CRCERR: CRC Error interrupt.
  *     @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8002dfc:	b510      	push	{r4, lr}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002dfe:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002e00:	8903      	ldrh	r3, [r0, #8]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f001 000f 	and.w	r0, r1, #15
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	fa02 f000 	lsl.w	r0, r2, r0
 8002e0e:	4018      	ands	r0, r3

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002e10:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002e12:	d005      	beq.n	8002e20 <SPI_I2S_GetITStatus+0x24>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8002e14:	0909      	lsrs	r1, r1, #4
 8002e16:	408a      	lsls	r2, r1
 8002e18:	4214      	tst	r4, r2
 8002e1a:	bf14      	ite	ne
 8002e1c:	2001      	movne	r0, #1
 8002e1e:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8002e20:	bd10      	pop	{r4, pc}

08002e22 <SPI_I2S_ClearITPendingBit>:

  /* Get the SPI IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8002e22:	f001 010f 	and.w	r1, r1, #15
 8002e26:	2301      	movs	r3, #1
 8002e28:	fa03 f101 	lsl.w	r1, r3, r1
 8002e2c:	43c9      	mvns	r1, r1
 8002e2e:	b289      	uxth	r1, r1
 8002e30:	8101      	strh	r1, [r0, #8]
 8002e32:	4770      	bx	lr

08002e34 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8002e34:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8002e36:	4b21      	ldr	r3, [pc, #132]	; (8002ebc <USART_DeInit+0x88>)
 8002e38:	4298      	cmp	r0, r3
 8002e3a:	d10b      	bne.n	8002e54 <USART_DeInit+0x20>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e42:	f7ff fe29 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8002e46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e50:	f7ff be22 	b.w	8002a98 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
 8002e54:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <USART_DeInit+0x8c>)
 8002e56:	4298      	cmp	r0, r3
 8002e58:	d108      	bne.n	8002e6c <USART_DeInit+0x38>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e60:	f7ff fe26 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8002e64:	2100      	movs	r1, #0
 8002e66:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e6a:	e022      	b.n	8002eb2 <USART_DeInit+0x7e>
  }
  else if (USARTx == USART3)
 8002e6c:	4b15      	ldr	r3, [pc, #84]	; (8002ec4 <USART_DeInit+0x90>)
 8002e6e:	4298      	cmp	r0, r3
 8002e70:	d108      	bne.n	8002e84 <USART_DeInit+0x50>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8002e72:	2101      	movs	r1, #1
 8002e74:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002e78:	f7ff fe1a 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002e82:	e016      	b.n	8002eb2 <USART_DeInit+0x7e>
  }    
  else if (USARTx == UART4)
 8002e84:	4b10      	ldr	r3, [pc, #64]	; (8002ec8 <USART_DeInit+0x94>)
 8002e86:	4298      	cmp	r0, r3
 8002e88:	d108      	bne.n	8002e9c <USART_DeInit+0x68>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e90:	f7ff fe0e 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8002e94:	2100      	movs	r1, #0
 8002e96:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e9a:	e00a      	b.n	8002eb2 <USART_DeInit+0x7e>
  }    
  else
  {
    if (USARTx == UART5)
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <USART_DeInit+0x98>)
 8002e9e:	4298      	cmp	r0, r3
 8002ea0:	d10b      	bne.n	8002eba <USART_DeInit+0x86>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002ea8:	f7ff fe02 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002eac:	2100      	movs	r1, #0
 8002eae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    }
  }
}
 8002eb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == UART5)
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002eb6:	f7ff bdfb 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>
 8002eba:	bd08      	pop	{r3, pc}
 8002ebc:	40013800 	.word	0x40013800
 8002ec0:	40004400 	.word	0x40004400
 8002ec4:	40004800 	.word	0x40004800
 8002ec8:	40004c00 	.word	0x40004c00
 8002ecc:	40005000 	.word	0x40005000

08002ed0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	460e      	mov	r6, r1
 8002ed4:	4604      	mov	r4, r0
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002ed6:	8a03      	ldrh	r3, [r0, #16]
 8002ed8:	88ca      	ldrh	r2, [r1, #6]
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ee0:	4313      	orrs	r3, r2
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002ee2:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8002ee4:	8982      	ldrh	r2, [r0, #12]
 8002ee6:	8889      	ldrh	r1, [r1, #4]
 8002ee8:	8933      	ldrh	r3, [r6, #8]
 8002eea:	b292      	uxth	r2, r2
 8002eec:	430b      	orrs	r3, r1
 8002eee:	8971      	ldrh	r1, [r6, #10]
 8002ef0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	f022 020c 	bic.w	r2, r2, #12
 8002efa:	4313      	orrs	r3, r2
 8002efc:	b29b      	uxth	r3, r3
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002efe:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8002f00:	8a83      	ldrh	r3, [r0, #20]
 8002f02:	89b2      	ldrh	r2, [r6, #12]
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	4313      	orrs	r3, r2
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002f0e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002f10:	a801      	add	r0, sp, #4
 8002f12:	f7ff fd57 	bl	80029c4 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002f16:	4a17      	ldr	r2, [pc, #92]	; (8002f74 <USART_Init+0xa4>)
 8002f18:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002f1a:	9d04      	ldr	r5, [sp, #16]
 8002f1c:	6831      	ldr	r1, [r6, #0]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002f1e:	4294      	cmp	r4, r2
 8002f20:	bf18      	it	ne
 8002f22:	461d      	movne	r5, r3
 8002f24:	2219      	movs	r2, #25
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002f26:	436a      	muls	r2, r5
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f28:	89a3      	ldrh	r3, [r4, #12]
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f2a:	2664      	movs	r6, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f2c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002f30:	bf14      	ite	ne
 8002f32:	004d      	lslne	r5, r1, #1
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002f34:	008d      	lsleq	r5, r1, #2
 8002f36:	fbb2 f5f5 	udiv	r5, r2, r5
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f3a:	fbb5 f0f6 	udiv	r0, r5, r6

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f3e:	89a2      	ldrh	r2, [r4, #12]
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f40:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002f42:	0901      	lsrs	r1, r0, #4

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f44:	0412      	lsls	r2, r2, #16
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002f46:	fb06 5311 	mls	r3, r6, r1, r5

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f4a:	d507      	bpl.n	8002f5c <USART_Init+0x8c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002f4c:	00d9      	lsls	r1, r3, #3
 8002f4e:	3132      	adds	r1, #50	; 0x32
 8002f50:	fbb1 f2f6 	udiv	r2, r1, r6
 8002f54:	f002 0207 	and.w	r2, r2, #7
 8002f58:	4310      	orrs	r0, r2
 8002f5a:	e006      	b.n	8002f6a <USART_Init+0x9a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002f5c:	011a      	lsls	r2, r3, #4
 8002f5e:	3232      	adds	r2, #50	; 0x32
 8002f60:	fbb2 f3f6 	udiv	r3, r2, r6
 8002f64:	f003 030f 	and.w	r3, r3, #15
 8002f68:	4318      	orrs	r0, r3
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8002f6a:	b280      	uxth	r0, r0
 8002f6c:	8120      	strh	r0, [r4, #8]
}
 8002f6e:	b006      	add	sp, #24
 8002f70:	bd70      	pop	{r4, r5, r6, pc}
 8002f72:	bf00      	nop
 8002f74:	40013800 	.word	0x40013800

08002f78 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002f78:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002f7c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002f7e:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002f80:	2300      	movs	r3, #0
 8002f82:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8002f84:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002f86:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002f88:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8002f8a:	8183      	strh	r3, [r0, #12]
 8002f8c:	4770      	bx	lr

08002f8e <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8002f8e:	884b      	ldrh	r3, [r1, #2]
 8002f90:	b510      	push	{r4, lr}
 8002f92:	880c      	ldrh	r4, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002f94:	8a02      	ldrh	r2, [r0, #16]
 8002f96:	4323      	orrs	r3, r4
 8002f98:	888c      	ldrh	r4, [r1, #4]
 8002f9a:	88c9      	ldrh	r1, [r1, #6]
 8002f9c:	b292      	uxth	r2, r2
 8002f9e:	4323      	orrs	r3, r4
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	b29b      	uxth	r3, r3
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002faa:	8203      	strh	r3, [r0, #16]
 8002fac:	bd10      	pop	{r4, pc}

08002fae <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8002fb2:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8002fb4:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8002fb6:	80c3      	strh	r3, [r0, #6]
 8002fb8:	4770      	bx	lr

08002fba <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002fba:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002fbc:	b119      	cbz	r1, 8002fc6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fc4:	e003      	b.n	8002fce <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8002fc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fca:	041b      	lsls	r3, r3, #16
 8002fcc:	0c1b      	lsrs	r3, r3, #16
 8002fce:	8183      	strh	r3, [r0, #12]
 8002fd0:	4770      	bx	lr

08002fd2 <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8002fd2:	2301      	movs	r3, #1
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002fd4:	b510      	push	{r4, lr}
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002fd6:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fda:	429c      	cmp	r4, r3
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8002fdc:	f001 011f 	and.w	r1, r1, #31
 8002fe0:	fa03 f101 	lsl.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fe4:	d101      	bne.n	8002fea <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8002fe6:	300c      	adds	r0, #12
 8002fe8:	e003      	b.n	8002ff2 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002fea:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8002fec:	bf0c      	ite	eq
 8002fee:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002ff0:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002ff2:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8002ff4:	b10a      	cbz	r2, 8002ffa <USART_ITConfig+0x28>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002ff6:	4319      	orrs	r1, r3
 8002ff8:	e001      	b.n	8002ffe <USART_ITConfig+0x2c>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002ffa:	ea23 0101 	bic.w	r1, r3, r1
 8002ffe:	6001      	str	r1, [r0, #0]
 8003000:	bd10      	pop	{r4, pc}

08003002 <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8003002:	8a83      	ldrh	r3, [r0, #20]
 8003004:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8003006:	b10a      	cbz	r2, 800300c <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8003008:	4319      	orrs	r1, r3
 800300a:	e001      	b.n	8003010 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800300c:	ea23 0101 	bic.w	r1, r3, r1
 8003010:	8281      	strh	r1, [r0, #20]
 8003012:	4770      	bx	lr

08003014 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8003014:	8a03      	ldrh	r3, [r0, #16]
 8003016:	f023 030f 	bic.w	r3, r3, #15
 800301a:	041b      	lsls	r3, r3, #16
 800301c:	0c1b      	lsrs	r3, r3, #16
 800301e:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8003020:	8a03      	ldrh	r3, [r0, #16]
 8003022:	b29b      	uxth	r3, r3
 8003024:	4319      	orrs	r1, r3
 8003026:	8201      	strh	r1, [r0, #16]
 8003028:	4770      	bx	lr

0800302a <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 800302a:	8983      	ldrh	r3, [r0, #12]
 800302c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003030:	041b      	lsls	r3, r3, #16
 8003032:	0c1b      	lsrs	r3, r3, #16
 8003034:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8003036:	8983      	ldrh	r3, [r0, #12]
 8003038:	b29b      	uxth	r3, r3
 800303a:	4319      	orrs	r1, r3
 800303c:	8181      	strh	r1, [r0, #12]
 800303e:	4770      	bx	lr

08003040 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8003040:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8003042:	b119      	cbz	r1, 800304c <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8003044:	b29b      	uxth	r3, r3
 8003046:	f043 0302 	orr.w	r3, r3, #2
 800304a:	e003      	b.n	8003054 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 800304c:	f023 0302 	bic.w	r3, r3, #2
 8003050:	041b      	lsls	r3, r3, #16
 8003052:	0c1b      	lsrs	r3, r3, #16
 8003054:	8183      	strh	r3, [r0, #12]
 8003056:	4770      	bx	lr

08003058 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8003058:	8a03      	ldrh	r3, [r0, #16]
 800305a:	f023 0320 	bic.w	r3, r3, #32
 800305e:	041b      	lsls	r3, r3, #16
 8003060:	0c1b      	lsrs	r3, r3, #16
 8003062:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8003064:	8a03      	ldrh	r3, [r0, #16]
 8003066:	b29b      	uxth	r3, r3
 8003068:	4319      	orrs	r1, r3
 800306a:	8201      	strh	r1, [r0, #16]
 800306c:	4770      	bx	lr

0800306e <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800306e:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003070:	b119      	cbz	r1, 800307a <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8003072:	b29b      	uxth	r3, r3
 8003074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003078:	e003      	b.n	8003082 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 800307a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800307e:	041b      	lsls	r3, r3, #16
 8003080:	0c1b      	lsrs	r3, r3, #16
 8003082:	8203      	strh	r3, [r0, #16]
 8003084:	4770      	bx	lr

08003086 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8003086:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800308a:	8081      	strh	r1, [r0, #4]
 800308c:	4770      	bx	lr

0800308e <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800308e:	8880      	ldrh	r0, [r0, #4]
}
 8003090:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003094:	4770      	bx	lr

08003096 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8003096:	8983      	ldrh	r3, [r0, #12]
 8003098:	b29b      	uxth	r3, r3
 800309a:	f043 0301 	orr.w	r3, r3, #1
 800309e:	8183      	strh	r3, [r0, #12]
 80030a0:	4770      	bx	lr

080030a2 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 80030a2:	8b03      	ldrh	r3, [r0, #24]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80030a8:	8b03      	ldrh	r3, [r0, #24]
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80030b0:	8301      	strh	r1, [r0, #24]
 80030b2:	4770      	bx	lr

080030b4 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80030b4:	8b03      	ldrh	r3, [r0, #24]
 80030b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80030ba:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80030bc:	8b03      	ldrh	r3, [r0, #24]
 80030be:	b29b      	uxth	r3, r3
 80030c0:	4319      	orrs	r1, r3
 80030c2:	8301      	strh	r1, [r0, #24]
 80030c4:	4770      	bx	lr

080030c6 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80030c6:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030c8:	b119      	cbz	r1, 80030d2 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	f043 0320 	orr.w	r3, r3, #32
 80030d0:	e003      	b.n	80030da <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80030d2:	f023 0320 	bic.w	r3, r3, #32
 80030d6:	041b      	lsls	r3, r3, #16
 80030d8:	0c1b      	lsrs	r3, r3, #16
 80030da:	8283      	strh	r3, [r0, #20]
 80030dc:	4770      	bx	lr

080030de <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80030de:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030e0:	b119      	cbz	r1, 80030ea <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	f043 0310 	orr.w	r3, r3, #16
 80030e8:	e003      	b.n	80030f2 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80030ea:	f023 0310 	bic.w	r3, r3, #16
 80030ee:	041b      	lsls	r3, r3, #16
 80030f0:	0c1b      	lsrs	r3, r3, #16
 80030f2:	8283      	strh	r3, [r0, #20]
 80030f4:	4770      	bx	lr

080030f6 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80030f6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80030f8:	b119      	cbz	r1, 8003102 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	f043 0308 	orr.w	r3, r3, #8
 8003100:	e003      	b.n	800310a <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8003102:	f023 0308 	bic.w	r3, r3, #8
 8003106:	041b      	lsls	r3, r3, #16
 8003108:	0c1b      	lsrs	r3, r3, #16
 800310a:	8283      	strh	r3, [r0, #20]
 800310c:	4770      	bx	lr

0800310e <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 800310e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003110:	b129      	cbz	r1, 800311e <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 8003112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800311a:	b29b      	uxth	r3, r3
 800311c:	e001      	b.n	8003122 <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 800311e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003122:	8183      	strh	r3, [r0, #12]
 8003124:	4770      	bx	lr

08003126 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 8003126:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003128:	b119      	cbz	r1, 8003132 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 800312a:	b29b      	uxth	r3, r3
 800312c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003130:	e003      	b.n	800313a <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 8003132:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003136:	041b      	lsls	r3, r3, #16
 8003138:	0c1b      	lsrs	r3, r3, #16
 800313a:	8283      	strh	r3, [r0, #20]
 800313c:	4770      	bx	lr

0800313e <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800313e:	8a83      	ldrh	r3, [r0, #20]
 8003140:	f023 0304 	bic.w	r3, r3, #4
 8003144:	041b      	lsls	r3, r3, #16
 8003146:	0c1b      	lsrs	r3, r3, #16
 8003148:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800314a:	8a83      	ldrh	r3, [r0, #20]
 800314c:	b29b      	uxth	r3, r3
 800314e:	4319      	orrs	r1, r3
 8003150:	8281      	strh	r1, [r0, #20]
 8003152:	4770      	bx	lr

08003154 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8003154:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003156:	b119      	cbz	r1, 8003160 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8003158:	b29b      	uxth	r3, r3
 800315a:	f043 0302 	orr.w	r3, r3, #2
 800315e:	e003      	b.n	8003168 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8003160:	f023 0302 	bic.w	r3, r3, #2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8283      	strh	r3, [r0, #20]
 800316a:	4770      	bx	lr

0800316c <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800316c:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800316e:	4219      	tst	r1, r3
}
 8003170:	bf14      	ite	ne
 8003172:	2001      	movne	r0, #1
 8003174:	2000      	moveq	r0, #0
 8003176:	4770      	bx	lr

08003178 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8003178:	43c9      	mvns	r1, r1
 800317a:	b289      	uxth	r1, r1
 800317c:	8001      	strh	r1, [r0, #0]
 800317e:	4770      	bx	lr

08003180 <USART_GetITStatus>:
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8003180:	2301      	movs	r3, #1
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8003182:	b510      	push	{r4, lr}
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003184:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8003188:	f001 021f 	and.w	r2, r1, #31
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800318c:	429c      	cmp	r4, r3
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 800318e:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8003192:	d101      	bne.n	8003198 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8003194:	8983      	ldrh	r3, [r0, #12]
 8003196:	e003      	b.n	80031a0 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8003198:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800319a:	bf0c      	ite	eq
 800319c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800319e:	8a83      	ldrhne	r3, [r0, #20]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80031a4:	8802      	ldrh	r2, [r0, #0]
 80031a6:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80031a8:	b143      	cbz	r3, 80031bc <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 80031aa:	2301      	movs	r3, #1
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 80031ac:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80031ae:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 80031b2:	420a      	tst	r2, r1
 80031b4:	bf14      	ite	ne
 80031b6:	4618      	movne	r0, r3
 80031b8:	2000      	moveq	r0, #0
 80031ba:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80031bc:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80031be:	bd10      	pop	{r4, pc}

080031c0 <USART_ClearITPendingBit>:
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
  USARTx->SR = (uint16_t)~itmask;
 80031c0:	0a09      	lsrs	r1, r1, #8
 80031c2:	2301      	movs	r3, #1
 80031c4:	fa03 f101 	lsl.w	r1, r3, r1
 80031c8:	43c9      	mvns	r1, r1
 80031ca:	b289      	uxth	r1, r1
 80031cc:	8001      	strh	r1, [r0, #0]
 80031ce:	4770      	bx	lr

080031d0 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80031d0:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 80031d2:	8c05      	ldrh	r5, [r0, #32]
 80031d4:	f025 0501 	bic.w	r5, r5, #1
 80031d8:	042d      	lsls	r5, r5, #16
 80031da:	0c2d      	lsrs	r5, r5, #16
 80031dc:	8405      	strh	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031de:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80031e0:	8c04      	ldrh	r4, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  tmpccmr1 = TIMx->CCMR1;
 80031e2:	b2ad      	uxth	r5, r5
 80031e4:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 80031e8:	432a      	orrs	r2, r5
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80031ea:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80031ee:	b29a      	uxth	r2, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80031f0:	4b10      	ldr	r3, [pc, #64]	; (8003234 <TI1_Config+0x64>)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80031f2:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80031f4:	4298      	cmp	r0, r3
 80031f6:	d012      	beq.n	800321e <TI1_Config+0x4e>
 80031f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031fc:	4298      	cmp	r0, r3
 80031fe:	d00e      	beq.n	800321e <TI1_Config+0x4e>
 8003200:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003204:	d00b      	beq.n	800321e <TI1_Config+0x4e>
 8003206:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800320a:	4298      	cmp	r0, r3
 800320c:	d007      	beq.n	800321e <TI1_Config+0x4e>
 800320e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003212:	4298      	cmp	r0, r3
 8003214:	d003      	beq.n	800321e <TI1_Config+0x4e>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003216:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800321a:	4298      	cmp	r0, r3
 800321c:	d102      	bne.n	8003224 <TI1_Config+0x54>
 800321e:	f024 0402 	bic.w	r4, r4, #2
 8003222:	e001      	b.n	8003228 <TI1_Config+0x58>
 8003224:	f024 040a 	bic.w	r4, r4, #10
 8003228:	f044 0401 	orr.w	r4, r4, #1
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800322c:	4321      	orrs	r1, r4
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800322e:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003230:	8401      	strh	r1, [r0, #32]
 8003232:	bd30      	pop	{r4, r5, pc}
 8003234:	40012c00 	.word	0x40012c00

08003238 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003238:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 800323a:	8c04      	ldrh	r4, [r0, #32]
 800323c:	f024 0410 	bic.w	r4, r4, #16
 8003240:	0424      	lsls	r4, r4, #16
 8003242:	0c24      	lsrs	r4, r4, #16
 8003244:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003246:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8003248:	8c04      	ldrh	r4, [r0, #32]
 800324a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 800324e:	052d      	lsls	r5, r5, #20
 8003250:	0d2d      	lsrs	r5, r5, #20
 8003252:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8003256:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800325a:	4a14      	ldr	r2, [pc, #80]	; (80032ac <TI2_Config+0x74>)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 800325c:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800325e:	4290      	cmp	r0, r2
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8003260:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003262:	d012      	beq.n	800328a <TI2_Config+0x52>
 8003264:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003268:	4290      	cmp	r0, r2
 800326a:	d00e      	beq.n	800328a <TI2_Config+0x52>
 800326c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003270:	d00b      	beq.n	800328a <TI2_Config+0x52>
 8003272:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003276:	4290      	cmp	r0, r2
 8003278:	d007      	beq.n	800328a <TI2_Config+0x52>
 800327a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800327e:	4290      	cmp	r0, r2
 8003280:	d003      	beq.n	800328a <TI2_Config+0x52>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003282:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003286:	4290      	cmp	r0, r2
 8003288:	d107      	bne.n	800329a <TI2_Config+0x62>
 800328a:	f024 0420 	bic.w	r4, r4, #32
 800328e:	f044 0410 	orr.w	r4, r4, #16
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8003292:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
 8003296:	b289      	uxth	r1, r1
 8003298:	e004      	b.n	80032a4 <TI2_Config+0x6c>
 800329a:	f024 04a0 	bic.w	r4, r4, #160	; 0xa0
 800329e:	f044 0410 	orr.w	r4, r4, #16
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 80032a2:	4321      	orrs	r1, r4
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032a4:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032a6:	8401      	strh	r1, [r0, #32]
 80032a8:	bd30      	pop	{r4, r5, pc}
 80032aa:	bf00      	nop
 80032ac:	40012c00 	.word	0x40012c00

080032b0 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80032b0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 80032b2:	4b61      	ldr	r3, [pc, #388]	; (8003438 <TIM_DeInit+0x188>)
 80032b4:	4298      	cmp	r0, r3
 80032b6:	d108      	bne.n	80032ca <TIM_DeInit+0x1a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80032b8:	2101      	movs	r1, #1
 80032ba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80032be:	f7ff fbeb 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80032c2:	2100      	movs	r1, #0
 80032c4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80032c8:	e0b1      	b.n	800342e <TIM_DeInit+0x17e>
  }     
  else if (TIMx == TIM2)
 80032ca:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80032ce:	d106      	bne.n	80032de <TIM_DeInit+0x2e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80032d0:	2101      	movs	r1, #1
 80032d2:	4608      	mov	r0, r1
 80032d4:	f7ff fbec 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80032d8:	2100      	movs	r1, #0
 80032da:	2001      	movs	r0, #1
 80032dc:	e008      	b.n	80032f0 <TIM_DeInit+0x40>
  }
  else if (TIMx == TIM3)
 80032de:	4b57      	ldr	r3, [pc, #348]	; (800343c <TIM_DeInit+0x18c>)
 80032e0:	4298      	cmp	r0, r3
 80032e2:	d109      	bne.n	80032f8 <TIM_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80032e4:	2101      	movs	r1, #1
 80032e6:	2002      	movs	r0, #2
 80032e8:	f7ff fbe2 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80032ec:	2100      	movs	r1, #0
 80032ee:	2002      	movs	r0, #2
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
 80032f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }
  else if (TIMx == TIM3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80032f4:	f7ff bbdc 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>
  }
  else if (TIMx == TIM4)
 80032f8:	4b51      	ldr	r3, [pc, #324]	; (8003440 <TIM_DeInit+0x190>)
 80032fa:	4298      	cmp	r0, r3
 80032fc:	d106      	bne.n	800330c <TIM_DeInit+0x5c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80032fe:	2101      	movs	r1, #1
 8003300:	2004      	movs	r0, #4
 8003302:	f7ff fbd5 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8003306:	2100      	movs	r1, #0
 8003308:	2004      	movs	r0, #4
 800330a:	e7f1      	b.n	80032f0 <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM5)
 800330c:	4b4d      	ldr	r3, [pc, #308]	; (8003444 <TIM_DeInit+0x194>)
 800330e:	4298      	cmp	r0, r3
 8003310:	d106      	bne.n	8003320 <TIM_DeInit+0x70>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003312:	2101      	movs	r1, #1
 8003314:	2008      	movs	r0, #8
 8003316:	f7ff fbcb 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800331a:	2100      	movs	r1, #0
 800331c:	2008      	movs	r0, #8
 800331e:	e7e7      	b.n	80032f0 <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM6)
 8003320:	4b49      	ldr	r3, [pc, #292]	; (8003448 <TIM_DeInit+0x198>)
 8003322:	4298      	cmp	r0, r3
 8003324:	d106      	bne.n	8003334 <TIM_DeInit+0x84>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8003326:	2101      	movs	r1, #1
 8003328:	2010      	movs	r0, #16
 800332a:	f7ff fbc1 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800332e:	2100      	movs	r1, #0
 8003330:	2010      	movs	r0, #16
 8003332:	e7dd      	b.n	80032f0 <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM7)
 8003334:	4b45      	ldr	r3, [pc, #276]	; (800344c <TIM_DeInit+0x19c>)
 8003336:	4298      	cmp	r0, r3
 8003338:	d106      	bne.n	8003348 <TIM_DeInit+0x98>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800333a:	2101      	movs	r1, #1
 800333c:	2020      	movs	r0, #32
 800333e:	f7ff fbb7 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8003342:	2100      	movs	r1, #0
 8003344:	2020      	movs	r0, #32
 8003346:	e7d3      	b.n	80032f0 <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM8)
 8003348:	4b41      	ldr	r3, [pc, #260]	; (8003450 <TIM_DeInit+0x1a0>)
 800334a:	4298      	cmp	r0, r3
 800334c:	d108      	bne.n	8003360 <TIM_DeInit+0xb0>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800334e:	2101      	movs	r1, #1
 8003350:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003354:	f7ff fba0 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 8003358:	2100      	movs	r1, #0
 800335a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800335e:	e066      	b.n	800342e <TIM_DeInit+0x17e>
  }
  else if (TIMx == TIM9)
 8003360:	4b3c      	ldr	r3, [pc, #240]	; (8003454 <TIM_DeInit+0x1a4>)
 8003362:	4298      	cmp	r0, r3
 8003364:	d108      	bne.n	8003378 <TIM_DeInit+0xc8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8003366:	2101      	movs	r1, #1
 8003368:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800336c:	f7ff fb94 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8003370:	2100      	movs	r1, #0
 8003372:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003376:	e05a      	b.n	800342e <TIM_DeInit+0x17e>
   }  
  else if (TIMx == TIM10)
 8003378:	4b37      	ldr	r3, [pc, #220]	; (8003458 <TIM_DeInit+0x1a8>)
 800337a:	4298      	cmp	r0, r3
 800337c:	d108      	bne.n	8003390 <TIM_DeInit+0xe0>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800337e:	2101      	movs	r1, #1
 8003380:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003384:	f7ff fb88 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8003388:	2100      	movs	r1, #0
 800338a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800338e:	e04e      	b.n	800342e <TIM_DeInit+0x17e>
  }  
  else if (TIMx == TIM11) 
 8003390:	4b32      	ldr	r3, [pc, #200]	; (800345c <TIM_DeInit+0x1ac>)
 8003392:	4298      	cmp	r0, r3
 8003394:	d108      	bne.n	80033a8 <TIM_DeInit+0xf8>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8003396:	2101      	movs	r1, #1
 8003398:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800339c:	f7ff fb7c 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80033a0:	2100      	movs	r1, #0
 80033a2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80033a6:	e042      	b.n	800342e <TIM_DeInit+0x17e>
  }  
  else if (TIMx == TIM12)
 80033a8:	4b2d      	ldr	r3, [pc, #180]	; (8003460 <TIM_DeInit+0x1b0>)
 80033aa:	4298      	cmp	r0, r3
 80033ac:	d106      	bne.n	80033bc <TIM_DeInit+0x10c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80033ae:	2101      	movs	r1, #1
 80033b0:	2040      	movs	r0, #64	; 0x40
 80033b2:	f7ff fb7d 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80033b6:	2100      	movs	r1, #0
 80033b8:	2040      	movs	r0, #64	; 0x40
 80033ba:	e799      	b.n	80032f0 <TIM_DeInit+0x40>
  }  
  else if (TIMx == TIM13) 
 80033bc:	4b29      	ldr	r3, [pc, #164]	; (8003464 <TIM_DeInit+0x1b4>)
 80033be:	4298      	cmp	r0, r3
 80033c0:	d106      	bne.n	80033d0 <TIM_DeInit+0x120>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80033c2:	2101      	movs	r1, #1
 80033c4:	2080      	movs	r0, #128	; 0x80
 80033c6:	f7ff fb73 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80033ca:	2100      	movs	r1, #0
 80033cc:	2080      	movs	r0, #128	; 0x80
 80033ce:	e78f      	b.n	80032f0 <TIM_DeInit+0x40>
  }
  else if (TIMx == TIM14) 
 80033d0:	4b25      	ldr	r3, [pc, #148]	; (8003468 <TIM_DeInit+0x1b8>)
 80033d2:	4298      	cmp	r0, r3
 80033d4:	d108      	bne.n	80033e8 <TIM_DeInit+0x138>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80033d6:	2101      	movs	r1, #1
 80033d8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033dc:	f7ff fb68 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 80033e0:	2100      	movs	r1, #0
 80033e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033e6:	e783      	b.n	80032f0 <TIM_DeInit+0x40>
  }        
  else if (TIMx == TIM15)
 80033e8:	4b20      	ldr	r3, [pc, #128]	; (800346c <TIM_DeInit+0x1bc>)
 80033ea:	4298      	cmp	r0, r3
 80033ec:	d108      	bne.n	8003400 <TIM_DeInit+0x150>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 80033ee:	2101      	movs	r1, #1
 80033f0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80033f4:	f7ff fb50 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 80033f8:	2100      	movs	r1, #0
 80033fa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80033fe:	e016      	b.n	800342e <TIM_DeInit+0x17e>
  } 
  else if (TIMx == TIM16)
 8003400:	4b1b      	ldr	r3, [pc, #108]	; (8003470 <TIM_DeInit+0x1c0>)
 8003402:	4298      	cmp	r0, r3
 8003404:	d108      	bne.n	8003418 <TIM_DeInit+0x168>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 8003406:	2101      	movs	r1, #1
 8003408:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800340c:	f7ff fb44 	bl	8002a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 8003410:	2100      	movs	r1, #0
 8003412:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003416:	e00a      	b.n	800342e <TIM_DeInit+0x17e>
  } 
  else
  {
    if (TIMx == TIM17)
 8003418:	4b16      	ldr	r3, [pc, #88]	; (8003474 <TIM_DeInit+0x1c4>)
 800341a:	4298      	cmp	r0, r3
 800341c:	d10b      	bne.n	8003436 <TIM_DeInit+0x186>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 800341e:	2101      	movs	r1, #1
 8003420:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003424:	f7ff fb38 	bl	8002a98 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8003428:	2100      	movs	r1, #0
 800342a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    }  
  }
}
 800342e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (TIMx == TIM17)
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8003432:	f7ff bb31 	b.w	8002a98 <RCC_APB2PeriphResetCmd>
 8003436:	bd08      	pop	{r3, pc}
 8003438:	40012c00 	.word	0x40012c00
 800343c:	40000400 	.word	0x40000400
 8003440:	40000800 	.word	0x40000800
 8003444:	40000c00 	.word	0x40000c00
 8003448:	40001000 	.word	0x40001000
 800344c:	40001400 	.word	0x40001400
 8003450:	40013400 	.word	0x40013400
 8003454:	40014c00 	.word	0x40014c00
 8003458:	40015000 	.word	0x40015000
 800345c:	40015400 	.word	0x40015400
 8003460:	40001800 	.word	0x40001800
 8003464:	40001c00 	.word	0x40001c00
 8003468:	40002000 	.word	0x40002000
 800346c:	40014000 	.word	0x40014000
 8003470:	40014400 	.word	0x40014400
 8003474:	40014800 	.word	0x40014800

08003478 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8003478:	4a22      	ldr	r2, [pc, #136]	; (8003504 <TIM_TimeBaseInit+0x8c>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800347a:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800347c:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800347e:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8003480:	d012      	beq.n	80034a8 <TIM_TimeBaseInit+0x30>
 8003482:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003486:	4290      	cmp	r0, r2
 8003488:	d00e      	beq.n	80034a8 <TIM_TimeBaseInit+0x30>
 800348a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800348e:	d00b      	beq.n	80034a8 <TIM_TimeBaseInit+0x30>
 8003490:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003494:	4290      	cmp	r0, r2
 8003496:	d007      	beq.n	80034a8 <TIM_TimeBaseInit+0x30>
 8003498:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800349c:	4290      	cmp	r0, r2
 800349e:	d003      	beq.n	80034a8 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80034a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034a4:	4290      	cmp	r0, r2
 80034a6:	d103      	bne.n	80034b0 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80034a8:	884a      	ldrh	r2, [r1, #2]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80034aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80034ae:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80034b0:	4a15      	ldr	r2, [pc, #84]	; (8003508 <TIM_TimeBaseInit+0x90>)
 80034b2:	4290      	cmp	r0, r2
 80034b4:	d008      	beq.n	80034c8 <TIM_TimeBaseInit+0x50>
 80034b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034ba:	4290      	cmp	r0, r2
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80034bc:	bf1f      	itttt	ne
 80034be:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80034c2:	88ca      	ldrhne	r2, [r1, #6]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80034c4:	b29b      	uxthne	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80034c6:	4313      	orrne	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80034c8:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80034ca:	888b      	ldrh	r3, [r1, #4]
 80034cc:	8583      	strh	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80034ce:	880b      	ldrh	r3, [r1, #0]
 80034d0:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80034d2:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <TIM_TimeBaseInit+0x8c>)
 80034d4:	4298      	cmp	r0, r3
 80034d6:	d00f      	beq.n	80034f8 <TIM_TimeBaseInit+0x80>
 80034d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034dc:	4298      	cmp	r0, r3
 80034de:	d00b      	beq.n	80034f8 <TIM_TimeBaseInit+0x80>
 80034e0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80034e4:	4298      	cmp	r0, r3
 80034e6:	d007      	beq.n	80034f8 <TIM_TimeBaseInit+0x80>
 80034e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034ec:	4298      	cmp	r0, r3
 80034ee:	d003      	beq.n	80034f8 <TIM_TimeBaseInit+0x80>
 80034f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034f4:	4298      	cmp	r0, r3
 80034f6:	d101      	bne.n	80034fc <TIM_TimeBaseInit+0x84>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80034f8:	7a0b      	ldrb	r3, [r1, #8]
 80034fa:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80034fc:	2301      	movs	r3, #1
 80034fe:	8283      	strh	r3, [r0, #20]
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	40012c00 	.word	0x40012c00
 8003508:	40001000 	.word	0x40001000

0800350c <TIM_OC1Init>:
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800350c:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800350e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8003510:	f023 0301 	bic.w	r3, r3, #1
 8003514:	041b      	lsls	r3, r3, #16
 8003516:	0c1b      	lsrs	r3, r3, #16
 8003518:	8403      	strh	r3, [r0, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800351a:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800351c:	8886      	ldrh	r6, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800351e:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003520:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8003522:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003526:	041b      	lsls	r3, r3, #16
 8003528:	0c1b      	lsrs	r3, r3, #16

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800352a:	431d      	orrs	r5, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 800352c:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003530:	890c      	ldrh	r4, [r1, #8]
 8003532:	884b      	ldrh	r3, [r1, #2]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003534:	0412      	lsls	r2, r2, #16
 8003536:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003538:	4323      	orrs	r3, r4
 800353a:	4313      	orrs	r3, r2
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800353c:	4a14      	ldr	r2, [pc, #80]	; (8003590 <TIM_OC1Init+0x84>)
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353e:	b2b6      	uxth	r6, r6
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8003540:	4290      	cmp	r0, r2
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003542:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8003544:	d00f      	beq.n	8003566 <TIM_OC1Init+0x5a>
 8003546:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800354a:	4290      	cmp	r0, r2
 800354c:	d00b      	beq.n	8003566 <TIM_OC1Init+0x5a>
 800354e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003552:	4290      	cmp	r0, r2
 8003554:	d007      	beq.n	8003566 <TIM_OC1Init+0x5a>
 8003556:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800355a:	4290      	cmp	r0, r2
 800355c:	d003      	beq.n	8003566 <TIM_OC1Init+0x5a>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800355e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003562:	4290      	cmp	r0, r2
 8003564:	d10e      	bne.n	8003584 <TIM_OC1Init+0x78>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003566:	894c      	ldrh	r4, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8003568:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800356c:	431c      	orrs	r4, r3
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800356e:	888b      	ldrh	r3, [r1, #4]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8003570:	f024 0404 	bic.w	r4, r4, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8003574:	f426 7240 	bic.w	r2, r6, #768	; 0x300
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003578:	4323      	orrs	r3, r4
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800357a:	898e      	ldrh	r6, [r1, #12]
 800357c:	89cc      	ldrh	r4, [r1, #14]
 800357e:	4334      	orrs	r4, r6
 8003580:	4322      	orrs	r2, r4
 8003582:	b296      	uxth	r6, r2
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003584:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003586:	8086      	strh	r6, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003588:	8305      	strh	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 800358a:	8682      	strh	r2, [r0, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800358c:	8403      	strh	r3, [r0, #32]
 800358e:	bd70      	pop	{r4, r5, r6, pc}
 8003590:	40012c00 	.word	0x40012c00

08003594 <TIM_OC2Init>:
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8003594:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003596:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8003598:	f023 0310 	bic.w	r3, r3, #16
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	0c1b      	lsrs	r3, r3, #16
 80035a0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80035a2:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a4:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035a6:	8b02      	ldrh	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035a8:	880c      	ldrh	r4, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80035aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80035ae:	0412      	lsls	r2, r2, #16
 80035b0:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035b2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035b6:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035ba:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035bc:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80035be:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035c0:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80035c2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035c6:	884a      	ldrh	r2, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c8:	b2ad      	uxth	r5, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035ca:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80035ce:	4a12      	ldr	r2, [pc, #72]	; (8003618 <TIM_OC2Init+0x84>)
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035d0:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80035d2:	4290      	cmp	r0, r2
 80035d4:	d003      	beq.n	80035de <TIM_OC2Init+0x4a>
 80035d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035da:	4290      	cmp	r0, r2
 80035dc:	d115      	bne.n	800360a <TIM_OC2Init+0x76>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 80035de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80035e2:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 80035e4:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80035e6:	ea43 1202 	orr.w	r2, r3, r2, lsl #4
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 80035ea:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80035ee:	4013      	ands	r3, r2
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035f0:	888a      	ldrh	r2, [r1, #4]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 80035f2:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035f6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80035fa:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035fc:	b29b      	uxth	r3, r3
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80035fe:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003602:	89ca      	ldrh	r2, [r1, #14]
 8003604:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
 8003608:	b2ad      	uxth	r5, r5
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800360a:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800360c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800360e:	8304      	strh	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003610:	8702      	strh	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003612:	8403      	strh	r3, [r0, #32]
 8003614:	bd30      	pop	{r4, r5, pc}
 8003616:	bf00      	nop
 8003618:	40012c00 	.word	0x40012c00

0800361c <TIM_OC3Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800361c:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800361e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8003620:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003624:	041b      	lsls	r3, r3, #16
 8003626:	0c1b      	lsrs	r3, r3, #16
 8003628:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800362a:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800362c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800362e:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003630:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8003632:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8003636:	0412      	lsls	r2, r2, #16
 8003638:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 800363a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800363e:	4315      	orrs	r5, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8003640:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003642:	890a      	ldrh	r2, [r1, #8]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8003644:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003646:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800364a:	884a      	ldrh	r2, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800364c:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800364e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <TIM_OC3Init+0x80>)
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003654:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003656:	4290      	cmp	r0, r2
 8003658:	d003      	beq.n	8003662 <TIM_OC3Init+0x46>
 800365a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800365e:	4290      	cmp	r0, r2
 8003660:	d115      	bne.n	800368e <TIM_OC3Init+0x72>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8003662:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003666:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8003668:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800366a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 800366e:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8003672:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003674:	888a      	ldrh	r2, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8003676:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800367a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800367e:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003680:	b29b      	uxth	r3, r3
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003682:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003686:	89ca      	ldrh	r2, [r1, #14]
 8003688:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 800368c:	b2a4      	uxth	r4, r4
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800368e:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003690:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003692:	8385      	strh	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003694:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003696:	8403      	strh	r3, [r0, #32]
 8003698:	bd30      	pop	{r4, r5, pc}
 800369a:	bf00      	nop
 800369c:	40012c00 	.word	0x40012c00

080036a0 <TIM_OC4Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80036a0:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80036a2:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80036a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036a8:	041b      	lsls	r3, r3, #16
 80036aa:	0c1b      	lsrs	r3, r3, #16
 80036ac:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ae:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036b0:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036b2:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036b4:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 80036b6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80036ba:	0412      	lsls	r2, r2, #16
 80036bc:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036c6:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80036c8:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036ca:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80036cc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036d0:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d2:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036d4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036d8:	4d0a      	ldr	r5, [pc, #40]	; (8003704 <TIM_OC4Init+0x64>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036da:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036dc:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036de:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036e0:	d003      	beq.n	80036ea <TIM_OC4Init+0x4a>
 80036e2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80036e6:	42a8      	cmp	r0, r5
 80036e8:	d105      	bne.n	80036f6 <TIM_OC4Init+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80036ea:	898d      	ldrh	r5, [r1, #12]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 80036ec:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80036f0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80036f4:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f6:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80036f8:	8382      	strh	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80036fa:	88ca      	ldrh	r2, [r1, #6]
 80036fc:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003700:	8403      	strh	r3, [r0, #32]
 8003702:	bd30      	pop	{r4, r5, pc}
 8003704:	40012c00 	.word	0x40012c00

08003708 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003708:	880a      	ldrh	r2, [r1, #0]
 800370a:	884b      	ldrh	r3, [r1, #2]
 800370c:	4313      	orrs	r3, r2
 800370e:	888a      	ldrh	r2, [r1, #4]
 8003710:	4313      	orrs	r3, r2
 8003712:	88ca      	ldrh	r2, [r1, #6]
 8003714:	4313      	orrs	r3, r2
 8003716:	890a      	ldrh	r2, [r1, #8]
 8003718:	4313      	orrs	r3, r2
 800371a:	894a      	ldrh	r2, [r1, #10]
 800371c:	4313      	orrs	r3, r2
 800371e:	898a      	ldrh	r2, [r1, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	b29b      	uxth	r3, r3
 8003724:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003728:	4770      	bx	lr

0800372a <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800372a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800372e:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003730:	2300      	movs	r3, #0
 8003732:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8003734:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003736:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8003738:	7203      	strb	r3, [r0, #8]
 800373a:	4770      	bx	lr

0800373c <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800373c:	2300      	movs	r3, #0
 800373e:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8003740:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8003742:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003744:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8003746:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003748:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800374a:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800374c:	81c3      	strh	r3, [r0, #14]
 800374e:	4770      	bx	lr

08003750 <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003750:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003752:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003754:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003756:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003758:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800375a:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800375c:	8103      	strh	r3, [r0, #8]
 800375e:	4770      	bx	lr

08003760 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003760:	2300      	movs	r3, #0
 8003762:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003764:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003766:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003768:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800376a:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800376c:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800376e:	8183      	strh	r3, [r0, #12]
 8003770:	4770      	bx	lr

08003772 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003772:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003774:	b119      	cbz	r1, 800377e <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003776:	b29b      	uxth	r3, r3
 8003778:	f043 0301 	orr.w	r3, r3, #1
 800377c:	e003      	b.n	8003786 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	041b      	lsls	r3, r3, #16
 8003784:	0c1b      	lsrs	r3, r3, #16
 8003786:	8003      	strh	r3, [r0, #0]
 8003788:	4770      	bx	lr

0800378a <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800378a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800378e:	b129      	cbz	r1, 800379c <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8003790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003798:	b29b      	uxth	r3, r3
 800379a:	e001      	b.n	80037a0 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 800379c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80037a0:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80037a4:	4770      	bx	lr

080037a6 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80037a6:	8281      	strh	r1, [r0, #20]
 80037a8:	4770      	bx	lr

080037aa <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80037aa:	430a      	orrs	r2, r1
 80037ac:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80037b0:	4770      	bx	lr

080037b2 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80037b2:	8983      	ldrh	r3, [r0, #12]
 80037b4:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80037b6:	b10a      	cbz	r2, 80037bc <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80037b8:	4319      	orrs	r1, r3
 80037ba:	e001      	b.n	80037c0 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80037bc:	ea23 0101 	bic.w	r1, r3, r1
 80037c0:	8181      	strh	r1, [r0, #12]
 80037c2:	4770      	bx	lr

080037c4 <TIM_ITConfig>:
 80037c4:	f7ff bff5 	b.w	80037b2 <TIM_DMACmd>

080037c8 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80037c8:	8903      	ldrh	r3, [r0, #8]
 80037ca:	f023 0307 	bic.w	r3, r3, #7
 80037ce:	041b      	lsls	r3, r3, #16
 80037d0:	0c1b      	lsrs	r3, r3, #16
 80037d2:	8103      	strh	r3, [r0, #8]
 80037d4:	4770      	bx	lr

080037d6 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037d6:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 80037d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037dc:	041b      	lsls	r3, r3, #16
 80037de:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80037e0:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e2:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80037e4:	8903      	ldrh	r3, [r0, #8]
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	f043 0307 	orr.w	r3, r3, #7
 80037ec:	8103      	strh	r3, [r0, #8]
 80037ee:	4770      	bx	lr

080037f0 <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80037f0:	b538      	push	{r3, r4, r5, lr}
 80037f2:	460d      	mov	r5, r1
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80037f4:	2d60      	cmp	r5, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80037f6:	4611      	mov	r1, r2
 80037f8:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80037fa:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80037fe:	d102      	bne.n	8003806 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003800:	f7ff fd1a 	bl	8003238 <TI2_Config>
 8003804:	e001      	b.n	800380a <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003806:	f7ff fce3 	bl	80031d0 <TI1_Config>
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800380a:	8921      	ldrh	r1, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 800380c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8003810:	0409      	lsls	r1, r1, #16
 8003812:	0c09      	lsrs	r1, r1, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003814:	4329      	orrs	r1, r5
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003816:	8121      	strh	r1, [r4, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003818:	8923      	ldrh	r3, [r4, #8]
 800381a:	b29b      	uxth	r3, r3
 800381c:	f043 0307 	orr.w	r3, r3, #7
 8003820:	8123      	strh	r3, [r4, #8]
 8003822:	bd38      	pop	{r3, r4, r5, pc}

08003824 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8003824:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8003826:	8904      	ldrh	r4, [r0, #8]
 8003828:	b2e4      	uxtb	r4, r4
 800382a:	4321      	orrs	r1, r4
 800382c:	430a      	orrs	r2, r1
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800382e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8003832:	b299      	uxth	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003834:	8101      	strh	r1, [r0, #8]
 8003836:	bd10      	pop	{r4, pc}

08003838 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8003838:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800383a:	f7ff fff3 	bl	8003824 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800383e:	8903      	ldrh	r3, [r0, #8]
 8003840:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003844:	041b      	lsls	r3, r3, #16
 8003846:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
  tmpsmcr |= TIM_TS_ETRF;
 8003848:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800384c:	8103      	strh	r3, [r0, #8]
 800384e:	bd10      	pop	{r4, pc}

08003850 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003850:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003852:	f7ff ffe7 	bl	8003824 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8003856:	8903      	ldrh	r3, [r0, #8]
 8003858:	b29b      	uxth	r3, r3
 800385a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800385e:	8103      	strh	r3, [r0, #8]
 8003860:	bd10      	pop	{r4, pc}

08003862 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8003862:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8003864:	8282      	strh	r2, [r0, #20]
 8003866:	4770      	bx	lr

08003868 <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8003868:	8803      	ldrh	r3, [r0, #0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800386a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800386e:	041b      	lsls	r3, r3, #16
 8003870:	0c1b      	lsrs	r3, r3, #16
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8003872:	4319      	orrs	r1, r3
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8003874:	8001      	strh	r1, [r0, #0]
 8003876:	4770      	bx	lr

08003878 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003878:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 800387a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387e:	041b      	lsls	r3, r3, #16
 8003880:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003882:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003884:	8101      	strh	r1, [r0, #8]
 8003886:	4770      	bx	lr

08003888 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8003888:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800388a:	8906      	ldrh	r6, [r0, #8]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800388c:	8b04      	ldrh	r4, [r0, #24]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388e:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8003890:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003894:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8003896:	f024 0403 	bic.w	r4, r4, #3
 800389a:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 800389e:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80038a2:	0424      	lsls	r4, r4, #16
 80038a4:	432a      	orrs	r2, r5
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80038a6:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80038a8:	0c24      	lsrs	r4, r4, #16
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80038aa:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80038ac:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80038b0:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
 80038b4:	4331      	orrs	r1, r6
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80038b6:	f044 0401 	orr.w	r4, r4, #1
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80038ba:	b29d      	uxth	r5, r3
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038bc:	8101      	strh	r1, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80038be:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038c0:	8405      	strh	r5, [r0, #32]
 80038c2:	bd70      	pop	{r4, r5, r6, pc}

080038c4 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80038c4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	041b      	lsls	r3, r3, #16
 80038cc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80038ce:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80038d0:	8301      	strh	r1, [r0, #24]
 80038d2:	4770      	bx	lr

080038d4 <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80038d4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 80038d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038da:	041b      	lsls	r3, r3, #16
 80038dc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80038de:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80038e2:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80038e4:	8301      	strh	r1, [r0, #24]
 80038e6:	4770      	bx	lr

080038e8 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80038e8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 80038ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ee:	041b      	lsls	r3, r3, #16
 80038f0:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80038f2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80038f4:	8381      	strh	r1, [r0, #28]
 80038f6:	4770      	bx	lr

080038f8 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80038f8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 80038fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038fe:	041b      	lsls	r3, r3, #16
 8003900:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8003902:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003906:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003908:	8381      	strh	r1, [r0, #28]
 800390a:	4770      	bx	lr

0800390c <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800390c:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800390e:	b119      	cbz	r1, 8003918 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8003910:	b29b      	uxth	r3, r3
 8003912:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003916:	e003      	b.n	8003920 <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8003918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800391c:	041b      	lsls	r3, r3, #16
 800391e:	0c1b      	lsrs	r3, r3, #16
 8003920:	8003      	strh	r3, [r0, #0]
 8003922:	4770      	bx	lr

08003924 <TIM_SelectCOM>:
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003924:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003926:	b119      	cbz	r1, 8003930 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003928:	b29b      	uxth	r3, r3
 800392a:	f043 0304 	orr.w	r3, r3, #4
 800392e:	e003      	b.n	8003938 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 8003930:	f023 0304 	bic.w	r3, r3, #4
 8003934:	041b      	lsls	r3, r3, #16
 8003936:	0c1b      	lsrs	r3, r3, #16
 8003938:	8083      	strh	r3, [r0, #4]
 800393a:	4770      	bx	lr

0800393c <TIM_SelectCCDMA>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800393c:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800393e:	b119      	cbz	r1, 8003948 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8003940:	b29b      	uxth	r3, r3
 8003942:	f043 0308 	orr.w	r3, r3, #8
 8003946:	e003      	b.n	8003950 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 8003948:	f023 0308 	bic.w	r3, r3, #8
 800394c:	041b      	lsls	r3, r3, #16
 800394e:	0c1b      	lsrs	r3, r3, #16
 8003950:	8083      	strh	r3, [r0, #4]
 8003952:	4770      	bx	lr

08003954 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003954:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003956:	b119      	cbz	r1, 8003960 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003958:	b29b      	uxth	r3, r3
 800395a:	f043 0301 	orr.w	r3, r3, #1
 800395e:	e003      	b.n	8003968 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 8003960:	f023 0301 	bic.w	r3, r3, #1
 8003964:	041b      	lsls	r3, r3, #16
 8003966:	0c1b      	lsrs	r3, r3, #16
 8003968:	8083      	strh	r3, [r0, #4]
 800396a:	4770      	bx	lr

0800396c <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800396c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800396e:	f023 0308 	bic.w	r3, r3, #8
 8003972:	041b      	lsls	r3, r3, #16
 8003974:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003976:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003978:	8301      	strh	r1, [r0, #24]
 800397a:	4770      	bx	lr

0800397c <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800397c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 800397e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003982:	041b      	lsls	r3, r3, #16
 8003984:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8003986:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800398a:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800398c:	8301      	strh	r1, [r0, #24]
 800398e:	4770      	bx	lr

08003990 <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8003990:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8003992:	f023 0308 	bic.w	r3, r3, #8
 8003996:	041b      	lsls	r3, r3, #16
 8003998:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800399a:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800399c:	8381      	strh	r1, [r0, #28]
 800399e:	4770      	bx	lr

080039a0 <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80039a0:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 80039a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039a6:	041b      	lsls	r3, r3, #16
 80039a8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80039aa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039ae:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80039b0:	8381      	strh	r1, [r0, #28]
 80039b2:	4770      	bx	lr

080039b4 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80039b4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 80039b6:	f023 0304 	bic.w	r3, r3, #4
 80039ba:	041b      	lsls	r3, r3, #16
 80039bc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80039be:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80039c0:	8301      	strh	r1, [r0, #24]
 80039c2:	4770      	bx	lr

080039c4 <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80039c4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 80039c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039ca:	041b      	lsls	r3, r3, #16
 80039cc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 80039ce:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039d2:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80039d4:	8301      	strh	r1, [r0, #24]
 80039d6:	4770      	bx	lr

080039d8 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80039d8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 80039da:	f023 0304 	bic.w	r3, r3, #4
 80039de:	041b      	lsls	r3, r3, #16
 80039e0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80039e2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80039e4:	8381      	strh	r1, [r0, #28]
 80039e6:	4770      	bx	lr

080039e8 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80039e8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 80039ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039ee:	041b      	lsls	r3, r3, #16
 80039f0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 80039f2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039f6:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80039f8:	8381      	strh	r1, [r0, #28]
 80039fa:	4770      	bx	lr

080039fc <TIM_ClearOC1Ref>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80039fc:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 80039fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a02:	041b      	lsls	r3, r3, #16
 8003a04:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003a06:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003a08:	8301      	strh	r1, [r0, #24]
 8003a0a:	4770      	bx	lr

08003a0c <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8003a0c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 8003a0e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8003a12:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a16:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003a18:	8301      	strh	r1, [r0, #24]
 8003a1a:	4770      	bx	lr

08003a1c <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8003a1c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 8003a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a22:	041b      	lsls	r3, r3, #16
 8003a24:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8003a26:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003a28:	8381      	strh	r1, [r0, #28]
 8003a2a:	4770      	bx	lr

08003a2c <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8003a2c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 8003a2e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8003a32:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a36:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003a38:	8381      	strh	r1, [r0, #28]
 8003a3a:	4770      	bx	lr

08003a3c <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a3c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 8003a3e:	f023 0302 	bic.w	r3, r3, #2
 8003a42:	041b      	lsls	r3, r3, #16
 8003a44:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8003a46:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a48:	8401      	strh	r1, [r0, #32]
 8003a4a:	4770      	bx	lr

08003a4c <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8003a4c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 8003a4e:	f023 0308 	bic.w	r3, r3, #8
 8003a52:	041b      	lsls	r3, r3, #16
 8003a54:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8003a56:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a58:	8401      	strh	r1, [r0, #32]
 8003a5a:	4770      	bx	lr

08003a5c <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a5c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 8003a5e:	f023 0320 	bic.w	r3, r3, #32
 8003a62:	041b      	lsls	r3, r3, #16
 8003a64:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8003a66:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003a6a:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a6c:	8401      	strh	r1, [r0, #32]
 8003a6e:	4770      	bx	lr

08003a70 <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8003a70:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 8003a72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a76:	041b      	lsls	r3, r3, #16
 8003a78:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8003a7a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003a7e:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a80:	8401      	strh	r1, [r0, #32]
 8003a82:	4770      	bx	lr

08003a84 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a84:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 8003a86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a8a:	041b      	lsls	r3, r3, #16
 8003a8c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8003a8e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a92:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a94:	8401      	strh	r1, [r0, #32]
 8003a96:	4770      	bx	lr

08003a98 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003a98:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 8003a9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a9e:	041b      	lsls	r3, r3, #16
 8003aa0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8003aa2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003aa6:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003aa8:	8401      	strh	r1, [r0, #32]
 8003aaa:	4770      	bx	lr

08003aac <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003aac:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 8003aae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ab2:	041b      	lsls	r3, r3, #16
 8003ab4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8003ab6:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8003aba:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003abc:	8401      	strh	r1, [r0, #32]
 8003abe:	4770      	bx	lr

08003ac0 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8003ac0:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8003ac2:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8003ac4:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8003ac6:	b2a5      	uxth	r5, r4
 8003ac8:	2401      	movs	r4, #1
 8003aca:	408c      	lsls	r4, r1
 8003acc:	ea25 0404 	bic.w	r4, r5, r4
 8003ad0:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8003ad2:	8c03      	ldrh	r3, [r0, #32]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	8403      	strh	r3, [r0, #32]
 8003ada:	bd30      	pop	{r4, r5, pc}

08003adc <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8003adc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003ade:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003ae0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003ae2:	b2a5      	uxth	r5, r4
 8003ae4:	2404      	movs	r4, #4
 8003ae6:	408c      	lsls	r4, r1
 8003ae8:	ea25 0404 	bic.w	r4, r5, r4
 8003aec:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003aee:	8c03      	ldrh	r3, [r0, #32]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	8403      	strh	r3, [r0, #32]
 8003af6:	bd30      	pop	{r4, r5, pc}

08003af8 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8003af8:	b530      	push	{r4, r5, lr}
  tmp += CCMR_Offset;

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8003afa:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_Offset;
 8003afc:	f100 0318 	add.w	r3, r0, #24

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8003b00:	b2a5      	uxth	r5, r4
 8003b02:	2401      	movs	r4, #1
 8003b04:	408c      	lsls	r4, r1
 8003b06:	ea25 0404 	bic.w	r4, r5, r4
 8003b0a:	8404      	strh	r4, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8003b0c:	f021 0008 	bic.w	r0, r1, #8
 8003b10:	b930      	cbnz	r0, 8003b20 <TIM_SelectOCxM+0x28>
  {
    tmp += (TIM_Channel>>1);

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 8003b12:	0849      	lsrs	r1, r1, #1
 8003b14:	58c8      	ldr	r0, [r1, r3]
 8003b16:	f020 0070 	bic.w	r0, r0, #112	; 0x70
 8003b1a:	50c8      	str	r0, [r1, r3]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8003b1c:	58c8      	ldr	r0, [r1, r3]
 8003b1e:	e009      	b.n	8003b34 <TIM_SelectOCxM+0x3c>
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 8003b20:	3904      	subs	r1, #4
 8003b22:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8003b26:	58c8      	ldr	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8003b28:	0212      	lsls	r2, r2, #8
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 8003b2a:	f420 40e0 	bic.w	r0, r0, #28672	; 0x7000
 8003b2e:	50c8      	str	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8003b30:	58c8      	ldr	r0, [r1, r3]
 8003b32:	b292      	uxth	r2, r2
 8003b34:	4302      	orrs	r2, r0
 8003b36:	50ca      	str	r2, [r1, r3]
 8003b38:	bd30      	pop	{r4, r5, pc}

08003b3a <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8003b3a:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b3c:	b119      	cbz	r1, 8003b46 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	f043 0302 	orr.w	r3, r3, #2
 8003b44:	e003      	b.n	8003b4e <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 8003b46:	f023 0302 	bic.w	r3, r3, #2
 8003b4a:	041b      	lsls	r3, r3, #16
 8003b4c:	0c1b      	lsrs	r3, r3, #16
 8003b4e:	8003      	strh	r3, [r0, #0]
 8003b50:	4770      	bx	lr

08003b52 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8003b52:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8003b54:	b119      	cbz	r1, 8003b5e <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	f043 0304 	orr.w	r3, r3, #4
 8003b5c:	e003      	b.n	8003b66 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 8003b5e:	f023 0304 	bic.w	r3, r3, #4
 8003b62:	041b      	lsls	r3, r3, #16
 8003b64:	0c1b      	lsrs	r3, r3, #16
 8003b66:	8003      	strh	r3, [r0, #0]
 8003b68:	4770      	bx	lr

08003b6a <TIM_SelectHallSensor>:
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003b6a:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b6c:	b119      	cbz	r1, 8003b76 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b74:	e003      	b.n	8003b7e <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 8003b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b7a:	041b      	lsls	r3, r3, #16
 8003b7c:	0c1b      	lsrs	r3, r3, #16
 8003b7e:	8083      	strh	r3, [r0, #4]
 8003b80:	4770      	bx	lr

08003b82 <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 8003b82:	8803      	ldrh	r3, [r0, #0]
 8003b84:	f023 0308 	bic.w	r3, r3, #8
 8003b88:	041b      	lsls	r3, r3, #16
 8003b8a:	0c1b      	lsrs	r3, r3, #16
 8003b8c:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8003b8e:	8803      	ldrh	r3, [r0, #0]
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	4319      	orrs	r1, r3
 8003b94:	8001      	strh	r1, [r0, #0]
 8003b96:	4770      	bx	lr

08003b98 <TIM_SelectOutputTrigger>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 8003b98:	8883      	ldrh	r3, [r0, #4]
 8003b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b9e:	041b      	lsls	r3, r3, #16
 8003ba0:	0c1b      	lsrs	r3, r3, #16
 8003ba2:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8003ba4:	8883      	ldrh	r3, [r0, #4]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	4319      	orrs	r1, r3
 8003baa:	8081      	strh	r1, [r0, #4]
 8003bac:	4770      	bx	lr

08003bae <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 8003bae:	8903      	ldrh	r3, [r0, #8]
 8003bb0:	f023 0307 	bic.w	r3, r3, #7
 8003bb4:	041b      	lsls	r3, r3, #16
 8003bb6:	0c1b      	lsrs	r3, r3, #16
 8003bb8:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8003bba:	8903      	ldrh	r3, [r0, #8]
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	4319      	orrs	r1, r3
 8003bc0:	8101      	strh	r1, [r0, #8]
 8003bc2:	4770      	bx	lr

08003bc4 <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 8003bc4:	8903      	ldrh	r3, [r0, #8]
 8003bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bca:	041b      	lsls	r3, r3, #16
 8003bcc:	0c1b      	lsrs	r3, r3, #16
 8003bce:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8003bd0:	8903      	ldrh	r3, [r0, #8]
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	4319      	orrs	r1, r3
 8003bd6:	8101      	strh	r1, [r0, #8]
 8003bd8:	4770      	bx	lr

08003bda <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8003bda:	8481      	strh	r1, [r0, #36]	; 0x24
 8003bdc:	4770      	bx	lr

08003bde <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8003bde:	8581      	strh	r1, [r0, #44]	; 0x2c
 8003be0:	4770      	bx	lr

08003be2 <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8003be2:	8681      	strh	r1, [r0, #52]	; 0x34
 8003be4:	4770      	bx	lr

08003be6 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8003be6:	8701      	strh	r1, [r0, #56]	; 0x38
 8003be8:	4770      	bx	lr

08003bea <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8003bea:	8781      	strh	r1, [r0, #60]	; 0x3c
 8003bec:	4770      	bx	lr

08003bee <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8003bee:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8003bf2:	4770      	bx	lr

08003bf4 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8003bf4:	8b03      	ldrh	r3, [r0, #24]
 8003bf6:	f023 030c 	bic.w	r3, r3, #12
 8003bfa:	041b      	lsls	r3, r3, #16
 8003bfc:	0c1b      	lsrs	r3, r3, #16
 8003bfe:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8003c00:	8b03      	ldrh	r3, [r0, #24]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	4319      	orrs	r1, r3
 8003c06:	8301      	strh	r1, [r0, #24]
 8003c08:	4770      	bx	lr

08003c0a <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8003c0a:	8b03      	ldrh	r3, [r0, #24]
 8003c0c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c10:	041b      	lsls	r3, r3, #16
 8003c12:	0c1b      	lsrs	r3, r3, #16
 8003c14:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8003c16:	8b03      	ldrh	r3, [r0, #24]
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003c1e:	b289      	uxth	r1, r1
 8003c20:	8301      	strh	r1, [r0, #24]
 8003c22:	4770      	bx	lr

08003c24 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c26:	460c      	mov	r4, r1
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003c28:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003c2a:	88a2      	ldrh	r2, [r4, #4]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003c2c:	2900      	cmp	r1, #0
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003c2e:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003c32:	bf0c      	ite	eq
 8003c34:	2602      	moveq	r6, #2
 8003c36:	2600      	movne	r6, #0
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003c38:	2a01      	cmp	r2, #1
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2702      	moveq	r7, #2
 8003c3e:	2701      	movne	r7, #1
 8003c40:	8923      	ldrh	r3, [r4, #8]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003c42:	f1be 0f00 	cmp.w	lr, #0
 8003c46:	d10e      	bne.n	8003c66 <TIM_PWMIConfig+0x42>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003c48:	f7ff fac2 	bl	80031d0 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c4c:	88e1      	ldrh	r1, [r4, #6]
 8003c4e:	f7ff ffd1 	bl	8003bf4 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003c52:	4631      	mov	r1, r6
 8003c54:	8923      	ldrh	r3, [r4, #8]
 8003c56:	463a      	mov	r2, r7
 8003c58:	f7ff faee 	bl	8003238 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c5c:	88e1      	ldrh	r1, [r4, #6]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003c5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c62:	f7ff bfd2 	b.w	8003c0a <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003c66:	f7ff fae7 	bl	8003238 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c6a:	88e1      	ldrh	r1, [r4, #6]
 8003c6c:	f7ff ffcd 	bl	8003c0a <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003c70:	4631      	mov	r1, r6
 8003c72:	8923      	ldrh	r3, [r4, #8]
 8003c74:	463a      	mov	r2, r7
 8003c76:	f7ff faab 	bl	80031d0 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c7a:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8003c7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c80:	f7ff bfb8 	b.w	8003bf4 <TIM_SetIC1Prescaler>

08003c84 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8003c84:	8b83      	ldrh	r3, [r0, #28]
 8003c86:	f023 030c 	bic.w	r3, r3, #12
 8003c8a:	041b      	lsls	r3, r3, #16
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003c90:	8b83      	ldrh	r3, [r0, #28]
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	4319      	orrs	r1, r3
 8003c96:	8381      	strh	r1, [r0, #28]
 8003c98:	4770      	bx	lr

08003c9a <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8003c9a:	8b83      	ldrh	r3, [r0, #28]
 8003c9c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003ca0:	041b      	lsls	r3, r3, #16
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003ca6:	8b83      	ldrh	r3, [r0, #28]
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003cae:	b289      	uxth	r1, r1
 8003cb0:	8381      	strh	r1, [r0, #28]
 8003cb2:	4770      	bx	lr

08003cb4 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003cb6:	880e      	ldrh	r6, [r1, #0]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003cb8:	460d      	mov	r5, r1
 8003cba:	890b      	ldrh	r3, [r1, #8]
 8003cbc:	888a      	ldrh	r2, [r1, #4]
 8003cbe:	4604      	mov	r4, r0
 8003cc0:	8849      	ldrh	r1, [r1, #2]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003cc2:	b936      	cbnz	r6, 8003cd2 <TIM_ICInit+0x1e>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003cc4:	f7ff fa84 	bl	80031d0 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cc8:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003cca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cce:	f7ff bf91 	b.w	8003bf4 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8003cd2:	2e04      	cmp	r6, #4
 8003cd4:	d106      	bne.n	8003ce4 <TIM_ICInit+0x30>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003cd6:	f7ff faaf 	bl	8003238 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cda:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003cdc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003ce0:	f7ff bf93 	b.w	8003c0a <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8003ce4:	2e08      	cmp	r6, #8
 8003ce6:	88ef      	ldrh	r7, [r5, #6]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8003ce8:	8c00      	ldrh	r0, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8003cea:	d139      	bne.n	8003d60 <TIM_ICInit+0xac>
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8003cec:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8003cf0:	0400      	lsls	r0, r0, #16
 8003cf2:	0c00      	lsrs	r0, r0, #16
 8003cf4:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003cf6:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 8003cf8:	8c20      	ldrh	r0, [r4, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
  tmpccmr2 = TIMx->CCMR2;
 8003cfa:	b2b6      	uxth	r6, r6
 8003cfc:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
 8003d00:	ea46 1303 	orr.w	r3, r6, r3, lsl #4
 8003d04:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003d06:	431a      	orrs	r2, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d08:	4b35      	ldr	r3, [pc, #212]	; (8003de0 <TIM_ICInit+0x12c>)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8003d0a:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d0c:	429c      	cmp	r4, r3
 8003d0e:	d012      	beq.n	8003d36 <TIM_ICInit+0x82>
 8003d10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d14:	429c      	cmp	r4, r3
 8003d16:	d00e      	beq.n	8003d36 <TIM_ICInit+0x82>
 8003d18:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8003d1c:	d00b      	beq.n	8003d36 <TIM_ICInit+0x82>
 8003d1e:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8003d22:	429c      	cmp	r4, r3
 8003d24:	d007      	beq.n	8003d36 <TIM_ICInit+0x82>
 8003d26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d2a:	429c      	cmp	r4, r3
 8003d2c:	d003      	beq.n	8003d36 <TIM_ICInit+0x82>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003d2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d32:	429c      	cmp	r4, r3
 8003d34:	d107      	bne.n	8003d46 <TIM_ICInit+0x92>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8003d36:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8003d3a:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
 8003d3e:	b280      	uxth	r0, r0
 8003d40:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8003d44:	e004      	b.n	8003d50 <TIM_ICInit+0x9c>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003d46:	f420 6320 	bic.w	r3, r0, #2560	; 0xa00
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8003d4a:	f441 7080 	orr.w	r0, r1, #256	; 0x100
 8003d4e:	4318      	orrs	r0, r3
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d50:	83a2      	strh	r2, [r4, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d52:	4639      	mov	r1, r7
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8003d54:	8420      	strh	r0, [r4, #32]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d56:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003d58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d5c:	f7ff bf92 	b.w	8003c84 <TIM_SetIC3Prescaler>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8003d60:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8003d64:	0400      	lsls	r0, r0, #16
 8003d66:	0c00      	lsrs	r0, r0, #16
 8003d68:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d6a:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 8003d6c:	f8b4 e020 	ldrh.w	lr, [r4, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8003d70:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 8003d74:	052d      	lsls	r5, r5, #20
 8003d76:	0d2d      	lsrs	r5, r5, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8003d78:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d7c:	4a18      	ldr	r2, [pc, #96]	; (8003de0 <TIM_ICInit+0x12c>)
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003d7e:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d82:	4294      	cmp	r4, r2
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8003d84:	fa1f fe8e 	uxth.w	lr, lr
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003d88:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d8a:	d012      	beq.n	8003db2 <TIM_ICInit+0xfe>
 8003d8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d90:	4294      	cmp	r4, r2
 8003d92:	d00e      	beq.n	8003db2 <TIM_ICInit+0xfe>
 8003d94:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8003d98:	d00b      	beq.n	8003db2 <TIM_ICInit+0xfe>
 8003d9a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003d9e:	4294      	cmp	r4, r2
 8003da0:	d007      	beq.n	8003db2 <TIM_ICInit+0xfe>
 8003da2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003da6:	4294      	cmp	r4, r2
 8003da8:	d003      	beq.n	8003db2 <TIM_ICInit+0xfe>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003daa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003dae:	4294      	cmp	r4, r2
 8003db0:	d107      	bne.n	8003dc2 <TIM_ICInit+0x10e>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8003db2:	f42e 5000 	bic.w	r0, lr, #8192	; 0x2000
 8003db6:	ea40 3001 	orr.w	r0, r0, r1, lsl #12
 8003dba:	b280      	uxth	r0, r0
 8003dbc:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8003dc0:	e006      	b.n	8003dd0 <TIM_ICInit+0x11c>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8003dc2:	f647 52ff 	movw	r2, #32255	; 0x7dff
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8003dc6:	f441 5080 	orr.w	r0, r1, #4096	; 0x1000
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8003dca:	ea0e 0202 	and.w	r2, lr, r2
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8003dce:	4310      	orrs	r0, r2
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003dd0:	83a3      	strh	r3, [r4, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003dd2:	4639      	mov	r1, r7
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8003dd4:	8420      	strh	r0, [r4, #32]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003dd6:	4620      	mov	r0, r4
  }
}
 8003dd8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003ddc:	f7ff bf5d 	b.w	8003c9a <TIM_SetIC4Prescaler>
 8003de0:	40012c00 	.word	0x40012c00

08003de4 <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 8003de4:	8803      	ldrh	r3, [r0, #0]
 8003de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dea:	041b      	lsls	r3, r3, #16
 8003dec:	0c1b      	lsrs	r3, r3, #16
 8003dee:	8003      	strh	r3, [r0, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8003df0:	8803      	ldrh	r3, [r0, #0]
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	4319      	orrs	r1, r3
 8003df6:	8001      	strh	r1, [r0, #0]
 8003df8:	4770      	bx	lr

08003dfa <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8003dfa:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8003dfc:	b280      	uxth	r0, r0
 8003dfe:	4770      	bx	lr

08003e00 <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003e00:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8003e02:	b280      	uxth	r0, r0
 8003e04:	4770      	bx	lr

08003e06 <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003e06:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8003e08:	b280      	uxth	r0, r0
 8003e0a:	4770      	bx	lr

08003e0c <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003e0c:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8003e10:	b280      	uxth	r0, r0
 8003e12:	4770      	bx	lr

08003e14 <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8003e14:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8003e16:	b280      	uxth	r0, r0
 8003e18:	4770      	bx	lr

08003e1a <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8003e1a:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8003e1c:	b280      	uxth	r0, r0
 8003e1e:	4770      	bx	lr

08003e20 <TIM_GetFlagStatus>:
  ITStatus bitstatus = RESET;  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8003e20:	8a03      	ldrh	r3, [r0, #16]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8003e22:	4219      	tst	r1, r3
}
 8003e24:	bf14      	ite	ne
 8003e26:	2001      	movne	r0, #1
 8003e28:	2000      	moveq	r0, #0
 8003e2a:	4770      	bx	lr

08003e2c <TIM_ClearFlag>:
 8003e2c:	43c9      	mvns	r1, r1
 8003e2e:	b289      	uxth	r1, r1
 8003e30:	8201      	strh	r1, [r0, #16]
 8003e32:	4770      	bx	lr

08003e34 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8003e34:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8003e36:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003e38:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8003e3c:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003e3e:	d003      	beq.n	8003e48 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 8003e40:	4211      	tst	r1, r2
 8003e42:	bf14      	ite	ne
 8003e44:	2001      	movne	r0, #1
 8003e46:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003e48:	4770      	bx	lr

08003e4a <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8003e4a:	43c9      	mvns	r1, r1
 8003e4c:	b289      	uxth	r1, r1
 8003e4e:	8201      	strh	r1, [r0, #16]
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop

08003e54 <SDIO_DeInit>:
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER = 0x00000000;
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <SDIO_DeInit+0x1c>)
  SDIO->ARG = 0x00000000;
  SDIO->CMD = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN = 0x00000000;
  SDIO->DCTRL = 0x00000000;
  SDIO->ICR = 0x00C007FF;
 8003e56:	4907      	ldr	r1, [pc, #28]	; (8003e74 <SDIO_DeInit+0x20>)
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER = 0x00000000;
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR = 0x00000000;
 8003e5c:	605a      	str	r2, [r3, #4]
  SDIO->ARG = 0x00000000;
 8003e5e:	609a      	str	r2, [r3, #8]
  SDIO->CMD = 0x00000000;
 8003e60:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN = 0x00000000;
 8003e64:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL = 0x00000000;
 8003e66:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR = 0x00C007FF;
 8003e68:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK = 0x00000000;
 8003e6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40018000 	.word	0x40018000
 8003e74:	00c007ff 	.word	0x00c007ff

08003e78 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8003e78:	6843      	ldr	r3, [r0, #4]
 8003e7a:	6881      	ldr	r1, [r0, #8]
 8003e7c:	b510      	push	{r4, lr}
 8003e7e:	4319      	orrs	r1, r3
 8003e80:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8003e82:	4c08      	ldr	r4, [pc, #32]	; (8003ea4 <SDIO_Init+0x2c>)
 8003e84:	4319      	orrs	r1, r3
 8003e86:	6803      	ldr	r3, [r0, #0]
 8003e88:	6862      	ldr	r2, [r4, #4]
 8003e8a:	4319      	orrs	r1, r3
 8003e8c:	6903      	ldr	r3, [r0, #16]
 8003e8e:	4319      	orrs	r1, r3
 8003e90:	f422 43fd 	bic.w	r3, r2, #32384	; 0x7e80
 8003e94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8003e98:	7d02      	ldrb	r2, [r0, #20]
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	4313      	orrs	r3, r2
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8003e9e:	6063      	str	r3, [r4, #4]
 8003ea0:	bd10      	pop	{r4, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40018000 	.word	0x40018000

08003ea8 <SDIO_StructInit>:
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	7503      	strb	r3, [r0, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003eac:	6003      	str	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003eae:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003eb0:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 8003eb2:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003eb4:	6103      	str	r3, [r0, #16]
 8003eb6:	4770      	bx	lr

08003eb8 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8003eb8:	4b01      	ldr	r3, [pc, #4]	; (8003ec0 <SDIO_ClockCmd+0x8>)
 8003eba:	6018      	str	r0, [r3, #0]
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	423000a0 	.word	0x423000a0

08003ec4 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 8003ec4:	4b04      	ldr	r3, [pc, #16]	; (8003ed8 <SDIO_SetPowerState+0x14>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	f022 0203 	bic.w	r2, r2, #3
 8003ecc:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4310      	orrs	r0, r2
 8003ed2:	6018      	str	r0, [r3, #0]
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40018000 	.word	0x40018000

08003edc <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8003edc:	4b02      	ldr	r3, [pc, #8]	; (8003ee8 <SDIO_GetPowerState+0xc>)
 8003ede:	6818      	ldr	r0, [r3, #0]
}
 8003ee0:	f000 0003 	and.w	r0, r0, #3
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40018000 	.word	0x40018000

08003eec <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 8003eec:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8003eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003ef0:	b109      	cbz	r1, 8003ef6 <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8003ef2:	4310      	orrs	r0, r2
 8003ef4:	e001      	b.n	8003efa <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8003ef6:	ea22 0000 	bic.w	r0, r2, r0
 8003efa:	63d8      	str	r0, [r3, #60]	; 0x3c
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40018000 	.word	0x40018000

08003f04 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8003f04:	4b01      	ldr	r3, [pc, #4]	; (8003f0c <SDIO_DMACmd+0x8>)
 8003f06:	6018      	str	r0, [r3, #0]
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	4230058c 	.word	0x4230058c

08003f10 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8003f10:	6803      	ldr	r3, [r0, #0]
 8003f12:	4a09      	ldr	r2, [pc, #36]	; (8003f38 <SDIO_SendCommand+0x28>)
  * @param  SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef 
  *         structure that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8003f14:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8003f16:	6093      	str	r3, [r2, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f18:	6881      	ldr	r1, [r0, #8]
 8003f1a:	6844      	ldr	r4, [r0, #4]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8003f1c:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f1e:	430c      	orrs	r4, r1
 8003f20:	68c1      	ldr	r1, [r0, #12]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8003f22:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f26:	430c      	orrs	r4, r1
 8003f28:	6901      	ldr	r1, [r0, #16]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8003f2a:	f023 0307 	bic.w	r3, r3, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f2e:	4321      	orrs	r1, r4
 8003f30:	430b      	orrs	r3, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8003f32:	60d3      	str	r3, [r2, #12]
 8003f34:	bd10      	pop	{r4, pc}
 8003f36:	bf00      	nop
 8003f38:	40018000 	.word	0x40018000

08003f3c <SDIO_CmdStructInit>:
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8003f40:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8003f42:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8003f44:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8003f46:	6103      	str	r3, [r0, #16]
 8003f48:	4770      	bx	lr

08003f4a <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8003f4a:	4b02      	ldr	r3, [pc, #8]	; (8003f54 <SDIO_GetCommandResponse+0xa>)
 8003f4c:	6918      	ldr	r0, [r3, #16]
}
 8003f4e:	b2c0      	uxtb	r0, r0
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40018000 	.word	0x40018000

08003f58 <SDIO_GetResponse>:
  *     @arg SDIO_RESP3: Response Register 3
  *     @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8003f58:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8003f5e:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <SDIO_GetResponse+0x14>)
 8003f60:	4403      	add	r3, r0
 8003f62:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8003f64:	9b01      	ldr	r3, [sp, #4]
 8003f66:	6818      	ldr	r0, [r3, #0]
}
 8003f68:	b002      	add	sp, #8
 8003f6a:	4770      	bx	lr
 8003f6c:	40018014 	.word	0x40018014

08003f70 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8003f70:	6803      	ldr	r3, [r0, #0]
 8003f72:	4909      	ldr	r1, [pc, #36]	; (8003f98 <SDIO_DataConfig+0x28>)
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
  *   contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8003f74:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8003f76:	624b      	str	r3, [r1, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8003f78:	6843      	ldr	r3, [r0, #4]
 8003f7a:	628b      	str	r3, [r1, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8003f7c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8003f7e:	6884      	ldr	r4, [r0, #8]

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8003f80:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8003f84:	68c3      	ldr	r3, [r0, #12]
 8003f86:	431c      	orrs	r4, r3
 8003f88:	6903      	ldr	r3, [r0, #16]
 8003f8a:	6940      	ldr	r0, [r0, #20]
 8003f8c:	4323      	orrs	r3, r4
 8003f8e:	4303      	orrs	r3, r0
 8003f90:	4313      	orrs	r3, r2
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8003f92:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003f94:	bd10      	pop	{r4, pc}
 8003f96:	bf00      	nop
 8003f98:	40018000 	.word	0x40018000

08003f9c <SDIO_DataStructInit>:
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 8003f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa0:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8003fa6:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8003fa8:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 8003faa:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8003fac:	6143      	str	r3, [r0, #20]
 8003fae:	4770      	bx	lr

08003fb0 <SDIO_GetDataCounter>:
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 8003fb0:	4b01      	ldr	r3, [pc, #4]	; (8003fb8 <SDIO_GetDataCounter+0x8>)
 8003fb2:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40018000 	.word	0x40018000

08003fbc <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8003fbc:	4b01      	ldr	r3, [pc, #4]	; (8003fc4 <SDIO_ReadData+0x8>)
 8003fbe:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8003fc2:	4770      	bx	lr
 8003fc4:	40018000 	.word	0x40018000

08003fc8 <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 8003fc8:	4b01      	ldr	r3, [pc, #4]	; (8003fd0 <SDIO_WriteData+0x8>)
 8003fca:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8003fce:	4770      	bx	lr
 8003fd0:	40018000 	.word	0x40018000

08003fd4 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 8003fd4:	4b01      	ldr	r3, [pc, #4]	; (8003fdc <SDIO_GetFIFOCount+0x8>)
 8003fd6:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40018000 	.word	0x40018000

08003fe0 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8003fe0:	4b01      	ldr	r3, [pc, #4]	; (8003fe8 <SDIO_StartSDIOReadWait+0x8>)
 8003fe2:	6018      	str	r0, [r3, #0]
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	423005a0 	.word	0x423005a0

08003fec <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8003fec:	4b01      	ldr	r3, [pc, #4]	; (8003ff4 <SDIO_StopSDIOReadWait+0x8>)
 8003fee:	6018      	str	r0, [r3, #0]
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	423005a4 	.word	0x423005a4

08003ff8 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8003ff8:	4b01      	ldr	r3, [pc, #4]	; (8004000 <SDIO_SetSDIOReadWaitMode+0x8>)
 8003ffa:	6018      	str	r0, [r3, #0]
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	423005a8 	.word	0x423005a8

08004004 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 8004004:	4b01      	ldr	r3, [pc, #4]	; (800400c <SDIO_SetSDIOOperation+0x8>)
 8004006:	6018      	str	r0, [r3, #0]
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	423005ac 	.word	0x423005ac

08004010 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8004010:	4b01      	ldr	r3, [pc, #4]	; (8004018 <SDIO_SendSDIOSuspendCmd+0x8>)
 8004012:	6018      	str	r0, [r3, #0]
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	423001ac 	.word	0x423001ac

0800401c <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 800401c:	4b01      	ldr	r3, [pc, #4]	; (8004024 <SDIO_CommandCompletionCmd+0x8>)
 800401e:	6018      	str	r0, [r3, #0]
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	423001b0 	.word	0x423001b0

08004028 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8004028:	f000 0001 	and.w	r0, r0, #1
 800402c:	4b02      	ldr	r3, [pc, #8]	; (8004038 <SDIO_CEATAITCmd+0x10>)
 800402e:	f080 0001 	eor.w	r0, r0, #1
 8004032:	6018      	str	r0, [r3, #0]
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	423001b4 	.word	0x423001b4

0800403c <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 800403c:	4b01      	ldr	r3, [pc, #4]	; (8004044 <SDIO_SendCEATACmd+0x8>)
 800403e:	6018      	str	r0, [r3, #0]
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	423001b8 	.word	0x423001b8

08004048 <SDIO_ClearFlag>:
 8004048:	4b01      	ldr	r3, [pc, #4]	; (8004050 <SDIO_ClearFlag+0x8>)
 800404a:	6398      	str	r0, [r3, #56]	; 0x38
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40018000 	.word	0x40018000

08004054 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8004054:	4b03      	ldr	r3, [pc, #12]	; (8004064 <SDIO_GetITStatus+0x10>)
 8004056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8004058:	4203      	tst	r3, r0
}
 800405a:	bf14      	ite	ne
 800405c:	2001      	movne	r0, #1
 800405e:	2000      	moveq	r0, #0
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40018000 	.word	0x40018000

08004068 <SDIO_GetFlagStatus>:
 8004068:	f7ff bff4 	b.w	8004054 <SDIO_GetITStatus>

0800406c <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 800406c:	4b01      	ldr	r3, [pc, #4]	; (8004074 <SDIO_ClearITPendingBit+0x8>)
 800406e:	6398      	str	r0, [r3, #56]	; 0x38
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40018000 	.word	0x40018000

08004078 <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 8004078:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 800407a:	2101      	movs	r1, #1
 800407c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004080:	f7fe fd16 	bl	8002ab0 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
}
 8004084:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8004088:	2100      	movs	r1, #0
 800408a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800408e:	f7fe bd0f 	b.w	8002ab0 <RCC_APB1PeriphResetCmd>

08004092 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 8004092:	4a03      	ldr	r2, [pc, #12]	; (80040a0 <WWDG_SetPrescaler+0xe>)
 8004094:	6853      	ldr	r3, [r2, #4]
 8004096:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 800409a:	4318      	orrs	r0, r3
  /* Store the new value */
  WWDG->CFR = tmpreg;
 800409c:	6050      	str	r0, [r2, #4]
 800409e:	4770      	bx	lr
 80040a0:	40002c00 	.word	0x40002c00

080040a4 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 80040a4:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040a6:	4a08      	ldr	r2, [pc, #32]	; (80040c8 <WWDG_SetWindowValue+0x24>)
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
  __IO uint32_t tmpreg = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040ac:	6853      	ldr	r3, [r2, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 80040ae:	f000 007f 	and.w	r0, r0, #127	; 0x7f

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80040b6:	9301      	str	r3, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 80040b8:	9b01      	ldr	r3, [sp, #4]
 80040ba:	4303      	orrs	r3, r0
 80040bc:	9301      	str	r3, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 80040be:	9b01      	ldr	r3, [sp, #4]
 80040c0:	6053      	str	r3, [r2, #4]
}
 80040c2:	b002      	add	sp, #8
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40002c00 	.word	0x40002c00

080040cc <WWDG_EnableIT>:
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 80040cc:	4b01      	ldr	r3, [pc, #4]	; (80040d4 <WWDG_EnableIT+0x8>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	4770      	bx	lr
 80040d4:	420580a4 	.word	0x420580a4

080040d8 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 80040d8:	4b02      	ldr	r3, [pc, #8]	; (80040e4 <WWDG_SetCounter+0xc>)
 80040da:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80040de:	6018      	str	r0, [r3, #0]
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40002c00 	.word	0x40002c00

080040e8 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 80040e8:	4b02      	ldr	r3, [pc, #8]	; (80040f4 <WWDG_Enable+0xc>)
 80040ea:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80040ee:	6018      	str	r0, [r3, #0]
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40002c00 	.word	0x40002c00

080040f8 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 80040f8:	4b01      	ldr	r3, [pc, #4]	; (8004100 <WWDG_GetFlagStatus+0x8>)
 80040fa:	6898      	ldr	r0, [r3, #8]
}
 80040fc:	b2c0      	uxtb	r0, r0
 80040fe:	4770      	bx	lr
 8004100:	40002c00 	.word	0x40002c00

08004104 <WWDG_ClearFlag>:
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8004104:	4b01      	ldr	r3, [pc, #4]	; (800410c <WWDG_ClearFlag+0x8>)
 8004106:	2200      	movs	r2, #0
 8004108:	609a      	str	r2, [r3, #8]
 800410a:	4770      	bx	lr
 800410c:	40002c00 	.word	0x40002c00

08004110 <DBGMCU_GetREVID>:
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 8004110:	4b01      	ldr	r3, [pc, #4]	; (8004118 <DBGMCU_GetREVID+0x8>)
 8004112:	6818      	ldr	r0, [r3, #0]
}
 8004114:	0c00      	lsrs	r0, r0, #16
 8004116:	4770      	bx	lr
 8004118:	e0042000 	.word	0xe0042000

0800411c <DBGMCU_GetDEVID>:
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 800411c:	4b02      	ldr	r3, [pc, #8]	; (8004128 <DBGMCU_GetDEVID+0xc>)
 800411e:	6818      	ldr	r0, [r3, #0]
}
 8004120:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	e0042000 	.word	0xe0042000

0800412c <DBGMCU_Config>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 800412c:	4b04      	ldr	r3, [pc, #16]	; (8004140 <DBGMCU_Config+0x14>)
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800412e:	685a      	ldr	r2, [r3, #4]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004130:	b109      	cbz	r1, 8004136 <DBGMCU_Config+0xa>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8004132:	4310      	orrs	r0, r2
 8004134:	e001      	b.n	800413a <DBGMCU_Config+0xe>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8004136:	ea22 0000 	bic.w	r0, r2, r0
 800413a:	6058      	str	r0, [r3, #4]
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	e0042000 	.word	0xe0042000

08004144 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004144:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8004148:	4b02      	ldr	r3, [pc, #8]	; (8004154 <NVIC_PriorityGroupConfig+0x10>)
 800414a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800414e:	60d8      	str	r0, [r3, #12]
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	e000ed00 	.word	0xe000ed00

08004158 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004158:	78c2      	ldrb	r2, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800415a:	b510      	push	{r4, lr}
 800415c:	7803      	ldrb	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800415e:	b30a      	cbz	r2, 80041a4 <NVIC_Init+0x4c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004160:	4a16      	ldr	r2, [pc, #88]	; (80041bc <NVIC_Init+0x64>)

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004162:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004166:	68d1      	ldr	r1, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004168:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800416a:	43c9      	mvns	r1, r1
 800416c:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 8004170:	f1c1 0404 	rsb	r4, r1, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004174:	fa02 f404 	lsl.w	r4, r2, r4
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004178:	220f      	movs	r2, #15
 800417a:	40ca      	lsrs	r2, r1
 800417c:	7881      	ldrb	r1, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800417e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004182:	400a      	ands	r2, r1
 8004184:	4322      	orrs	r2, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004186:	0112      	lsls	r2, r2, #4
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800418e:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004190:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004192:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800419c:	4a08      	ldr	r2, [pc, #32]	; (80041c0 <NVIC_Init+0x68>)
 800419e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80041a2:	bd10      	pop	{r4, pc}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80041a4:	095a      	lsrs	r2, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80041a6:	2101      	movs	r1, #1
 80041a8:	f003 031f 	and.w	r3, r3, #31
 80041ac:	fa01 f303 	lsl.w	r3, r1, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80041b0:	4903      	ldr	r1, [pc, #12]	; (80041c0 <NVIC_Init+0x68>)
 80041b2:	3220      	adds	r2, #32
 80041b4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80041b8:	bd10      	pop	{r4, pc}
 80041ba:	bf00      	nop
 80041bc:	e000ed00 	.word	0xe000ed00
 80041c0:	e000e100 	.word	0xe000e100

080041c4 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80041c4:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80041c8:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80041cc:	4b01      	ldr	r3, [pc, #4]	; (80041d4 <NVIC_SetVectorTable+0x10>)
 80041ce:	4308      	orrs	r0, r1
 80041d0:	6098      	str	r0, [r3, #8]
 80041d2:	4770      	bx	lr
 80041d4:	e000ed00 	.word	0xe000ed00

080041d8 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80041d8:	4b04      	ldr	r3, [pc, #16]	; (80041ec <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80041da:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80041dc:	b109      	cbz	r1, 80041e2 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80041de:	4310      	orrs	r0, r2
 80041e0:	e001      	b.n	80041e6 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80041e2:	ea22 0000 	bic.w	r0, r2, r0
 80041e6:	6118      	str	r0, [r3, #16]
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	e000ed00 	.word	0xe000ed00

080041f0 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80041f0:	4b04      	ldr	r3, [pc, #16]	; (8004204 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80041f2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	bf0c      	ite	eq
 80041f8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80041fc:	f022 0204 	bicne.w	r2, r2, #4
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	4770      	bx	lr
 8004204:	e000e010 	.word	0xe000e010

08004208 <motor_cb(roberto_msgs::MotorState const&)>:
  led_set(cmd_msg.data);
}



void motor_cb( const roberto_msgs::MotorState& cmd_msg){
 8004208:	4770      	bx	lr

0800420a <led_cb(std_msgs::UInt8 const&)>:


ros::NodeHandle nh;

void led_cb( const std_msgs::UInt8& cmd_msg){
  led_set(cmd_msg.data);
 800420a:	7900      	ldrb	r0, [r0, #4]
 800420c:	f7fc b8fa 	b.w	8000404 <led_set>

08004210 <USART1_IRQHandler>:
};



extern "C"{
  void USART1_IRQHandler(void){
 8004210:	b538      	push	{r3, r4, r5, lr}

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET 
 8004212:	f240 5125 	movw	r1, #1317	; 0x525
 8004216:	480f      	ldr	r0, [pc, #60]	; (8004254 <USART1_IRQHandler+0x44>)
 8004218:	f7fe ffb2 	bl	8003180 <USART_GetITStatus>
      && USART_CNTIN != (( USART_CNTOUT - 1 + BUFFER_SIZE) % BUFFER_SIZE)){
 800421c:	b140      	cbz	r0, 8004230 <USART1_IRQHandler+0x20>
 800421e:	4c0e      	ldr	r4, [pc, #56]	; (8004258 <USART1_IRQHandler+0x48>)
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	6862      	ldr	r2, [r4, #4]
 8004224:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800422c:	4293      	cmp	r3, r2
 800422e:	d104      	bne.n	800423a <USART1_IRQHandler+0x2a>
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
    }else{
      // Should NEVER reach this point!
      (void)USART_ReceiveData(USART1);  // Clear inerrupt flag by reading byte
    }
  }   
 8004230:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

      USART_FIFO[USART_CNTIN] = USART_ReceiveData(USART1);
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
    }else{
      // Should NEVER reach this point!
      (void)USART_ReceiveData(USART1);  // Clear inerrupt flag by reading byte
 8004234:	4807      	ldr	r0, [pc, #28]	; (8004254 <USART1_IRQHandler+0x44>)
 8004236:	f7fe bf2a 	b.w	800308e <USART_ReceiveData>
  void USART1_IRQHandler(void){

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET 
      && USART_CNTIN != (( USART_CNTOUT - 1 + BUFFER_SIZE) % BUFFER_SIZE)){

      USART_FIFO[USART_CNTIN] = USART_ReceiveData(USART1);
 800423a:	4806      	ldr	r0, [pc, #24]	; (8004254 <USART1_IRQHandler+0x44>)
 800423c:	6865      	ldr	r5, [r4, #4]
 800423e:	f7fe ff26 	bl	800308e <USART_ReceiveData>
 8004242:	eb04 0545 	add.w	r5, r4, r5, lsl #1
 8004246:	8128      	strh	r0, [r5, #8]
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
 8004248:	6863      	ldr	r3, [r4, #4]
 800424a:	3301      	adds	r3, #1
 800424c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004250:	6063      	str	r3, [r4, #4]
 8004252:	bd38      	pop	{r3, r4, r5, pc}
 8004254:	40013800 	.word	0x40013800
 8004258:	200000bc 	.word	0x200000bc

0800425c <assert_failed(unsigned char*, unsigned long)>:
    delay(10);
  }
  return 0;
}

void assert_failed(uint8_t* file, uint32_t line){
 800425c:	b500      	push	{lr}
 800425e:	b0a7      	sub	sp, #156	; 0x9c
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  char str[150];

  sprintf(str, "Wrong parameters value: file %s on line %d\r\n", file, line);
 8004260:	460b      	mov	r3, r1
 8004262:	4602      	mov	r2, r0
 8004264:	4908      	ldr	r1, [pc, #32]	; (8004288 <assert_failed(unsigned char*, unsigned long)+0x2c>)
 8004266:	4668      	mov	r0, sp
 8004268:	f00c fce2 	bl	8010c30 <siprintf>
  nh.logerror(str);
 800426c:	4669      	mov	r1, sp
 800426e:	4807      	ldr	r0, [pc, #28]	; (800428c <assert_failed(unsigned char*, unsigned long)+0x30>)
 8004270:	f00a ffb2 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  while (1){
    debug_toggle();
 8004274:	f7fc f8e4 	bl	8000440 <debug_toggle>
    delay(100);
 8004278:	2064      	movs	r0, #100	; 0x64
 800427a:	f7fc fa21 	bl	80006c0 <delay>
    nh.spinOnce();
 800427e:	4803      	ldr	r0, [pc, #12]	; (800428c <assert_failed(unsigned char*, unsigned long)+0x30>)
 8004280:	f00b f8d0 	bl	800f424 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>
 8004284:	e7f6      	b.n	8004274 <assert_failed(unsigned char*, unsigned long)+0x18>
 8004286:	bf00      	nop
 8004288:	08012a60 	.word	0x08012a60
 800428c:	200004c4 	.word	0x200004c4

08004290 <motor::createMotor(motorSettings*)>:
#include "motorSettings.h"

#include "servo.h"
#include "DCMotor.h"

motor *motor::createMotor(motorSettings *settings){
 8004290:	b538      	push	{r3, r4, r5, lr}
    switch (settings->m_motorType) {
 8004292:	6803      	ldr	r3, [r0, #0]
#include "motorSettings.h"

#include "servo.h"
#include "DCMotor.h"

motor *motor::createMotor(motorSettings *settings){
 8004294:	4605      	mov	r5, r0
    switch (settings->m_motorType) {
 8004296:	2b01      	cmp	r3, #1
 8004298:	d002      	beq.n	80042a0 <motor::createMotor(motorSettings*)+0x10>
 800429a:	2b02      	cmp	r3, #2
 800429c:	d00e      	beq.n	80042bc <motor::createMotor(motorSettings*)+0x2c>
 800429e:	e015      	b.n	80042cc <motor::createMotor(motorSettings*)+0x3c>
	    case MOTOR_TYPE_SERVO:
	    	settings->m_ServoLimitMax = 6800;
 80042a0:	f641 2390 	movw	r3, #6800	; 0x1a90
 80042a4:	6103      	str	r3, [r0, #16]
  			settings->m_ServoLimitMin = 2000;
 80042a6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80042aa:	6143      	str	r3, [r0, #20]
	        return new servo(settings);
 80042ac:	200c      	movs	r0, #12
 80042ae:	f00b ff69 	bl	8010184 <operator new(unsigned int)>
 80042b2:	4629      	mov	r1, r5
 80042b4:	4604      	mov	r4, r0
 80042b6:	f000 f8ff 	bl	80044b8 <servo::servo(motorSettings*)>
 80042ba:	e009      	b.n	80042d0 <motor::createMotor(motorSettings*)+0x40>
			
	    case MOTOR_TYPE_DC_MOTOR:
	        return new DCMotor(settings);
 80042bc:	202c      	movs	r0, #44	; 0x2c
 80042be:	f00b ff61 	bl	8010184 <operator new(unsigned int)>
 80042c2:	4629      	mov	r1, r5
 80042c4:	4604      	mov	r4, r0
 80042c6:	f000 f9db 	bl	8004680 <DCMotor::DCMotor(motorSettings*)>
 80042ca:	e001      	b.n	80042d0 <motor::createMotor(motorSettings*)+0x40>

	    default:
	        return 0;
 80042cc:	2000      	movs	r0, #0
 80042ce:	bd38      	pop	{r3, r4, r5, pc}
motor *motor::createMotor(motorSettings *settings){
    switch (settings->m_motorType) {
	    case MOTOR_TYPE_SERVO:
	    	settings->m_ServoLimitMax = 6800;
  			settings->m_ServoLimitMin = 2000;
	        return new servo(settings);
 80042d0:	4620      	mov	r0, r4
 80042d2:	bd38      	pop	{r3, r4, r5, pc}
 80042d4:	e7ff      	b.n	80042d6 <motor::createMotor(motorSettings*)+0x46>
			
	    case MOTOR_TYPE_DC_MOTOR:
	        return new DCMotor(settings);
 80042d6:	4620      	mov	r0, r4
 80042d8:	f00b fc38 	bl	800fb4c <operator delete(void*)>
 80042dc:	f00b ffca 	bl	8010274 <__cxa_end_cleanup>

080042e0 <motor::motor(motorSettings*)>:
	        return 0;
    }
}


motor::motor(motorSettings *settings){
 80042e0:	4a01      	ldr	r2, [pc, #4]	; (80042e8 <motor::motor(motorSettings*)+0x8>)
    m_settings = settings;
 80042e2:	6041      	str	r1, [r0, #4]
	        return 0;
    }
}


motor::motor(motorSettings *settings){
 80042e4:	6002      	str	r2, [r0, #0]
    m_settings = settings;
}
 80042e6:	4770      	bx	lr
 80042e8:	08011d04 	.word	0x08011d04

080042ec <motor::~motor()>:

motor::~motor()
{
 80042ec:	4770      	bx	lr

080042ee <motor::~motor()>:

motor::motor(motorSettings *settings){
    m_settings = settings;
}

motor::~motor()
 80042ee:	b510      	push	{r4, lr}
 80042f0:	4604      	mov	r4, r0
{
 80042f2:	f00b fc2b 	bl	800fb4c <operator delete(void*)>
 80042f6:	4620      	mov	r0, r4
 80042f8:	bd10      	pop	{r4, pc}
 80042fa:	bf00      	nop

080042fc <servo::setReference(float)>:
	TIM_Cmd(m_settings->m_Timer, ENABLE);

	return true;
}

void servo::setReference(float setPoint){
 80042fc:	b510      	push	{r4, lr}
 80042fe:	4604      	mov	r4, r0
	pos = (int)setPoint;
 8004300:	4608      	mov	r0, r1
 8004302:	f001 fa7d 	bl	8005800 <__aeabi_f2iz>
	if(pos > 180){
 8004306:	28b4      	cmp	r0, #180	; 0xb4
 8004308:	dd01      	ble.n	800430e <servo::setReference(float)+0x12>
		pos = 180;
 800430a:	23b4      	movs	r3, #180	; 0xb4
 800430c:	e004      	b.n	8004318 <servo::setReference(float)+0x1c>
	}else if(pos < 0){
 800430e:	2800      	cmp	r0, #0
 8004310:	db01      	blt.n	8004316 <servo::setReference(float)+0x1a>

	return true;
}

void servo::setReference(float setPoint){
	pos = (int)setPoint;
 8004312:	60a0      	str	r0, [r4, #8]
 8004314:	bd10      	pop	{r4, pc}
	if(pos > 180){
		pos = 180;
	}else if(pos < 0){
		pos = 0;
 8004316:	2300      	movs	r3, #0
 8004318:	60a3      	str	r3, [r4, #8]
 800431a:	bd10      	pop	{r4, pc}

0800431c <servo::getReference()>:
	}
}

float servo::getReference(){
 800431c:	b508      	push	{r3, lr}
	return (float)pos;
 800431e:	6880      	ldr	r0, [r0, #8]
 8004320:	f001 f854 	bl	80053cc <__aeabi_i2f>
}
 8004324:	bd08      	pop	{r3, pc}

08004326 <servo::motorName()>:
char* servo::motorName(){
	return m_settings->m_motorName;
 8004326:	6843      	ldr	r3, [r0, #4]
}
 8004328:	6858      	ldr	r0, [r3, #4]
 800432a:	4770      	bx	lr

0800432c <servo::update(float)>:

float servo::update(float dt){
	switch(m_settings->m_TimerChannel){
 800432c:	6843      	ldr	r3, [r0, #4]
}
char* servo::motorName(){
	return m_settings->m_motorName;
}

float servo::update(float dt){
 800432e:	b510      	push	{r4, lr}
	switch(m_settings->m_TimerChannel){
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	3a01      	subs	r2, #1
 8004334:	2a03      	cmp	r2, #3
 8004336:	d837      	bhi.n	80043a8 <servo::update(float)+0x7c>
 8004338:	e8df f002 	tbb	[pc, r2]
 800433c:	291c0f02 	.word	0x291c0f02
		case 1:
			(m_settings->m_Timer)->CCR1 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 8004340:	695a      	ldr	r2, [r3, #20]
 8004342:	689c      	ldr	r4, [r3, #8]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	6881      	ldr	r1, [r0, #8]
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	434b      	muls	r3, r1
 800434c:	21b4      	movs	r1, #180	; 0xb4
 800434e:	fb93 f3f1 	sdiv	r3, r3, r1
 8004352:	441a      	add	r2, r3
 8004354:	b292      	uxth	r2, r2
 8004356:	86a2      	strh	r2, [r4, #52]	; 0x34
			break;
 8004358:	e026      	b.n	80043a8 <servo::update(float)+0x7c>
		case 2:
			(m_settings->m_Timer)->CCR2 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 800435a:	695a      	ldr	r2, [r3, #20]
 800435c:	689c      	ldr	r4, [r3, #8]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	6881      	ldr	r1, [r0, #8]
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	434b      	muls	r3, r1
 8004366:	21b4      	movs	r1, #180	; 0xb4
 8004368:	fb93 f3f1 	sdiv	r3, r3, r1
 800436c:	441a      	add	r2, r3
 800436e:	b292      	uxth	r2, r2
 8004370:	8722      	strh	r2, [r4, #56]	; 0x38
			break;
 8004372:	e019      	b.n	80043a8 <servo::update(float)+0x7c>
		case 3:
			(m_settings->m_Timer)->CCR3 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 8004374:	695a      	ldr	r2, [r3, #20]
 8004376:	689c      	ldr	r4, [r3, #8]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	6881      	ldr	r1, [r0, #8]
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	434b      	muls	r3, r1
 8004380:	21b4      	movs	r1, #180	; 0xb4
 8004382:	fb93 f3f1 	sdiv	r3, r3, r1
 8004386:	441a      	add	r2, r3
 8004388:	b292      	uxth	r2, r2
 800438a:	87a2      	strh	r2, [r4, #60]	; 0x3c
			break;
 800438c:	e00c      	b.n	80043a8 <servo::update(float)+0x7c>
		case 4:
			(m_settings->m_Timer)->CCR4 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	689c      	ldr	r4, [r3, #8]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	6881      	ldr	r1, [r0, #8]
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	434b      	muls	r3, r1
 800439a:	21b4      	movs	r1, #180	; 0xb4
 800439c:	fb93 f3f1 	sdiv	r3, r3, r1
 80043a0:	441a      	add	r2, r3
 80043a2:	b292      	uxth	r2, r2
 80043a4:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
			break;
	}
	return 0;
 80043a8:	2000      	movs	r0, #0
 80043aa:	bd10      	pop	{r4, pc}

080043ac <servo::~servo()>:
servo::servo(motorSettings *settings) : motor(settings)
{

}

servo::~servo()
 80043ac:	b510      	push	{r4, lr}
 80043ae:	4604      	mov	r4, r0
 80043b0:	4b02      	ldr	r3, [pc, #8]	; (80043bc <servo::~servo()+0x10>)
 80043b2:	6003      	str	r3, [r0, #0]
 80043b4:	f7ff ff9a 	bl	80042ec <motor::~motor()>
{
}
 80043b8:	4620      	mov	r0, r4
 80043ba:	bd10      	pop	{r4, pc}
 80043bc:	08011d3c 	.word	0x08011d3c

080043c0 <servo::~servo()>:
servo::servo(motorSettings *settings) : motor(settings)
{

}

servo::~servo()
 80043c0:	b510      	push	{r4, lr}
 80043c2:	4604      	mov	r4, r0
{
}
 80043c4:	f7ff fff2 	bl	80043ac <servo::~servo()>
 80043c8:	4620      	mov	r0, r4
 80043ca:	f00b fbbf 	bl	800fb4c <operator delete(void*)>
 80043ce:	4620      	mov	r0, r4
 80043d0:	bd10      	pop	{r4, pc}

080043d2 <servo::motorInit()>:

bool servo::motorInit()
{
 80043d2:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043d4:	6843      	ldr	r3, [r0, #4]
servo::~servo()
{
}

bool servo::motorInit()
{
 80043d6:	b089      	sub	sp, #36	; 0x24

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043d8:	699a      	ldr	r2, [r3, #24]
servo::~servo()
{
}

bool servo::motorInit()
{
 80043da:	4604      	mov	r4, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043dc:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80043e0:	2218      	movs	r2, #24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043e2:	69d8      	ldr	r0, [r3, #28]
{

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80043e4:	f88d 2003 	strb.w	r2, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043e8:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80043ea:	2203      	movs	r2, #3
 80043ec:	f88d 2002 	strb.w	r2, [sp, #2]
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043f0:	f7fd fedb 	bl	80021aa <GPIO_Init>




	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
 80043f4:	f64e 235f 	movw	r3, #59999	; 0xea5f
 80043f8:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
 80043fc:	2317      	movs	r3, #23
 80043fe:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 8004402:	6863      	ldr	r3, [r4, #4]


	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004404:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 8004406:	6898      	ldr	r0, [r3, #8]
 8004408:	a901      	add	r1, sp, #4


	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800440a:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800440e:	f8ad 5006 	strh.w	r5, [sp, #6]

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 8004412:	f7ff f831 	bl	8003478 <TIM_TimeBaseInit>


	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 8004416:	a804      	add	r0, sp, #16
 8004418:	f7ff f990 	bl	800373c <TIM_OCStructInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800441c:	2360      	movs	r3, #96	; 0x60
 800441e:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8004422:	2301      	movs	r3, #1
 8004424:	f8ad 3012 	strh.w	r3, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 8004428:	6863      	ldr	r3, [r4, #4]
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 800442a:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 800442e:	68da      	ldr	r2, [r3, #12]

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8004430:	f8ad 5018 	strh.w	r5, [sp, #24]

	switch(m_settings->m_TimerChannel){
 8004434:	3a01      	subs	r2, #1
 8004436:	2a03      	cmp	r2, #3
 8004438:	d83b      	bhi.n	80044b2 <servo::motorInit()+0xe0>
 800443a:	e8df f002 	tbb	[pc, r2]
 800443e:	0c02      	.short	0x0c02
 8004440:	2016      	.short	0x2016
		case 1:
			TIM_OC1Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004442:	a904      	add	r1, sp, #16
 8004444:	6898      	ldr	r0, [r3, #8]
 8004446:	f7ff f861 	bl	800350c <TIM_OC1Init>
			TIM_OC1PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800444a:	6863      	ldr	r3, [r4, #4]
 800444c:	2108      	movs	r1, #8
 800444e:	6898      	ldr	r0, [r3, #8]
 8004450:	f7ff fa8c 	bl	800396c <TIM_OC1PreloadConfig>
 8004454:	e01c      	b.n	8004490 <servo::motorInit()+0xbe>
			break;
		case 2:
			TIM_OC2Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004456:	a904      	add	r1, sp, #16
 8004458:	6898      	ldr	r0, [r3, #8]
 800445a:	f7ff f89b 	bl	8003594 <TIM_OC2Init>
			TIM_OC2PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800445e:	6863      	ldr	r3, [r4, #4]
 8004460:	2108      	movs	r1, #8
 8004462:	6898      	ldr	r0, [r3, #8]
 8004464:	f7ff fa8a 	bl	800397c <TIM_OC2PreloadConfig>
 8004468:	e012      	b.n	8004490 <servo::motorInit()+0xbe>
			break;
		case 3:
			TIM_OC3Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800446a:	a904      	add	r1, sp, #16
 800446c:	6898      	ldr	r0, [r3, #8]
 800446e:	f7ff f8d5 	bl	800361c <TIM_OC3Init>
			TIM_OC3PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004472:	6863      	ldr	r3, [r4, #4]
 8004474:	2108      	movs	r1, #8
 8004476:	6898      	ldr	r0, [r3, #8]
 8004478:	f7ff fa8a 	bl	8003990 <TIM_OC3PreloadConfig>
 800447c:	e008      	b.n	8004490 <servo::motorInit()+0xbe>
			break;
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800447e:	6898      	ldr	r0, [r3, #8]
 8004480:	a904      	add	r1, sp, #16
 8004482:	f7ff f90d 	bl	80036a0 <TIM_OC4Init>
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004486:	6863      	ldr	r3, [r4, #4]
 8004488:	2108      	movs	r1, #8
 800448a:	6898      	ldr	r0, [r3, #8]
 800448c:	f7ff fa88 	bl	80039a0 <TIM_OC4PreloadConfig>
		default:
			return false;
	}


	TIM_ARRPreloadConfig(m_settings->m_Timer, ENABLE);
 8004490:	6863      	ldr	r3, [r4, #4]
 8004492:	2101      	movs	r1, #1
 8004494:	6898      	ldr	r0, [r3, #8]
 8004496:	f7ff fa39 	bl	800390c <TIM_ARRPreloadConfig>

	/* TIM Main Output Enable */
	TIM_CtrlPWMOutputs(m_settings->m_Timer, ENABLE);
 800449a:	6863      	ldr	r3, [r4, #4]
 800449c:	2101      	movs	r1, #1
 800449e:	6898      	ldr	r0, [r3, #8]
 80044a0:	f7ff f973 	bl	800378a <TIM_CtrlPWMOutputs>

	/* TIM enable counter */
	TIM_Cmd(m_settings->m_Timer, ENABLE);
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	2101      	movs	r1, #1
 80044a8:	6898      	ldr	r0, [r3, #8]
 80044aa:	f7ff f962 	bl	8003772 <TIM_Cmd>

	return true;
 80044ae:	2001      	movs	r0, #1
 80044b0:	e000      	b.n	80044b4 <servo::motorInit()+0xe2>
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
			break;
		default:
			return false;
 80044b2:	2000      	movs	r0, #0

	/* TIM enable counter */
	TIM_Cmd(m_settings->m_Timer, ENABLE);

	return true;
}
 80044b4:	b009      	add	sp, #36	; 0x24
 80044b6:	bd30      	pop	{r4, r5, pc}

080044b8 <servo::servo(motorSettings*)>:

#include "servo.h"
#include "motorSettings.h"


servo::servo(motorSettings *settings) : motor(settings)
 80044b8:	b510      	push	{r4, lr}
 80044ba:	4604      	mov	r4, r0
 80044bc:	f7ff ff10 	bl	80042e0 <motor::motor(motorSettings*)>
 80044c0:	4b01      	ldr	r3, [pc, #4]	; (80044c8 <servo::servo(motorSettings*)+0x10>)
{

}
 80044c2:	4620      	mov	r0, r4

#include "servo.h"
#include "motorSettings.h"


servo::servo(motorSettings *settings) : motor(settings)
 80044c4:	6023      	str	r3, [r4, #0]
{

}
 80044c6:	bd10      	pop	{r4, pc}
 80044c8:	08011d3c 	.word	0x08011d3c
 80044cc:	00000000 	.word	0x00000000

080044d0 <DCMotor::setReference(float)>:

	return true;
}

void DCMotor::setReference(float setPoint){
	speed = setPoint;
 80044d0:	6081      	str	r1, [r0, #8]
 80044d2:	4770      	bx	lr

080044d4 <DCMotor::getReference()>:
	return true;
}

float DCMotor::getReference(){
	return speed;
}
 80044d4:	6880      	ldr	r0, [r0, #8]
 80044d6:	4770      	bx	lr

080044d8 <DCMotor::motorName()>:

char* DCMotor::motorName(){
	return m_settings->m_motorName;
 80044d8:	6843      	ldr	r3, [r0, #4]
}
 80044da:	6858      	ldr	r0, [r3, #4]
 80044dc:	4770      	bx	lr

080044de <DCMotor::~DCMotor()>:
DCMotor::DCMotor(motorSettings *settings) : motor(settings)
{

}

DCMotor::~DCMotor()
 80044de:	b510      	push	{r4, lr}
 80044e0:	4604      	mov	r4, r0
 80044e2:	4b03      	ldr	r3, [pc, #12]	; (80044f0 <DCMotor::~DCMotor()+0x12>)
 80044e4:	6003      	str	r3, [r0, #0]
 80044e6:	f7ff ff01 	bl	80042ec <motor::~motor()>
{
}
 80044ea:	4620      	mov	r0, r4
 80044ec:	bd10      	pop	{r4, pc}
 80044ee:	bf00      	nop
 80044f0:	08011d78 	.word	0x08011d78

080044f4 <DCMotor::~DCMotor()>:
DCMotor::DCMotor(motorSettings *settings) : motor(settings)
{

}

DCMotor::~DCMotor()
 80044f4:	b510      	push	{r4, lr}
 80044f6:	4604      	mov	r4, r0
{
}
 80044f8:	f7ff fff1 	bl	80044de <DCMotor::~DCMotor()>
 80044fc:	4620      	mov	r0, r4
 80044fe:	f00b fb25 	bl	800fb4c <operator delete(void*)>
 8004502:	4620      	mov	r0, r4
 8004504:	bd10      	pop	{r4, pc}

08004506 <DCMotor::motorInit()>:

bool DCMotor::motorInit()
{
 8004506:	b570      	push	{r4, r5, r6, lr}
 8004508:	4604      	mov	r4, r0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 800450a:	6843      	ldr	r3, [r0, #4]
DCMotor::~DCMotor()
{
}

bool DCMotor::motorInit()
{
 800450c:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 800450e:	6a1a      	ldr	r2, [r3, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004510:	2503      	movs	r5, #3
bool DCMotor::motorInit()
{
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004512:	2610      	movs	r6, #16
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);
 8004514:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004516:	4669      	mov	r1, sp

bool DCMotor::motorInit()
{
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 8004518:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800451c:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004520:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);
 8004524:	f7fd fe41 	bl	80021aa <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 8004528:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800452a:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 800452c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800452e:	6b58      	ldr	r0, [r3, #52]	; 0x34
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 8004530:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004534:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004538:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800453c:	f7fd fe35 	bl	80021aa <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 8004540:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8004542:	2614      	movs	r6, #20
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 8004544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);
 8004546:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004548:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 800454a:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800454e:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8004552:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);
 8004556:	f7fd fe28 	bl	80021aa <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 800455a:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 800455c:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 800455e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 8004560:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 8004562:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004566:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800456a:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 800456e:	f7fd fe1c 	bl	80021aa <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 8004572:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 8004574:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 8004576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 8004578:	6c58      	ldr	r0, [r3, #68]	; 0x44
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 800457a:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800457e:	2218      	movs	r2, #24
 8004580:	f88d 2003 	strb.w	r2, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004584:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 8004588:	f7fd fe0f 	bl	80021aa <GPIO_Init>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 800458c:	6863      	ldr	r3, [r4, #4]
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
 800458e:	2500      	movs	r5, #0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 8004590:	6898      	ldr	r0, [r3, #8]
 8004592:	4b3a      	ldr	r3, [pc, #232]	; (800467c <DCMotor::motorInit()+0x176>)
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
	TIM_TimeBaseStructure.TIM_ClockDivision = CLOCKDIV;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 8004594:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 8004596:	4298      	cmp	r0, r3
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
 8004598:	bf0c      	ite	eq
 800459a:	f247 037e 	movweq	r3, #28798	; 0x707e
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
 800459e:	f643 033f 	movwne	r3, #14399	; 0x383f
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
 80045a2:	f8ad 5004 	strh.w	r5, [sp, #4]

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
 80045a6:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
	TIM_TimeBaseStructure.TIM_ClockDivision = CLOCKDIV;
 80045aa:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80045ae:	f8ad 5006 	strh.w	r5, [sp, #6]

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 80045b2:	f7fe ff61 	bl	8003478 <TIM_TimeBaseInit>

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 80045b6:	a804      	add	r0, sp, #16
 80045b8:	f7ff f8c0 	bl	800373c <TIM_OCStructInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80045bc:	2360      	movs	r3, #96	; 0x60
 80045be:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80045c2:	2301      	movs	r3, #1
 80045c4:	f8ad 3012 	strh.w	r3, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = 0x00;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 80045c8:	6863      	ldr	r3, [r4, #4]
	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x00;
 80045ca:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 80045ce:	68da      	ldr	r2, [r3, #12]
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x00;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80045d0:	f8ad 5018 	strh.w	r5, [sp, #24]

	switch(m_settings->m_TimerChannel){
 80045d4:	3a01      	subs	r2, #1
 80045d6:	2a03      	cmp	r2, #3
 80045d8:	d84c      	bhi.n	8004674 <DCMotor::motorInit()+0x16e>
 80045da:	e8df f002 	tbb	[pc, r2]
 80045de:	0c02      	.short	0x0c02
 80045e0:	2016      	.short	0x2016
		case 1:
			TIM_OC1Init(m_settings->m_Timer, &TIM_OCInitStructure);
 80045e2:	a904      	add	r1, sp, #16
 80045e4:	6898      	ldr	r0, [r3, #8]
 80045e6:	f7fe ff91 	bl	800350c <TIM_OC1Init>
			TIM_OC1PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 80045ea:	6863      	ldr	r3, [r4, #4]
 80045ec:	2108      	movs	r1, #8
 80045ee:	6898      	ldr	r0, [r3, #8]
 80045f0:	f7ff f9bc 	bl	800396c <TIM_OC1PreloadConfig>
 80045f4:	e01c      	b.n	8004630 <DCMotor::motorInit()+0x12a>
			break;
		case 2:
			TIM_OC2Init(m_settings->m_Timer, &TIM_OCInitStructure);
 80045f6:	a904      	add	r1, sp, #16
 80045f8:	6898      	ldr	r0, [r3, #8]
 80045fa:	f7fe ffcb 	bl	8003594 <TIM_OC2Init>
			TIM_OC2PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 80045fe:	6863      	ldr	r3, [r4, #4]
 8004600:	2108      	movs	r1, #8
 8004602:	6898      	ldr	r0, [r3, #8]
 8004604:	f7ff f9ba 	bl	800397c <TIM_OC2PreloadConfig>
 8004608:	e012      	b.n	8004630 <DCMotor::motorInit()+0x12a>
			break;
		case 3:
			TIM_OC3Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800460a:	a904      	add	r1, sp, #16
 800460c:	6898      	ldr	r0, [r3, #8]
 800460e:	f7ff f805 	bl	800361c <TIM_OC3Init>
			TIM_OC3PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004612:	6863      	ldr	r3, [r4, #4]
 8004614:	2108      	movs	r1, #8
 8004616:	6898      	ldr	r0, [r3, #8]
 8004618:	f7ff f9ba 	bl	8003990 <TIM_OC3PreloadConfig>
 800461c:	e008      	b.n	8004630 <DCMotor::motorInit()+0x12a>
			break;
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800461e:	6898      	ldr	r0, [r3, #8]
 8004620:	a904      	add	r1, sp, #16
 8004622:	f7ff f83d 	bl	80036a0 <TIM_OC4Init>
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004626:	6863      	ldr	r3, [r4, #4]
 8004628:	2108      	movs	r1, #8
 800462a:	6898      	ldr	r0, [r3, #8]
 800462c:	f7ff f9b8 	bl	80039a0 <TIM_OC4PreloadConfig>
			break;
		default:
			return false;
	}

	TIM_ARRPreloadConfig(m_settings->m_Timer, ENABLE);
 8004630:	6863      	ldr	r3, [r4, #4]
 8004632:	2101      	movs	r1, #1
 8004634:	6898      	ldr	r0, [r3, #8]
 8004636:	f7ff f969 	bl	800390c <TIM_ARRPreloadConfig>

	TIM_CtrlPWMOutputs(m_settings->m_Timer, ENABLE);
 800463a:	6863      	ldr	r3, [r4, #4]
 800463c:	2101      	movs	r1, #1
 800463e:	6898      	ldr	r0, [r3, #8]
 8004640:	f7ff f8a3 	bl	800378a <TIM_CtrlPWMOutputs>

	TIM_Cmd(m_settings->m_Timer, ENABLE);
 8004644:	6863      	ldr	r3, [r4, #4]
 8004646:	2101      	movs	r1, #1
 8004648:	6898      	ldr	r0, [r3, #8]
 800464a:	f7ff f892 	bl	8003772 <TIM_Cmd>

	// Initialize encoder
	initEncoder(m_settings->encoderAddr);
 800464e:	6863      	ldr	r3, [r4, #4]
	integral = 0;
	error = 0;

	wheelRadius = m_settings->wheelRadius;

	return true;
 8004650:	2001      	movs	r0, #1
char* DCMotor::motorName(){
	return m_settings->m_motorName;
}

void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
 8004652:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8004656:	7322      	strb	r2, [r4, #12]

	// Initialize encoder
	initEncoder(m_settings->encoderAddr);

	// Initialize PID regulator
	KP = m_settings->KP;
 8004658:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800465a:	6162      	str	r2, [r4, #20]
	KI = m_settings->KI;
 800465c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800465e:	61a2      	str	r2, [r4, #24]
	KD = m_settings->KD;
 8004660:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004662:	61e2      	str	r2, [r4, #28]
	integralSaturation = m_settings->integralSaturation;
 8004664:	6d9a      	ldr	r2, [r3, #88]	; 0x58

	integral = 0;
	error = 0;

	wheelRadius = m_settings->wheelRadius;
 8004666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c

	// Initialize PID regulator
	KP = m_settings->KP;
	KI = m_settings->KI;
	KD = m_settings->KD;
	integralSaturation = m_settings->integralSaturation;
 8004668:	6222      	str	r2, [r4, #32]

	integral = 0;
 800466a:	2200      	movs	r2, #0
 800466c:	62a2      	str	r2, [r4, #40]	; 0x28
	error = 0;
 800466e:	6262      	str	r2, [r4, #36]	; 0x24

	wheelRadius = m_settings->wheelRadius;
 8004670:	6123      	str	r3, [r4, #16]

	return true;
 8004672:	e000      	b.n	8004676 <DCMotor::motorInit()+0x170>
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
			break;
		default:
			return false;
 8004674:	2000      	movs	r0, #0
	error = 0;

	wheelRadius = m_settings->wheelRadius;

	return true;
}
 8004676:	b008      	add	sp, #32
 8004678:	bd70      	pop	{r4, r5, r6, pc}
 800467a:	bf00      	nop
 800467c:	40012c00 	.word	0x40012c00

08004680 <DCMotor::DCMotor(motorSettings*)>:
#define PERIOD 14399
#define PRESCALER 0
#define CLOCKDIV 0


DCMotor::DCMotor(motorSettings *settings) : motor(settings)
 8004680:	b510      	push	{r4, lr}
 8004682:	4604      	mov	r4, r0
 8004684:	f7ff fe2c 	bl	80042e0 <motor::motor(motorSettings*)>
 8004688:	4b01      	ldr	r3, [pc, #4]	; (8004690 <DCMotor::DCMotor(motorSettings*)+0x10>)
{

}
 800468a:	4620      	mov	r0, r4
#define PERIOD 14399
#define PRESCALER 0
#define CLOCKDIV 0


DCMotor::DCMotor(motorSettings *settings) : motor(settings)
 800468c:	6023      	str	r3, [r4, #0]
{

}
 800468e:	bd10      	pop	{r4, pc}
 8004690:	08011d78 	.word	0x08011d78

08004694 <DCMotor::setSpeed(int)>:
void DCMotor::setReference(float setPoint){
	speed = setPoint;

}

bool DCMotor::setSpeed(int s){
 8004694:	b538      	push	{r3, r4, r5, lr}
	if(s < 0)
 8004696:	1e0c      	subs	r4, r1, #0
void DCMotor::setReference(float setPoint){
	speed = setPoint;

}

bool DCMotor::setSpeed(int s){
 8004698:	4605      	mov	r5, r0
 800469a:	6843      	ldr	r3, [r0, #4]
	if(s < 0)
 800469c:	db1a      	blt.n	80046d4 <DCMotor::setSpeed(int)+0x40>
		s = 0;

	if(s > PERIOD)
 800469e:	f5b4 5f61 	cmp.w	r4, #14400	; 0x3840
 80046a2:	da01      	bge.n	80046a8 <DCMotor::setSpeed(int)+0x14>
		s = PERIOD;

	if(abs(s) > 0){
 80046a4:	b914      	cbnz	r4, 80046ac <DCMotor::setSpeed(int)+0x18>
 80046a6:	e015      	b.n	80046d4 <DCMotor::setSpeed(int)+0x40>
bool DCMotor::setSpeed(int s){
	if(s < 0)
		s = 0;

	if(s > PERIOD)
		s = PERIOD;
 80046a8:	f643 043f 	movw	r4, #14399	; 0x383f

	if(abs(s) > 0){
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
 80046ac:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80046ae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80046b0:	f7fd fde7 	bl	8002282 <GPIO_SetBits>
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);
 80046b4:	686b      	ldr	r3, [r5, #4]
 80046b6:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 80046b8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80046ba:	f7fd fde2 	bl	8002282 <GPIO_SetBits>

		if(s > 0){
			GPIO_SetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046be:	686b      	ldr	r3, [r5, #4]
 80046c0:	8c19      	ldrh	r1, [r3, #32]
 80046c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80046c4:	f7fd fddd 	bl	8002282 <GPIO_SetBits>
			GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
 80046c8:	686b      	ldr	r3, [r5, #4]
 80046ca:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 80046cc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80046ce:	f7fd fdda 	bl	8002286 <GPIO_ResetBits>
 80046d2:	e013      	b.n	80046fc <DCMotor::setSpeed(int)+0x68>
			GPIO_SetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
		}else{
			return false;
		}
	}else{
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
 80046d4:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80046d6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80046d8:	f7fd fdd3 	bl	8002282 <GPIO_SetBits>
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);
 80046dc:	686b      	ldr	r3, [r5, #4]

		// Break to GND
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
 80046de:	2400      	movs	r4, #0
		}else{
			return false;
		}
	}else{
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);
 80046e0:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 80046e2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80046e4:	f7fd fdcd 	bl	8002282 <GPIO_SetBits>

		// Break to GND
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046e8:	686b      	ldr	r3, [r5, #4]
 80046ea:	8c19      	ldrh	r1, [r3, #32]
 80046ec:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80046ee:	f7fd fdca 	bl	8002286 <GPIO_ResetBits>
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
 80046f2:	686b      	ldr	r3, [r5, #4]
 80046f4:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 80046f6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80046f8:	f7fd fdc5 	bl	8002286 <GPIO_ResetBits>
	}

	if(m_settings->m_Timer == TIM1)
 80046fc:	686a      	ldr	r2, [r5, #4]
 80046fe:	490f      	ldr	r1, [pc, #60]	; (800473c <DCMotor::setSpeed(int)+0xa8>)
 8004700:	6893      	ldr	r3, [r2, #8]
		s = s*2;

	switch(m_settings->m_TimerChannel){
 8004702:	68d2      	ldr	r2, [r2, #12]
		// Break to GND
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
	}

	if(m_settings->m_Timer == TIM1)
 8004704:	428b      	cmp	r3, r1
		s = s*2;

	switch(m_settings->m_TimerChannel){
 8004706:	f102 32ff 	add.w	r2, r2, #4294967295
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
	}

	if(m_settings->m_Timer == TIM1)
		s = s*2;
 800470a:	bf08      	it	eq
 800470c:	0064      	lsleq	r4, r4, #1

	switch(m_settings->m_TimerChannel){
 800470e:	2a03      	cmp	r2, #3
 8004710:	d811      	bhi.n	8004736 <DCMotor::setSpeed(int)+0xa2>
 8004712:	e8df f002 	tbb	[pc, r2]
 8004716:	0502      	.short	0x0502
 8004718:	0c08      	.short	0x0c08
		case 1:
			(m_settings->m_Timer)->CCR1 = (uint32_t)abs(s);
 800471a:	b2a4      	uxth	r4, r4
 800471c:	869c      	strh	r4, [r3, #52]	; 0x34
 800471e:	e004      	b.n	800472a <DCMotor::setSpeed(int)+0x96>
			break;
		case 2:
			(m_settings->m_Timer)->CCR2 = (uint32_t)abs(s);
 8004720:	b2a4      	uxth	r4, r4
 8004722:	871c      	strh	r4, [r3, #56]	; 0x38
 8004724:	e001      	b.n	800472a <DCMotor::setSpeed(int)+0x96>
			break;
		case 3:
			(m_settings->m_Timer)->CCR3 = (uint32_t)abs(s);
 8004726:	b2a4      	uxth	r4, r4
 8004728:	879c      	strh	r4, [r3, #60]	; 0x3c
			break;
		default:
			return false;
	}

	return true;
 800472a:	2001      	movs	r0, #1
		case 2:
			(m_settings->m_Timer)->CCR2 = (uint32_t)abs(s);
			break;
		case 3:
			(m_settings->m_Timer)->CCR3 = (uint32_t)abs(s);
			break;
 800472c:	bd38      	pop	{r3, r4, r5, pc}
		case 4:
			(m_settings->m_Timer)->CCR4 = (uint32_t)abs(s);
 800472e:	b2a4      	uxth	r4, r4
 8004730:	f8a3 4040 	strh.w	r4, [r3, #64]	; 0x40
 8004734:	e7f9      	b.n	800472a <DCMotor::setSpeed(int)+0x96>
			break;
		default:
			return false;
 8004736:	2000      	movs	r0, #0
	}

	return true;
}
 8004738:	bd38      	pop	{r3, r4, r5, pc}
 800473a:	bf00      	nop
 800473c:	40012c00 	.word	0x40012c00

08004740 <DCMotor::initEncoder(unsigned short)>:
char* DCMotor::motorName(){
	return m_settings->m_motorName;
}

void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
 8004740:	7301      	strb	r1, [r0, #12]
 8004742:	4770      	bx	lr

08004744 <DCMotor::readEncoder()>:
}

int32_t DCMotor::readEncoder(){
 8004744:	b510      	push	{r4, lr}
	NumberOfByteToReceive = RXBUFFERSIZE;
 8004746:	4b13      	ldr	r3, [pc, #76]	; (8004794 <DCMotor::readEncoder()+0x50>)
 8004748:	2204      	movs	r2, #4
    Rx_Idx = 0x00;
 800474a:	4c13      	ldr	r4, [pc, #76]	; (8004798 <DCMotor::readEncoder()+0x54>)
void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
}

int32_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
 800474c:	701a      	strb	r2, [r3, #0]
    Rx_Idx = 0x00;
 800474e:	2300      	movs	r3, #0

    slaveAddress = encAddr;
 8004750:	7b02      	ldrb	r2, [r0, #12]
	encAddr = addr;
}

int32_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
    Rx_Idx = 0x00;
 8004752:	7023      	strb	r3, [r4, #0]

    slaveAddress = encAddr;
 8004754:	4b11      	ldr	r3, [pc, #68]	; (800479c <DCMotor::readEncoder()+0x58>)
    
    I2C_ITConfig(I2C1, I2C_IT_EVT , ENABLE);
 8004756:	f44f 7100 	mov.w	r1, #512	; 0x200

int32_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
    Rx_Idx = 0x00;

    slaveAddress = encAddr;
 800475a:	701a      	strb	r2, [r3, #0]
    
    I2C_ITConfig(I2C1, I2C_IT_EVT , ENABLE);
 800475c:	4810      	ldr	r0, [pc, #64]	; (80047a0 <DCMotor::readEncoder()+0x5c>)
 800475e:	2201      	movs	r2, #1
 8004760:	f7fd fefb 	bl	800255a <I2C_ITConfig>
    I2C_AcknowledgeConfig(I2C1, ENABLE);
 8004764:	2101      	movs	r1, #1
 8004766:	480e      	ldr	r0, [pc, #56]	; (80047a0 <DCMotor::readEncoder()+0x5c>)
 8004768:	f7fd feca 	bl	8002500 <I2C_AcknowledgeConfig>
    I2C_GenerateSTART(I2C1, ENABLE);
 800476c:	2101      	movs	r1, #1
 800476e:	480c      	ldr	r0, [pc, #48]	; (80047a0 <DCMotor::readEncoder()+0x5c>)
 8004770:	f7fd feae 	bl	80024d0 <I2C_GenerateSTART>


    // TODO: Add timeout here
    while ((Rx_Idx < RXBUFFERSIZE)); 
 8004774:	7823      	ldrb	r3, [r4, #0]
 8004776:	2b03      	cmp	r3, #3
 8004778:	d9fc      	bls.n	8004774 <DCMotor::readEncoder()+0x30>

    return ((int32_t)((RxBuffer[0] << 24)|(RxBuffer[1] << 16)|(RxBuffer[2] << 8) | RxBuffer[3]));
 800477a:	4a0a      	ldr	r2, [pc, #40]	; (80047a4 <DCMotor::readEncoder()+0x60>)
 800477c:	7853      	ldrb	r3, [r2, #1]
 800477e:	7810      	ldrb	r0, [r2, #0]
 8004780:	041b      	lsls	r3, r3, #16
 8004782:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004786:	78d0      	ldrb	r0, [r2, #3]
 8004788:	4303      	orrs	r3, r0
 800478a:	7890      	ldrb	r0, [r2, #2]
}
 800478c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8004790:	bd10      	pop	{r4, pc}
 8004792:	bf00      	nop
 8004794:	20000b1e 	.word	0x20000b1e
 8004798:	20000b24 	.word	0x20000b24
 800479c:	20000b23 	.word	0x20000b23
 80047a0:	40005400 	.word	0x40005400
 80047a4:	20000b1f 	.word	0x20000b1f

080047a8 <DCMotor::updateRegulator(float, float)>:

float DCMotor::updateRegulator(float enc, float dt){
 80047a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ac:	4604      	mov	r4, r0
 80047ae:	4617      	mov	r7, r2
	float error_new = speed-enc;
 80047b0:	6880      	ldr	r0, [r0, #8]
 80047b2:	f000 fd55 	bl	8005260 <__aeabi_fsub>
	
	integral += error_new*dt;
 80047b6:	4639      	mov	r1, r7

    return ((int32_t)((RxBuffer[0] << 24)|(RxBuffer[1] << 16)|(RxBuffer[2] << 8) | RxBuffer[3]));
}

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
 80047b8:	4606      	mov	r6, r0
	
	integral += error_new*dt;
 80047ba:	f000 fe5b 	bl	8005474 <__aeabi_fmul>
 80047be:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80047c0:	f000 fd50 	bl	8005264 <__addsf3>
	if (integral > integralSaturation){
 80047c4:	6a25      	ldr	r5, [r4, #32]
}

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
	
	integral += error_new*dt;
 80047c6:	62a0      	str	r0, [r4, #40]	; 0x28
	if (integral > integralSaturation){
 80047c8:	4629      	mov	r1, r5
}

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
	
	integral += error_new*dt;
 80047ca:	4680      	mov	r8, r0
	if (integral > integralSaturation){
 80047cc:	f001 f80e 	bl	80057ec <__aeabi_fcmpgt>
 80047d0:	b930      	cbnz	r0, 80047e0 <DCMotor::updateRegulator(float, float)+0x38>
		integral = integralSaturation;
	}else if (integral < -integralSaturation){
 80047d2:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80047d6:	4629      	mov	r1, r5
 80047d8:	4640      	mov	r0, r8
 80047da:	f000 ffe9 	bl	80057b0 <__aeabi_fcmplt>
 80047de:	b100      	cbz	r0, 80047e2 <DCMotor::updateRegulator(float, float)+0x3a>
		integral = -integralSaturation;
 80047e0:	62a5      	str	r5, [r4, #40]	; 0x28
	}
	
	float derivative = (error_new-error)/dt;
	float output = (KP*error + KI*integral + KD*derivative);
 80047e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80047e4:	69a0      	ldr	r0, [r4, #24]
 80047e6:	f000 fe45 	bl	8005474 <__aeabi_fmul>
		integral = integralSaturation;
	}else if (integral < -integralSaturation){
		integral = -integralSaturation;
	}
	
	float derivative = (error_new-error)/dt;
 80047ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
	float output = (KP*error + KI*integral + KD*derivative);
 80047ec:	4680      	mov	r8, r0
 80047ee:	6961      	ldr	r1, [r4, #20]
 80047f0:	4628      	mov	r0, r5
 80047f2:	f000 fe3f 	bl	8005474 <__aeabi_fmul>
 80047f6:	4601      	mov	r1, r0
 80047f8:	4640      	mov	r0, r8
 80047fa:	f000 fd33 	bl	8005264 <__addsf3>
 80047fe:	4629      	mov	r1, r5
 8004800:	4680      	mov	r8, r0
 8004802:	4630      	mov	r0, r6
 8004804:	f000 fd2c 	bl	8005260 <__aeabi_fsub>
 8004808:	4639      	mov	r1, r7
 800480a:	f000 fee7 	bl	80055dc <__aeabi_fdiv>
 800480e:	69e1      	ldr	r1, [r4, #28]
 8004810:	f000 fe30 	bl	8005474 <__aeabi_fmul>
 8004814:	4601      	mov	r1, r0
 8004816:	4640      	mov	r0, r8
 8004818:	f000 fd24 	bl	8005264 <__addsf3>
	error = error_new;
 800481c:	6266      	str	r6, [r4, #36]	; 0x24
	return output;
}
 800481e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004822 <DCMotor::update(float)>:

float DCMotor::update(float dt){
 8004822:	b570      	push	{r4, r5, r6, lr}
 8004824:	4604      	mov	r4, r0
 8004826:	460e      	mov	r6, r1
	// Read encoder
	float encSpeed = readEncoder()*0.04793689962;		// rad/s
 8004828:	f7ff ff8c 	bl	8004744 <DCMotor::readEncoder()>
	float speed_si = encSpeed * wheelRadius;	// m/s
 800482c:	f000 fa24 	bl	8004c78 <__aeabi_i2d>
 8004830:	a30b      	add	r3, pc, #44	; (adr r3, 8004860 <DCMotor::update(float)+0x3e>)
 8004832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004836:	f000 fa85 	bl	8004d44 <__aeabi_dmul>
 800483a:	f000 fcbd 	bl	80051b8 <__aeabi_d2f>
 800483e:	6921      	ldr	r1, [r4, #16]
 8004840:	f000 fe18 	bl	8005474 <__aeabi_fmul>
	// Update PID regulator
	int s = (int) updateRegulator(speed_si, dt);		// m/s
 8004844:	4632      	mov	r2, r6
 8004846:	4601      	mov	r1, r0
}

float DCMotor::update(float dt){
	// Read encoder
	float encSpeed = readEncoder()*0.04793689962;		// rad/s
	float speed_si = encSpeed * wheelRadius;	// m/s
 8004848:	4605      	mov	r5, r0
	// Update PID regulator
	int s = (int) updateRegulator(speed_si, dt);		// m/s
 800484a:	4620      	mov	r0, r4
 800484c:	f7ff ffac 	bl	80047a8 <DCMotor::updateRegulator(float, float)>
	// Set motor speed to process value
	setSpeed(s);		// m/s
 8004850:	f000 ffd6 	bl	8005800 <__aeabi_f2iz>
 8004854:	4601      	mov	r1, r0
 8004856:	4620      	mov	r0, r4
 8004858:	f7ff ff1c 	bl	8004694 <DCMotor::setSpeed(int)>
	// Return encoder values for publishing to localization
	return speed_si;
 800485c:	4628      	mov	r0, r5
 800485e:	bd70      	pop	{r4, r5, r6, pc}
 8004860:	7047711c 	.word	0x7047711c
 8004864:	3fa88b2f 	.word	0x3fa88b2f

08004868 <motorSettings::motorSettings()>:

motorSettings::motorSettings()
{
    //  preset general defaults

    m_motorType = 0;
 8004868:	2200      	movs	r2, #0
 800486a:	6002      	str	r2, [r0, #0]
    /*m_MPU9150GyroAccelSampleRate = 50;
    m_MPU9150CompassSampleRate = 25;
    m_MPU9150GyroAccelLpf = MPU9150_LPF_20;
    m_MPU9150GyroFsr = MPU9150_GYROFSR_1000;
    m_MPU9150AccelFsr = MPU9150_ACCELFSR_8;*/
}
 800486c:	4770      	bx	lr

0800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>:

motorSettings::motorSettings(int type, char* name, TIM_TypeDef* timer, int timerChannel)
 800486e:	b510      	push	{r4, lr}
{
    //  preset general defaults

    m_motorType = type;
    m_motorName = name;
    m_Timer = timer;
 8004870:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    m_TimerChannel = timerChannel;
 8004874:	9b02      	ldr	r3, [sp, #8]
 8004876:	60c3      	str	r3, [r0, #12]
    /*m_MPU9150GyroAccelSampleRate = 50;
    m_MPU9150CompassSampleRate = 25;
    m_MPU9150GyroAccelLpf = MPU9150_LPF_20;
    m_MPU9150GyroFsr = MPU9150_GYROFSR_1000;
    m_MPU9150AccelFsr = MPU9150_ACCELFSR_8;*/
}
 8004878:	bd10      	pop	{r4, pc}

0800487a <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>:
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
    m_DCInAPort = m_DCInAPort_;
    m_DCEnAPin = m_DCEnAPin_;
 800487a:	6283      	str	r3, [r0, #40]	; 0x28
    m_DCEnAPort = m_DCEnAPort_;
 800487c:	9b00      	ldr	r3, [sp, #0]

void motorSettings::setDCPins(int m_DCInAPin_, GPIO_TypeDef* m_DCInAPort_, int m_DCEnAPin_, GPIO_TypeDef* m_DCEnAPort_,
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
 800487e:	6201      	str	r1, [r0, #32]
    m_DCInAPort = m_DCInAPort_;
    m_DCEnAPin = m_DCEnAPin_;
    m_DCEnAPort = m_DCEnAPort_;
 8004880:	62c3      	str	r3, [r0, #44]	; 0x2c
    m_DCInBPin = m_DCInBPin_;
 8004882:	9b01      	ldr	r3, [sp, #4]
void motorSettings::setDCPins(int m_DCInAPin_, GPIO_TypeDef* m_DCInAPort_, int m_DCEnAPin_, GPIO_TypeDef* m_DCEnAPort_,
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
    m_DCInAPort = m_DCInAPort_;
 8004884:	6242      	str	r2, [r0, #36]	; 0x24
    m_DCEnAPin = m_DCEnAPin_;
    m_DCEnAPort = m_DCEnAPort_;
    m_DCInBPin = m_DCInBPin_;
 8004886:	6303      	str	r3, [r0, #48]	; 0x30
    m_DCInBPort = m_DCInBPort_;
 8004888:	9b02      	ldr	r3, [sp, #8]
 800488a:	6343      	str	r3, [r0, #52]	; 0x34
    m_DCEnBPin = m_DCEnBPin_;
 800488c:	9b03      	ldr	r3, [sp, #12]
 800488e:	6383      	str	r3, [r0, #56]	; 0x38
    m_DCEnBPort = m_DCEnBPort_;
 8004890:	9b04      	ldr	r3, [sp, #16]
 8004892:	63c3      	str	r3, [r0, #60]	; 0x3c
    m_DCPWMPin = m_DCPWMPin_;
 8004894:	9b05      	ldr	r3, [sp, #20]
 8004896:	6403      	str	r3, [r0, #64]	; 0x40
    m_DCPWMPort = m_DCPWMPort_;
 8004898:	9b06      	ldr	r3, [sp, #24]
 800489a:	6443      	str	r3, [r0, #68]	; 0x44
 800489c:	4770      	bx	lr

0800489e <motorSettings::setRegulator(float, float, float, float)>:
}

void motorSettings::setRegulator(float KP_, float KI_, float KD_, float integralSaturation_){
    KP = KP_;
    KI = KI_;
    KD = KD_;
 800489e:	6543      	str	r3, [r0, #84]	; 0x54
    integralSaturation = integralSaturation_;
 80048a0:	9b00      	ldr	r3, [sp, #0]
    m_DCPWMPin = m_DCPWMPin_;
    m_DCPWMPort = m_DCPWMPort_;
}

void motorSettings::setRegulator(float KP_, float KI_, float KD_, float integralSaturation_){
    KP = KP_;
 80048a2:	64c1      	str	r1, [r0, #76]	; 0x4c
    KI = KI_;
 80048a4:	6502      	str	r2, [r0, #80]	; 0x50
    KD = KD_;
    integralSaturation = integralSaturation_;
 80048a6:	6583      	str	r3, [r0, #88]	; 0x58
 80048a8:	4770      	bx	lr
	...

080048ac <ros::normalizeSecNSecSigned(long&, long&)>:
#include "ros/duration.h"

namespace ros
{
  void normalizeSecNSecSigned(int32_t &sec, int32_t &nsec)
  {
 80048ac:	b510      	push	{r4, lr}
    int32_t nsec_part = nsec;
 80048ae:	680b      	ldr	r3, [r1, #0]
    int32_t sec_part = sec;
 80048b0:	6802      	ldr	r2, [r0, #0]

    while (nsec_part > 1000000000L)
 80048b2:	4c0c      	ldr	r4, [pc, #48]	; (80048e4 <ros::normalizeSecNSecSigned(long&, long&)+0x38>)
 80048b4:	42a3      	cmp	r3, r4
 80048b6:	dd07      	ble.n	80048c8 <ros::normalizeSecNSecSigned(long&, long&)+0x1c>
    {
      nsec_part -= 1000000000L;
 80048b8:	f103 4344 	add.w	r3, r3, #3288334336	; 0xc4000000
 80048bc:	f503 03ca 	add.w	r3, r3, #6619136	; 0x650000
 80048c0:	f503 5358 	add.w	r3, r3, #13824	; 0x3600
      ++sec_part;
 80048c4:	3201      	adds	r2, #1
  void normalizeSecNSecSigned(int32_t &sec, int32_t &nsec)
  {
    int32_t nsec_part = nsec;
    int32_t sec_part = sec;

    while (nsec_part > 1000000000L)
 80048c6:	e7f5      	b.n	80048b4 <ros::normalizeSecNSecSigned(long&, long&)+0x8>
    {
      nsec_part -= 1000000000L;
      ++sec_part;
    }
    while (nsec_part < 0)
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	da07      	bge.n	80048dc <ros::normalizeSecNSecSigned(long&, long&)+0x30>
    {
      nsec_part += 1000000000L;
 80048cc:	f103 536e 	add.w	r3, r3, #998244352	; 0x3b800000
 80048d0:	f503 13d6 	add.w	r3, r3, #1753088	; 0x1ac000
 80048d4:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
      --sec_part;
 80048d8:	3a01      	subs	r2, #1
    while (nsec_part > 1000000000L)
    {
      nsec_part -= 1000000000L;
      ++sec_part;
    }
    while (nsec_part < 0)
 80048da:	e7f5      	b.n	80048c8 <ros::normalizeSecNSecSigned(long&, long&)+0x1c>
    {
      nsec_part += 1000000000L;
      --sec_part;
    }
    sec = sec_part;
 80048dc:	6002      	str	r2, [r0, #0]
    nsec = nsec_part;
 80048de:	600b      	str	r3, [r1, #0]
 80048e0:	bd10      	pop	{r4, pc}
 80048e2:	bf00      	nop
 80048e4:	3b9aca00 	.word	0x3b9aca00

080048e8 <ros::Duration::operator+=(ros::Duration const&)>:
  }

  Duration& Duration::operator+=(const Duration &rhs)
  {
    sec += rhs.sec;
 80048e8:	6802      	ldr	r2, [r0, #0]
 80048ea:	680b      	ldr	r3, [r1, #0]
    sec = sec_part;
    nsec = nsec_part;
  }

  Duration& Duration::operator+=(const Duration &rhs)
  {
 80048ec:	b510      	push	{r4, lr}
    sec += rhs.sec;
 80048ee:	4413      	add	r3, r2
 80048f0:	6003      	str	r3, [r0, #0]
    nsec += rhs.nsec;
 80048f2:	684b      	ldr	r3, [r1, #4]
 80048f4:	4601      	mov	r1, r0
 80048f6:	6842      	ldr	r2, [r0, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 80048fe:	f7ff ffd5 	bl	80048ac <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 8004902:	bd10      	pop	{r4, pc}

08004904 <ros::Duration::operator-=(ros::Duration const&)>:

  Duration& Duration::operator-=(const Duration &rhs){
    sec += -rhs.sec;
 8004904:	6803      	ldr	r3, [r0, #0]
 8004906:	680a      	ldr	r2, [r1, #0]
    nsec += rhs.nsec;
    normalizeSecNSecSigned(sec, nsec);
    return *this;
  }

  Duration& Duration::operator-=(const Duration &rhs){
 8004908:	b510      	push	{r4, lr}
    sec += -rhs.sec;
 800490a:	1a9b      	subs	r3, r3, r2
    nsec += -rhs.nsec;
 800490c:	684a      	ldr	r2, [r1, #4]
 800490e:	4601      	mov	r1, r0
    normalizeSecNSecSigned(sec, nsec);
    return *this;
  }

  Duration& Duration::operator-=(const Duration &rhs){
    sec += -rhs.sec;
 8004910:	6003      	str	r3, [r0, #0]
    nsec += -rhs.nsec;
 8004912:	6843      	ldr	r3, [r0, #4]
 8004914:	1a9b      	subs	r3, r3, r2
 8004916:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 800491a:	f7ff ffc7 	bl	80048ac <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 800491e:	bd10      	pop	{r4, pc}

08004920 <ros::Duration::operator*=(double)>:

  Duration& Duration::operator*=(double scale){
 8004920:	b5d0      	push	{r4, r6, r7, lr}
 8004922:	4616      	mov	r6, r2
 8004924:	461f      	mov	r7, r3
 8004926:	4604      	mov	r4, r0
    sec *= scale;
 8004928:	6800      	ldr	r0, [r0, #0]
 800492a:	f000 f9a5 	bl	8004c78 <__aeabi_i2d>
 800492e:	4632      	mov	r2, r6
 8004930:	463b      	mov	r3, r7
 8004932:	f000 fa07 	bl	8004d44 <__aeabi_dmul>
 8004936:	f000 fc17 	bl	8005168 <__aeabi_d2iz>
 800493a:	6020      	str	r0, [r4, #0]
    nsec *= scale;
 800493c:	6860      	ldr	r0, [r4, #4]
 800493e:	f000 f99b 	bl	8004c78 <__aeabi_i2d>
 8004942:	4632      	mov	r2, r6
 8004944:	463b      	mov	r3, r7
 8004946:	f000 f9fd 	bl	8004d44 <__aeabi_dmul>
 800494a:	f000 fc0d 	bl	8005168 <__aeabi_d2iz>
 800494e:	4621      	mov	r1, r4
 8004950:	f841 0f04 	str.w	r0, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 8004954:	4620      	mov	r0, r4
 8004956:	f7ff ffa9 	bl	80048ac <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 800495a:	4620      	mov	r0, r4
 800495c:	bdd0      	pop	{r4, r6, r7, pc}
 800495e:	bf00      	nop

08004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>:

#include "ros/time.h"

namespace ros
{
  void normalizeSecNSec(uint32_t& sec, uint32_t& nsec){
 8004960:	b530      	push	{r4, r5, lr}
    uint32_t nsec_part= nsec % 1000000000UL;
 8004962:	680d      	ldr	r5, [r1, #0]
    uint32_t sec_part = nsec / 1000000000UL;
    sec += sec_part;
 8004964:	4c04      	ldr	r4, [pc, #16]	; (8004978 <ros::normalizeSecNSec(unsigned long&, unsigned long&)+0x18>)
 8004966:	6802      	ldr	r2, [r0, #0]
 8004968:	fbb5 f3f4 	udiv	r3, r5, r4
 800496c:	441a      	add	r2, r3
    nsec = nsec_part;
 800496e:	fb04 5313 	mls	r3, r4, r3, r5
namespace ros
{
  void normalizeSecNSec(uint32_t& sec, uint32_t& nsec){
    uint32_t nsec_part= nsec % 1000000000UL;
    uint32_t sec_part = nsec / 1000000000UL;
    sec += sec_part;
 8004972:	6002      	str	r2, [r0, #0]
    nsec = nsec_part;
 8004974:	600b      	str	r3, [r1, #0]
 8004976:	bd30      	pop	{r4, r5, pc}
 8004978:	3b9aca00 	.word	0x3b9aca00

0800497c <ros::Time::fromNSec(long)>:
  }

  Time& Time::fromNSec(int32_t t)
  {
    sec = t / 1000000000;
 800497c:	4a06      	ldr	r2, [pc, #24]	; (8004998 <ros::Time::fromNSec(long)+0x1c>)
    sec += sec_part;
    nsec = nsec_part;
  }

  Time& Time::fromNSec(int32_t t)
  {
 800497e:	b510      	push	{r4, lr}
    sec = t / 1000000000;
 8004980:	fb91 f3f2 	sdiv	r3, r1, r2
 8004984:	6003      	str	r3, [r0, #0]
    nsec = t % 1000000000;
 8004986:	fb02 1313 	mls	r3, r2, r3, r1
 800498a:	4601      	mov	r1, r0
 800498c:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 8004990:	f7ff ffe6 	bl	8004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 8004994:	bd10      	pop	{r4, pc}
 8004996:	bf00      	nop
 8004998:	3b9aca00 	.word	0x3b9aca00

0800499c <ros::Time::operator+=(ros::Duration const&)>:

  Time& Time::operator +=(const Duration &rhs)
  {
    sec += rhs.sec;
 800499c:	6802      	ldr	r2, [r0, #0]
 800499e:	680b      	ldr	r3, [r1, #0]
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator +=(const Duration &rhs)
  {
 80049a0:	b510      	push	{r4, lr}
    sec += rhs.sec;
 80049a2:	4413      	add	r3, r2
 80049a4:	6003      	str	r3, [r0, #0]
    nsec += rhs.nsec;
 80049a6:	684b      	ldr	r3, [r1, #4]
 80049a8:	4601      	mov	r1, r0
 80049aa:	6842      	ldr	r2, [r0, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 80049b2:	f7ff ffd5 	bl	8004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 80049b6:	bd10      	pop	{r4, pc}

080049b8 <ros::Time::operator-=(ros::Duration const&)>:

  Time& Time::operator -=(const Duration &rhs){
    sec += -rhs.sec;
 80049b8:	6803      	ldr	r3, [r0, #0]
 80049ba:	680a      	ldr	r2, [r1, #0]
    nsec += rhs.nsec;
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator -=(const Duration &rhs){
 80049bc:	b510      	push	{r4, lr}
    sec += -rhs.sec;
 80049be:	1a9b      	subs	r3, r3, r2
    nsec += -rhs.nsec;
 80049c0:	684a      	ldr	r2, [r1, #4]
 80049c2:	4601      	mov	r1, r0
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator -=(const Duration &rhs){
    sec += -rhs.sec;
 80049c4:	6003      	str	r3, [r0, #0]
    nsec += -rhs.nsec;
 80049c6:	6843      	ldr	r3, [r0, #4]
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 80049ce:	f7ff ffc7 	bl	8004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 80049d2:	bd10      	pop	{r4, pc}

080049d4 <__aeabi_drsub>:
 80049d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80049d8:	e002      	b.n	80049e0 <__adddf3>
 80049da:	bf00      	nop

080049dc <__aeabi_dsub>:
 80049dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080049e0 <__adddf3>:
 80049e0:	b530      	push	{r4, r5, lr}
 80049e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80049e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80049ea:	ea94 0f05 	teq	r4, r5
 80049ee:	bf08      	it	eq
 80049f0:	ea90 0f02 	teqeq	r0, r2
 80049f4:	bf1f      	itttt	ne
 80049f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80049fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80049fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004a02:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004a06:	f000 80e2 	beq.w	8004bce <__adddf3+0x1ee>
 8004a0a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8004a0e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004a12:	bfb8      	it	lt
 8004a14:	426d      	neglt	r5, r5
 8004a16:	dd0c      	ble.n	8004a32 <__adddf3+0x52>
 8004a18:	442c      	add	r4, r5
 8004a1a:	ea80 0202 	eor.w	r2, r0, r2
 8004a1e:	ea81 0303 	eor.w	r3, r1, r3
 8004a22:	ea82 0000 	eor.w	r0, r2, r0
 8004a26:	ea83 0101 	eor.w	r1, r3, r1
 8004a2a:	ea80 0202 	eor.w	r2, r0, r2
 8004a2e:	ea81 0303 	eor.w	r3, r1, r3
 8004a32:	2d36      	cmp	r5, #54	; 0x36
 8004a34:	bf88      	it	hi
 8004a36:	bd30      	pophi	{r4, r5, pc}
 8004a38:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004a3c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004a40:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8004a44:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8004a48:	d002      	beq.n	8004a50 <__adddf3+0x70>
 8004a4a:	4240      	negs	r0, r0
 8004a4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004a50:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8004a54:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004a58:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004a5c:	d002      	beq.n	8004a64 <__adddf3+0x84>
 8004a5e:	4252      	negs	r2, r2
 8004a60:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004a64:	ea94 0f05 	teq	r4, r5
 8004a68:	f000 80a7 	beq.w	8004bba <__adddf3+0x1da>
 8004a6c:	f1a4 0401 	sub.w	r4, r4, #1
 8004a70:	f1d5 0e20 	rsbs	lr, r5, #32
 8004a74:	db0d      	blt.n	8004a92 <__adddf3+0xb2>
 8004a76:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004a7a:	fa22 f205 	lsr.w	r2, r2, r5
 8004a7e:	1880      	adds	r0, r0, r2
 8004a80:	f141 0100 	adc.w	r1, r1, #0
 8004a84:	fa03 f20e 	lsl.w	r2, r3, lr
 8004a88:	1880      	adds	r0, r0, r2
 8004a8a:	fa43 f305 	asr.w	r3, r3, r5
 8004a8e:	4159      	adcs	r1, r3
 8004a90:	e00e      	b.n	8004ab0 <__adddf3+0xd0>
 8004a92:	f1a5 0520 	sub.w	r5, r5, #32
 8004a96:	f10e 0e20 	add.w	lr, lr, #32
 8004a9a:	2a01      	cmp	r2, #1
 8004a9c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004aa0:	bf28      	it	cs
 8004aa2:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004aa6:	fa43 f305 	asr.w	r3, r3, r5
 8004aaa:	18c0      	adds	r0, r0, r3
 8004aac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004ab0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004ab4:	d507      	bpl.n	8004ac6 <__adddf3+0xe6>
 8004ab6:	f04f 0e00 	mov.w	lr, #0
 8004aba:	f1dc 0c00 	rsbs	ip, ip, #0
 8004abe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8004ac2:	eb6e 0101 	sbc.w	r1, lr, r1
 8004ac6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004aca:	d31b      	bcc.n	8004b04 <__adddf3+0x124>
 8004acc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8004ad0:	d30c      	bcc.n	8004aec <__adddf3+0x10c>
 8004ad2:	0849      	lsrs	r1, r1, #1
 8004ad4:	ea5f 0030 	movs.w	r0, r0, rrx
 8004ad8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004adc:	f104 0401 	add.w	r4, r4, #1
 8004ae0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004ae4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004ae8:	f080 809a 	bcs.w	8004c20 <__adddf3+0x240>
 8004aec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8004af0:	bf08      	it	eq
 8004af2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004af6:	f150 0000 	adcs.w	r0, r0, #0
 8004afa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004afe:	ea41 0105 	orr.w	r1, r1, r5
 8004b02:	bd30      	pop	{r4, r5, pc}
 8004b04:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004b08:	4140      	adcs	r0, r0
 8004b0a:	eb41 0101 	adc.w	r1, r1, r1
 8004b0e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004b12:	f1a4 0401 	sub.w	r4, r4, #1
 8004b16:	d1e9      	bne.n	8004aec <__adddf3+0x10c>
 8004b18:	f091 0f00 	teq	r1, #0
 8004b1c:	bf04      	itt	eq
 8004b1e:	4601      	moveq	r1, r0
 8004b20:	2000      	moveq	r0, #0
 8004b22:	fab1 f381 	clz	r3, r1
 8004b26:	bf08      	it	eq
 8004b28:	3320      	addeq	r3, #32
 8004b2a:	f1a3 030b 	sub.w	r3, r3, #11
 8004b2e:	f1b3 0220 	subs.w	r2, r3, #32
 8004b32:	da0c      	bge.n	8004b4e <__adddf3+0x16e>
 8004b34:	320c      	adds	r2, #12
 8004b36:	dd08      	ble.n	8004b4a <__adddf3+0x16a>
 8004b38:	f102 0c14 	add.w	ip, r2, #20
 8004b3c:	f1c2 020c 	rsb	r2, r2, #12
 8004b40:	fa01 f00c 	lsl.w	r0, r1, ip
 8004b44:	fa21 f102 	lsr.w	r1, r1, r2
 8004b48:	e00c      	b.n	8004b64 <__adddf3+0x184>
 8004b4a:	f102 0214 	add.w	r2, r2, #20
 8004b4e:	bfd8      	it	le
 8004b50:	f1c2 0c20 	rsble	ip, r2, #32
 8004b54:	fa01 f102 	lsl.w	r1, r1, r2
 8004b58:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004b5c:	bfdc      	itt	le
 8004b5e:	ea41 010c 	orrle.w	r1, r1, ip
 8004b62:	4090      	lslle	r0, r2
 8004b64:	1ae4      	subs	r4, r4, r3
 8004b66:	bfa2      	ittt	ge
 8004b68:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004b6c:	4329      	orrge	r1, r5
 8004b6e:	bd30      	popge	{r4, r5, pc}
 8004b70:	ea6f 0404 	mvn.w	r4, r4
 8004b74:	3c1f      	subs	r4, #31
 8004b76:	da1c      	bge.n	8004bb2 <__adddf3+0x1d2>
 8004b78:	340c      	adds	r4, #12
 8004b7a:	dc0e      	bgt.n	8004b9a <__adddf3+0x1ba>
 8004b7c:	f104 0414 	add.w	r4, r4, #20
 8004b80:	f1c4 0220 	rsb	r2, r4, #32
 8004b84:	fa20 f004 	lsr.w	r0, r0, r4
 8004b88:	fa01 f302 	lsl.w	r3, r1, r2
 8004b8c:	ea40 0003 	orr.w	r0, r0, r3
 8004b90:	fa21 f304 	lsr.w	r3, r1, r4
 8004b94:	ea45 0103 	orr.w	r1, r5, r3
 8004b98:	bd30      	pop	{r4, r5, pc}
 8004b9a:	f1c4 040c 	rsb	r4, r4, #12
 8004b9e:	f1c4 0220 	rsb	r2, r4, #32
 8004ba2:	fa20 f002 	lsr.w	r0, r0, r2
 8004ba6:	fa01 f304 	lsl.w	r3, r1, r4
 8004baa:	ea40 0003 	orr.w	r0, r0, r3
 8004bae:	4629      	mov	r1, r5
 8004bb0:	bd30      	pop	{r4, r5, pc}
 8004bb2:	fa21 f004 	lsr.w	r0, r1, r4
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	bd30      	pop	{r4, r5, pc}
 8004bba:	f094 0f00 	teq	r4, #0
 8004bbe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8004bc2:	bf06      	itte	eq
 8004bc4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004bc8:	3401      	addeq	r4, #1
 8004bca:	3d01      	subne	r5, #1
 8004bcc:	e74e      	b.n	8004a6c <__adddf3+0x8c>
 8004bce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004bd2:	bf18      	it	ne
 8004bd4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004bd8:	d029      	beq.n	8004c2e <__adddf3+0x24e>
 8004bda:	ea94 0f05 	teq	r4, r5
 8004bde:	bf08      	it	eq
 8004be0:	ea90 0f02 	teqeq	r0, r2
 8004be4:	d005      	beq.n	8004bf2 <__adddf3+0x212>
 8004be6:	ea54 0c00 	orrs.w	ip, r4, r0
 8004bea:	bf04      	itt	eq
 8004bec:	4619      	moveq	r1, r3
 8004bee:	4610      	moveq	r0, r2
 8004bf0:	bd30      	pop	{r4, r5, pc}
 8004bf2:	ea91 0f03 	teq	r1, r3
 8004bf6:	bf1e      	ittt	ne
 8004bf8:	2100      	movne	r1, #0
 8004bfa:	2000      	movne	r0, #0
 8004bfc:	bd30      	popne	{r4, r5, pc}
 8004bfe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004c02:	d105      	bne.n	8004c10 <__adddf3+0x230>
 8004c04:	0040      	lsls	r0, r0, #1
 8004c06:	4149      	adcs	r1, r1
 8004c08:	bf28      	it	cs
 8004c0a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8004c0e:	bd30      	pop	{r4, r5, pc}
 8004c10:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004c14:	bf3c      	itt	cc
 8004c16:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8004c1a:	bd30      	popcc	{r4, r5, pc}
 8004c1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004c20:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004c24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004c28:	f04f 0000 	mov.w	r0, #0
 8004c2c:	bd30      	pop	{r4, r5, pc}
 8004c2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004c32:	bf1a      	itte	ne
 8004c34:	4619      	movne	r1, r3
 8004c36:	4610      	movne	r0, r2
 8004c38:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8004c3c:	bf1c      	itt	ne
 8004c3e:	460b      	movne	r3, r1
 8004c40:	4602      	movne	r2, r0
 8004c42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004c46:	bf06      	itte	eq
 8004c48:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8004c4c:	ea91 0f03 	teqeq	r1, r3
 8004c50:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8004c54:	bd30      	pop	{r4, r5, pc}
 8004c56:	bf00      	nop

08004c58 <__aeabi_ui2d>:
 8004c58:	f090 0f00 	teq	r0, #0
 8004c5c:	bf04      	itt	eq
 8004c5e:	2100      	moveq	r1, #0
 8004c60:	4770      	bxeq	lr
 8004c62:	b530      	push	{r4, r5, lr}
 8004c64:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004c68:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004c6c:	f04f 0500 	mov.w	r5, #0
 8004c70:	f04f 0100 	mov.w	r1, #0
 8004c74:	e750      	b.n	8004b18 <__adddf3+0x138>
 8004c76:	bf00      	nop

08004c78 <__aeabi_i2d>:
 8004c78:	f090 0f00 	teq	r0, #0
 8004c7c:	bf04      	itt	eq
 8004c7e:	2100      	moveq	r1, #0
 8004c80:	4770      	bxeq	lr
 8004c82:	b530      	push	{r4, r5, lr}
 8004c84:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004c88:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004c8c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004c90:	bf48      	it	mi
 8004c92:	4240      	negmi	r0, r0
 8004c94:	f04f 0100 	mov.w	r1, #0
 8004c98:	e73e      	b.n	8004b18 <__adddf3+0x138>
 8004c9a:	bf00      	nop

08004c9c <__aeabi_f2d>:
 8004c9c:	0042      	lsls	r2, r0, #1
 8004c9e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8004ca2:	ea4f 0131 	mov.w	r1, r1, rrx
 8004ca6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004caa:	bf1f      	itttt	ne
 8004cac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8004cb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004cb4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004cb8:	4770      	bxne	lr
 8004cba:	f092 0f00 	teq	r2, #0
 8004cbe:	bf14      	ite	ne
 8004cc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004cc4:	4770      	bxeq	lr
 8004cc6:	b530      	push	{r4, r5, lr}
 8004cc8:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004ccc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004cd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004cd4:	e720      	b.n	8004b18 <__adddf3+0x138>
 8004cd6:	bf00      	nop

08004cd8 <__aeabi_ul2d>:
 8004cd8:	ea50 0201 	orrs.w	r2, r0, r1
 8004cdc:	bf08      	it	eq
 8004cde:	4770      	bxeq	lr
 8004ce0:	b530      	push	{r4, r5, lr}
 8004ce2:	f04f 0500 	mov.w	r5, #0
 8004ce6:	e00a      	b.n	8004cfe <__aeabi_l2d+0x16>

08004ce8 <__aeabi_l2d>:
 8004ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8004cec:	bf08      	it	eq
 8004cee:	4770      	bxeq	lr
 8004cf0:	b530      	push	{r4, r5, lr}
 8004cf2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8004cf6:	d502      	bpl.n	8004cfe <__aeabi_l2d+0x16>
 8004cf8:	4240      	negs	r0, r0
 8004cfa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004cfe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004d02:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004d06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004d0a:	f43f aedc 	beq.w	8004ac6 <__adddf3+0xe6>
 8004d0e:	f04f 0203 	mov.w	r2, #3
 8004d12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004d16:	bf18      	it	ne
 8004d18:	3203      	addne	r2, #3
 8004d1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004d1e:	bf18      	it	ne
 8004d20:	3203      	addne	r2, #3
 8004d22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004d26:	f1c2 0320 	rsb	r3, r2, #32
 8004d2a:	fa00 fc03 	lsl.w	ip, r0, r3
 8004d2e:	fa20 f002 	lsr.w	r0, r0, r2
 8004d32:	fa01 fe03 	lsl.w	lr, r1, r3
 8004d36:	ea40 000e 	orr.w	r0, r0, lr
 8004d3a:	fa21 f102 	lsr.w	r1, r1, r2
 8004d3e:	4414      	add	r4, r2
 8004d40:	e6c1      	b.n	8004ac6 <__adddf3+0xe6>
 8004d42:	bf00      	nop

08004d44 <__aeabi_dmul>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004d4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004d4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004d52:	bf1d      	ittte	ne
 8004d54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004d58:	ea94 0f0c 	teqne	r4, ip
 8004d5c:	ea95 0f0c 	teqne	r5, ip
 8004d60:	f000 f8de 	bleq	8004f20 <__aeabi_dmul+0x1dc>
 8004d64:	442c      	add	r4, r5
 8004d66:	ea81 0603 	eor.w	r6, r1, r3
 8004d6a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004d6e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004d72:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004d76:	bf18      	it	ne
 8004d78:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004d7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004d80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d84:	d038      	beq.n	8004df8 <__aeabi_dmul+0xb4>
 8004d86:	fba0 ce02 	umull	ip, lr, r0, r2
 8004d8a:	f04f 0500 	mov.w	r5, #0
 8004d8e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004d92:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004d96:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004d9a:	f04f 0600 	mov.w	r6, #0
 8004d9e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004da2:	f09c 0f00 	teq	ip, #0
 8004da6:	bf18      	it	ne
 8004da8:	f04e 0e01 	orrne.w	lr, lr, #1
 8004dac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004db0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004db4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004db8:	d204      	bcs.n	8004dc4 <__aeabi_dmul+0x80>
 8004dba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004dbe:	416d      	adcs	r5, r5
 8004dc0:	eb46 0606 	adc.w	r6, r6, r6
 8004dc4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004dc8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004dcc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004dd0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004dd4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004dd8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004ddc:	bf88      	it	hi
 8004dde:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004de2:	d81e      	bhi.n	8004e22 <__aeabi_dmul+0xde>
 8004de4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004de8:	bf08      	it	eq
 8004dea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004dee:	f150 0000 	adcs.w	r0, r0, #0
 8004df2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004df6:	bd70      	pop	{r4, r5, r6, pc}
 8004df8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004dfc:	ea46 0101 	orr.w	r1, r6, r1
 8004e00:	ea40 0002 	orr.w	r0, r0, r2
 8004e04:	ea81 0103 	eor.w	r1, r1, r3
 8004e08:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004e0c:	bfc2      	ittt	gt
 8004e0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004e12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004e16:	bd70      	popgt	{r4, r5, r6, pc}
 8004e18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004e1c:	f04f 0e00 	mov.w	lr, #0
 8004e20:	3c01      	subs	r4, #1
 8004e22:	f300 80ab 	bgt.w	8004f7c <__aeabi_dmul+0x238>
 8004e26:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8004e2a:	bfde      	ittt	le
 8004e2c:	2000      	movle	r0, #0
 8004e2e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8004e32:	bd70      	pople	{r4, r5, r6, pc}
 8004e34:	f1c4 0400 	rsb	r4, r4, #0
 8004e38:	3c20      	subs	r4, #32
 8004e3a:	da35      	bge.n	8004ea8 <__aeabi_dmul+0x164>
 8004e3c:	340c      	adds	r4, #12
 8004e3e:	dc1b      	bgt.n	8004e78 <__aeabi_dmul+0x134>
 8004e40:	f104 0414 	add.w	r4, r4, #20
 8004e44:	f1c4 0520 	rsb	r5, r4, #32
 8004e48:	fa00 f305 	lsl.w	r3, r0, r5
 8004e4c:	fa20 f004 	lsr.w	r0, r0, r4
 8004e50:	fa01 f205 	lsl.w	r2, r1, r5
 8004e54:	ea40 0002 	orr.w	r0, r0, r2
 8004e58:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8004e5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004e60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004e64:	fa21 f604 	lsr.w	r6, r1, r4
 8004e68:	eb42 0106 	adc.w	r1, r2, r6
 8004e6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004e70:	bf08      	it	eq
 8004e72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	f1c4 040c 	rsb	r4, r4, #12
 8004e7c:	f1c4 0520 	rsb	r5, r4, #32
 8004e80:	fa00 f304 	lsl.w	r3, r0, r4
 8004e84:	fa20 f005 	lsr.w	r0, r0, r5
 8004e88:	fa01 f204 	lsl.w	r2, r1, r4
 8004e8c:	ea40 0002 	orr.w	r0, r0, r2
 8004e90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004e94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004e98:	f141 0100 	adc.w	r1, r1, #0
 8004e9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004ea0:	bf08      	it	eq
 8004ea2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004ea6:	bd70      	pop	{r4, r5, r6, pc}
 8004ea8:	f1c4 0520 	rsb	r5, r4, #32
 8004eac:	fa00 f205 	lsl.w	r2, r0, r5
 8004eb0:	ea4e 0e02 	orr.w	lr, lr, r2
 8004eb4:	fa20 f304 	lsr.w	r3, r0, r4
 8004eb8:	fa01 f205 	lsl.w	r2, r1, r5
 8004ebc:	ea43 0302 	orr.w	r3, r3, r2
 8004ec0:	fa21 f004 	lsr.w	r0, r1, r4
 8004ec4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004ec8:	fa21 f204 	lsr.w	r2, r1, r4
 8004ecc:	ea20 0002 	bic.w	r0, r0, r2
 8004ed0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004ed4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004ed8:	bf08      	it	eq
 8004eda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004ede:	bd70      	pop	{r4, r5, r6, pc}
 8004ee0:	f094 0f00 	teq	r4, #0
 8004ee4:	d10f      	bne.n	8004f06 <__aeabi_dmul+0x1c2>
 8004ee6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004eea:	0040      	lsls	r0, r0, #1
 8004eec:	eb41 0101 	adc.w	r1, r1, r1
 8004ef0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004ef4:	bf08      	it	eq
 8004ef6:	3c01      	subeq	r4, #1
 8004ef8:	d0f7      	beq.n	8004eea <__aeabi_dmul+0x1a6>
 8004efa:	ea41 0106 	orr.w	r1, r1, r6
 8004efe:	f095 0f00 	teq	r5, #0
 8004f02:	bf18      	it	ne
 8004f04:	4770      	bxne	lr
 8004f06:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004f0a:	0052      	lsls	r2, r2, #1
 8004f0c:	eb43 0303 	adc.w	r3, r3, r3
 8004f10:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004f14:	bf08      	it	eq
 8004f16:	3d01      	subeq	r5, #1
 8004f18:	d0f7      	beq.n	8004f0a <__aeabi_dmul+0x1c6>
 8004f1a:	ea43 0306 	orr.w	r3, r3, r6
 8004f1e:	4770      	bx	lr
 8004f20:	ea94 0f0c 	teq	r4, ip
 8004f24:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004f28:	bf18      	it	ne
 8004f2a:	ea95 0f0c 	teqne	r5, ip
 8004f2e:	d00c      	beq.n	8004f4a <__aeabi_dmul+0x206>
 8004f30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f34:	bf18      	it	ne
 8004f36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f3a:	d1d1      	bne.n	8004ee0 <__aeabi_dmul+0x19c>
 8004f3c:	ea81 0103 	eor.w	r1, r1, r3
 8004f40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004f44:	f04f 0000 	mov.w	r0, #0
 8004f48:	bd70      	pop	{r4, r5, r6, pc}
 8004f4a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f4e:	bf06      	itte	eq
 8004f50:	4610      	moveq	r0, r2
 8004f52:	4619      	moveq	r1, r3
 8004f54:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f58:	d019      	beq.n	8004f8e <__aeabi_dmul+0x24a>
 8004f5a:	ea94 0f0c 	teq	r4, ip
 8004f5e:	d102      	bne.n	8004f66 <__aeabi_dmul+0x222>
 8004f60:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004f64:	d113      	bne.n	8004f8e <__aeabi_dmul+0x24a>
 8004f66:	ea95 0f0c 	teq	r5, ip
 8004f6a:	d105      	bne.n	8004f78 <__aeabi_dmul+0x234>
 8004f6c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004f70:	bf1c      	itt	ne
 8004f72:	4610      	movne	r0, r2
 8004f74:	4619      	movne	r1, r3
 8004f76:	d10a      	bne.n	8004f8e <__aeabi_dmul+0x24a>
 8004f78:	ea81 0103 	eor.w	r1, r1, r3
 8004f7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004f80:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004f84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f88:	f04f 0000 	mov.w	r0, #0
 8004f8c:	bd70      	pop	{r4, r5, r6, pc}
 8004f8e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004f92:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004f96:	bd70      	pop	{r4, r5, r6, pc}

08004f98 <__aeabi_ddiv>:
 8004f98:	b570      	push	{r4, r5, r6, lr}
 8004f9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004f9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004fa2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004fa6:	bf1d      	ittte	ne
 8004fa8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004fac:	ea94 0f0c 	teqne	r4, ip
 8004fb0:	ea95 0f0c 	teqne	r5, ip
 8004fb4:	f000 f8a7 	bleq	8005106 <__aeabi_ddiv+0x16e>
 8004fb8:	eba4 0405 	sub.w	r4, r4, r5
 8004fbc:	ea81 0e03 	eor.w	lr, r1, r3
 8004fc0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004fc4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004fc8:	f000 8088 	beq.w	80050dc <__aeabi_ddiv+0x144>
 8004fcc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004fd0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004fd4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004fd8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004fdc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004fe0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004fe4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004fe8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004fec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004ff0:	429d      	cmp	r5, r3
 8004ff2:	bf08      	it	eq
 8004ff4:	4296      	cmpeq	r6, r2
 8004ff6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004ffa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004ffe:	d202      	bcs.n	8005006 <__aeabi_ddiv+0x6e>
 8005000:	085b      	lsrs	r3, r3, #1
 8005002:	ea4f 0232 	mov.w	r2, r2, rrx
 8005006:	1ab6      	subs	r6, r6, r2
 8005008:	eb65 0503 	sbc.w	r5, r5, r3
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005012:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005016:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800501a:	ebb6 0e02 	subs.w	lr, r6, r2
 800501e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005022:	bf22      	ittt	cs
 8005024:	1ab6      	subcs	r6, r6, r2
 8005026:	4675      	movcs	r5, lr
 8005028:	ea40 000c 	orrcs.w	r0, r0, ip
 800502c:	085b      	lsrs	r3, r3, #1
 800502e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005032:	ebb6 0e02 	subs.w	lr, r6, r2
 8005036:	eb75 0e03 	sbcs.w	lr, r5, r3
 800503a:	bf22      	ittt	cs
 800503c:	1ab6      	subcs	r6, r6, r2
 800503e:	4675      	movcs	r5, lr
 8005040:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005044:	085b      	lsrs	r3, r3, #1
 8005046:	ea4f 0232 	mov.w	r2, r2, rrx
 800504a:	ebb6 0e02 	subs.w	lr, r6, r2
 800504e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005052:	bf22      	ittt	cs
 8005054:	1ab6      	subcs	r6, r6, r2
 8005056:	4675      	movcs	r5, lr
 8005058:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800505c:	085b      	lsrs	r3, r3, #1
 800505e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005062:	ebb6 0e02 	subs.w	lr, r6, r2
 8005066:	eb75 0e03 	sbcs.w	lr, r5, r3
 800506a:	bf22      	ittt	cs
 800506c:	1ab6      	subcs	r6, r6, r2
 800506e:	4675      	movcs	r5, lr
 8005070:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8005074:	ea55 0e06 	orrs.w	lr, r5, r6
 8005078:	d018      	beq.n	80050ac <__aeabi_ddiv+0x114>
 800507a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800507e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8005082:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8005086:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800508a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800508e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005092:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8005096:	d1c0      	bne.n	800501a <__aeabi_ddiv+0x82>
 8005098:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800509c:	d10b      	bne.n	80050b6 <__aeabi_ddiv+0x11e>
 800509e:	ea41 0100 	orr.w	r1, r1, r0
 80050a2:	f04f 0000 	mov.w	r0, #0
 80050a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80050aa:	e7b6      	b.n	800501a <__aeabi_ddiv+0x82>
 80050ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80050b0:	bf04      	itt	eq
 80050b2:	4301      	orreq	r1, r0
 80050b4:	2000      	moveq	r0, #0
 80050b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80050ba:	bf88      	it	hi
 80050bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80050c0:	f63f aeaf 	bhi.w	8004e22 <__aeabi_dmul+0xde>
 80050c4:	ebb5 0c03 	subs.w	ip, r5, r3
 80050c8:	bf04      	itt	eq
 80050ca:	ebb6 0c02 	subseq.w	ip, r6, r2
 80050ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80050d2:	f150 0000 	adcs.w	r0, r0, #0
 80050d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80050da:	bd70      	pop	{r4, r5, r6, pc}
 80050dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80050e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80050e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80050e8:	bfc2      	ittt	gt
 80050ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80050ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80050f2:	bd70      	popgt	{r4, r5, r6, pc}
 80050f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80050f8:	f04f 0e00 	mov.w	lr, #0
 80050fc:	3c01      	subs	r4, #1
 80050fe:	e690      	b.n	8004e22 <__aeabi_dmul+0xde>
 8005100:	ea45 0e06 	orr.w	lr, r5, r6
 8005104:	e68d      	b.n	8004e22 <__aeabi_dmul+0xde>
 8005106:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800510a:	ea94 0f0c 	teq	r4, ip
 800510e:	bf08      	it	eq
 8005110:	ea95 0f0c 	teqeq	r5, ip
 8005114:	f43f af3b 	beq.w	8004f8e <__aeabi_dmul+0x24a>
 8005118:	ea94 0f0c 	teq	r4, ip
 800511c:	d10a      	bne.n	8005134 <__aeabi_ddiv+0x19c>
 800511e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005122:	f47f af34 	bne.w	8004f8e <__aeabi_dmul+0x24a>
 8005126:	ea95 0f0c 	teq	r5, ip
 800512a:	f47f af25 	bne.w	8004f78 <__aeabi_dmul+0x234>
 800512e:	4610      	mov	r0, r2
 8005130:	4619      	mov	r1, r3
 8005132:	e72c      	b.n	8004f8e <__aeabi_dmul+0x24a>
 8005134:	ea95 0f0c 	teq	r5, ip
 8005138:	d106      	bne.n	8005148 <__aeabi_ddiv+0x1b0>
 800513a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800513e:	f43f aefd 	beq.w	8004f3c <__aeabi_dmul+0x1f8>
 8005142:	4610      	mov	r0, r2
 8005144:	4619      	mov	r1, r3
 8005146:	e722      	b.n	8004f8e <__aeabi_dmul+0x24a>
 8005148:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800514c:	bf18      	it	ne
 800514e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005152:	f47f aec5 	bne.w	8004ee0 <__aeabi_dmul+0x19c>
 8005156:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800515a:	f47f af0d 	bne.w	8004f78 <__aeabi_dmul+0x234>
 800515e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8005162:	f47f aeeb 	bne.w	8004f3c <__aeabi_dmul+0x1f8>
 8005166:	e712      	b.n	8004f8e <__aeabi_dmul+0x24a>

08005168 <__aeabi_d2iz>:
 8005168:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800516c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8005170:	d215      	bcs.n	800519e <__aeabi_d2iz+0x36>
 8005172:	d511      	bpl.n	8005198 <__aeabi_d2iz+0x30>
 8005174:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8005178:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800517c:	d912      	bls.n	80051a4 <__aeabi_d2iz+0x3c>
 800517e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005182:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005186:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800518a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800518e:	fa23 f002 	lsr.w	r0, r3, r2
 8005192:	bf18      	it	ne
 8005194:	4240      	negne	r0, r0
 8005196:	4770      	bx	lr
 8005198:	f04f 0000 	mov.w	r0, #0
 800519c:	4770      	bx	lr
 800519e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80051a2:	d105      	bne.n	80051b0 <__aeabi_d2iz+0x48>
 80051a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80051a8:	bf08      	it	eq
 80051aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80051ae:	4770      	bx	lr
 80051b0:	f04f 0000 	mov.w	r0, #0
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop

080051b8 <__aeabi_d2f>:
 80051b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80051bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80051c0:	bf24      	itt	cs
 80051c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80051c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80051ca:	d90d      	bls.n	80051e8 <__aeabi_d2f+0x30>
 80051cc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80051d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80051d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80051d8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80051dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80051e0:	bf08      	it	eq
 80051e2:	f020 0001 	biceq.w	r0, r0, #1
 80051e6:	4770      	bx	lr
 80051e8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80051ec:	d121      	bne.n	8005232 <__aeabi_d2f+0x7a>
 80051ee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80051f2:	bfbc      	itt	lt
 80051f4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80051f8:	4770      	bxlt	lr
 80051fa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80051fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8005202:	f1c2 0218 	rsb	r2, r2, #24
 8005206:	f1c2 0c20 	rsb	ip, r2, #32
 800520a:	fa10 f30c 	lsls.w	r3, r0, ip
 800520e:	fa20 f002 	lsr.w	r0, r0, r2
 8005212:	bf18      	it	ne
 8005214:	f040 0001 	orrne.w	r0, r0, #1
 8005218:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800521c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005220:	fa03 fc0c 	lsl.w	ip, r3, ip
 8005224:	ea40 000c 	orr.w	r0, r0, ip
 8005228:	fa23 f302 	lsr.w	r3, r3, r2
 800522c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005230:	e7cc      	b.n	80051cc <__aeabi_d2f+0x14>
 8005232:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8005236:	d107      	bne.n	8005248 <__aeabi_d2f+0x90>
 8005238:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800523c:	bf1e      	ittt	ne
 800523e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8005242:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8005246:	4770      	bxne	lr
 8005248:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800524c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8005250:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop

08005258 <__aeabi_frsub>:
 8005258:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800525c:	e002      	b.n	8005264 <__addsf3>
 800525e:	bf00      	nop

08005260 <__aeabi_fsub>:
 8005260:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08005264 <__addsf3>:
 8005264:	0042      	lsls	r2, r0, #1
 8005266:	bf1f      	itttt	ne
 8005268:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800526c:	ea92 0f03 	teqne	r2, r3
 8005270:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8005274:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8005278:	d06a      	beq.n	8005350 <__addsf3+0xec>
 800527a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800527e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8005282:	bfc1      	itttt	gt
 8005284:	18d2      	addgt	r2, r2, r3
 8005286:	4041      	eorgt	r1, r0
 8005288:	4048      	eorgt	r0, r1
 800528a:	4041      	eorgt	r1, r0
 800528c:	bfb8      	it	lt
 800528e:	425b      	neglt	r3, r3
 8005290:	2b19      	cmp	r3, #25
 8005292:	bf88      	it	hi
 8005294:	4770      	bxhi	lr
 8005296:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800529a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800529e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80052a2:	bf18      	it	ne
 80052a4:	4240      	negne	r0, r0
 80052a6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80052aa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80052ae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80052b2:	bf18      	it	ne
 80052b4:	4249      	negne	r1, r1
 80052b6:	ea92 0f03 	teq	r2, r3
 80052ba:	d03f      	beq.n	800533c <__addsf3+0xd8>
 80052bc:	f1a2 0201 	sub.w	r2, r2, #1
 80052c0:	fa41 fc03 	asr.w	ip, r1, r3
 80052c4:	eb10 000c 	adds.w	r0, r0, ip
 80052c8:	f1c3 0320 	rsb	r3, r3, #32
 80052cc:	fa01 f103 	lsl.w	r1, r1, r3
 80052d0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80052d4:	d502      	bpl.n	80052dc <__addsf3+0x78>
 80052d6:	4249      	negs	r1, r1
 80052d8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80052dc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80052e0:	d313      	bcc.n	800530a <__addsf3+0xa6>
 80052e2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80052e6:	d306      	bcc.n	80052f6 <__addsf3+0x92>
 80052e8:	0840      	lsrs	r0, r0, #1
 80052ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80052ee:	f102 0201 	add.w	r2, r2, #1
 80052f2:	2afe      	cmp	r2, #254	; 0xfe
 80052f4:	d251      	bcs.n	800539a <__addsf3+0x136>
 80052f6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80052fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80052fe:	bf08      	it	eq
 8005300:	f020 0001 	biceq.w	r0, r0, #1
 8005304:	ea40 0003 	orr.w	r0, r0, r3
 8005308:	4770      	bx	lr
 800530a:	0049      	lsls	r1, r1, #1
 800530c:	eb40 0000 	adc.w	r0, r0, r0
 8005310:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8005314:	f1a2 0201 	sub.w	r2, r2, #1
 8005318:	d1ed      	bne.n	80052f6 <__addsf3+0x92>
 800531a:	fab0 fc80 	clz	ip, r0
 800531e:	f1ac 0c08 	sub.w	ip, ip, #8
 8005322:	ebb2 020c 	subs.w	r2, r2, ip
 8005326:	fa00 f00c 	lsl.w	r0, r0, ip
 800532a:	bfaa      	itet	ge
 800532c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8005330:	4252      	neglt	r2, r2
 8005332:	4318      	orrge	r0, r3
 8005334:	bfbc      	itt	lt
 8005336:	40d0      	lsrlt	r0, r2
 8005338:	4318      	orrlt	r0, r3
 800533a:	4770      	bx	lr
 800533c:	f092 0f00 	teq	r2, #0
 8005340:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8005344:	bf06      	itte	eq
 8005346:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800534a:	3201      	addeq	r2, #1
 800534c:	3b01      	subne	r3, #1
 800534e:	e7b5      	b.n	80052bc <__addsf3+0x58>
 8005350:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8005354:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005358:	bf18      	it	ne
 800535a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800535e:	d021      	beq.n	80053a4 <__addsf3+0x140>
 8005360:	ea92 0f03 	teq	r2, r3
 8005364:	d004      	beq.n	8005370 <__addsf3+0x10c>
 8005366:	f092 0f00 	teq	r2, #0
 800536a:	bf08      	it	eq
 800536c:	4608      	moveq	r0, r1
 800536e:	4770      	bx	lr
 8005370:	ea90 0f01 	teq	r0, r1
 8005374:	bf1c      	itt	ne
 8005376:	2000      	movne	r0, #0
 8005378:	4770      	bxne	lr
 800537a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800537e:	d104      	bne.n	800538a <__addsf3+0x126>
 8005380:	0040      	lsls	r0, r0, #1
 8005382:	bf28      	it	cs
 8005384:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8005388:	4770      	bx	lr
 800538a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800538e:	bf3c      	itt	cc
 8005390:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8005394:	4770      	bxcc	lr
 8005396:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800539a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800539e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80053a2:	4770      	bx	lr
 80053a4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80053a8:	bf16      	itet	ne
 80053aa:	4608      	movne	r0, r1
 80053ac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80053b0:	4601      	movne	r1, r0
 80053b2:	0242      	lsls	r2, r0, #9
 80053b4:	bf06      	itte	eq
 80053b6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80053ba:	ea90 0f01 	teqeq	r0, r1
 80053be:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80053c2:	4770      	bx	lr

080053c4 <__aeabi_ui2f>:
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	e004      	b.n	80053d4 <__aeabi_i2f+0x8>
 80053ca:	bf00      	nop

080053cc <__aeabi_i2f>:
 80053cc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80053d0:	bf48      	it	mi
 80053d2:	4240      	negmi	r0, r0
 80053d4:	ea5f 0c00 	movs.w	ip, r0
 80053d8:	bf08      	it	eq
 80053da:	4770      	bxeq	lr
 80053dc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80053e0:	4601      	mov	r1, r0
 80053e2:	f04f 0000 	mov.w	r0, #0
 80053e6:	e01c      	b.n	8005422 <__aeabi_l2f+0x2a>

080053e8 <__aeabi_ul2f>:
 80053e8:	ea50 0201 	orrs.w	r2, r0, r1
 80053ec:	bf08      	it	eq
 80053ee:	4770      	bxeq	lr
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	e00a      	b.n	800540c <__aeabi_l2f+0x14>
 80053f6:	bf00      	nop

080053f8 <__aeabi_l2f>:
 80053f8:	ea50 0201 	orrs.w	r2, r0, r1
 80053fc:	bf08      	it	eq
 80053fe:	4770      	bxeq	lr
 8005400:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8005404:	d502      	bpl.n	800540c <__aeabi_l2f+0x14>
 8005406:	4240      	negs	r0, r0
 8005408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800540c:	ea5f 0c01 	movs.w	ip, r1
 8005410:	bf02      	ittt	eq
 8005412:	4684      	moveq	ip, r0
 8005414:	4601      	moveq	r1, r0
 8005416:	2000      	moveq	r0, #0
 8005418:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800541c:	bf08      	it	eq
 800541e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8005422:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8005426:	fabc f28c 	clz	r2, ip
 800542a:	3a08      	subs	r2, #8
 800542c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8005430:	db10      	blt.n	8005454 <__aeabi_l2f+0x5c>
 8005432:	fa01 fc02 	lsl.w	ip, r1, r2
 8005436:	4463      	add	r3, ip
 8005438:	fa00 fc02 	lsl.w	ip, r0, r2
 800543c:	f1c2 0220 	rsb	r2, r2, #32
 8005440:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005444:	fa20 f202 	lsr.w	r2, r0, r2
 8005448:	eb43 0002 	adc.w	r0, r3, r2
 800544c:	bf08      	it	eq
 800544e:	f020 0001 	biceq.w	r0, r0, #1
 8005452:	4770      	bx	lr
 8005454:	f102 0220 	add.w	r2, r2, #32
 8005458:	fa01 fc02 	lsl.w	ip, r1, r2
 800545c:	f1c2 0220 	rsb	r2, r2, #32
 8005460:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8005464:	fa21 f202 	lsr.w	r2, r1, r2
 8005468:	eb43 0002 	adc.w	r0, r3, r2
 800546c:	bf08      	it	eq
 800546e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8005472:	4770      	bx	lr

08005474 <__aeabi_fmul>:
 8005474:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005478:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800547c:	bf1e      	ittt	ne
 800547e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8005482:	ea92 0f0c 	teqne	r2, ip
 8005486:	ea93 0f0c 	teqne	r3, ip
 800548a:	d06f      	beq.n	800556c <__aeabi_fmul+0xf8>
 800548c:	441a      	add	r2, r3
 800548e:	ea80 0c01 	eor.w	ip, r0, r1
 8005492:	0240      	lsls	r0, r0, #9
 8005494:	bf18      	it	ne
 8005496:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800549a:	d01e      	beq.n	80054da <__aeabi_fmul+0x66>
 800549c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80054a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80054a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80054a8:	fba0 3101 	umull	r3, r1, r0, r1
 80054ac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80054b0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80054b4:	bf3e      	ittt	cc
 80054b6:	0049      	lslcc	r1, r1, #1
 80054b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80054bc:	005b      	lslcc	r3, r3, #1
 80054be:	ea40 0001 	orr.w	r0, r0, r1
 80054c2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80054c6:	2afd      	cmp	r2, #253	; 0xfd
 80054c8:	d81d      	bhi.n	8005506 <__aeabi_fmul+0x92>
 80054ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80054d2:	bf08      	it	eq
 80054d4:	f020 0001 	biceq.w	r0, r0, #1
 80054d8:	4770      	bx	lr
 80054da:	f090 0f00 	teq	r0, #0
 80054de:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80054e2:	bf08      	it	eq
 80054e4:	0249      	lsleq	r1, r1, #9
 80054e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80054ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80054ee:	3a7f      	subs	r2, #127	; 0x7f
 80054f0:	bfc2      	ittt	gt
 80054f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80054f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80054fa:	4770      	bxgt	lr
 80054fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	3a01      	subs	r2, #1
 8005506:	dc5d      	bgt.n	80055c4 <__aeabi_fmul+0x150>
 8005508:	f112 0f19 	cmn.w	r2, #25
 800550c:	bfdc      	itt	le
 800550e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8005512:	4770      	bxle	lr
 8005514:	f1c2 0200 	rsb	r2, r2, #0
 8005518:	0041      	lsls	r1, r0, #1
 800551a:	fa21 f102 	lsr.w	r1, r1, r2
 800551e:	f1c2 0220 	rsb	r2, r2, #32
 8005522:	fa00 fc02 	lsl.w	ip, r0, r2
 8005526:	ea5f 0031 	movs.w	r0, r1, rrx
 800552a:	f140 0000 	adc.w	r0, r0, #0
 800552e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8005532:	bf08      	it	eq
 8005534:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8005538:	4770      	bx	lr
 800553a:	f092 0f00 	teq	r2, #0
 800553e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8005542:	bf02      	ittt	eq
 8005544:	0040      	lsleq	r0, r0, #1
 8005546:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800554a:	3a01      	subeq	r2, #1
 800554c:	d0f9      	beq.n	8005542 <__aeabi_fmul+0xce>
 800554e:	ea40 000c 	orr.w	r0, r0, ip
 8005552:	f093 0f00 	teq	r3, #0
 8005556:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800555a:	bf02      	ittt	eq
 800555c:	0049      	lsleq	r1, r1, #1
 800555e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8005562:	3b01      	subeq	r3, #1
 8005564:	d0f9      	beq.n	800555a <__aeabi_fmul+0xe6>
 8005566:	ea41 010c 	orr.w	r1, r1, ip
 800556a:	e78f      	b.n	800548c <__aeabi_fmul+0x18>
 800556c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8005570:	ea92 0f0c 	teq	r2, ip
 8005574:	bf18      	it	ne
 8005576:	ea93 0f0c 	teqne	r3, ip
 800557a:	d00a      	beq.n	8005592 <__aeabi_fmul+0x11e>
 800557c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8005580:	bf18      	it	ne
 8005582:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8005586:	d1d8      	bne.n	800553a <__aeabi_fmul+0xc6>
 8005588:	ea80 0001 	eor.w	r0, r0, r1
 800558c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005590:	4770      	bx	lr
 8005592:	f090 0f00 	teq	r0, #0
 8005596:	bf17      	itett	ne
 8005598:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800559c:	4608      	moveq	r0, r1
 800559e:	f091 0f00 	teqne	r1, #0
 80055a2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80055a6:	d014      	beq.n	80055d2 <__aeabi_fmul+0x15e>
 80055a8:	ea92 0f0c 	teq	r2, ip
 80055ac:	d101      	bne.n	80055b2 <__aeabi_fmul+0x13e>
 80055ae:	0242      	lsls	r2, r0, #9
 80055b0:	d10f      	bne.n	80055d2 <__aeabi_fmul+0x15e>
 80055b2:	ea93 0f0c 	teq	r3, ip
 80055b6:	d103      	bne.n	80055c0 <__aeabi_fmul+0x14c>
 80055b8:	024b      	lsls	r3, r1, #9
 80055ba:	bf18      	it	ne
 80055bc:	4608      	movne	r0, r1
 80055be:	d108      	bne.n	80055d2 <__aeabi_fmul+0x15e>
 80055c0:	ea80 0001 	eor.w	r0, r0, r1
 80055c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80055c8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80055cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80055d0:	4770      	bx	lr
 80055d2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80055d6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80055da:	4770      	bx	lr

080055dc <__aeabi_fdiv>:
 80055dc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80055e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80055e4:	bf1e      	ittt	ne
 80055e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80055ea:	ea92 0f0c 	teqne	r2, ip
 80055ee:	ea93 0f0c 	teqne	r3, ip
 80055f2:	d069      	beq.n	80056c8 <__aeabi_fdiv+0xec>
 80055f4:	eba2 0203 	sub.w	r2, r2, r3
 80055f8:	ea80 0c01 	eor.w	ip, r0, r1
 80055fc:	0249      	lsls	r1, r1, #9
 80055fe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8005602:	d037      	beq.n	8005674 <__aeabi_fdiv+0x98>
 8005604:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005608:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800560c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8005610:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8005614:	428b      	cmp	r3, r1
 8005616:	bf38      	it	cc
 8005618:	005b      	lslcc	r3, r3, #1
 800561a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800561e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8005622:	428b      	cmp	r3, r1
 8005624:	bf24      	itt	cs
 8005626:	1a5b      	subcs	r3, r3, r1
 8005628:	ea40 000c 	orrcs.w	r0, r0, ip
 800562c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8005630:	bf24      	itt	cs
 8005632:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8005636:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800563a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800563e:	bf24      	itt	cs
 8005640:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8005644:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005648:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800564c:	bf24      	itt	cs
 800564e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8005652:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	bf18      	it	ne
 800565a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800565e:	d1e0      	bne.n	8005622 <__aeabi_fdiv+0x46>
 8005660:	2afd      	cmp	r2, #253	; 0xfd
 8005662:	f63f af50 	bhi.w	8005506 <__aeabi_fmul+0x92>
 8005666:	428b      	cmp	r3, r1
 8005668:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800566c:	bf08      	it	eq
 800566e:	f020 0001 	biceq.w	r0, r0, #1
 8005672:	4770      	bx	lr
 8005674:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8005678:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800567c:	327f      	adds	r2, #127	; 0x7f
 800567e:	bfc2      	ittt	gt
 8005680:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8005684:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8005688:	4770      	bxgt	lr
 800568a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	3a01      	subs	r2, #1
 8005694:	e737      	b.n	8005506 <__aeabi_fmul+0x92>
 8005696:	f092 0f00 	teq	r2, #0
 800569a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800569e:	bf02      	ittt	eq
 80056a0:	0040      	lsleq	r0, r0, #1
 80056a2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80056a6:	3a01      	subeq	r2, #1
 80056a8:	d0f9      	beq.n	800569e <__aeabi_fdiv+0xc2>
 80056aa:	ea40 000c 	orr.w	r0, r0, ip
 80056ae:	f093 0f00 	teq	r3, #0
 80056b2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80056b6:	bf02      	ittt	eq
 80056b8:	0049      	lsleq	r1, r1, #1
 80056ba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80056be:	3b01      	subeq	r3, #1
 80056c0:	d0f9      	beq.n	80056b6 <__aeabi_fdiv+0xda>
 80056c2:	ea41 010c 	orr.w	r1, r1, ip
 80056c6:	e795      	b.n	80055f4 <__aeabi_fdiv+0x18>
 80056c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80056cc:	ea92 0f0c 	teq	r2, ip
 80056d0:	d108      	bne.n	80056e4 <__aeabi_fdiv+0x108>
 80056d2:	0242      	lsls	r2, r0, #9
 80056d4:	f47f af7d 	bne.w	80055d2 <__aeabi_fmul+0x15e>
 80056d8:	ea93 0f0c 	teq	r3, ip
 80056dc:	f47f af70 	bne.w	80055c0 <__aeabi_fmul+0x14c>
 80056e0:	4608      	mov	r0, r1
 80056e2:	e776      	b.n	80055d2 <__aeabi_fmul+0x15e>
 80056e4:	ea93 0f0c 	teq	r3, ip
 80056e8:	d104      	bne.n	80056f4 <__aeabi_fdiv+0x118>
 80056ea:	024b      	lsls	r3, r1, #9
 80056ec:	f43f af4c 	beq.w	8005588 <__aeabi_fmul+0x114>
 80056f0:	4608      	mov	r0, r1
 80056f2:	e76e      	b.n	80055d2 <__aeabi_fmul+0x15e>
 80056f4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80056f8:	bf18      	it	ne
 80056fa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80056fe:	d1ca      	bne.n	8005696 <__aeabi_fdiv+0xba>
 8005700:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8005704:	f47f af5c 	bne.w	80055c0 <__aeabi_fmul+0x14c>
 8005708:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800570c:	f47f af3c 	bne.w	8005588 <__aeabi_fmul+0x114>
 8005710:	e75f      	b.n	80055d2 <__aeabi_fmul+0x15e>
 8005712:	bf00      	nop

08005714 <__gesf2>:
 8005714:	f04f 3cff 	mov.w	ip, #4294967295
 8005718:	e006      	b.n	8005728 <__cmpsf2+0x4>
 800571a:	bf00      	nop

0800571c <__lesf2>:
 800571c:	f04f 0c01 	mov.w	ip, #1
 8005720:	e002      	b.n	8005728 <__cmpsf2+0x4>
 8005722:	bf00      	nop

08005724 <__cmpsf2>:
 8005724:	f04f 0c01 	mov.w	ip, #1
 8005728:	f84d cd04 	str.w	ip, [sp, #-4]!
 800572c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8005730:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8005734:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005738:	bf18      	it	ne
 800573a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800573e:	d011      	beq.n	8005764 <__cmpsf2+0x40>
 8005740:	b001      	add	sp, #4
 8005742:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8005746:	bf18      	it	ne
 8005748:	ea90 0f01 	teqne	r0, r1
 800574c:	bf58      	it	pl
 800574e:	ebb2 0003 	subspl.w	r0, r2, r3
 8005752:	bf88      	it	hi
 8005754:	17c8      	asrhi	r0, r1, #31
 8005756:	bf38      	it	cc
 8005758:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800575c:	bf18      	it	ne
 800575e:	f040 0001 	orrne.w	r0, r0, #1
 8005762:	4770      	bx	lr
 8005764:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005768:	d102      	bne.n	8005770 <__cmpsf2+0x4c>
 800576a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800576e:	d105      	bne.n	800577c <__cmpsf2+0x58>
 8005770:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8005774:	d1e4      	bne.n	8005740 <__cmpsf2+0x1c>
 8005776:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800577a:	d0e1      	beq.n	8005740 <__cmpsf2+0x1c>
 800577c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop

08005784 <__aeabi_cfrcmple>:
 8005784:	4684      	mov	ip, r0
 8005786:	4608      	mov	r0, r1
 8005788:	4661      	mov	r1, ip
 800578a:	e7ff      	b.n	800578c <__aeabi_cfcmpeq>

0800578c <__aeabi_cfcmpeq>:
 800578c:	b50f      	push	{r0, r1, r2, r3, lr}
 800578e:	f7ff ffc9 	bl	8005724 <__cmpsf2>
 8005792:	2800      	cmp	r0, #0
 8005794:	bf48      	it	mi
 8005796:	f110 0f00 	cmnmi.w	r0, #0
 800579a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800579c <__aeabi_fcmpeq>:
 800579c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80057a0:	f7ff fff4 	bl	800578c <__aeabi_cfcmpeq>
 80057a4:	bf0c      	ite	eq
 80057a6:	2001      	moveq	r0, #1
 80057a8:	2000      	movne	r0, #0
 80057aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80057ae:	bf00      	nop

080057b0 <__aeabi_fcmplt>:
 80057b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80057b4:	f7ff ffea 	bl	800578c <__aeabi_cfcmpeq>
 80057b8:	bf34      	ite	cc
 80057ba:	2001      	movcc	r0, #1
 80057bc:	2000      	movcs	r0, #0
 80057be:	f85d fb08 	ldr.w	pc, [sp], #8
 80057c2:	bf00      	nop

080057c4 <__aeabi_fcmple>:
 80057c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80057c8:	f7ff ffe0 	bl	800578c <__aeabi_cfcmpeq>
 80057cc:	bf94      	ite	ls
 80057ce:	2001      	movls	r0, #1
 80057d0:	2000      	movhi	r0, #0
 80057d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80057d6:	bf00      	nop

080057d8 <__aeabi_fcmpge>:
 80057d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80057dc:	f7ff ffd2 	bl	8005784 <__aeabi_cfrcmple>
 80057e0:	bf94      	ite	ls
 80057e2:	2001      	movls	r0, #1
 80057e4:	2000      	movhi	r0, #0
 80057e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80057ea:	bf00      	nop

080057ec <__aeabi_fcmpgt>:
 80057ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80057f0:	f7ff ffc8 	bl	8005784 <__aeabi_cfrcmple>
 80057f4:	bf34      	ite	cc
 80057f6:	2001      	movcc	r0, #1
 80057f8:	2000      	movcs	r0, #0
 80057fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80057fe:	bf00      	nop

08005800 <__aeabi_f2iz>:
 8005800:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8005804:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8005808:	d30f      	bcc.n	800582a <__aeabi_f2iz+0x2a>
 800580a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800580e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8005812:	d90d      	bls.n	8005830 <__aeabi_f2iz+0x30>
 8005814:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8005818:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800581c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8005820:	fa23 f002 	lsr.w	r0, r3, r2
 8005824:	bf18      	it	ne
 8005826:	4240      	negne	r0, r0
 8005828:	4770      	bx	lr
 800582a:	f04f 0000 	mov.w	r0, #0
 800582e:	4770      	bx	lr
 8005830:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8005834:	d101      	bne.n	800583a <__aeabi_f2iz+0x3a>
 8005836:	0242      	lsls	r2, r0, #9
 8005838:	d105      	bne.n	8005846 <__aeabi_f2iz+0x46>
 800583a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800583e:	bf08      	it	eq
 8005840:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8005844:	4770      	bx	lr
 8005846:	f04f 0000 	mov.w	r0, #0
 800584a:	4770      	bx	lr

0800584c <selfrel_offset31>:
 800584c:	6803      	ldr	r3, [r0, #0]
 800584e:	005a      	lsls	r2, r3, #1
 8005850:	bf4c      	ite	mi
 8005852:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005856:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800585a:	4418      	add	r0, r3
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop

08005860 <search_EIT_table>:
 8005860:	b361      	cbz	r1, 80058bc <search_EIT_table+0x5c>
 8005862:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005866:	f101 3aff 	add.w	sl, r1, #4294967295
 800586a:	4690      	mov	r8, r2
 800586c:	4606      	mov	r6, r0
 800586e:	46d1      	mov	r9, sl
 8005870:	2700      	movs	r7, #0
 8005872:	eb07 0409 	add.w	r4, r7, r9
 8005876:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800587a:	1064      	asrs	r4, r4, #1
 800587c:	00e5      	lsls	r5, r4, #3
 800587e:	1971      	adds	r1, r6, r5
 8005880:	4608      	mov	r0, r1
 8005882:	f7ff ffe3 	bl	800584c <selfrel_offset31>
 8005886:	45a2      	cmp	sl, r4
 8005888:	4683      	mov	fp, r0
 800588a:	f105 0008 	add.w	r0, r5, #8
 800588e:	4430      	add	r0, r6
 8005890:	d009      	beq.n	80058a6 <search_EIT_table+0x46>
 8005892:	f7ff ffdb 	bl	800584c <selfrel_offset31>
 8005896:	45c3      	cmp	fp, r8
 8005898:	f100 30ff 	add.w	r0, r0, #4294967295
 800589c:	d805      	bhi.n	80058aa <search_EIT_table+0x4a>
 800589e:	4540      	cmp	r0, r8
 80058a0:	d209      	bcs.n	80058b6 <search_EIT_table+0x56>
 80058a2:	1c67      	adds	r7, r4, #1
 80058a4:	e7e5      	b.n	8005872 <search_EIT_table+0x12>
 80058a6:	45c3      	cmp	fp, r8
 80058a8:	d905      	bls.n	80058b6 <search_EIT_table+0x56>
 80058aa:	42a7      	cmp	r7, r4
 80058ac:	d002      	beq.n	80058b4 <search_EIT_table+0x54>
 80058ae:	f104 39ff 	add.w	r9, r4, #4294967295
 80058b2:	e7de      	b.n	8005872 <search_EIT_table+0x12>
 80058b4:	2100      	movs	r1, #0
 80058b6:	4608      	mov	r0, r1
 80058b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058bc:	4608      	mov	r0, r1
 80058be:	4770      	bx	lr

080058c0 <__gnu_unwind_get_pr_addr>:
 80058c0:	2801      	cmp	r0, #1
 80058c2:	d007      	beq.n	80058d4 <__gnu_unwind_get_pr_addr+0x14>
 80058c4:	2802      	cmp	r0, #2
 80058c6:	d007      	beq.n	80058d8 <__gnu_unwind_get_pr_addr+0x18>
 80058c8:	4b04      	ldr	r3, [pc, #16]	; (80058dc <__gnu_unwind_get_pr_addr+0x1c>)
 80058ca:	2800      	cmp	r0, #0
 80058cc:	bf0c      	ite	eq
 80058ce:	4618      	moveq	r0, r3
 80058d0:	2000      	movne	r0, #0
 80058d2:	4770      	bx	lr
 80058d4:	4802      	ldr	r0, [pc, #8]	; (80058e0 <__gnu_unwind_get_pr_addr+0x20>)
 80058d6:	4770      	bx	lr
 80058d8:	4802      	ldr	r0, [pc, #8]	; (80058e4 <__gnu_unwind_get_pr_addr+0x24>)
 80058da:	4770      	bx	lr
 80058dc:	08005fd5 	.word	0x08005fd5
 80058e0:	08005fd9 	.word	0x08005fd9
 80058e4:	08005fdd 	.word	0x08005fdd

080058e8 <get_eit_entry>:
 80058e8:	b530      	push	{r4, r5, lr}
 80058ea:	4b25      	ldr	r3, [pc, #148]	; (8005980 <get_eit_entry+0x98>)
 80058ec:	b083      	sub	sp, #12
 80058ee:	4604      	mov	r4, r0
 80058f0:	1e8d      	subs	r5, r1, #2
 80058f2:	b37b      	cbz	r3, 8005954 <get_eit_entry+0x6c>
 80058f4:	a901      	add	r1, sp, #4
 80058f6:	4628      	mov	r0, r5
 80058f8:	f3af 8000 	nop.w
 80058fc:	b320      	cbz	r0, 8005948 <get_eit_entry+0x60>
 80058fe:	9901      	ldr	r1, [sp, #4]
 8005900:	462a      	mov	r2, r5
 8005902:	f7ff ffad 	bl	8005860 <search_EIT_table>
 8005906:	4601      	mov	r1, r0
 8005908:	b1f0      	cbz	r0, 8005948 <get_eit_entry+0x60>
 800590a:	f7ff ff9f 	bl	800584c <selfrel_offset31>
 800590e:	684b      	ldr	r3, [r1, #4]
 8005910:	64a0      	str	r0, [r4, #72]	; 0x48
 8005912:	2b01      	cmp	r3, #1
 8005914:	d012      	beq.n	800593c <get_eit_entry+0x54>
 8005916:	2b00      	cmp	r3, #0
 8005918:	f101 0004 	add.w	r0, r1, #4
 800591c:	db21      	blt.n	8005962 <get_eit_entry+0x7a>
 800591e:	f7ff ff95 	bl	800584c <selfrel_offset31>
 8005922:	2300      	movs	r3, #0
 8005924:	64e0      	str	r0, [r4, #76]	; 0x4c
 8005926:	6523      	str	r3, [r4, #80]	; 0x50
 8005928:	6803      	ldr	r3, [r0, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	db1d      	blt.n	800596a <get_eit_entry+0x82>
 800592e:	f7ff ff8d 	bl	800584c <selfrel_offset31>
 8005932:	2300      	movs	r3, #0
 8005934:	6120      	str	r0, [r4, #16]
 8005936:	4618      	mov	r0, r3
 8005938:	b003      	add	sp, #12
 800593a:	bd30      	pop	{r4, r5, pc}
 800593c:	2300      	movs	r3, #0
 800593e:	6123      	str	r3, [r4, #16]
 8005940:	2305      	movs	r3, #5
 8005942:	4618      	mov	r0, r3
 8005944:	b003      	add	sp, #12
 8005946:	bd30      	pop	{r4, r5, pc}
 8005948:	2300      	movs	r3, #0
 800594a:	6123      	str	r3, [r4, #16]
 800594c:	2309      	movs	r3, #9
 800594e:	4618      	mov	r0, r3
 8005950:	b003      	add	sp, #12
 8005952:	bd30      	pop	{r4, r5, pc}
 8005954:	490b      	ldr	r1, [pc, #44]	; (8005984 <get_eit_entry+0x9c>)
 8005956:	4b0c      	ldr	r3, [pc, #48]	; (8005988 <get_eit_entry+0xa0>)
 8005958:	4608      	mov	r0, r1
 800595a:	1a59      	subs	r1, r3, r1
 800595c:	10c9      	asrs	r1, r1, #3
 800595e:	9101      	str	r1, [sp, #4]
 8005960:	e7ce      	b.n	8005900 <get_eit_entry+0x18>
 8005962:	2301      	movs	r3, #1
 8005964:	64e0      	str	r0, [r4, #76]	; 0x4c
 8005966:	6523      	str	r3, [r4, #80]	; 0x50
 8005968:	e7de      	b.n	8005928 <get_eit_entry+0x40>
 800596a:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800596e:	f7ff ffa7 	bl	80058c0 <__gnu_unwind_get_pr_addr>
 8005972:	2800      	cmp	r0, #0
 8005974:	6120      	str	r0, [r4, #16]
 8005976:	bf14      	ite	ne
 8005978:	2300      	movne	r3, #0
 800597a:	2309      	moveq	r3, #9
 800597c:	e7db      	b.n	8005936 <get_eit_entry+0x4e>
 800597e:	bf00      	nop
 8005980:	00000000 	.word	0x00000000
 8005984:	08013614 	.word	0x08013614
 8005988:	0801379c 	.word	0x0801379c

0800598c <restore_non_core_regs>:
 800598c:	6803      	ldr	r3, [r0, #0]
 800598e:	b510      	push	{r4, lr}
 8005990:	07da      	lsls	r2, r3, #31
 8005992:	4604      	mov	r4, r0
 8005994:	d406      	bmi.n	80059a4 <restore_non_core_regs+0x18>
 8005996:	079b      	lsls	r3, r3, #30
 8005998:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800599c:	d509      	bpl.n	80059b2 <restore_non_core_regs+0x26>
 800599e:	f000 fc5b 	bl	8006258 <__gnu_Unwind_Restore_VFP_D>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	0759      	lsls	r1, r3, #29
 80059a6:	d509      	bpl.n	80059bc <restore_non_core_regs+0x30>
 80059a8:	071a      	lsls	r2, r3, #28
 80059aa:	d50e      	bpl.n	80059ca <restore_non_core_regs+0x3e>
 80059ac:	06db      	lsls	r3, r3, #27
 80059ae:	d513      	bpl.n	80059d8 <restore_non_core_regs+0x4c>
 80059b0:	bd10      	pop	{r4, pc}
 80059b2:	f000 fc49 	bl	8006248 <__gnu_Unwind_Restore_VFP>
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	0759      	lsls	r1, r3, #29
 80059ba:	d4f5      	bmi.n	80059a8 <restore_non_core_regs+0x1c>
 80059bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80059c0:	f000 fc52 	bl	8006268 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	071a      	lsls	r2, r3, #28
 80059c8:	d4f0      	bmi.n	80059ac <restore_non_core_regs+0x20>
 80059ca:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80059ce:	f000 fc53 	bl	8006278 <__gnu_Unwind_Restore_WMMXD>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	06db      	lsls	r3, r3, #27
 80059d6:	d4eb      	bmi.n	80059b0 <restore_non_core_regs+0x24>
 80059d8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80059dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e0:	f000 bc8e 	b.w	8006300 <__gnu_Unwind_Restore_WMMXC>

080059e4 <_Unwind_decode_typeinfo_ptr.isra.0>:
 80059e4:	6803      	ldr	r3, [r0, #0]
 80059e6:	b10b      	cbz	r3, 80059ec <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 80059e8:	4418      	add	r0, r3
 80059ea:	4770      	bx	lr
 80059ec:	4618      	mov	r0, r3
 80059ee:	4770      	bx	lr

080059f0 <__gnu_unwind_24bit.isra.1>:
 80059f0:	2009      	movs	r0, #9
 80059f2:	4770      	bx	lr

080059f4 <_Unwind_DebugHook>:
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop

080059f8 <unwind_phase2>:
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	4604      	mov	r4, r0
 80059fc:	460d      	mov	r5, r1
 80059fe:	e008      	b.n	8005a12 <unwind_phase2+0x1a>
 8005a00:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8005a02:	6923      	ldr	r3, [r4, #16]
 8005a04:	6162      	str	r2, [r4, #20]
 8005a06:	4621      	mov	r1, r4
 8005a08:	462a      	mov	r2, r5
 8005a0a:	2001      	movs	r0, #1
 8005a0c:	4798      	blx	r3
 8005a0e:	2808      	cmp	r0, #8
 8005a10:	d108      	bne.n	8005a24 <unwind_phase2+0x2c>
 8005a12:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8005a14:	4620      	mov	r0, r4
 8005a16:	f7ff ff67 	bl	80058e8 <get_eit_entry>
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	2800      	cmp	r0, #0
 8005a1e:	d0ef      	beq.n	8005a00 <unwind_phase2+0x8>
 8005a20:	f00a feb7 	bl	8010792 <abort>
 8005a24:	2807      	cmp	r0, #7
 8005a26:	d1fb      	bne.n	8005a20 <unwind_phase2+0x28>
 8005a28:	4630      	mov	r0, r6
 8005a2a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8005a2c:	f7ff ffe2 	bl	80059f4 <_Unwind_DebugHook>
 8005a30:	1d28      	adds	r0, r5, #4
 8005a32:	f000 fbfd 	bl	8006230 <__restore_core_regs>
 8005a36:	bf00      	nop

08005a38 <unwind_phase2_forced>:
 8005a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a3c:	4606      	mov	r6, r0
 8005a3e:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8005a42:	ad03      	add	r5, sp, #12
 8005a44:	1d0c      	adds	r4, r1, #4
 8005a46:	4617      	mov	r7, r2
 8005a48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005a58:	ac02      	add	r4, sp, #8
 8005a5a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8005a5e:	f8d6 9018 	ldr.w	r9, [r6, #24]
 8005a62:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005a66:	2300      	movs	r3, #0
 8005a68:	4630      	mov	r0, r6
 8005a6a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	f7ff ff3b 	bl	80058e8 <get_eit_entry>
 8005a72:	4605      	mov	r5, r0
 8005a74:	2f00      	cmp	r7, #0
 8005a76:	bf14      	ite	ne
 8005a78:	270a      	movne	r7, #10
 8005a7a:	2709      	moveq	r7, #9
 8005a7c:	b17d      	cbz	r5, 8005a9e <unwind_phase2_forced+0x66>
 8005a7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a80:	f047 0110 	orr.w	r1, r7, #16
 8005a84:	e88d 0210 	stmia.w	sp, {r4, r9}
 8005a88:	4632      	mov	r2, r6
 8005a8a:	6463      	str	r3, [r4, #68]	; 0x44
 8005a8c:	2001      	movs	r0, #1
 8005a8e:	4633      	mov	r3, r6
 8005a90:	47c0      	blx	r8
 8005a92:	bb78      	cbnz	r0, 8005af4 <unwind_phase2_forced+0xbc>
 8005a94:	4628      	mov	r0, r5
 8005a96:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8005a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005aa0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005aa4:	6173      	str	r3, [r6, #20]
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	a87a      	add	r0, sp, #488	; 0x1e8
 8005aaa:	f00a ff2e 	bl	801090a <memcpy>
 8005aae:	6933      	ldr	r3, [r6, #16]
 8005ab0:	aa7a      	add	r2, sp, #488	; 0x1e8
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4638      	mov	r0, r7
 8005ab6:	4798      	blx	r3
 8005ab8:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8005aba:	4682      	mov	sl, r0
 8005abc:	e88d 0210 	stmia.w	sp, {r4, r9}
 8005ac0:	4639      	mov	r1, r7
 8005ac2:	6463      	str	r3, [r4, #68]	; 0x44
 8005ac4:	4632      	mov	r2, r6
 8005ac6:	4633      	mov	r3, r6
 8005ac8:	2001      	movs	r0, #1
 8005aca:	47c0      	blx	r8
 8005acc:	b990      	cbnz	r0, 8005af4 <unwind_phase2_forced+0xbc>
 8005ace:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005ad2:	a97a      	add	r1, sp, #488	; 0x1e8
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f00a ff18 	bl	801090a <memcpy>
 8005ada:	f1ba 0f08 	cmp.w	sl, #8
 8005ade:	d106      	bne.n	8005aee <unwind_phase2_forced+0xb6>
 8005ae0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005ae2:	4630      	mov	r0, r6
 8005ae4:	f7ff ff00 	bl	80058e8 <get_eit_entry>
 8005ae8:	2709      	movs	r7, #9
 8005aea:	4605      	mov	r5, r0
 8005aec:	e7c6      	b.n	8005a7c <unwind_phase2_forced+0x44>
 8005aee:	f1ba 0f07 	cmp.w	sl, #7
 8005af2:	d004      	beq.n	8005afe <unwind_phase2_forced+0xc6>
 8005af4:	2009      	movs	r0, #9
 8005af6:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8005afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afe:	4628      	mov	r0, r5
 8005b00:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005b02:	f7ff ff77 	bl	80059f4 <_Unwind_DebugHook>
 8005b06:	a803      	add	r0, sp, #12
 8005b08:	f000 fb92 	bl	8006230 <__restore_core_regs>

08005b0c <_Unwind_GetCFA>:
 8005b0c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8005b0e:	4770      	bx	lr

08005b10 <__gnu_Unwind_RaiseException>:
 8005b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b12:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8005b14:	b0f9      	sub	sp, #484	; 0x1e4
 8005b16:	640b      	str	r3, [r1, #64]	; 0x40
 8005b18:	1d0e      	adds	r6, r1, #4
 8005b1a:	ad01      	add	r5, sp, #4
 8005b1c:	460f      	mov	r7, r1
 8005b1e:	4604      	mov	r4, r0
 8005b20:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b24:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b28:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b2c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005b30:	f04f 36ff 	mov.w	r6, #4294967295
 8005b34:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005b38:	9600      	str	r6, [sp, #0]
 8005b3a:	e006      	b.n	8005b4a <__gnu_Unwind_RaiseException+0x3a>
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	466a      	mov	r2, sp
 8005b40:	4621      	mov	r1, r4
 8005b42:	4798      	blx	r3
 8005b44:	2808      	cmp	r0, #8
 8005b46:	4605      	mov	r5, r0
 8005b48:	d108      	bne.n	8005b5c <__gnu_Unwind_RaiseException+0x4c>
 8005b4a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	f7ff fecb 	bl	80058e8 <get_eit_entry>
 8005b52:	2800      	cmp	r0, #0
 8005b54:	d0f2      	beq.n	8005b3c <__gnu_Unwind_RaiseException+0x2c>
 8005b56:	2009      	movs	r0, #9
 8005b58:	b079      	add	sp, #484	; 0x1e4
 8005b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b5c:	4668      	mov	r0, sp
 8005b5e:	f7ff ff15 	bl	800598c <restore_non_core_regs>
 8005b62:	2d06      	cmp	r5, #6
 8005b64:	d1f7      	bne.n	8005b56 <__gnu_Unwind_RaiseException+0x46>
 8005b66:	4639      	mov	r1, r7
 8005b68:	4620      	mov	r0, r4
 8005b6a:	f7ff ff45 	bl	80059f8 <unwind_phase2>
 8005b6e:	bf00      	nop

08005b70 <__gnu_Unwind_ForcedUnwind>:
 8005b70:	b430      	push	{r4, r5}
 8005b72:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8005b74:	60c1      	str	r1, [r0, #12]
 8005b76:	6182      	str	r2, [r0, #24]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	641d      	str	r5, [r3, #64]	; 0x40
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	bc30      	pop	{r4, r5}
 8005b80:	e75a      	b.n	8005a38 <unwind_phase2_forced>
 8005b82:	bf00      	nop

08005b84 <__gnu_Unwind_Resume>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	6943      	ldr	r3, [r0, #20]
 8005b88:	68c6      	ldr	r6, [r0, #12]
 8005b8a:	640b      	str	r3, [r1, #64]	; 0x40
 8005b8c:	b126      	cbz	r6, 8005b98 <__gnu_Unwind_Resume+0x14>
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f7ff ff52 	bl	8005a38 <unwind_phase2_forced>
 8005b94:	f00a fdfd 	bl	8010792 <abort>
 8005b98:	6903      	ldr	r3, [r0, #16]
 8005b9a:	460a      	mov	r2, r1
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	460d      	mov	r5, r1
 8005ba0:	4601      	mov	r1, r0
 8005ba2:	2002      	movs	r0, #2
 8005ba4:	4798      	blx	r3
 8005ba6:	2807      	cmp	r0, #7
 8005ba8:	d007      	beq.n	8005bba <__gnu_Unwind_Resume+0x36>
 8005baa:	2808      	cmp	r0, #8
 8005bac:	d103      	bne.n	8005bb6 <__gnu_Unwind_Resume+0x32>
 8005bae:	4629      	mov	r1, r5
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f7ff ff21 	bl	80059f8 <unwind_phase2>
 8005bb6:	f00a fdec 	bl	8010792 <abort>
 8005bba:	4630      	mov	r0, r6
 8005bbc:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8005bbe:	f7ff ff19 	bl	80059f4 <_Unwind_DebugHook>
 8005bc2:	1d28      	adds	r0, r5, #4
 8005bc4:	f000 fb34 	bl	8006230 <__restore_core_regs>

08005bc8 <__gnu_Unwind_Resume_or_Rethrow>:
 8005bc8:	68c2      	ldr	r2, [r0, #12]
 8005bca:	b12a      	cbz	r2, 8005bd8 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8005bcc:	b410      	push	{r4}
 8005bce:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	640c      	str	r4, [r1, #64]	; 0x40
 8005bd4:	bc10      	pop	{r4}
 8005bd6:	e72f      	b.n	8005a38 <unwind_phase2_forced>
 8005bd8:	e79a      	b.n	8005b10 <__gnu_Unwind_RaiseException>
 8005bda:	bf00      	nop

08005bdc <_Unwind_Complete>:
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop

08005be0 <_Unwind_DeleteException>:
 8005be0:	6883      	ldr	r3, [r0, #8]
 8005be2:	b113      	cbz	r3, 8005bea <_Unwind_DeleteException+0xa>
 8005be4:	4601      	mov	r1, r0
 8005be6:	2001      	movs	r0, #1
 8005be8:	4718      	bx	r3
 8005bea:	4770      	bx	lr

08005bec <_Unwind_VRS_Get>:
 8005bec:	b500      	push	{lr}
 8005bee:	2904      	cmp	r1, #4
 8005bf0:	d807      	bhi.n	8005c02 <_Unwind_VRS_Get+0x16>
 8005bf2:	e8df f001 	tbb	[pc, r1]
 8005bf6:	0903      	.short	0x0903
 8005bf8:	0906      	.short	0x0906
 8005bfa:	09          	.byte	0x09
 8005bfb:	00          	.byte	0x00
 8005bfc:	b90b      	cbnz	r3, 8005c02 <_Unwind_VRS_Get+0x16>
 8005bfe:	2a0f      	cmp	r2, #15
 8005c00:	d905      	bls.n	8005c0e <_Unwind_VRS_Get+0x22>
 8005c02:	2002      	movs	r0, #2
 8005c04:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c08:	2001      	movs	r0, #1
 8005c0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c0e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005c12:	6852      	ldr	r2, [r2, #4]
 8005c14:	4618      	mov	r0, r3
 8005c16:	9b01      	ldr	r3, [sp, #4]
 8005c18:	601a      	str	r2, [r3, #0]
 8005c1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c1e:	bf00      	nop

08005c20 <_Unwind_GetGR>:
 8005c20:	b510      	push	{r4, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	2300      	movs	r3, #0
 8005c26:	ac03      	add	r4, sp, #12
 8005c28:	460a      	mov	r2, r1
 8005c2a:	9400      	str	r4, [sp, #0]
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f7ff ffdd 	bl	8005bec <_Unwind_VRS_Get>
 8005c32:	9803      	ldr	r0, [sp, #12]
 8005c34:	b004      	add	sp, #16
 8005c36:	bd10      	pop	{r4, pc}

08005c38 <_Unwind_VRS_Set>:
 8005c38:	b500      	push	{lr}
 8005c3a:	2904      	cmp	r1, #4
 8005c3c:	d807      	bhi.n	8005c4e <_Unwind_VRS_Set+0x16>
 8005c3e:	e8df f001 	tbb	[pc, r1]
 8005c42:	0903      	.short	0x0903
 8005c44:	0906      	.short	0x0906
 8005c46:	09          	.byte	0x09
 8005c47:	00          	.byte	0x00
 8005c48:	b90b      	cbnz	r3, 8005c4e <_Unwind_VRS_Set+0x16>
 8005c4a:	2a0f      	cmp	r2, #15
 8005c4c:	d905      	bls.n	8005c5a <_Unwind_VRS_Set+0x22>
 8005c4e:	2002      	movs	r0, #2
 8005c50:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c54:	2001      	movs	r0, #1
 8005c56:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c5a:	9901      	ldr	r1, [sp, #4]
 8005c5c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005c60:	6809      	ldr	r1, [r1, #0]
 8005c62:	4618      	mov	r0, r3
 8005c64:	6051      	str	r1, [r2, #4]
 8005c66:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c6a:	bf00      	nop

08005c6c <_Unwind_SetGR>:
 8005c6c:	b510      	push	{r4, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	ac04      	add	r4, sp, #16
 8005c72:	f844 2d04 	str.w	r2, [r4, #-4]!
 8005c76:	2300      	movs	r3, #0
 8005c78:	460a      	mov	r2, r1
 8005c7a:	9400      	str	r4, [sp, #0]
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	f7ff ffdb 	bl	8005c38 <_Unwind_VRS_Set>
 8005c82:	b004      	add	sp, #16
 8005c84:	bd10      	pop	{r4, pc}
 8005c86:	bf00      	nop

08005c88 <__gnu_Unwind_Backtrace>:
 8005c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c8a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005c8c:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8005c90:	6413      	str	r3, [r2, #64]	; 0x40
 8005c92:	1d15      	adds	r5, r2, #4
 8005c94:	ac17      	add	r4, sp, #92	; 0x5c
 8005c96:	4607      	mov	r7, r0
 8005c98:	460e      	mov	r6, r1
 8005c9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ca0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ca2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ca4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ca6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005caa:	f04f 35ff 	mov.w	r5, #4294967295
 8005cae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8005cb2:	9516      	str	r5, [sp, #88]	; 0x58
 8005cb4:	e011      	b.n	8005cda <__gnu_Unwind_Backtrace+0x52>
 8005cb6:	a816      	add	r0, sp, #88	; 0x58
 8005cb8:	466a      	mov	r2, sp
 8005cba:	f7ff ffd7 	bl	8005c6c <_Unwind_SetGR>
 8005cbe:	4631      	mov	r1, r6
 8005cc0:	a816      	add	r0, sp, #88	; 0x58
 8005cc2:	47b8      	blx	r7
 8005cc4:	b980      	cbnz	r0, 8005ce8 <__gnu_Unwind_Backtrace+0x60>
 8005cc6:	9b04      	ldr	r3, [sp, #16]
 8005cc8:	aa16      	add	r2, sp, #88	; 0x58
 8005cca:	4669      	mov	r1, sp
 8005ccc:	2008      	movs	r0, #8
 8005cce:	4798      	blx	r3
 8005cd0:	2805      	cmp	r0, #5
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	d009      	beq.n	8005cea <__gnu_Unwind_Backtrace+0x62>
 8005cd6:	2809      	cmp	r0, #9
 8005cd8:	d006      	beq.n	8005ce8 <__gnu_Unwind_Backtrace+0x60>
 8005cda:	9926      	ldr	r1, [sp, #152]	; 0x98
 8005cdc:	4668      	mov	r0, sp
 8005cde:	f7ff fe03 	bl	80058e8 <get_eit_entry>
 8005ce2:	210c      	movs	r1, #12
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	d0e6      	beq.n	8005cb6 <__gnu_Unwind_Backtrace+0x2e>
 8005ce8:	2409      	movs	r4, #9
 8005cea:	a816      	add	r0, sp, #88	; 0x58
 8005cec:	f7ff fe4e 	bl	800598c <restore_non_core_regs>
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8005cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cf8 <__gnu_unwind_pr_common>:
 8005cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cfc:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8005cfe:	4691      	mov	r9, r2
 8005d00:	6822      	ldr	r2, [r4, #0]
 8005d02:	b08b      	sub	sp, #44	; 0x2c
 8005d04:	3404      	adds	r4, #4
 8005d06:	460d      	mov	r5, r1
 8005d08:	9207      	str	r2, [sp, #28]
 8005d0a:	9408      	str	r4, [sp, #32]
 8005d0c:	f000 0b03 	and.w	fp, r0, #3
 8005d10:	461e      	mov	r6, r3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d164      	bne.n	8005de0 <__gnu_unwind_pr_common+0xe8>
 8005d16:	0212      	lsls	r2, r2, #8
 8005d18:	2303      	movs	r3, #3
 8005d1a:	9207      	str	r2, [sp, #28]
 8005d1c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8005d20:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8005d24:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005d26:	f1bb 0f02 	cmp.w	fp, #2
 8005d2a:	bf08      	it	eq
 8005d2c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8005d2e:	f013 0301 	ands.w	r3, r3, #1
 8005d32:	d143      	bne.n	8005dbc <__gnu_unwind_pr_common+0xc4>
 8005d34:	f000 0008 	and.w	r0, r0, #8
 8005d38:	b2c2      	uxtb	r2, r0
 8005d3a:	9203      	str	r2, [sp, #12]
 8005d3c:	9301      	str	r3, [sp, #4]
 8005d3e:	6827      	ldr	r7, [r4, #0]
 8005d40:	2f00      	cmp	r7, #0
 8005d42:	d03d      	beq.n	8005dc0 <__gnu_unwind_pr_common+0xc8>
 8005d44:	2e02      	cmp	r6, #2
 8005d46:	d047      	beq.n	8005dd8 <__gnu_unwind_pr_common+0xe0>
 8005d48:	8827      	ldrh	r7, [r4, #0]
 8005d4a:	f8b4 8002 	ldrh.w	r8, [r4, #2]
 8005d4e:	3404      	adds	r4, #4
 8005d50:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8005d52:	f028 0a01 	bic.w	sl, r8, #1
 8005d56:	210f      	movs	r1, #15
 8005d58:	4648      	mov	r0, r9
 8005d5a:	449a      	add	sl, r3
 8005d5c:	f7ff ff60 	bl	8005c20 <_Unwind_GetGR>
 8005d60:	4582      	cmp	sl, r0
 8005d62:	d837      	bhi.n	8005dd4 <__gnu_unwind_pr_common+0xdc>
 8005d64:	f027 0301 	bic.w	r3, r7, #1
 8005d68:	449a      	add	sl, r3
 8005d6a:	4550      	cmp	r0, sl
 8005d6c:	bf2c      	ite	cs
 8005d6e:	2000      	movcs	r0, #0
 8005d70:	2001      	movcc	r0, #1
 8005d72:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8005d76:	f008 0802 	and.w	r8, r8, #2
 8005d7a:	f007 0701 	and.w	r7, r7, #1
 8005d7e:	ea48 0807 	orr.w	r8, r8, r7
 8005d82:	f1b8 0f01 	cmp.w	r8, #1
 8005d86:	d041      	beq.n	8005e0c <__gnu_unwind_pr_common+0x114>
 8005d88:	d338      	bcc.n	8005dfc <__gnu_unwind_pr_common+0x104>
 8005d8a:	f1b8 0f02 	cmp.w	r8, #2
 8005d8e:	d11d      	bne.n	8005dcc <__gnu_unwind_pr_common+0xd4>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005d96:	9202      	str	r2, [sp, #8]
 8005d98:	f1bb 0f00 	cmp.w	fp, #0
 8005d9c:	d179      	bne.n	8005e92 <__gnu_unwind_pr_common+0x19a>
 8005d9e:	b130      	cbz	r0, 8005dae <__gnu_unwind_pr_common+0xb6>
 8005da0:	9903      	ldr	r1, [sp, #12]
 8005da2:	2900      	cmp	r1, #0
 8005da4:	f000 8081 	beq.w	8005eaa <__gnu_unwind_pr_common+0x1b2>
 8005da8:	2a00      	cmp	r2, #0
 8005daa:	f000 80a8 	beq.w	8005efe <__gnu_unwind_pr_common+0x206>
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	db79      	blt.n	8005ea6 <__gnu_unwind_pr_common+0x1ae>
 8005db2:	9b02      	ldr	r3, [sp, #8]
 8005db4:	3301      	adds	r3, #1
 8005db6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8005dba:	e7c0      	b.n	8005d3e <__gnu_unwind_pr_common+0x46>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	2e02      	cmp	r6, #2
 8005dc2:	dd40      	ble.n	8005e46 <__gnu_unwind_pr_common+0x14e>
 8005dc4:	f7ff fe14 	bl	80059f0 <__gnu_unwind_24bit.isra.1>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d042      	beq.n	8005e52 <__gnu_unwind_pr_common+0x15a>
 8005dcc:	2009      	movs	r0, #9
 8005dce:	b00b      	add	sp, #44	; 0x2c
 8005dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	e7cc      	b.n	8005d72 <__gnu_unwind_pr_common+0x7a>
 8005dd8:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8005ddc:	3408      	adds	r4, #8
 8005dde:	e7b7      	b.n	8005d50 <__gnu_unwind_pr_common+0x58>
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	dc9f      	bgt.n	8005d24 <__gnu_unwind_pr_common+0x2c>
 8005de4:	0c13      	lsrs	r3, r2, #16
 8005de6:	b2d9      	uxtb	r1, r3
 8005de8:	0412      	lsls	r2, r2, #16
 8005dea:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8005dee:	2302      	movs	r3, #2
 8005df0:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8005df4:	9207      	str	r2, [sp, #28]
 8005df6:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8005dfa:	e793      	b.n	8005d24 <__gnu_unwind_pr_common+0x2c>
 8005dfc:	f1bb 0f00 	cmp.w	fp, #0
 8005e00:	d002      	beq.n	8005e08 <__gnu_unwind_pr_common+0x110>
 8005e02:	2800      	cmp	r0, #0
 8005e04:	f040 80b0 	bne.w	8005f68 <__gnu_unwind_pr_common+0x270>
 8005e08:	3404      	adds	r4, #4
 8005e0a:	e798      	b.n	8005d3e <__gnu_unwind_pr_common+0x46>
 8005e0c:	f1bb 0f00 	cmp.w	fp, #0
 8005e10:	d126      	bne.n	8005e60 <__gnu_unwind_pr_common+0x168>
 8005e12:	b1b0      	cbz	r0, 8005e42 <__gnu_unwind_pr_common+0x14a>
 8005e14:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005e18:	1c99      	adds	r1, r3, #2
 8005e1a:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8005e1e:	d0d5      	beq.n	8005dcc <__gnu_unwind_pr_common+0xd4>
 8005e20:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8005e24:	3301      	adds	r3, #1
 8005e26:	9106      	str	r1, [sp, #24]
 8005e28:	f000 8094 	beq.w	8005f54 <__gnu_unwind_pr_common+0x25c>
 8005e2c:	1d20      	adds	r0, r4, #4
 8005e2e:	f7ff fdd9 	bl	80059e4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8005e32:	ab06      	add	r3, sp, #24
 8005e34:	4601      	mov	r1, r0
 8005e36:	4628      	mov	r0, r5
 8005e38:	f00a fa40 	bl	80102bc <__cxa_type_match>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	f040 80b8 	bne.w	8005fb2 <__gnu_unwind_pr_common+0x2ba>
 8005e42:	3408      	adds	r4, #8
 8005e44:	e77b      	b.n	8005d3e <__gnu_unwind_pr_common+0x46>
 8005e46:	a907      	add	r1, sp, #28
 8005e48:	4648      	mov	r0, r9
 8005e4a:	f000 faf3 	bl	8006434 <__gnu_unwind_execute>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	d1bc      	bne.n	8005dcc <__gnu_unwind_pr_common+0xd4>
 8005e52:	9b01      	ldr	r3, [sp, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d15c      	bne.n	8005f12 <__gnu_unwind_pr_common+0x21a>
 8005e58:	2008      	movs	r0, #8
 8005e5a:	b00b      	add	sp, #44	; 0x2c
 8005e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e60:	210d      	movs	r1, #13
 8005e62:	4648      	mov	r0, r9
 8005e64:	6a2f      	ldr	r7, [r5, #32]
 8005e66:	f7ff fedb 	bl	8005c20 <_Unwind_GetGR>
 8005e6a:	4287      	cmp	r7, r0
 8005e6c:	d1e9      	bne.n	8005e42 <__gnu_unwind_pr_common+0x14a>
 8005e6e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005e70:	429c      	cmp	r4, r3
 8005e72:	d1e6      	bne.n	8005e42 <__gnu_unwind_pr_common+0x14a>
 8005e74:	4620      	mov	r0, r4
 8005e76:	f7ff fce9 	bl	800584c <selfrel_offset31>
 8005e7a:	210f      	movs	r1, #15
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	4648      	mov	r0, r9
 8005e80:	f7ff fef4 	bl	8005c6c <_Unwind_SetGR>
 8005e84:	4648      	mov	r0, r9
 8005e86:	462a      	mov	r2, r5
 8005e88:	2100      	movs	r1, #0
 8005e8a:	f7ff feef 	bl	8005c6c <_Unwind_SetGR>
 8005e8e:	2007      	movs	r0, #7
 8005e90:	e79d      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005e92:	210d      	movs	r1, #13
 8005e94:	4648      	mov	r0, r9
 8005e96:	6a2f      	ldr	r7, [r5, #32]
 8005e98:	f7ff fec2 	bl	8005c20 <_Unwind_GetGR>
 8005e9c:	4287      	cmp	r7, r0
 8005e9e:	d048      	beq.n	8005f32 <__gnu_unwind_pr_common+0x23a>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	da85      	bge.n	8005db2 <__gnu_unwind_pr_common+0xba>
 8005ea6:	3404      	adds	r4, #4
 8005ea8:	e783      	b.n	8005db2 <__gnu_unwind_pr_common+0xba>
 8005eaa:	9b02      	ldr	r3, [sp, #8]
 8005eac:	b33b      	cbz	r3, 8005efe <__gnu_unwind_pr_common+0x206>
 8005eae:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8005eb2:	1d27      	adds	r7, r4, #4
 8005eb4:	f8cd b010 	str.w	fp, [sp, #16]
 8005eb8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005ebc:	46a3      	mov	fp, r4
 8005ebe:	f8dd a008 	ldr.w	sl, [sp, #8]
 8005ec2:	461c      	mov	r4, r3
 8005ec4:	9605      	str	r6, [sp, #20]
 8005ec6:	e002      	b.n	8005ece <__gnu_unwind_pr_common+0x1d6>
 8005ec8:	45b2      	cmp	sl, r6
 8005eca:	46b0      	mov	r8, r6
 8005ecc:	d016      	beq.n	8005efc <__gnu_unwind_pr_common+0x204>
 8005ece:	4638      	mov	r0, r7
 8005ed0:	9406      	str	r4, [sp, #24]
 8005ed2:	f7ff fd87 	bl	80059e4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8005ed6:	ab06      	add	r3, sp, #24
 8005ed8:	4601      	mov	r1, r0
 8005eda:	2200      	movs	r2, #0
 8005edc:	4628      	mov	r0, r5
 8005ede:	f00a f9ed 	bl	80102bc <__cxa_type_match>
 8005ee2:	f108 0601 	add.w	r6, r8, #1
 8005ee6:	3704      	adds	r7, #4
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	d0ed      	beq.n	8005ec8 <__gnu_unwind_pr_common+0x1d0>
 8005eec:	9b02      	ldr	r3, [sp, #8]
 8005eee:	465c      	mov	r4, fp
 8005ef0:	4543      	cmp	r3, r8
 8005ef2:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005ef6:	9e05      	ldr	r6, [sp, #20]
 8005ef8:	d1d2      	bne.n	8005ea0 <__gnu_unwind_pr_common+0x1a8>
 8005efa:	e000      	b.n	8005efe <__gnu_unwind_pr_common+0x206>
 8005efc:	465c      	mov	r4, fp
 8005efe:	4648      	mov	r0, r9
 8005f00:	210d      	movs	r1, #13
 8005f02:	f7ff fe8d 	bl	8005c20 <_Unwind_GetGR>
 8005f06:	9b06      	ldr	r3, [sp, #24]
 8005f08:	6228      	str	r0, [r5, #32]
 8005f0a:	62ac      	str	r4, [r5, #40]	; 0x28
 8005f0c:	626b      	str	r3, [r5, #36]	; 0x24
 8005f0e:	2006      	movs	r0, #6
 8005f10:	e75d      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005f12:	210f      	movs	r1, #15
 8005f14:	4648      	mov	r0, r9
 8005f16:	f7ff fe83 	bl	8005c20 <_Unwind_GetGR>
 8005f1a:	210e      	movs	r1, #14
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	4648      	mov	r0, r9
 8005f20:	f7ff fea4 	bl	8005c6c <_Unwind_SetGR>
 8005f24:	4648      	mov	r0, r9
 8005f26:	4a2a      	ldr	r2, [pc, #168]	; (8005fd0 <__gnu_unwind_pr_common+0x2d8>)
 8005f28:	210f      	movs	r1, #15
 8005f2a:	f7ff fe9f 	bl	8005c6c <_Unwind_SetGR>
 8005f2e:	2007      	movs	r0, #7
 8005f30:	e74d      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005f32:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005f34:	429c      	cmp	r4, r3
 8005f36:	d1b3      	bne.n	8005ea0 <__gnu_unwind_pr_common+0x1a8>
 8005f38:	2204      	movs	r2, #4
 8005f3a:	9902      	ldr	r1, [sp, #8]
 8005f3c:	2700      	movs	r7, #0
 8005f3e:	18a3      	adds	r3, r4, r2
 8005f40:	62a9      	str	r1, [r5, #40]	; 0x28
 8005f42:	62ef      	str	r7, [r5, #44]	; 0x2c
 8005f44:	632a      	str	r2, [r5, #48]	; 0x30
 8005f46:	636b      	str	r3, [r5, #52]	; 0x34
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	42bb      	cmp	r3, r7
 8005f4c:	db1f      	blt.n	8005f8e <__gnu_unwind_pr_common+0x296>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	9301      	str	r3, [sp, #4]
 8005f52:	e72e      	b.n	8005db2 <__gnu_unwind_pr_common+0xba>
 8005f54:	4648      	mov	r0, r9
 8005f56:	210d      	movs	r1, #13
 8005f58:	f7ff fe62 	bl	8005c20 <_Unwind_GetGR>
 8005f5c:	6228      	str	r0, [r5, #32]
 8005f5e:	9b06      	ldr	r3, [sp, #24]
 8005f60:	626b      	str	r3, [r5, #36]	; 0x24
 8005f62:	62ac      	str	r4, [r5, #40]	; 0x28
 8005f64:	2006      	movs	r0, #6
 8005f66:	e732      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005f68:	4620      	mov	r0, r4
 8005f6a:	f7ff fc6f 	bl	800584c <selfrel_offset31>
 8005f6e:	3404      	adds	r4, #4
 8005f70:	4606      	mov	r6, r0
 8005f72:	63ac      	str	r4, [r5, #56]	; 0x38
 8005f74:	4628      	mov	r0, r5
 8005f76:	f00a f9fd 	bl	8010374 <__cxa_begin_cleanup>
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	f43f af26 	beq.w	8005dcc <__gnu_unwind_pr_common+0xd4>
 8005f80:	4648      	mov	r0, r9
 8005f82:	4632      	mov	r2, r6
 8005f84:	210f      	movs	r1, #15
 8005f86:	f7ff fe71 	bl	8005c6c <_Unwind_SetGR>
 8005f8a:	2007      	movs	r0, #7
 8005f8c:	e71f      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005f8e:	4608      	mov	r0, r1
 8005f90:	3001      	adds	r0, #1
 8005f92:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8005f96:	f7ff fc59 	bl	800584c <selfrel_offset31>
 8005f9a:	210f      	movs	r1, #15
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	4648      	mov	r0, r9
 8005fa0:	f7ff fe64 	bl	8005c6c <_Unwind_SetGR>
 8005fa4:	4648      	mov	r0, r9
 8005fa6:	462a      	mov	r2, r5
 8005fa8:	4639      	mov	r1, r7
 8005faa:	f7ff fe5f 	bl	8005c6c <_Unwind_SetGR>
 8005fae:	2007      	movs	r0, #7
 8005fb0:	e70d      	b.n	8005dce <__gnu_unwind_pr_common+0xd6>
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	210d      	movs	r1, #13
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	f7ff fe32 	bl	8005c20 <_Unwind_GetGR>
 8005fbc:	2f02      	cmp	r7, #2
 8005fbe:	6228      	str	r0, [r5, #32]
 8005fc0:	d1cd      	bne.n	8005f5e <__gnu_unwind_pr_common+0x266>
 8005fc2:	462b      	mov	r3, r5
 8005fc4:	9a06      	ldr	r2, [sp, #24]
 8005fc6:	f843 2f2c 	str.w	r2, [r3, #44]!
 8005fca:	626b      	str	r3, [r5, #36]	; 0x24
 8005fcc:	e7c9      	b.n	8005f62 <__gnu_unwind_pr_common+0x26a>
 8005fce:	bf00      	nop
 8005fd0:	08010541 	.word	0x08010541

08005fd4 <__aeabi_unwind_cpp_pr0>:
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e68f      	b.n	8005cf8 <__gnu_unwind_pr_common>

08005fd8 <__aeabi_unwind_cpp_pr1>:
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e68d      	b.n	8005cf8 <__gnu_unwind_pr_common>

08005fdc <__aeabi_unwind_cpp_pr2>:
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e68b      	b.n	8005cf8 <__gnu_unwind_pr_common>

08005fe0 <_Unwind_VRS_Pop>:
 8005fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fe2:	4604      	mov	r4, r0
 8005fe4:	b0c5      	sub	sp, #276	; 0x114
 8005fe6:	2904      	cmp	r1, #4
 8005fe8:	d80d      	bhi.n	8006006 <_Unwind_VRS_Pop+0x26>
 8005fea:	e8df f001 	tbb	[pc, r1]
 8005fee:	0357      	.short	0x0357
 8005ff0:	310c      	.short	0x310c
 8005ff2:	0f          	.byte	0x0f
 8005ff3:	00          	.byte	0x00
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8005ffa:	b295      	uxth	r5, r2
 8005ffc:	d166      	bne.n	80060cc <_Unwind_VRS_Pop+0xec>
 8005ffe:	1972      	adds	r2, r6, r5
 8006000:	2a10      	cmp	r2, #16
 8006002:	f240 809f 	bls.w	8006144 <_Unwind_VRS_Pop+0x164>
 8006006:	2002      	movs	r0, #2
 8006008:	b045      	add	sp, #276	; 0x114
 800600a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1fa      	bne.n	8006006 <_Unwind_VRS_Pop+0x26>
 8006010:	2a10      	cmp	r2, #16
 8006012:	d8f8      	bhi.n	8006006 <_Unwind_VRS_Pop+0x26>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	06d8      	lsls	r0, r3, #27
 8006018:	f100 80c9 	bmi.w	80061ae <_Unwind_VRS_Pop+0x1ce>
 800601c:	ae22      	add	r6, sp, #136	; 0x88
 800601e:	4630      	mov	r0, r6
 8006020:	9201      	str	r2, [sp, #4]
 8006022:	f000 f977 	bl	8006314 <__gnu_Unwind_Save_WMMXC>
 8006026:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006028:	9a01      	ldr	r2, [sp, #4]
 800602a:	2300      	movs	r3, #0
 800602c:	2501      	movs	r5, #1
 800602e:	fa05 f103 	lsl.w	r1, r5, r3
 8006032:	4211      	tst	r1, r2
 8006034:	d003      	beq.n	800603e <_Unwind_VRS_Pop+0x5e>
 8006036:	6801      	ldr	r1, [r0, #0]
 8006038:	3004      	adds	r0, #4
 800603a:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800603e:	3301      	adds	r3, #1
 8006040:	2b04      	cmp	r3, #4
 8006042:	d1f4      	bne.n	800602e <_Unwind_VRS_Pop+0x4e>
 8006044:	63a0      	str	r0, [r4, #56]	; 0x38
 8006046:	4630      	mov	r0, r6
 8006048:	f000 f95a 	bl	8006300 <__gnu_Unwind_Restore_WMMXC>
 800604c:	2000      	movs	r0, #0
 800604e:	e7db      	b.n	8006008 <_Unwind_VRS_Pop+0x28>
 8006050:	2b03      	cmp	r3, #3
 8006052:	d1d8      	bne.n	8006006 <_Unwind_VRS_Pop+0x26>
 8006054:	0c15      	lsrs	r5, r2, #16
 8006056:	b297      	uxth	r7, r2
 8006058:	19eb      	adds	r3, r5, r7
 800605a:	2b10      	cmp	r3, #16
 800605c:	d8d3      	bhi.n	8006006 <_Unwind_VRS_Pop+0x26>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	071e      	lsls	r6, r3, #28
 8006062:	f100 80b8 	bmi.w	80061d6 <_Unwind_VRS_Pop+0x1f6>
 8006066:	ae22      	add	r6, sp, #136	; 0x88
 8006068:	4630      	mov	r0, r6
 800606a:	007f      	lsls	r7, r7, #1
 800606c:	f000 f926 	bl	80062bc <__gnu_Unwind_Save_WMMXD>
 8006070:	eb06 02c5 	add.w	r2, r6, r5, lsl #3
 8006074:	1e7b      	subs	r3, r7, #1
 8006076:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8006078:	b157      	cbz	r7, 8006090 <_Unwind_VRS_Pop+0xb0>
 800607a:	4629      	mov	r1, r5
 800607c:	3a04      	subs	r2, #4
 800607e:	f851 0b04 	ldr.w	r0, [r1], #4
 8006082:	3b01      	subs	r3, #1
 8006084:	f842 0f04 	str.w	r0, [r2, #4]!
 8006088:	1c58      	adds	r0, r3, #1
 800608a:	d1f8      	bne.n	800607e <_Unwind_VRS_Pop+0x9e>
 800608c:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8006090:	4630      	mov	r0, r6
 8006092:	63a5      	str	r5, [r4, #56]	; 0x38
 8006094:	f000 f8f0 	bl	8006278 <__gnu_Unwind_Restore_WMMXD>
 8006098:	2000      	movs	r0, #0
 800609a:	e7b5      	b.n	8006008 <_Unwind_VRS_Pop+0x28>
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1b2      	bne.n	8006006 <_Unwind_VRS_Pop+0x26>
 80060a0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80060a2:	b297      	uxth	r7, r2
 80060a4:	1d20      	adds	r0, r4, #4
 80060a6:	2601      	movs	r6, #1
 80060a8:	fa06 f103 	lsl.w	r1, r6, r3
 80060ac:	4239      	tst	r1, r7
 80060ae:	f103 0301 	add.w	r3, r3, #1
 80060b2:	d002      	beq.n	80060ba <_Unwind_VRS_Pop+0xda>
 80060b4:	6829      	ldr	r1, [r5, #0]
 80060b6:	3504      	adds	r5, #4
 80060b8:	6001      	str	r1, [r0, #0]
 80060ba:	2b10      	cmp	r3, #16
 80060bc:	f100 0004 	add.w	r0, r0, #4
 80060c0:	d1f2      	bne.n	80060a8 <_Unwind_VRS_Pop+0xc8>
 80060c2:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80060c6:	d13b      	bne.n	8006140 <_Unwind_VRS_Pop+0x160>
 80060c8:	63a5      	str	r5, [r4, #56]	; 0x38
 80060ca:	e79d      	b.n	8006008 <_Unwind_VRS_Pop+0x28>
 80060cc:	2b05      	cmp	r3, #5
 80060ce:	d19a      	bne.n	8006006 <_Unwind_VRS_Pop+0x26>
 80060d0:	1977      	adds	r7, r6, r5
 80060d2:	2f20      	cmp	r7, #32
 80060d4:	d897      	bhi.n	8006006 <_Unwind_VRS_Pop+0x26>
 80060d6:	2e0f      	cmp	r6, #15
 80060d8:	d965      	bls.n	80061a6 <_Unwind_VRS_Pop+0x1c6>
 80060da:	462f      	mov	r7, r5
 80060dc:	2d00      	cmp	r5, #0
 80060de:	d148      	bne.n	8006172 <_Unwind_VRS_Pop+0x192>
 80060e0:	462a      	mov	r2, r5
 80060e2:	2700      	movs	r7, #0
 80060e4:	2a00      	cmp	r2, #0
 80060e6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80060e8:	dd71      	ble.n	80061ce <_Unwind_VRS_Pop+0x1ee>
 80060ea:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80060ee:	4601      	mov	r1, r0
 80060f0:	a844      	add	r0, sp, #272	; 0x110
 80060f2:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80060f6:	388c      	subs	r0, #140	; 0x8c
 80060f8:	f851 5b04 	ldr.w	r5, [r1], #4
 80060fc:	4291      	cmp	r1, r2
 80060fe:	f840 5f04 	str.w	r5, [r0, #4]!
 8006102:	d1f9      	bne.n	80060f8 <_Unwind_VRS_Pop+0x118>
 8006104:	4608      	mov	r0, r1
 8006106:	b197      	cbz	r7, 800612e <_Unwind_VRS_Pop+0x14e>
 8006108:	4632      	mov	r2, r6
 800610a:	2e10      	cmp	r6, #16
 800610c:	a944      	add	r1, sp, #272	; 0x110
 800610e:	bf38      	it	cc
 8006110:	2210      	movcc	r2, #16
 8006112:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006116:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 800611a:	0079      	lsls	r1, r7, #1
 800611c:	3a04      	subs	r2, #4
 800611e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006122:	f850 5b04 	ldr.w	r5, [r0], #4
 8006126:	4281      	cmp	r1, r0
 8006128:	f842 5f04 	str.w	r5, [r2, #4]!
 800612c:	d1f9      	bne.n	8006122 <_Unwind_VRS_Pop+0x142>
 800612e:	2b01      	cmp	r3, #1
 8006130:	d047      	beq.n	80061c2 <_Unwind_VRS_Pop+0x1e2>
 8006132:	2e0f      	cmp	r6, #15
 8006134:	63a1      	str	r1, [r4, #56]	; 0x38
 8006136:	d932      	bls.n	800619e <_Unwind_VRS_Pop+0x1be>
 8006138:	b117      	cbz	r7, 8006140 <_Unwind_VRS_Pop+0x160>
 800613a:	a802      	add	r0, sp, #8
 800613c:	f000 f894 	bl	8006268 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8006140:	2000      	movs	r0, #0
 8006142:	e761      	b.n	8006008 <_Unwind_VRS_Pop+0x28>
 8006144:	2e0f      	cmp	r6, #15
 8006146:	f63f af5e 	bhi.w	8006006 <_Unwind_VRS_Pop+0x26>
 800614a:	2700      	movs	r7, #0
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	07d1      	lsls	r1, r2, #31
 8006150:	d50d      	bpl.n	800616e <_Unwind_VRS_Pop+0x18e>
 8006152:	f022 0101 	bic.w	r1, r2, #1
 8006156:	2b05      	cmp	r3, #5
 8006158:	6021      	str	r1, [r4, #0]
 800615a:	9301      	str	r3, [sp, #4]
 800615c:	4620      	mov	r0, r4
 800615e:	d052      	beq.n	8006206 <_Unwind_VRS_Pop+0x226>
 8006160:	f022 0203 	bic.w	r2, r2, #3
 8006164:	f840 2b48 	str.w	r2, [r0], #72
 8006168:	f000 f872 	bl	8006250 <__gnu_Unwind_Save_VFP>
 800616c:	9b01      	ldr	r3, [sp, #4]
 800616e:	2f00      	cmp	r7, #0
 8006170:	d051      	beq.n	8006216 <_Unwind_VRS_Pop+0x236>
 8006172:	6822      	ldr	r2, [r4, #0]
 8006174:	0751      	lsls	r1, r2, #29
 8006176:	d436      	bmi.n	80061e6 <_Unwind_VRS_Pop+0x206>
 8006178:	2b01      	cmp	r3, #1
 800617a:	d03e      	beq.n	80061fa <_Unwind_VRS_Pop+0x21a>
 800617c:	2e0f      	cmp	r6, #15
 800617e:	d806      	bhi.n	800618e <_Unwind_VRS_Pop+0x1ae>
 8006180:	a822      	add	r0, sp, #136	; 0x88
 8006182:	9301      	str	r3, [sp, #4]
 8006184:	f000 f86c 	bl	8006260 <__gnu_Unwind_Save_VFP_D>
 8006188:	9b01      	ldr	r3, [sp, #4]
 800618a:	2f00      	cmp	r7, #0
 800618c:	d0a8      	beq.n	80060e0 <_Unwind_VRS_Pop+0x100>
 800618e:	a802      	add	r0, sp, #8
 8006190:	9301      	str	r3, [sp, #4]
 8006192:	f000 f86d 	bl	8006270 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8006196:	9b01      	ldr	r3, [sp, #4]
 8006198:	f1c6 0210 	rsb	r2, r6, #16
 800619c:	e7a2      	b.n	80060e4 <_Unwind_VRS_Pop+0x104>
 800619e:	a822      	add	r0, sp, #136	; 0x88
 80061a0:	f000 f85a 	bl	8006258 <__gnu_Unwind_Restore_VFP_D>
 80061a4:	e7c8      	b.n	8006138 <_Unwind_VRS_Pop+0x158>
 80061a6:	2f10      	cmp	r7, #16
 80061a8:	d9cf      	bls.n	800614a <_Unwind_VRS_Pop+0x16a>
 80061aa:	3f10      	subs	r7, #16
 80061ac:	e7ce      	b.n	800614c <_Unwind_VRS_Pop+0x16c>
 80061ae:	f023 0310 	bic.w	r3, r3, #16
 80061b2:	6023      	str	r3, [r4, #0]
 80061b4:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80061b8:	9201      	str	r2, [sp, #4]
 80061ba:	f000 f8ab 	bl	8006314 <__gnu_Unwind_Save_WMMXC>
 80061be:	9a01      	ldr	r2, [sp, #4]
 80061c0:	e72c      	b.n	800601c <_Unwind_VRS_Pop+0x3c>
 80061c2:	3104      	adds	r1, #4
 80061c4:	63a1      	str	r1, [r4, #56]	; 0x38
 80061c6:	a822      	add	r0, sp, #136	; 0x88
 80061c8:	f000 f83e 	bl	8006248 <__gnu_Unwind_Restore_VFP>
 80061cc:	e7b8      	b.n	8006140 <_Unwind_VRS_Pop+0x160>
 80061ce:	2f00      	cmp	r7, #0
 80061d0:	d19a      	bne.n	8006108 <_Unwind_VRS_Pop+0x128>
 80061d2:	4601      	mov	r1, r0
 80061d4:	e7ab      	b.n	800612e <_Unwind_VRS_Pop+0x14e>
 80061d6:	f023 0308 	bic.w	r3, r3, #8
 80061da:	6023      	str	r3, [r4, #0]
 80061dc:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80061e0:	f000 f86c 	bl	80062bc <__gnu_Unwind_Save_WMMXD>
 80061e4:	e73f      	b.n	8006066 <_Unwind_VRS_Pop+0x86>
 80061e6:	4620      	mov	r0, r4
 80061e8:	f022 0204 	bic.w	r2, r2, #4
 80061ec:	f840 2bd0 	str.w	r2, [r0], #208
 80061f0:	9301      	str	r3, [sp, #4]
 80061f2:	f000 f83d 	bl	8006270 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80061f6:	9b01      	ldr	r3, [sp, #4]
 80061f8:	e7be      	b.n	8006178 <_Unwind_VRS_Pop+0x198>
 80061fa:	a822      	add	r0, sp, #136	; 0x88
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	f000 f827 	bl	8006250 <__gnu_Unwind_Save_VFP>
 8006202:	9b01      	ldr	r3, [sp, #4]
 8006204:	e7c8      	b.n	8006198 <_Unwind_VRS_Pop+0x1b8>
 8006206:	f041 0102 	orr.w	r1, r1, #2
 800620a:	f840 1b48 	str.w	r1, [r0], #72
 800620e:	f000 f827 	bl	8006260 <__gnu_Unwind_Save_VFP_D>
 8006212:	9b01      	ldr	r3, [sp, #4]
 8006214:	e7ab      	b.n	800616e <_Unwind_VRS_Pop+0x18e>
 8006216:	2b01      	cmp	r3, #1
 8006218:	d003      	beq.n	8006222 <_Unwind_VRS_Pop+0x242>
 800621a:	2e0f      	cmp	r6, #15
 800621c:	f63f af60 	bhi.w	80060e0 <_Unwind_VRS_Pop+0x100>
 8006220:	e7ae      	b.n	8006180 <_Unwind_VRS_Pop+0x1a0>
 8006222:	a822      	add	r0, sp, #136	; 0x88
 8006224:	9301      	str	r3, [sp, #4]
 8006226:	f000 f813 	bl	8006250 <__gnu_Unwind_Save_VFP>
 800622a:	9b01      	ldr	r3, [sp, #4]
 800622c:	e758      	b.n	80060e0 <_Unwind_VRS_Pop+0x100>
 800622e:	bf00      	nop

08006230 <__restore_core_regs>:
 8006230:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8006234:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8006238:	469c      	mov	ip, r3
 800623a:	46a6      	mov	lr, r4
 800623c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8006240:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8006244:	46e5      	mov	sp, ip
 8006246:	bd00      	pop	{pc}

08006248 <__gnu_Unwind_Restore_VFP>:
 8006248:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop

08006250 <__gnu_Unwind_Save_VFP>:
 8006250:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop

08006258 <__gnu_Unwind_Restore_VFP_D>:
 8006258:	ec90 0b20 	vldmia	r0, {d0-d15}
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop

08006260 <__gnu_Unwind_Save_VFP_D>:
 8006260:	ec80 0b20 	vstmia	r0, {d0-d15}
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop

08006268 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8006268:	ecd0 0b20 	vldmia	r0, {d16-d31}
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop

08006270 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8006270:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop

08006278 <__gnu_Unwind_Restore_WMMXD>:
 8006278:	ecf0 0102 	ldfe	f0, [r0], #8
 800627c:	ecf0 1102 	ldfe	f1, [r0], #8
 8006280:	ecf0 2102 	ldfe	f2, [r0], #8
 8006284:	ecf0 3102 	ldfe	f3, [r0], #8
 8006288:	ecf0 4102 	ldfe	f4, [r0], #8
 800628c:	ecf0 5102 	ldfe	f5, [r0], #8
 8006290:	ecf0 6102 	ldfe	f6, [r0], #8
 8006294:	ecf0 7102 	ldfe	f7, [r0], #8
 8006298:	ecf0 8102 	ldfp	f0, [r0], #8
 800629c:	ecf0 9102 	ldfp	f1, [r0], #8
 80062a0:	ecf0 a102 	ldfp	f2, [r0], #8
 80062a4:	ecf0 b102 	ldfp	f3, [r0], #8
 80062a8:	ecf0 c102 	ldfp	f4, [r0], #8
 80062ac:	ecf0 d102 	ldfp	f5, [r0], #8
 80062b0:	ecf0 e102 	ldfp	f6, [r0], #8
 80062b4:	ecf0 f102 	ldfp	f7, [r0], #8
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop

080062bc <__gnu_Unwind_Save_WMMXD>:
 80062bc:	ece0 0102 	stfe	f0, [r0], #8
 80062c0:	ece0 1102 	stfe	f1, [r0], #8
 80062c4:	ece0 2102 	stfe	f2, [r0], #8
 80062c8:	ece0 3102 	stfe	f3, [r0], #8
 80062cc:	ece0 4102 	stfe	f4, [r0], #8
 80062d0:	ece0 5102 	stfe	f5, [r0], #8
 80062d4:	ece0 6102 	stfe	f6, [r0], #8
 80062d8:	ece0 7102 	stfe	f7, [r0], #8
 80062dc:	ece0 8102 	stfp	f0, [r0], #8
 80062e0:	ece0 9102 	stfp	f1, [r0], #8
 80062e4:	ece0 a102 	stfp	f2, [r0], #8
 80062e8:	ece0 b102 	stfp	f3, [r0], #8
 80062ec:	ece0 c102 	stfp	f4, [r0], #8
 80062f0:	ece0 d102 	stfp	f5, [r0], #8
 80062f4:	ece0 e102 	stfp	f6, [r0], #8
 80062f8:	ece0 f102 	stfp	f7, [r0], #8
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop

08006300 <__gnu_Unwind_Restore_WMMXC>:
 8006300:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8006304:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8006308:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 800630c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop

08006314 <__gnu_Unwind_Save_WMMXC>:
 8006314:	fca0 8101 	stc2	1, cr8, [r0], #4
 8006318:	fca0 9101 	stc2	1, cr9, [r0], #4
 800631c:	fca0 a101 	stc2	1, cr10, [r0], #4
 8006320:	fca0 b101 	stc2	1, cr11, [r0], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop

08006328 <_Unwind_RaiseException>:
 8006328:	46ec      	mov	ip, sp
 800632a:	b500      	push	{lr}
 800632c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006330:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	e92d 000c 	stmdb	sp!, {r2, r3}
 800633c:	a901      	add	r1, sp, #4
 800633e:	f7ff fbe7 	bl	8005b10 <__gnu_Unwind_RaiseException>
 8006342:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006346:	b012      	add	sp, #72	; 0x48
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop

0800634c <_Unwind_Resume>:
 800634c:	46ec      	mov	ip, sp
 800634e:	b500      	push	{lr}
 8006350:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006354:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006358:	f04f 0300 	mov.w	r3, #0
 800635c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006360:	a901      	add	r1, sp, #4
 8006362:	f7ff fc0f 	bl	8005b84 <__gnu_Unwind_Resume>
 8006366:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800636a:	b012      	add	sp, #72	; 0x48
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop

08006370 <_Unwind_Resume_or_Rethrow>:
 8006370:	46ec      	mov	ip, sp
 8006372:	b500      	push	{lr}
 8006374:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006378:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800637c:	f04f 0300 	mov.w	r3, #0
 8006380:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006384:	a901      	add	r1, sp, #4
 8006386:	f7ff fc1f 	bl	8005bc8 <__gnu_Unwind_Resume_or_Rethrow>
 800638a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800638e:	b012      	add	sp, #72	; 0x48
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop

08006394 <_Unwind_ForcedUnwind>:
 8006394:	46ec      	mov	ip, sp
 8006396:	b500      	push	{lr}
 8006398:	e92d 5000 	stmdb	sp!, {ip, lr}
 800639c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80063a0:	f04f 0300 	mov.w	r3, #0
 80063a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80063a8:	ab01      	add	r3, sp, #4
 80063aa:	f7ff fbe1 	bl	8005b70 <__gnu_Unwind_ForcedUnwind>
 80063ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80063b2:	b012      	add	sp, #72	; 0x48
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop

080063b8 <_Unwind_Backtrace>:
 80063b8:	46ec      	mov	ip, sp
 80063ba:	b500      	push	{lr}
 80063bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80063c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80063c4:	f04f 0300 	mov.w	r3, #0
 80063c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80063cc:	aa01      	add	r2, sp, #4
 80063ce:	f7ff fc5b 	bl	8005c88 <__gnu_Unwind_Backtrace>
 80063d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80063d6:	b012      	add	sp, #72	; 0x48
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop

080063dc <next_unwind_byte>:
 80063dc:	7a03      	ldrb	r3, [r0, #8]
 80063de:	b91b      	cbnz	r3, 80063e8 <next_unwind_byte+0xc>
 80063e0:	7a43      	ldrb	r3, [r0, #9]
 80063e2:	b943      	cbnz	r3, 80063f6 <next_unwind_byte+0x1a>
 80063e4:	20b0      	movs	r0, #176	; 0xb0
 80063e6:	4770      	bx	lr
 80063e8:	1e5a      	subs	r2, r3, #1
 80063ea:	6803      	ldr	r3, [r0, #0]
 80063ec:	7202      	strb	r2, [r0, #8]
 80063ee:	021a      	lsls	r2, r3, #8
 80063f0:	6002      	str	r2, [r0, #0]
 80063f2:	0e18      	lsrs	r0, r3, #24
 80063f4:	4770      	bx	lr
 80063f6:	6842      	ldr	r2, [r0, #4]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	b410      	push	{r4}
 80063fc:	7243      	strb	r3, [r0, #9]
 80063fe:	6813      	ldr	r3, [r2, #0]
 8006400:	2103      	movs	r1, #3
 8006402:	1d14      	adds	r4, r2, #4
 8006404:	7201      	strb	r1, [r0, #8]
 8006406:	021a      	lsls	r2, r3, #8
 8006408:	6044      	str	r4, [r0, #4]
 800640a:	6002      	str	r2, [r0, #0]
 800640c:	bc10      	pop	{r4}
 800640e:	0e18      	lsrs	r0, r3, #24
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop

08006414 <_Unwind_GetGR.constprop.0>:
 8006414:	b500      	push	{lr}
 8006416:	b085      	sub	sp, #20
 8006418:	aa03      	add	r2, sp, #12
 800641a:	2300      	movs	r3, #0
 800641c:	9200      	str	r2, [sp, #0]
 800641e:	4619      	mov	r1, r3
 8006420:	220c      	movs	r2, #12
 8006422:	f7ff fbe3 	bl	8005bec <_Unwind_VRS_Get>
 8006426:	9803      	ldr	r0, [sp, #12]
 8006428:	b005      	add	sp, #20
 800642a:	f85d fb04 	ldr.w	pc, [sp], #4
 800642e:	bf00      	nop

08006430 <unwind_UCB_from_context>:
 8006430:	e7f0      	b.n	8006414 <_Unwind_GetGR.constprop.0>
 8006432:	bf00      	nop

08006434 <__gnu_unwind_execute>:
 8006434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006438:	4606      	mov	r6, r0
 800643a:	460d      	mov	r5, r1
 800643c:	b085      	sub	sp, #20
 800643e:	f04f 0800 	mov.w	r8, #0
 8006442:	4628      	mov	r0, r5
 8006444:	f7ff ffca 	bl	80063dc <next_unwind_byte>
 8006448:	28b0      	cmp	r0, #176	; 0xb0
 800644a:	4604      	mov	r4, r0
 800644c:	f000 80b4 	beq.w	80065b8 <__gnu_unwind_execute+0x184>
 8006450:	f020 037f 	bic.w	r3, r0, #127	; 0x7f
 8006454:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8006458:	d020      	beq.n	800649c <__gnu_unwind_execute+0x68>
 800645a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 800645e:	2b80      	cmp	r3, #128	; 0x80
 8006460:	d07a      	beq.n	8006558 <__gnu_unwind_execute+0x124>
 8006462:	2b90      	cmp	r3, #144	; 0x90
 8006464:	d035      	beq.n	80064d2 <__gnu_unwind_execute+0x9e>
 8006466:	2ba0      	cmp	r3, #160	; 0xa0
 8006468:	d048      	beq.n	80064fc <__gnu_unwind_execute+0xc8>
 800646a:	2bb0      	cmp	r3, #176	; 0xb0
 800646c:	d05c      	beq.n	8006528 <__gnu_unwind_execute+0xf4>
 800646e:	2bc0      	cmp	r3, #192	; 0xc0
 8006470:	f000 8089 	beq.w	8006586 <__gnu_unwind_execute+0x152>
 8006474:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8006478:	2bd0      	cmp	r3, #208	; 0xd0
 800647a:	d10b      	bne.n	8006494 <__gnu_unwind_execute+0x60>
 800647c:	f000 0207 	and.w	r2, r0, #7
 8006480:	3201      	adds	r2, #1
 8006482:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006486:	2305      	movs	r3, #5
 8006488:	2101      	movs	r1, #1
 800648a:	4630      	mov	r0, r6
 800648c:	f7ff fda8 	bl	8005fe0 <_Unwind_VRS_Pop>
 8006490:	2800      	cmp	r0, #0
 8006492:	d0d6      	beq.n	8006442 <__gnu_unwind_execute+0xe>
 8006494:	2009      	movs	r0, #9
 8006496:	b005      	add	sp, #20
 8006498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800649c:	f10d 090c 	add.w	r9, sp, #12
 80064a0:	4619      	mov	r1, r3
 80064a2:	0087      	lsls	r7, r0, #2
 80064a4:	f8cd 9000 	str.w	r9, [sp]
 80064a8:	220d      	movs	r2, #13
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7ff fb9e 	bl	8005bec <_Unwind_VRS_Get>
 80064b0:	b2ff      	uxtb	r7, r7
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	3704      	adds	r7, #4
 80064b6:	0660      	lsls	r0, r4, #25
 80064b8:	bf4c      	ite	mi
 80064ba:	1bdf      	submi	r7, r3, r7
 80064bc:	18ff      	addpl	r7, r7, r3
 80064be:	2300      	movs	r3, #0
 80064c0:	f8cd 9000 	str.w	r9, [sp]
 80064c4:	4619      	mov	r1, r3
 80064c6:	220d      	movs	r2, #13
 80064c8:	4630      	mov	r0, r6
 80064ca:	9703      	str	r7, [sp, #12]
 80064cc:	f7ff fbb4 	bl	8005c38 <_Unwind_VRS_Set>
 80064d0:	e7b7      	b.n	8006442 <__gnu_unwind_execute+0xe>
 80064d2:	f000 030d 	and.w	r3, r0, #13
 80064d6:	2b0d      	cmp	r3, #13
 80064d8:	d0dc      	beq.n	8006494 <__gnu_unwind_execute+0x60>
 80064da:	af03      	add	r7, sp, #12
 80064dc:	2300      	movs	r3, #0
 80064de:	f000 020f 	and.w	r2, r0, #15
 80064e2:	4619      	mov	r1, r3
 80064e4:	9700      	str	r7, [sp, #0]
 80064e6:	4630      	mov	r0, r6
 80064e8:	f7ff fb80 	bl	8005bec <_Unwind_VRS_Get>
 80064ec:	2300      	movs	r3, #0
 80064ee:	9700      	str	r7, [sp, #0]
 80064f0:	4619      	mov	r1, r3
 80064f2:	220d      	movs	r2, #13
 80064f4:	4630      	mov	r0, r6
 80064f6:	f7ff fb9f 	bl	8005c38 <_Unwind_VRS_Set>
 80064fa:	e7a2      	b.n	8006442 <__gnu_unwind_execute+0xe>
 80064fc:	43c2      	mvns	r2, r0
 80064fe:	f44f 637f 	mov.w	r3, #4080	; 0xff0
 8006502:	f002 0207 	and.w	r2, r2, #7
 8006506:	fa43 f202 	asr.w	r2, r3, r2
 800650a:	0701      	lsls	r1, r0, #28
 800650c:	ea02 0203 	and.w	r2, r2, r3
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	bf48      	it	mi
 8006516:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 800651a:	4619      	mov	r1, r3
 800651c:	4630      	mov	r0, r6
 800651e:	f7ff fd5f 	bl	8005fe0 <_Unwind_VRS_Pop>
 8006522:	2800      	cmp	r0, #0
 8006524:	d1b6      	bne.n	8006494 <__gnu_unwind_execute+0x60>
 8006526:	e78c      	b.n	8006442 <__gnu_unwind_execute+0xe>
 8006528:	28b1      	cmp	r0, #177	; 0xb1
 800652a:	d04a      	beq.n	80065c2 <__gnu_unwind_execute+0x18e>
 800652c:	28b2      	cmp	r0, #178	; 0xb2
 800652e:	d053      	beq.n	80065d8 <__gnu_unwind_execute+0x1a4>
 8006530:	28b3      	cmp	r0, #179	; 0xb3
 8006532:	f000 8081 	beq.w	8006638 <__gnu_unwind_execute+0x204>
 8006536:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 800653a:	2bb4      	cmp	r3, #180	; 0xb4
 800653c:	d0aa      	beq.n	8006494 <__gnu_unwind_execute+0x60>
 800653e:	f000 0207 	and.w	r2, r0, #7
 8006542:	3201      	adds	r2, #1
 8006544:	2301      	movs	r3, #1
 8006546:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800654a:	4619      	mov	r1, r3
 800654c:	4630      	mov	r0, r6
 800654e:	f7ff fd47 	bl	8005fe0 <_Unwind_VRS_Pop>
 8006552:	2800      	cmp	r0, #0
 8006554:	d19e      	bne.n	8006494 <__gnu_unwind_execute+0x60>
 8006556:	e774      	b.n	8006442 <__gnu_unwind_execute+0xe>
 8006558:	4628      	mov	r0, r5
 800655a:	f7ff ff3f 	bl	80063dc <next_unwind_byte>
 800655e:	0224      	lsls	r4, r4, #8
 8006560:	4320      	orrs	r0, r4
 8006562:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006566:	d095      	beq.n	8006494 <__gnu_unwind_execute+0x60>
 8006568:	0104      	lsls	r4, r0, #4
 800656a:	2300      	movs	r3, #0
 800656c:	b2a2      	uxth	r2, r4
 800656e:	4619      	mov	r1, r3
 8006570:	4630      	mov	r0, r6
 8006572:	f7ff fd35 	bl	8005fe0 <_Unwind_VRS_Pop>
 8006576:	2800      	cmp	r0, #0
 8006578:	d18c      	bne.n	8006494 <__gnu_unwind_execute+0x60>
 800657a:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800657e:	bf18      	it	ne
 8006580:	f04f 0801 	movne.w	r8, #1
 8006584:	e75d      	b.n	8006442 <__gnu_unwind_execute+0xe>
 8006586:	28c6      	cmp	r0, #198	; 0xc6
 8006588:	d062      	beq.n	8006650 <__gnu_unwind_execute+0x21c>
 800658a:	28c7      	cmp	r0, #199	; 0xc7
 800658c:	d06c      	beq.n	8006668 <__gnu_unwind_execute+0x234>
 800658e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8006592:	2bc0      	cmp	r3, #192	; 0xc0
 8006594:	d07b      	beq.n	800668e <__gnu_unwind_execute+0x25a>
 8006596:	28c8      	cmp	r0, #200	; 0xc8
 8006598:	f000 8091 	beq.w	80066be <__gnu_unwind_execute+0x28a>
 800659c:	28c9      	cmp	r0, #201	; 0xc9
 800659e:	f47f af79 	bne.w	8006494 <__gnu_unwind_execute+0x60>
 80065a2:	4628      	mov	r0, r5
 80065a4:	f7ff ff1a 	bl	80063dc <next_unwind_byte>
 80065a8:	0302      	lsls	r2, r0, #12
 80065aa:	f000 000f 	and.w	r0, r0, #15
 80065ae:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80065b2:	3001      	adds	r0, #1
 80065b4:	4302      	orrs	r2, r0
 80065b6:	e766      	b.n	8006486 <__gnu_unwind_execute+0x52>
 80065b8:	f1b8 0f00 	cmp.w	r8, #0
 80065bc:	d06e      	beq.n	800669c <__gnu_unwind_execute+0x268>
 80065be:	2000      	movs	r0, #0
 80065c0:	e769      	b.n	8006496 <__gnu_unwind_execute+0x62>
 80065c2:	4628      	mov	r0, r5
 80065c4:	f7ff ff0a 	bl	80063dc <next_unwind_byte>
 80065c8:	4602      	mov	r2, r0
 80065ca:	2800      	cmp	r0, #0
 80065cc:	f43f af62 	beq.w	8006494 <__gnu_unwind_execute+0x60>
 80065d0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80065d4:	d0b9      	beq.n	800654a <__gnu_unwind_execute+0x116>
 80065d6:	e75d      	b.n	8006494 <__gnu_unwind_execute+0x60>
 80065d8:	2300      	movs	r3, #0
 80065da:	f10d 090c 	add.w	r9, sp, #12
 80065de:	220d      	movs	r2, #13
 80065e0:	4619      	mov	r1, r3
 80065e2:	f8cd 9000 	str.w	r9, [sp]
 80065e6:	4630      	mov	r0, r6
 80065e8:	f7ff fb00 	bl	8005bec <_Unwind_VRS_Get>
 80065ec:	4628      	mov	r0, r5
 80065ee:	f7ff fef5 	bl	80063dc <next_unwind_byte>
 80065f2:	0602      	lsls	r2, r0, #24
 80065f4:	f04f 0402 	mov.w	r4, #2
 80065f8:	d50c      	bpl.n	8006614 <__gnu_unwind_execute+0x1e0>
 80065fa:	9b03      	ldr	r3, [sp, #12]
 80065fc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006600:	40a0      	lsls	r0, r4
 8006602:	4403      	add	r3, r0
 8006604:	4628      	mov	r0, r5
 8006606:	9303      	str	r3, [sp, #12]
 8006608:	f7ff fee8 	bl	80063dc <next_unwind_byte>
 800660c:	0603      	lsls	r3, r0, #24
 800660e:	f104 0407 	add.w	r4, r4, #7
 8006612:	d4f2      	bmi.n	80065fa <__gnu_unwind_execute+0x1c6>
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800661a:	fa00 f204 	lsl.w	r2, r0, r4
 800661e:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8006622:	2300      	movs	r3, #0
 8006624:	4414      	add	r4, r2
 8006626:	f8cd 9000 	str.w	r9, [sp]
 800662a:	4619      	mov	r1, r3
 800662c:	220d      	movs	r2, #13
 800662e:	4630      	mov	r0, r6
 8006630:	9403      	str	r4, [sp, #12]
 8006632:	f7ff fb01 	bl	8005c38 <_Unwind_VRS_Set>
 8006636:	e704      	b.n	8006442 <__gnu_unwind_execute+0xe>
 8006638:	4628      	mov	r0, r5
 800663a:	f7ff fecf 	bl	80063dc <next_unwind_byte>
 800663e:	0301      	lsls	r1, r0, #12
 8006640:	f000 000f 	and.w	r0, r0, #15
 8006644:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8006648:	1c42      	adds	r2, r0, #1
 800664a:	2301      	movs	r3, #1
 800664c:	430a      	orrs	r2, r1
 800664e:	e77c      	b.n	800654a <__gnu_unwind_execute+0x116>
 8006650:	4628      	mov	r0, r5
 8006652:	f7ff fec3 	bl	80063dc <next_unwind_byte>
 8006656:	0301      	lsls	r1, r0, #12
 8006658:	f000 000f 	and.w	r0, r0, #15
 800665c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8006660:	1c42      	adds	r2, r0, #1
 8006662:	2303      	movs	r3, #3
 8006664:	430a      	orrs	r2, r1
 8006666:	e770      	b.n	800654a <__gnu_unwind_execute+0x116>
 8006668:	4628      	mov	r0, r5
 800666a:	f7ff feb7 	bl	80063dc <next_unwind_byte>
 800666e:	4602      	mov	r2, r0
 8006670:	2800      	cmp	r0, #0
 8006672:	f43f af0f 	beq.w	8006494 <__gnu_unwind_execute+0x60>
 8006676:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800667a:	f47f af0b 	bne.w	8006494 <__gnu_unwind_execute+0x60>
 800667e:	2104      	movs	r1, #4
 8006680:	4630      	mov	r0, r6
 8006682:	f7ff fcad 	bl	8005fe0 <_Unwind_VRS_Pop>
 8006686:	2800      	cmp	r0, #0
 8006688:	f47f af04 	bne.w	8006494 <__gnu_unwind_execute+0x60>
 800668c:	e6d9      	b.n	8006442 <__gnu_unwind_execute+0xe>
 800668e:	f000 020f 	and.w	r2, r0, #15
 8006692:	3201      	adds	r2, #1
 8006694:	2303      	movs	r3, #3
 8006696:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 800669a:	e756      	b.n	800654a <__gnu_unwind_execute+0x116>
 800669c:	ac03      	add	r4, sp, #12
 800669e:	4643      	mov	r3, r8
 80066a0:	220e      	movs	r2, #14
 80066a2:	4641      	mov	r1, r8
 80066a4:	9400      	str	r4, [sp, #0]
 80066a6:	4630      	mov	r0, r6
 80066a8:	f7ff faa0 	bl	8005bec <_Unwind_VRS_Get>
 80066ac:	9400      	str	r4, [sp, #0]
 80066ae:	4630      	mov	r0, r6
 80066b0:	4643      	mov	r3, r8
 80066b2:	220f      	movs	r2, #15
 80066b4:	4641      	mov	r1, r8
 80066b6:	f7ff fabf 	bl	8005c38 <_Unwind_VRS_Set>
 80066ba:	4640      	mov	r0, r8
 80066bc:	e6eb      	b.n	8006496 <__gnu_unwind_execute+0x62>
 80066be:	4628      	mov	r0, r5
 80066c0:	f7ff fe8c 	bl	80063dc <next_unwind_byte>
 80066c4:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80066c8:	f000 030f 	and.w	r3, r0, #15
 80066cc:	3210      	adds	r2, #16
 80066ce:	3301      	adds	r3, #1
 80066d0:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80066d4:	e6d7      	b.n	8006486 <__gnu_unwind_execute+0x52>
 80066d6:	bf00      	nop

080066d8 <__gnu_unwind_frame>:
 80066d8:	b510      	push	{r4, lr}
 80066da:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80066dc:	b084      	sub	sp, #16
 80066de:	2003      	movs	r0, #3
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	f88d 000c 	strb.w	r0, [sp, #12]
 80066e6:	79dc      	ldrb	r4, [r3, #7]
 80066e8:	0212      	lsls	r2, r2, #8
 80066ea:	3308      	adds	r3, #8
 80066ec:	4608      	mov	r0, r1
 80066ee:	a901      	add	r1, sp, #4
 80066f0:	9201      	str	r2, [sp, #4]
 80066f2:	f88d 400d 	strb.w	r4, [sp, #13]
 80066f6:	9302      	str	r3, [sp, #8]
 80066f8:	f7ff fe9c 	bl	8006434 <__gnu_unwind_execute>
 80066fc:	b004      	add	sp, #16
 80066fe:	bd10      	pop	{r4, pc}

08006700 <_Unwind_GetRegionStart>:
 8006700:	b508      	push	{r3, lr}
 8006702:	f7ff fe95 	bl	8006430 <unwind_UCB_from_context>
 8006706:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8006708:	bd08      	pop	{r3, pc}
 800670a:	bf00      	nop

0800670c <_Unwind_GetLanguageSpecificData>:
 800670c:	b508      	push	{r3, lr}
 800670e:	f7ff fe8f 	bl	8006430 <unwind_UCB_from_context>
 8006712:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006714:	79d8      	ldrb	r0, [r3, #7]
 8006716:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800671a:	3008      	adds	r0, #8
 800671c:	bd08      	pop	{r3, pc}
 800671e:	bf00      	nop

08006720 <_Unwind_GetTextRelBase>:
 8006720:	b508      	push	{r3, lr}
 8006722:	f00a f836 	bl	8010792 <abort>
 8006726:	bf00      	nop

08006728 <_Unwind_GetDataRelBase>:
 8006728:	b508      	push	{r3, lr}
 800672a:	f7ff fff9 	bl	8006720 <_Unwind_GetTextRelBase>
 800672e:	bf00      	nop

08006730 <d_make_comp>:
 8006730:	b470      	push	{r4, r5, r6}
 8006732:	1e4c      	subs	r4, r1, #1
 8006734:	2c4a      	cmp	r4, #74	; 0x4a
 8006736:	d82c      	bhi.n	8006792 <d_make_comp+0x62>
 8006738:	e8df f004 	tbb	[pc, r4]
 800673c:	3c3c3c3c 	.word	0x3c3c3c3c
 8006740:	2b2b2b2b 	.word	0x2b2b2b2b
 8006744:	263c2626 	.word	0x263c2626
 8006748:	26262626 	.word	0x26262626
 800674c:	26262626 	.word	0x26262626
 8006750:	2b262626 	.word	0x2b262626
 8006754:	27272727 	.word	0x27272727
 8006758:	27272727 	.word	0x27272727
 800675c:	2626263c 	.word	0x2626263c
 8006760:	262b2626 	.word	0x262b2626
 8006764:	2b3c3d27 	.word	0x2b3c3d27
 8006768:	3d27273c 	.word	0x3d27273c
 800676c:	26262b2b 	.word	0x26262b2b
 8006770:	3c3c3c3c 	.word	0x3c3c3c3c
 8006774:	3c3c263c 	.word	0x3c3c263c
 8006778:	2b2b3c26 	.word	0x2b2b3c26
 800677c:	2b262626 	.word	0x2b262626
 8006780:	26262b2b 	.word	0x26262b2b
 8006784:	3c26      	.short	0x3c26
 8006786:	3c          	.byte	0x3c
 8006787:	00          	.byte	0x00
 8006788:	b1ca      	cbz	r2, 80067be <d_make_comp+0x8e>
 800678a:	6944      	ldr	r4, [r0, #20]
 800678c:	6985      	ldr	r5, [r0, #24]
 800678e:	42ac      	cmp	r4, r5
 8006790:	db02      	blt.n	8006798 <d_make_comp+0x68>
 8006792:	2000      	movs	r0, #0
 8006794:	bc70      	pop	{r4, r5, r6}
 8006796:	4770      	bx	lr
 8006798:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800679c:	6906      	ldr	r6, [r0, #16]
 800679e:	3401      	adds	r4, #1
 80067a0:	00ad      	lsls	r5, r5, #2
 80067a2:	6144      	str	r4, [r0, #20]
 80067a4:	1974      	adds	r4, r6, r5
 80067a6:	d00c      	beq.n	80067c2 <d_make_comp+0x92>
 80067a8:	5571      	strb	r1, [r6, r5]
 80067aa:	6062      	str	r2, [r4, #4]
 80067ac:	60a3      	str	r3, [r4, #8]
 80067ae:	4620      	mov	r0, r4
 80067b0:	bc70      	pop	{r4, r5, r6}
 80067b2:	4770      	bx	lr
 80067b4:	b11a      	cbz	r2, 80067be <d_make_comp+0x8e>
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1e7      	bne.n	800678a <d_make_comp+0x5a>
 80067ba:	4618      	mov	r0, r3
 80067bc:	e7ea      	b.n	8006794 <d_make_comp+0x64>
 80067be:	4610      	mov	r0, r2
 80067c0:	e7e8      	b.n	8006794 <d_make_comp+0x64>
 80067c2:	4620      	mov	r0, r4
 80067c4:	e7e6      	b.n	8006794 <d_make_comp+0x64>
 80067c6:	bf00      	nop

080067c8 <d_cv_qualifiers>:
 80067c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067cc:	68c3      	ldr	r3, [r0, #12]
 80067ce:	f1b2 0a00 	subs.w	sl, r2, #0
 80067d2:	4604      	mov	r4, r0
 80067d4:	460f      	mov	r7, r1
 80067d6:	781a      	ldrb	r2, [r3, #0]
 80067d8:	bf15      	itete	ne
 80067da:	f04f 081c 	movne.w	r8, #28
 80067de:	f04f 0819 	moveq.w	r8, #25
 80067e2:	f04f 091d 	movne.w	r9, #29
 80067e6:	f04f 091a 	moveq.w	r9, #26
 80067ea:	bf14      	ite	ne
 80067ec:	261e      	movne	r6, #30
 80067ee:	261b      	moveq	r6, #27
 80067f0:	460d      	mov	r5, r1
 80067f2:	e012      	b.n	800681a <d_cv_qualifiers+0x52>
 80067f4:	2a56      	cmp	r2, #86	; 0x56
 80067f6:	d01b      	beq.n	8006830 <d_cv_qualifiers+0x68>
 80067f8:	2a4b      	cmp	r2, #75	; 0x4b
 80067fa:	d122      	bne.n	8006842 <d_cv_qualifiers+0x7a>
 80067fc:	60e1      	str	r1, [r4, #12]
 80067fe:	4631      	mov	r1, r6
 8006800:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006802:	3306      	adds	r3, #6
 8006804:	6323      	str	r3, [r4, #48]	; 0x30
 8006806:	2300      	movs	r3, #0
 8006808:	461a      	mov	r2, r3
 800680a:	4620      	mov	r0, r4
 800680c:	f7ff ff90 	bl	8006730 <d_make_comp>
 8006810:	6028      	str	r0, [r5, #0]
 8006812:	b1a0      	cbz	r0, 800683e <d_cv_qualifiers+0x76>
 8006814:	68e3      	ldr	r3, [r4, #12]
 8006816:	1d05      	adds	r5, r0, #4
 8006818:	781a      	ldrb	r2, [r3, #0]
 800681a:	2a72      	cmp	r2, #114	; 0x72
 800681c:	f103 0101 	add.w	r1, r3, #1
 8006820:	d1e8      	bne.n	80067f4 <d_cv_qualifiers+0x2c>
 8006822:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006824:	3301      	adds	r3, #1
 8006826:	3209      	adds	r2, #9
 8006828:	60e3      	str	r3, [r4, #12]
 800682a:	6322      	str	r2, [r4, #48]	; 0x30
 800682c:	4641      	mov	r1, r8
 800682e:	e7ea      	b.n	8006806 <d_cv_qualifiers+0x3e>
 8006830:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006832:	3301      	adds	r3, #1
 8006834:	3209      	adds	r2, #9
 8006836:	60e3      	str	r3, [r4, #12]
 8006838:	6322      	str	r2, [r4, #48]	; 0x30
 800683a:	4649      	mov	r1, r9
 800683c:	e7e3      	b.n	8006806 <d_cv_qualifiers+0x3e>
 800683e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006842:	f1ba 0f00 	cmp.w	sl, #0
 8006846:	d101      	bne.n	800684c <d_cv_qualifiers+0x84>
 8006848:	2a46      	cmp	r2, #70	; 0x46
 800684a:	d002      	beq.n	8006852 <d_cv_qualifiers+0x8a>
 800684c:	4628      	mov	r0, r5
 800684e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006852:	42bd      	cmp	r5, r7
 8006854:	d0fa      	beq.n	800684c <d_cv_qualifiers+0x84>
 8006856:	201d      	movs	r0, #29
 8006858:	211e      	movs	r1, #30
 800685a:	221c      	movs	r2, #28
 800685c:	e007      	b.n	800686e <d_cv_qualifiers+0xa6>
 800685e:	2b1b      	cmp	r3, #27
 8006860:	d00b      	beq.n	800687a <d_cv_qualifiers+0xb2>
 8006862:	2b19      	cmp	r3, #25
 8006864:	d100      	bne.n	8006868 <d_cv_qualifiers+0xa0>
 8006866:	703a      	strb	r2, [r7, #0]
 8006868:	3704      	adds	r7, #4
 800686a:	42bd      	cmp	r5, r7
 800686c:	d0ee      	beq.n	800684c <d_cv_qualifiers+0x84>
 800686e:	683f      	ldr	r7, [r7, #0]
 8006870:	783b      	ldrb	r3, [r7, #0]
 8006872:	2b1a      	cmp	r3, #26
 8006874:	d1f3      	bne.n	800685e <d_cv_qualifiers+0x96>
 8006876:	7038      	strb	r0, [r7, #0]
 8006878:	e7f6      	b.n	8006868 <d_cv_qualifiers+0xa0>
 800687a:	7039      	strb	r1, [r7, #0]
 800687c:	e7f4      	b.n	8006868 <d_cv_qualifiers+0xa0>
 800687e:	bf00      	nop

08006880 <d_ref_qualifier>:
 8006880:	b410      	push	{r4}
 8006882:	68c3      	ldr	r3, [r0, #12]
 8006884:	460a      	mov	r2, r1
 8006886:	781c      	ldrb	r4, [r3, #0]
 8006888:	2c52      	cmp	r4, #82	; 0x52
 800688a:	d00d      	beq.n	80068a8 <d_ref_qualifier+0x28>
 800688c:	2c4f      	cmp	r4, #79	; 0x4f
 800688e:	d002      	beq.n	8006896 <d_ref_qualifier+0x16>
 8006890:	4608      	mov	r0, r1
 8006892:	bc10      	pop	{r4}
 8006894:	4770      	bx	lr
 8006896:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006898:	2120      	movs	r1, #32
 800689a:	3403      	adds	r4, #3
 800689c:	6304      	str	r4, [r0, #48]	; 0x30
 800689e:	3301      	adds	r3, #1
 80068a0:	60c3      	str	r3, [r0, #12]
 80068a2:	bc10      	pop	{r4}
 80068a4:	2300      	movs	r3, #0
 80068a6:	e743      	b.n	8006730 <d_make_comp>
 80068a8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80068aa:	211f      	movs	r1, #31
 80068ac:	3402      	adds	r4, #2
 80068ae:	6304      	str	r4, [r0, #48]	; 0x30
 80068b0:	e7f5      	b.n	800689e <d_ref_qualifier+0x1e>
 80068b2:	bf00      	nop

080068b4 <d_count_templates_scopes>:
 80068b4:	2a00      	cmp	r2, #0
 80068b6:	d04c      	beq.n	8006952 <d_count_templates_scopes+0x9e>
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	4605      	mov	r5, r0
 80068bc:	460e      	mov	r6, r1
 80068be:	4614      	mov	r4, r2
 80068c0:	7823      	ldrb	r3, [r4, #0]
 80068c2:	3b01      	subs	r3, #1
 80068c4:	2b4a      	cmp	r3, #74	; 0x4a
 80068c6:	d82a      	bhi.n	800691e <d_count_templates_scopes+0x6a>
 80068c8:	e8df f003 	tbb	[pc, r3]
 80068cc:	3e353535 	.word	0x3e353535
 80068d0:	26262929 	.word	0x26262929
 80068d4:	35353535 	.word	0x35353535
 80068d8:	35353535 	.word	0x35353535
 80068dc:	35353535 	.word	0x35353535
 80068e0:	29353535 	.word	0x29353535
 80068e4:	35353535 	.word	0x35353535
 80068e8:	35353535 	.word	0x35353535
 80068ec:	2e2e3535 	.word	0x2e2e3535
 80068f0:	35293535 	.word	0x35293535
 80068f4:	2a353535 	.word	0x2a353535
 80068f8:	35353535 	.word	0x35353535
 80068fc:	35352629 	.word	0x35352629
 8006900:	35353535 	.word	0x35353535
 8006904:	35353535 	.word	0x35353535
 8006908:	29293535 	.word	0x29293535
 800690c:	2a2a2a35 	.word	0x2a2a2a35
 8006910:	3535292a 	.word	0x3535292a
 8006914:	3535      	.short	0x3535
 8006916:	35          	.byte	0x35
 8006917:	00          	.byte	0x00
 8006918:	68a4      	ldr	r4, [r4, #8]
 800691a:	2c00      	cmp	r4, #0
 800691c:	d1d0      	bne.n	80068c0 <d_count_templates_scopes+0xc>
 800691e:	bd70      	pop	{r4, r5, r6, pc}
 8006920:	6864      	ldr	r4, [r4, #4]
 8006922:	2c00      	cmp	r4, #0
 8006924:	d1cc      	bne.n	80068c0 <d_count_templates_scopes+0xc>
 8006926:	e7fa      	b.n	800691e <d_count_templates_scopes+0x6a>
 8006928:	6862      	ldr	r2, [r4, #4]
 800692a:	7813      	ldrb	r3, [r2, #0]
 800692c:	2b05      	cmp	r3, #5
 800692e:	d103      	bne.n	8006938 <d_count_templates_scopes+0x84>
 8006930:	6833      	ldr	r3, [r6, #0]
 8006932:	3301      	adds	r3, #1
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	6862      	ldr	r2, [r4, #4]
 8006938:	4631      	mov	r1, r6
 800693a:	4628      	mov	r0, r5
 800693c:	f7ff ffba 	bl	80068b4 <d_count_templates_scopes>
 8006940:	68a4      	ldr	r4, [r4, #8]
 8006942:	2c00      	cmp	r4, #0
 8006944:	d1bc      	bne.n	80068c0 <d_count_templates_scopes+0xc>
 8006946:	e7ea      	b.n	800691e <d_count_templates_scopes+0x6a>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	3301      	adds	r3, #1
 800694c:	602b      	str	r3, [r5, #0]
 800694e:	6862      	ldr	r2, [r4, #4]
 8006950:	e7f2      	b.n	8006938 <d_count_templates_scopes+0x84>
 8006952:	4770      	bx	lr

08006954 <d_append_buffer>:
 8006954:	b382      	cbz	r2, 80069b8 <d_append_buffer+0x64>
 8006956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800695a:	460d      	mov	r5, r1
 800695c:	4604      	mov	r4, r0
 800695e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8006962:	18af      	adds	r7, r5, r2
 8006964:	f04f 0800 	mov.w	r8, #0
 8006968:	e009      	b.n	800697e <d_append_buffer+0x2a>
 800696a:	460b      	mov	r3, r1
 800696c:	42bd      	cmp	r5, r7
 800696e:	f101 0101 	add.w	r1, r1, #1
 8006972:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006976:	54e6      	strb	r6, [r4, r3]
 8006978:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800697c:	d01a      	beq.n	80069b4 <d_append_buffer+0x60>
 800697e:	29ff      	cmp	r1, #255	; 0xff
 8006980:	f815 6b01 	ldrb.w	r6, [r5], #1
 8006984:	d1f1      	bne.n	800696a <d_append_buffer+0x16>
 8006986:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800698a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800698e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006992:	4620      	mov	r0, r4
 8006994:	4798      	blx	r3
 8006996:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800699a:	2101      	movs	r1, #1
 800699c:	440b      	add	r3, r1
 800699e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80069a2:	42bd      	cmp	r5, r7
 80069a4:	f04f 0300 	mov.w	r3, #0
 80069a8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80069ac:	54e6      	strb	r6, [r4, r3]
 80069ae:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80069b2:	d1e4      	bne.n	800697e <d_append_buffer+0x2a>
 80069b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop

080069bc <d_number.isra.0>:
 80069bc:	b430      	push	{r4, r5}
 80069be:	6803      	ldr	r3, [r0, #0]
 80069c0:	4604      	mov	r4, r0
 80069c2:	781a      	ldrb	r2, [r3, #0]
 80069c4:	2a6e      	cmp	r2, #110	; 0x6e
 80069c6:	d015      	beq.n	80069f4 <d_number.isra.0+0x38>
 80069c8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80069cc:	2909      	cmp	r1, #9
 80069ce:	d81b      	bhi.n	8006a08 <d_number.isra.0+0x4c>
 80069d0:	2500      	movs	r5, #0
 80069d2:	2000      	movs	r0, #0
 80069d4:	3301      	adds	r3, #1
 80069d6:	6023      	str	r3, [r4, #0]
 80069d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80069dc:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 80069e0:	781a      	ldrb	r2, [r3, #0]
 80069e2:	3830      	subs	r0, #48	; 0x30
 80069e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80069e8:	2909      	cmp	r1, #9
 80069ea:	d9f3      	bls.n	80069d4 <d_number.isra.0+0x18>
 80069ec:	b105      	cbz	r5, 80069f0 <d_number.isra.0+0x34>
 80069ee:	4240      	negs	r0, r0
 80069f0:	bc30      	pop	{r4, r5}
 80069f2:	4770      	bx	lr
 80069f4:	1c59      	adds	r1, r3, #1
 80069f6:	6001      	str	r1, [r0, #0]
 80069f8:	785a      	ldrb	r2, [r3, #1]
 80069fa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d802      	bhi.n	8006a08 <d_number.isra.0+0x4c>
 8006a02:	460b      	mov	r3, r1
 8006a04:	2501      	movs	r5, #1
 8006a06:	e7e4      	b.n	80069d2 <d_number.isra.0+0x16>
 8006a08:	2000      	movs	r0, #0
 8006a0a:	e7f1      	b.n	80069f0 <d_number.isra.0+0x34>

08006a0c <d_number_component>:
 8006a0c:	6943      	ldr	r3, [r0, #20]
 8006a0e:	6982      	ldr	r2, [r0, #24]
 8006a10:	4293      	cmp	r3, r2
 8006a12:	da14      	bge.n	8006a3e <d_number_component+0x32>
 8006a14:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006a18:	6901      	ldr	r1, [r0, #16]
 8006a1a:	0092      	lsls	r2, r2, #2
 8006a1c:	b510      	push	{r4, lr}
 8006a1e:	3301      	adds	r3, #1
 8006a20:	188c      	adds	r4, r1, r2
 8006a22:	6143      	str	r3, [r0, #20]
 8006a24:	d008      	beq.n	8006a38 <d_number_component+0x2c>
 8006a26:	2340      	movs	r3, #64	; 0x40
 8006a28:	548b      	strb	r3, [r1, r2]
 8006a2a:	300c      	adds	r0, #12
 8006a2c:	f7ff ffc6 	bl	80069bc <d_number.isra.0>
 8006a30:	4623      	mov	r3, r4
 8006a32:	6060      	str	r0, [r4, #4]
 8006a34:	4618      	mov	r0, r3
 8006a36:	bd10      	pop	{r4, pc}
 8006a38:	4623      	mov	r3, r4
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	bd10      	pop	{r4, pc}
 8006a3e:	2300      	movs	r3, #0
 8006a40:	4618      	mov	r0, r3
 8006a42:	4770      	bx	lr

08006a44 <d_compact_number>:
 8006a44:	b510      	push	{r4, lr}
 8006a46:	68c3      	ldr	r3, [r0, #12]
 8006a48:	4604      	mov	r4, r0
 8006a4a:	781a      	ldrb	r2, [r3, #0]
 8006a4c:	2a5f      	cmp	r2, #95	; 0x5f
 8006a4e:	d00b      	beq.n	8006a68 <d_compact_number+0x24>
 8006a50:	2a6e      	cmp	r2, #110	; 0x6e
 8006a52:	d006      	beq.n	8006a62 <d_compact_number+0x1e>
 8006a54:	300c      	adds	r0, #12
 8006a56:	f7ff ffb1 	bl	80069bc <d_number.isra.0>
 8006a5a:	68e3      	ldr	r3, [r4, #12]
 8006a5c:	781a      	ldrb	r2, [r3, #0]
 8006a5e:	2a5f      	cmp	r2, #95	; 0x5f
 8006a60:	d006      	beq.n	8006a70 <d_compact_number+0x2c>
 8006a62:	f04f 30ff 	mov.w	r0, #4294967295
 8006a66:	bd10      	pop	{r4, pc}
 8006a68:	2000      	movs	r0, #0
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	60e3      	str	r3, [r4, #12]
 8006a6e:	bd10      	pop	{r4, pc}
 8006a70:	3001      	adds	r0, #1
 8006a72:	e7fa      	b.n	8006a6a <d_compact_number+0x26>

08006a74 <d_template_param>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	68c3      	ldr	r3, [r0, #12]
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	2a54      	cmp	r2, #84	; 0x54
 8006a7c:	d001      	beq.n	8006a82 <d_template_param+0xe>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	bd38      	pop	{r3, r4, r5, pc}
 8006a82:	3301      	adds	r3, #1
 8006a84:	60c3      	str	r3, [r0, #12]
 8006a86:	4604      	mov	r4, r0
 8006a88:	f7ff ffdc 	bl	8006a44 <d_compact_number>
 8006a8c:	1e05      	subs	r5, r0, #0
 8006a8e:	dbf6      	blt.n	8006a7e <d_template_param+0xa>
 8006a90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006a92:	6963      	ldr	r3, [r4, #20]
 8006a94:	69a1      	ldr	r1, [r4, #24]
 8006a96:	3201      	adds	r2, #1
 8006a98:	428b      	cmp	r3, r1
 8006a9a:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a9c:	daef      	bge.n	8006a7e <d_template_param+0xa>
 8006a9e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006aa2:	6921      	ldr	r1, [r4, #16]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	0092      	lsls	r2, r2, #2
 8006aa8:	6163      	str	r3, [r4, #20]
 8006aaa:	188b      	adds	r3, r1, r2
 8006aac:	d0e7      	beq.n	8006a7e <d_template_param+0xa>
 8006aae:	2005      	movs	r0, #5
 8006ab0:	5488      	strb	r0, [r1, r2]
 8006ab2:	605d      	str	r5, [r3, #4]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	bd38      	pop	{r3, r4, r5, pc}

08006ab8 <d_source_name>:
 8006ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aba:	4604      	mov	r4, r0
 8006abc:	300c      	adds	r0, #12
 8006abe:	f7ff ff7d 	bl	80069bc <d_number.isra.0>
 8006ac2:	1e06      	subs	r6, r0, #0
 8006ac4:	dd4f      	ble.n	8006b66 <d_source_name+0xae>
 8006ac6:	68e5      	ldr	r5, [r4, #12]
 8006ac8:	6863      	ldr	r3, [r4, #4]
 8006aca:	1b5b      	subs	r3, r3, r5
 8006acc:	429e      	cmp	r6, r3
 8006ace:	dc2c      	bgt.n	8006b2a <d_source_name+0x72>
 8006ad0:	68a2      	ldr	r2, [r4, #8]
 8006ad2:	19ab      	adds	r3, r5, r6
 8006ad4:	0752      	lsls	r2, r2, #29
 8006ad6:	60e3      	str	r3, [r4, #12]
 8006ad8:	d504      	bpl.n	8006ae4 <d_source_name+0x2c>
 8006ada:	5daa      	ldrb	r2, [r5, r6]
 8006adc:	2a24      	cmp	r2, #36	; 0x24
 8006ade:	bf04      	itt	eq
 8006ae0:	3301      	addeq	r3, #1
 8006ae2:	60e3      	streq	r3, [r4, #12]
 8006ae4:	2e09      	cmp	r6, #9
 8006ae6:	dd0c      	ble.n	8006b02 <d_source_name+0x4a>
 8006ae8:	2208      	movs	r2, #8
 8006aea:	4920      	ldr	r1, [pc, #128]	; (8006b6c <d_source_name+0xb4>)
 8006aec:	4628      	mov	r0, r5
 8006aee:	f009 fefd 	bl	80108ec <memcmp>
 8006af2:	b930      	cbnz	r0, 8006b02 <d_source_name+0x4a>
 8006af4:	7a2b      	ldrb	r3, [r5, #8]
 8006af6:	2b2e      	cmp	r3, #46	; 0x2e
 8006af8:	d01a      	beq.n	8006b30 <d_source_name+0x78>
 8006afa:	2b5f      	cmp	r3, #95	; 0x5f
 8006afc:	d018      	beq.n	8006b30 <d_source_name+0x78>
 8006afe:	2b24      	cmp	r3, #36	; 0x24
 8006b00:	d016      	beq.n	8006b30 <d_source_name+0x78>
 8006b02:	6963      	ldr	r3, [r4, #20]
 8006b04:	69a2      	ldr	r2, [r4, #24]
 8006b06:	4293      	cmp	r3, r2
 8006b08:	da0f      	bge.n	8006b2a <d_source_name+0x72>
 8006b0a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006b0e:	6921      	ldr	r1, [r4, #16]
 8006b10:	3301      	adds	r3, #1
 8006b12:	0092      	lsls	r2, r2, #2
 8006b14:	6163      	str	r3, [r4, #20]
 8006b16:	188b      	adds	r3, r1, r2
 8006b18:	d007      	beq.n	8006b2a <d_source_name+0x72>
 8006b1a:	b135      	cbz	r5, 8006b2a <d_source_name+0x72>
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	2700      	movs	r7, #0
 8006b20:	548f      	strb	r7, [r1, r2]
 8006b22:	605d      	str	r5, [r3, #4]
 8006b24:	609e      	str	r6, [r3, #8]
 8006b26:	62e0      	str	r0, [r4, #44]	; 0x2c
 8006b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	62e0      	str	r0, [r4, #44]	; 0x2c
 8006b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b30:	7a6b      	ldrb	r3, [r5, #9]
 8006b32:	2b4e      	cmp	r3, #78	; 0x4e
 8006b34:	d1e5      	bne.n	8006b02 <d_source_name+0x4a>
 8006b36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006b38:	6962      	ldr	r2, [r4, #20]
 8006b3a:	69a1      	ldr	r1, [r4, #24]
 8006b3c:	3316      	adds	r3, #22
 8006b3e:	1b9e      	subs	r6, r3, r6
 8006b40:	428a      	cmp	r2, r1
 8006b42:	6326      	str	r6, [r4, #48]	; 0x30
 8006b44:	daf1      	bge.n	8006b2a <d_source_name+0x72>
 8006b46:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8006b4a:	6921      	ldr	r1, [r4, #16]
 8006b4c:	3201      	adds	r2, #1
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	6162      	str	r2, [r4, #20]
 8006b52:	18ca      	adds	r2, r1, r3
 8006b54:	d0e9      	beq.n	8006b2a <d_source_name+0x72>
 8006b56:	4e06      	ldr	r6, [pc, #24]	; (8006b70 <d_source_name+0xb8>)
 8006b58:	2000      	movs	r0, #0
 8006b5a:	2515      	movs	r5, #21
 8006b5c:	54c8      	strb	r0, [r1, r3]
 8006b5e:	4610      	mov	r0, r2
 8006b60:	6056      	str	r6, [r2, #4]
 8006b62:	6095      	str	r5, [r2, #8]
 8006b64:	e7e2      	b.n	8006b2c <d_source_name+0x74>
 8006b66:	2000      	movs	r0, #0
 8006b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	08012d4c 	.word	0x08012d4c
 8006b70:	08012d58 	.word	0x08012d58

08006b74 <d_abi_tags>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	68c3      	ldr	r3, [r0, #12]
 8006b78:	460d      	mov	r5, r1
 8006b7a:	781a      	ldrb	r2, [r3, #0]
 8006b7c:	2a42      	cmp	r2, #66	; 0x42
 8006b7e:	d110      	bne.n	8006ba2 <d_abi_tags+0x2e>
 8006b80:	4604      	mov	r4, r0
 8006b82:	3301      	adds	r3, #1
 8006b84:	60e3      	str	r3, [r4, #12]
 8006b86:	4620      	mov	r0, r4
 8006b88:	f7ff ff96 	bl	8006ab8 <d_source_name>
 8006b8c:	462a      	mov	r2, r5
 8006b8e:	4603      	mov	r3, r0
 8006b90:	214a      	movs	r1, #74	; 0x4a
 8006b92:	4620      	mov	r0, r4
 8006b94:	f7ff fdcc 	bl	8006730 <d_make_comp>
 8006b98:	68e3      	ldr	r3, [r4, #12]
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	2a42      	cmp	r2, #66	; 0x42
 8006ba0:	d0ef      	beq.n	8006b82 <d_abi_tags+0xe>
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	bd38      	pop	{r3, r4, r5, pc}
 8006ba6:	bf00      	nop

08006ba8 <d_substitution>:
 8006ba8:	68c2      	ldr	r2, [r0, #12]
 8006baa:	7813      	ldrb	r3, [r2, #0]
 8006bac:	2b53      	cmp	r3, #83	; 0x53
 8006bae:	d002      	beq.n	8006bb6 <d_substitution+0xe>
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	4608      	mov	r0, r1
 8006bb4:	4770      	bx	lr
 8006bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bba:	1c53      	adds	r3, r2, #1
 8006bbc:	60c3      	str	r3, [r0, #12]
 8006bbe:	7853      	ldrb	r3, [r2, #1]
 8006bc0:	b18b      	cbz	r3, 8006be6 <d_substitution+0x3e>
 8006bc2:	1c93      	adds	r3, r2, #2
 8006bc4:	60c3      	str	r3, [r0, #12]
 8006bc6:	7854      	ldrb	r4, [r2, #1]
 8006bc8:	2c5f      	cmp	r4, #95	; 0x5f
 8006bca:	d12d      	bne.n	8006c28 <d_substitution+0x80>
 8006bcc:	2300      	movs	r3, #0
 8006bce:	6a02      	ldr	r2, [r0, #32]
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d21c      	bcs.n	8006c0e <d_substitution+0x66>
 8006bd4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8006bd6:	69c1      	ldr	r1, [r0, #28]
 8006bd8:	3201      	adds	r2, #1
 8006bda:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006bde:	6282      	str	r2, [r0, #40]	; 0x28
 8006be0:	4608      	mov	r0, r1
 8006be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006be6:	461c      	mov	r4, r3
 8006be8:	6883      	ldr	r3, [r0, #8]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	bf14      	ite	ne
 8006bf2:	2501      	movne	r5, #1
 8006bf4:	2500      	moveq	r5, #0
 8006bf6:	d00e      	beq.n	8006c16 <d_substitution+0x6e>
 8006bf8:	4b4d      	ldr	r3, [pc, #308]	; (8006d30 <d_substitution+0x188>)
 8006bfa:	2274      	movs	r2, #116	; 0x74
 8006bfc:	f103 01c4 	add.w	r1, r3, #196	; 0xc4
 8006c00:	e000      	b.n	8006c04 <d_substitution+0x5c>
 8006c02:	781a      	ldrb	r2, [r3, #0]
 8006c04:	4294      	cmp	r4, r2
 8006c06:	d038      	beq.n	8006c7a <d_substitution+0xd2>
 8006c08:	331c      	adds	r3, #28
 8006c0a:	428b      	cmp	r3, r1
 8006c0c:	d3f9      	bcc.n	8006c02 <d_substitution+0x5a>
 8006c0e:	2100      	movs	r1, #0
 8006c10:	4608      	mov	r0, r1
 8006c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c16:	2900      	cmp	r1, #0
 8006c18:	d0ee      	beq.n	8006bf8 <d_substitution+0x50>
 8006c1a:	68c3      	ldr	r3, [r0, #12]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	3b43      	subs	r3, #67	; 0x43
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	bf98      	it	ls
 8006c24:	2501      	movls	r5, #1
 8006c26:	e7e7      	b.n	8006bf8 <d_substitution+0x50>
 8006c28:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 8006c2c:	b2eb      	uxtb	r3, r5
 8006c2e:	2b09      	cmp	r3, #9
 8006c30:	d879      	bhi.n	8006d26 <d_substitution+0x17e>
 8006c32:	2100      	movs	r1, #0
 8006c34:	e00d      	b.n	8006c52 <d_substitution+0xaa>
 8006c36:	3b30      	subs	r3, #48	; 0x30
 8006c38:	4299      	cmp	r1, r3
 8006c3a:	d8e8      	bhi.n	8006c0e <d_substitution+0x66>
 8006c3c:	68c2      	ldr	r2, [r0, #12]
 8006c3e:	7814      	ldrb	r4, [r2, #0]
 8006c40:	1c51      	adds	r1, r2, #1
 8006c42:	b11c      	cbz	r4, 8006c4c <d_substitution+0xa4>
 8006c44:	60c1      	str	r1, [r0, #12]
 8006c46:	7814      	ldrb	r4, [r2, #0]
 8006c48:	2c5f      	cmp	r4, #95	; 0x5f
 8006c4a:	d014      	beq.n	8006c76 <d_substitution+0xce>
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 8006c52:	b2ed      	uxtb	r5, r5
 8006c54:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8006c58:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006c5c:	2d09      	cmp	r5, #9
 8006c5e:	b2d2      	uxtb	r2, r2
 8006c60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c64:	d9e7      	bls.n	8006c36 <d_substitution+0x8e>
 8006c66:	2a19      	cmp	r2, #25
 8006c68:	d8d1      	bhi.n	8006c0e <d_substitution+0x66>
 8006c6a:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8006c6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c72:	3b37      	subs	r3, #55	; 0x37
 8006c74:	e7e0      	b.n	8006c38 <d_substitution+0x90>
 8006c76:	3301      	adds	r3, #1
 8006c78:	e7a9      	b.n	8006bce <d_substitution+0x26>
 8006c7a:	695c      	ldr	r4, [r3, #20]
 8006c7c:	2c00      	cmp	r4, #0
 8006c7e:	d049      	beq.n	8006d14 <d_substitution+0x16c>
 8006c80:	6942      	ldr	r2, [r0, #20]
 8006c82:	6981      	ldr	r1, [r0, #24]
 8006c84:	428a      	cmp	r2, r1
 8006c86:	da43      	bge.n	8006d10 <d_substitution+0x168>
 8006c88:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8006c8c:	f8d0 e010 	ldr.w	lr, [r0, #16]
 8006c90:	00b6      	lsls	r6, r6, #2
 8006c92:	3201      	adds	r2, #1
 8006c94:	eb1e 0706 	adds.w	r7, lr, r6
 8006c98:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8006c9c:	6142      	str	r2, [r0, #20]
 8006c9e:	d040      	beq.n	8006d22 <d_substitution+0x17a>
 8006ca0:	f04f 0c18 	mov.w	ip, #24
 8006ca4:	f80e c006 	strb.w	ip, [lr, r6]
 8006ca8:	463e      	mov	r6, r7
 8006caa:	607c      	str	r4, [r7, #4]
 8006cac:	f8c7 8008 	str.w	r8, [r7, #8]
 8006cb0:	62c6      	str	r6, [r0, #44]	; 0x2c
 8006cb2:	b345      	cbz	r5, 8006d06 <d_substitution+0x15e>
 8006cb4:	68de      	ldr	r6, [r3, #12]
 8006cb6:	691c      	ldr	r4, [r3, #16]
 8006cb8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006cba:	4291      	cmp	r1, r2
 8006cbc:	4423      	add	r3, r4
 8006cbe:	6303      	str	r3, [r0, #48]	; 0x30
 8006cc0:	dd24      	ble.n	8006d0c <d_substitution+0x164>
 8006cc2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8006cc6:	6905      	ldr	r5, [r0, #16]
 8006cc8:	0089      	lsls	r1, r1, #2
 8006cca:	3201      	adds	r2, #1
 8006ccc:	186b      	adds	r3, r5, r1
 8006cce:	6142      	str	r2, [r0, #20]
 8006cd0:	d025      	beq.n	8006d1e <d_substitution+0x176>
 8006cd2:	2218      	movs	r2, #24
 8006cd4:	546a      	strb	r2, [r5, r1]
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	605e      	str	r6, [r3, #4]
 8006cda:	609c      	str	r4, [r3, #8]
 8006cdc:	68c3      	ldr	r3, [r0, #12]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	2b42      	cmp	r3, #66	; 0x42
 8006ce2:	f47f af7d 	bne.w	8006be0 <d_substitution+0x38>
 8006ce6:	4604      	mov	r4, r0
 8006ce8:	f7ff ff44 	bl	8006b74 <d_abi_tags>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d08e      	beq.n	8006c0e <d_substitution+0x66>
 8006cf0:	6a23      	ldr	r3, [r4, #32]
 8006cf2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	da10      	bge.n	8006d1a <d_substitution+0x172>
 8006cf8:	69e1      	ldr	r1, [r4, #28]
 8006cfa:	1c5a      	adds	r2, r3, #1
 8006cfc:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8006d00:	4601      	mov	r1, r0
 8006d02:	6222      	str	r2, [r4, #32]
 8006d04:	e76c      	b.n	8006be0 <d_substitution+0x38>
 8006d06:	685e      	ldr	r6, [r3, #4]
 8006d08:	689c      	ldr	r4, [r3, #8]
 8006d0a:	e7d5      	b.n	8006cb8 <d_substitution+0x110>
 8006d0c:	2100      	movs	r1, #0
 8006d0e:	e7e5      	b.n	8006cdc <d_substitution+0x134>
 8006d10:	2600      	movs	r6, #0
 8006d12:	e7cd      	b.n	8006cb0 <d_substitution+0x108>
 8006d14:	6981      	ldr	r1, [r0, #24]
 8006d16:	6942      	ldr	r2, [r0, #20]
 8006d18:	e7cb      	b.n	8006cb2 <d_substitution+0x10a>
 8006d1a:	4601      	mov	r1, r0
 8006d1c:	e760      	b.n	8006be0 <d_substitution+0x38>
 8006d1e:	4619      	mov	r1, r3
 8006d20:	e7dc      	b.n	8006cdc <d_substitution+0x134>
 8006d22:	463e      	mov	r6, r7
 8006d24:	e7c4      	b.n	8006cb0 <d_substitution+0x108>
 8006d26:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006d2a:	2b19      	cmp	r3, #25
 8006d2c:	d981      	bls.n	8006c32 <d_substitution+0x8a>
 8006d2e:	e75b      	b.n	8006be8 <d_substitution+0x40>
 8006d30:	08011db0 	.word	0x08011db0

08006d34 <d_call_offset>:
 8006d34:	b538      	push	{r3, r4, r5, lr}
 8006d36:	4604      	mov	r4, r0
 8006d38:	b929      	cbnz	r1, 8006d46 <d_call_offset+0x12>
 8006d3a:	68c3      	ldr	r3, [r0, #12]
 8006d3c:	781a      	ldrb	r2, [r3, #0]
 8006d3e:	b132      	cbz	r2, 8006d4e <d_call_offset+0x1a>
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	60c2      	str	r2, [r0, #12]
 8006d44:	7819      	ldrb	r1, [r3, #0]
 8006d46:	2968      	cmp	r1, #104	; 0x68
 8006d48:	d019      	beq.n	8006d7e <d_call_offset+0x4a>
 8006d4a:	2976      	cmp	r1, #118	; 0x76
 8006d4c:	d001      	beq.n	8006d52 <d_call_offset+0x1e>
 8006d4e:	2000      	movs	r0, #0
 8006d50:	bd38      	pop	{r3, r4, r5, pc}
 8006d52:	f104 050c 	add.w	r5, r4, #12
 8006d56:	4628      	mov	r0, r5
 8006d58:	f7ff fe30 	bl	80069bc <d_number.isra.0>
 8006d5c:	68e3      	ldr	r3, [r4, #12]
 8006d5e:	781a      	ldrb	r2, [r3, #0]
 8006d60:	2a5f      	cmp	r2, #95	; 0x5f
 8006d62:	d1f4      	bne.n	8006d4e <d_call_offset+0x1a>
 8006d64:	3301      	adds	r3, #1
 8006d66:	60e3      	str	r3, [r4, #12]
 8006d68:	4628      	mov	r0, r5
 8006d6a:	f7ff fe27 	bl	80069bc <d_number.isra.0>
 8006d6e:	68e3      	ldr	r3, [r4, #12]
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	2a5f      	cmp	r2, #95	; 0x5f
 8006d74:	d1eb      	bne.n	8006d4e <d_call_offset+0x1a>
 8006d76:	3301      	adds	r3, #1
 8006d78:	60e3      	str	r3, [r4, #12]
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	bd38      	pop	{r3, r4, r5, pc}
 8006d7e:	f104 000c 	add.w	r0, r4, #12
 8006d82:	f7ff fe1b 	bl	80069bc <d_number.isra.0>
 8006d86:	e7f2      	b.n	8006d6e <d_call_offset+0x3a>

08006d88 <d_lookup_template_argument.isra.6>:
 8006d88:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	b1c3      	cbz	r3, 8006dc2 <d_lookup_template_argument.isra.6+0x3a>
 8006d90:	685a      	ldr	r2, [r3, #4]
 8006d92:	680b      	ldr	r3, [r1, #0]
 8006d94:	6890      	ldr	r0, [r2, #8]
 8006d96:	b170      	cbz	r0, 8006db6 <d_lookup_template_argument.isra.6+0x2e>
 8006d98:	7802      	ldrb	r2, [r0, #0]
 8006d9a:	2a2f      	cmp	r2, #47	; 0x2f
 8006d9c:	d10d      	bne.n	8006dba <d_lookup_template_argument.isra.6+0x32>
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	dc04      	bgt.n	8006dac <d_lookup_template_argument.isra.6+0x24>
 8006da2:	e009      	b.n	8006db8 <d_lookup_template_argument.isra.6+0x30>
 8006da4:	7802      	ldrb	r2, [r0, #0]
 8006da6:	2a2f      	cmp	r2, #47	; 0x2f
 8006da8:	d107      	bne.n	8006dba <d_lookup_template_argument.isra.6+0x32>
 8006daa:	b143      	cbz	r3, 8006dbe <d_lookup_template_argument.isra.6+0x36>
 8006dac:	6880      	ldr	r0, [r0, #8]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d1f7      	bne.n	8006da4 <d_lookup_template_argument.isra.6+0x1c>
 8006db4:	4770      	bx	lr
 8006db6:	4770      	bx	lr
 8006db8:	d001      	beq.n	8006dbe <d_lookup_template_argument.isra.6+0x36>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	4770      	bx	lr
 8006dbe:	6840      	ldr	r0, [r0, #4]
 8006dc0:	4770      	bx	lr
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
 8006dca:	4770      	bx	lr

08006dcc <d_find_pack>:
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	d041      	beq.n	8006e54 <d_find_pack+0x88>
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	7823      	ldrb	r3, [r4, #0]
 8006dd8:	2b4a      	cmp	r3, #74	; 0x4a
 8006dda:	d827      	bhi.n	8006e2c <d_find_pack+0x60>
 8006ddc:	e8df f003 	tbb	[pc, r3]
 8006de0:	2626262e 	.word	0x2626262e
 8006de4:	2b2e3026 	.word	0x2b2e3026
 8006de8:	2626262b 	.word	0x2626262b
 8006dec:	26262626 	.word	0x26262626
 8006df0:	26262626 	.word	0x26262626
 8006df4:	26262626 	.word	0x26262626
 8006df8:	2626262e 	.word	0x2626262e
 8006dfc:	26262626 	.word	0x26262626
 8006e00:	26262626 	.word	0x26262626
 8006e04:	2e262626 	.word	0x2e262626
 8006e08:	26262626 	.word	0x26262626
 8006e0c:	26262626 	.word	0x26262626
 8006e10:	262b2e26 	.word	0x262b2e26
 8006e14:	26262626 	.word	0x26262626
 8006e18:	26262626 	.word	0x26262626
 8006e1c:	2e262626 	.word	0x2e262626
 8006e20:	26262626 	.word	0x26262626
 8006e24:	262e262e 	.word	0x262e262e
 8006e28:	2e26      	.short	0x2e26
 8006e2a:	2e          	.byte	0x2e
 8006e2b:	00          	.byte	0x00
 8006e2c:	6861      	ldr	r1, [r4, #4]
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f7ff ffcc 	bl	8006dcc <d_find_pack>
 8006e34:	b918      	cbnz	r0, 8006e3e <d_find_pack+0x72>
 8006e36:	68a4      	ldr	r4, [r4, #8]
 8006e38:	2c00      	cmp	r4, #0
 8006e3a:	d1cc      	bne.n	8006dd6 <d_find_pack+0xa>
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	1d21      	adds	r1, r4, #4
 8006e42:	4628      	mov	r0, r5
 8006e44:	f7ff ffa0 	bl	8006d88 <d_lookup_template_argument.isra.6>
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d0f7      	beq.n	8006e3c <d_find_pack+0x70>
 8006e4c:	7803      	ldrb	r3, [r0, #0]
 8006e4e:	2b2f      	cmp	r3, #47	; 0x2f
 8006e50:	d1f4      	bne.n	8006e3c <d_find_pack+0x70>
 8006e52:	bd38      	pop	{r3, r4, r5, pc}
 8006e54:	2000      	movs	r0, #0
 8006e56:	4770      	bx	lr

08006e58 <d_growable_string_callback_adapter>:
 8006e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e5a:	6853      	ldr	r3, [r2, #4]
 8006e5c:	6894      	ldr	r4, [r2, #8]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	440b      	add	r3, r1
 8006e62:	42a3      	cmp	r3, r4
 8006e64:	b083      	sub	sp, #12
 8006e66:	4615      	mov	r5, r2
 8006e68:	460e      	mov	r6, r1
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	d813      	bhi.n	8006e96 <d_growable_string_callback_adapter+0x3e>
 8006e6e:	68ec      	ldr	r4, [r5, #12]
 8006e70:	b10c      	cbz	r4, 8006e76 <d_growable_string_callback_adapter+0x1e>
 8006e72:	b003      	add	sp, #12
 8006e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e76:	e895 0009 	ldmia.w	r5, {r0, r3}
 8006e7a:	4632      	mov	r2, r6
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	4418      	add	r0, r3
 8006e80:	f009 fd43 	bl	801090a <memcpy>
 8006e84:	682b      	ldr	r3, [r5, #0]
 8006e86:	686a      	ldr	r2, [r5, #4]
 8006e88:	4433      	add	r3, r6
 8006e8a:	549c      	strb	r4, [r3, r2]
 8006e8c:	686b      	ldr	r3, [r5, #4]
 8006e8e:	441e      	add	r6, r3
 8006e90:	606e      	str	r6, [r5, #4]
 8006e92:	b003      	add	sp, #12
 8006e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e96:	68d2      	ldr	r2, [r2, #12]
 8006e98:	2a00      	cmp	r2, #0
 8006e9a:	d1ea      	bne.n	8006e72 <d_growable_string_callback_adapter+0x1a>
 8006e9c:	b91c      	cbnz	r4, 8006ea6 <d_growable_string_callback_adapter+0x4e>
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	f04f 0402 	mov.w	r4, #2
 8006ea4:	d902      	bls.n	8006eac <d_growable_string_callback_adapter+0x54>
 8006ea6:	0064      	lsls	r4, r4, #1
 8006ea8:	42a3      	cmp	r3, r4
 8006eaa:	d8fc      	bhi.n	8006ea6 <d_growable_string_callback_adapter+0x4e>
 8006eac:	4621      	mov	r1, r4
 8006eae:	6828      	ldr	r0, [r5, #0]
 8006eb0:	f009 fdd6 	bl	8010a60 <realloc>
 8006eb4:	b110      	cbz	r0, 8006ebc <d_growable_string_callback_adapter+0x64>
 8006eb6:	6028      	str	r0, [r5, #0]
 8006eb8:	60ac      	str	r4, [r5, #8]
 8006eba:	e7d8      	b.n	8006e6e <d_growable_string_callback_adapter+0x16>
 8006ebc:	9001      	str	r0, [sp, #4]
 8006ebe:	6828      	ldr	r0, [r5, #0]
 8006ec0:	f009 fd0c 	bl	80108dc <free>
 8006ec4:	9b01      	ldr	r3, [sp, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	602b      	str	r3, [r5, #0]
 8006eca:	606b      	str	r3, [r5, #4]
 8006ecc:	60ab      	str	r3, [r5, #8]
 8006ece:	60ea      	str	r2, [r5, #12]
 8006ed0:	e7cf      	b.n	8006e72 <d_growable_string_callback_adapter+0x1a>
 8006ed2:	bf00      	nop

08006ed4 <d_print_comp_inner>:
 8006ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed8:	4604      	mov	r4, r0
 8006eda:	b095      	sub	sp, #84	; 0x54
 8006edc:	2a00      	cmp	r2, #0
 8006ede:	f000 80c3 	beq.w	8007068 <d_print_comp_inner+0x194>
 8006ee2:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f040 80b6 	bne.w	8007058 <d_print_comp_inner+0x184>
 8006eec:	7813      	ldrb	r3, [r2, #0]
 8006eee:	460f      	mov	r7, r1
 8006ef0:	4615      	mov	r5, r2
 8006ef2:	2b4b      	cmp	r3, #75	; 0x4b
 8006ef4:	f201 81ec 	bhi.w	80082d0 <d_print_comp_inner+0x13fc>
 8006ef8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006efc:	094c096d 	.word	0x094c096d
 8006f00:	08bf094c 	.word	0x08bf094c
 8006f04:	09cd087b 	.word	0x09cd087b
 8006f08:	09e509a2 	.word	0x09e509a2
 8006f0c:	085407c7 	.word	0x085407c7
 8006f10:	0806082d 	.word	0x0806082d
 8006f14:	05d607df 	.word	0x05d607df
 8006f18:	057a05af 	.word	0x057a05af
 8006f1c:	07100553 	.word	0x07100553
 8006f20:	06c206e9 	.word	0x06c206e9
 8006f24:	0674069b 	.word	0x0674069b
 8006f28:	0626064d 	.word	0x0626064d
 8006f2c:	07ad05fd 	.word	0x07ad05fd
 8006f30:	07ad07ad 	.word	0x07ad07ad
 8006f34:	07a807a8 	.word	0x07a807a8
 8006f38:	07a807a8 	.word	0x07a807a8
 8006f3c:	07a807a8 	.word	0x07a807a8
 8006f40:	077607a8 	.word	0x077607a8
 8006f44:	07a80776 	.word	0x07a80776
 8006f48:	073707a8 	.word	0x073707a8
 8006f4c:	04fd07da 	.word	0x04fd07da
 8006f50:	04760491 	.word	0x04760491
 8006f54:	047603d4 	.word	0x047603d4
 8006f58:	03940394 	.word	0x03940394
 8006f5c:	03470371 	.word	0x03470371
 8006f60:	02f90320 	.word	0x02f90320
 8006f64:	02c702f5 	.word	0x02c702f5
 8006f68:	0472004c 	.word	0x0472004c
 8006f6c:	04170512 	.word	0x04170512
 8006f70:	04420417 	.word	0x04420417
 8006f74:	041b0442 	.word	0x041b0442
 8006f78:	02b102be 	.word	0x02b102be
 8006f7c:	0233025a 	.word	0x0233025a
 8006f80:	01d001f7 	.word	0x01d001f7
 8006f84:	09ea01a9 	.word	0x09ea01a9
 8006f88:	028a0183 	.word	0x028a0183
 8006f8c:	0110015c 	.word	0x0110015c
 8006f90:	00bc00e6 	.word	0x00bc00e6
 8006f94:	68ae      	ldr	r6, [r5, #8]
 8006f96:	7833      	ldrb	r3, [r6, #0]
 8006f98:	2b37      	cmp	r3, #55	; 0x37
 8006f9a:	d165      	bne.n	8007068 <d_print_comp_inner+0x194>
 8006f9c:	686a      	ldr	r2, [r5, #4]
 8006f9e:	6853      	ldr	r3, [r2, #4]
 8006fa0:	6819      	ldr	r1, [r3, #0]
 8006fa2:	7848      	ldrb	r0, [r1, #1]
 8006fa4:	2863      	cmp	r0, #99	; 0x63
 8006fa6:	f002 8089 	beq.w	80090bc <d_print_comp_inner+0x21e8>
 8006faa:	7811      	ldrb	r1, [r2, #0]
 8006fac:	2931      	cmp	r1, #49	; 0x31
 8006fae:	f002 815e 	beq.w	800926e <d_print_comp_inner+0x239a>
 8006fb2:	6853      	ldr	r3, [r2, #4]
 8006fb4:	49d1      	ldr	r1, [pc, #836]	; (80072fc <d_print_comp_inner+0x428>)
 8006fb6:	6818      	ldr	r0, [r3, #0]
 8006fb8:	f007 fd12 	bl	800e9e0 <strcmp>
 8006fbc:	6872      	ldr	r2, [r6, #4]
 8006fbe:	b918      	cbnz	r0, 8006fc8 <d_print_comp_inner+0xf4>
 8006fc0:	7813      	ldrb	r3, [r2, #0]
 8006fc2:	2b03      	cmp	r3, #3
 8006fc4:	f002 81ed 	beq.w	80093a2 <d_print_comp_inner+0x24ce>
 8006fc8:	4639      	mov	r1, r7
 8006fca:	4620      	mov	r0, r4
 8006fcc:	f003 fa4c 	bl	800a468 <d_print_subexpr>
 8006fd0:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8006fd4:	49ca      	ldr	r1, [pc, #808]	; (8007300 <d_print_comp_inner+0x42c>)
 8006fd6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006fda:	f8d3 9000 	ldr.w	r9, [r3]
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f007 fcfe 	bl	800e9e0 <strcmp>
 8006fe4:	4606      	mov	r6, r0
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	f041 87ee 	bne.w	8008fc8 <d_print_comp_inner+0x20f4>
 8006fec:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006ff0:	29ff      	cmp	r1, #255	; 0xff
 8006ff2:	f002 827c 	beq.w	80094ee <d_print_comp_inner+0x261a>
 8006ff6:	1c4a      	adds	r2, r1, #1
 8006ff8:	235b      	movs	r3, #91	; 0x5b
 8006ffa:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006ffe:	5463      	strb	r3, [r4, r1]
 8007000:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007004:	68ab      	ldr	r3, [r5, #8]
 8007006:	4639      	mov	r1, r7
 8007008:	689a      	ldr	r2, [r3, #8]
 800700a:	4620      	mov	r0, r4
 800700c:	f002 fb7a 	bl	8009704 <d_print_comp>
 8007010:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007014:	29ff      	cmp	r1, #255	; 0xff
 8007016:	f002 827a 	beq.w	800950e <d_print_comp_inner+0x263a>
 800701a:	235d      	movs	r3, #93	; 0x5d
 800701c:	1c4a      	adds	r2, r1, #1
 800701e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007022:	5463      	strb	r3, [r4, r1]
 8007024:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007028:	686b      	ldr	r3, [r5, #4]
 800702a:	781a      	ldrb	r2, [r3, #0]
 800702c:	2a31      	cmp	r2, #49	; 0x31
 800702e:	d113      	bne.n	8007058 <d_print_comp_inner+0x184>
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	2a01      	cmp	r2, #1
 8007036:	d10f      	bne.n	8007058 <d_print_comp_inner+0x184>
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	2b3e      	cmp	r3, #62	; 0x3e
 800703e:	d10b      	bne.n	8007058 <d_print_comp_inner+0x184>
 8007040:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007044:	29ff      	cmp	r1, #255	; 0xff
 8007046:	f002 8323 	beq.w	8009690 <d_print_comp_inner+0x27bc>
 800704a:	2329      	movs	r3, #41	; 0x29
 800704c:	1c4a      	adds	r2, r1, #1
 800704e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007052:	5463      	strb	r3, [r4, r1]
 8007054:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007058:	b015      	add	sp, #84	; 0x54
 800705a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705e:	f1b8 0f00 	cmp.w	r8, #0
 8007062:	d001      	beq.n	8007068 <d_print_comp_inner+0x194>
 8007064:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8007068:	2301      	movs	r3, #1
 800706a:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800706e:	b015      	add	sp, #84	; 0x54
 8007070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007074:	4ea3      	ldr	r6, [pc, #652]	; (8007304 <d_print_comp_inner+0x430>)
 8007076:	686a      	ldr	r2, [r5, #4]
 8007078:	f002 fb44 	bl	8009704 <d_print_comp>
 800707c:	f106 0a08 	add.w	sl, r6, #8
 8007080:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007084:	f04f 0900 	mov.w	r9, #0
 8007088:	e00a      	b.n	80070a0 <d_print_comp_inner+0x1cc>
 800708a:	460b      	mov	r3, r1
 800708c:	3101      	adds	r1, #1
 800708e:	45b2      	cmp	sl, r6
 8007090:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007094:	f804 8003 	strb.w	r8, [r4, r3]
 8007098:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800709c:	f001 8299 	beq.w	80085d2 <d_print_comp_inner+0x16fe>
 80070a0:	29ff      	cmp	r1, #255	; 0xff
 80070a2:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80070a6:	d1f0      	bne.n	800708a <d_print_comp_inner+0x1b6>
 80070a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80070ac:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80070b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80070b4:	4620      	mov	r0, r4
 80070b6:	4798      	blx	r3
 80070b8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80070bc:	2101      	movs	r1, #1
 80070be:	440b      	add	r3, r1
 80070c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80070c4:	2300      	movs	r3, #0
 80070c6:	e7e2      	b.n	800708e <d_print_comp_inner+0x1ba>
 80070c8:	4e8f      	ldr	r6, [pc, #572]	; (8007308 <d_print_comp_inner+0x434>)
 80070ca:	686a      	ldr	r2, [r5, #4]
 80070cc:	f002 fb1a 	bl	8009704 <d_print_comp>
 80070d0:	f106 0a05 	add.w	sl, r6, #5
 80070d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80070d8:	f04f 0900 	mov.w	r9, #0
 80070dc:	e00a      	b.n	80070f4 <d_print_comp_inner+0x220>
 80070de:	460b      	mov	r3, r1
 80070e0:	3101      	adds	r1, #1
 80070e2:	45b2      	cmp	sl, r6
 80070e4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80070e8:	f804 8003 	strb.w	r8, [r4, r3]
 80070ec:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80070f0:	f001 8248 	beq.w	8008584 <d_print_comp_inner+0x16b0>
 80070f4:	29ff      	cmp	r1, #255	; 0xff
 80070f6:	f816 8b01 	ldrb.w	r8, [r6], #1
 80070fa:	d1f0      	bne.n	80070de <d_print_comp_inner+0x20a>
 80070fc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007100:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007104:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007108:	4620      	mov	r0, r4
 800710a:	4798      	blx	r3
 800710c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007110:	2101      	movs	r1, #1
 8007112:	440b      	add	r3, r1
 8007114:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007118:	2300      	movs	r3, #0
 800711a:	e7e2      	b.n	80070e2 <d_print_comp_inner+0x20e>
 800711c:	6869      	ldr	r1, [r5, #4]
 800711e:	f7ff fe55 	bl	8006dcc <d_find_pack>
 8007122:	f04f 0900 	mov.w	r9, #0
 8007126:	2800      	cmp	r0, #0
 8007128:	f002 8149 	beq.w	80093be <d_print_comp_inner+0x24ea>
 800712c:	7803      	ldrb	r3, [r0, #0]
 800712e:	2b2f      	cmp	r3, #47	; 0x2f
 8007130:	f041 8315 	bne.w	800875e <d_print_comp_inner+0x188a>
 8007134:	6843      	ldr	r3, [r0, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	f001 8311 	beq.w	800875e <d_print_comp_inner+0x188a>
 800713c:	6880      	ldr	r0, [r0, #8]
 800713e:	f109 0901 	add.w	r9, r9, #1
 8007142:	2800      	cmp	r0, #0
 8007144:	d1f2      	bne.n	800712c <d_print_comp_inner+0x258>
 8007146:	686b      	ldr	r3, [r5, #4]
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	f04f 0b00 	mov.w	fp, #0
 800714e:	46da      	mov	sl, fp
 8007150:	f109 33ff 	add.w	r3, r9, #4294967295
 8007154:	9301      	str	r3, [sp, #4]
 8007156:	f8c4 b11c 	str.w	fp, [r4, #284]	; 0x11c
 800715a:	9a00      	ldr	r2, [sp, #0]
 800715c:	4639      	mov	r1, r7
 800715e:	4620      	mov	r0, r4
 8007160:	f002 fad0 	bl	8009704 <d_print_comp>
 8007164:	9b01      	ldr	r3, [sp, #4]
 8007166:	455b      	cmp	r3, fp
 8007168:	f341 80b7 	ble.w	80082da <d_print_comp_inner+0x1406>
 800716c:	4d67      	ldr	r5, [pc, #412]	; (800730c <d_print_comp_inner+0x438>)
 800716e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007172:	f105 0802 	add.w	r8, r5, #2
 8007176:	e009      	b.n	800718c <d_print_comp_inner+0x2b8>
 8007178:	460b      	mov	r3, r1
 800717a:	3101      	adds	r1, #1
 800717c:	45a8      	cmp	r8, r5
 800717e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007182:	54e6      	strb	r6, [r4, r3]
 8007184:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007188:	f001 80a7 	beq.w	80082da <d_print_comp_inner+0x1406>
 800718c:	29ff      	cmp	r1, #255	; 0xff
 800718e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007192:	d1f1      	bne.n	8007178 <d_print_comp_inner+0x2a4>
 8007194:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007198:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 800719c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80071a0:	4620      	mov	r0, r4
 80071a2:	4798      	blx	r3
 80071a4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80071a8:	2101      	movs	r1, #1
 80071aa:	440b      	add	r3, r1
 80071ac:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80071b0:	2300      	movs	r3, #0
 80071b2:	e7e3      	b.n	800717c <d_print_comp_inner+0x2a8>
 80071b4:	4e56      	ldr	r6, [pc, #344]	; (8007310 <d_print_comp_inner+0x43c>)
 80071b6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80071ba:	f106 0a1a 	add.w	sl, r6, #26
 80071be:	f04f 0900 	mov.w	r9, #0
 80071c2:	e00a      	b.n	80071da <d_print_comp_inner+0x306>
 80071c4:	460b      	mov	r3, r1
 80071c6:	3101      	adds	r1, #1
 80071c8:	45b2      	cmp	sl, r6
 80071ca:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80071ce:	f804 8003 	strb.w	r8, [r4, r3]
 80071d2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80071d6:	f001 81e8 	beq.w	80085aa <d_print_comp_inner+0x16d6>
 80071da:	29ff      	cmp	r1, #255	; 0xff
 80071dc:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80071e0:	d1f0      	bne.n	80071c4 <d_print_comp_inner+0x2f0>
 80071e2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80071e6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80071ea:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80071ee:	4620      	mov	r0, r4
 80071f0:	4798      	blx	r3
 80071f2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80071f6:	2101      	movs	r1, #1
 80071f8:	440b      	add	r3, r1
 80071fa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80071fe:	2300      	movs	r3, #0
 8007200:	e7e2      	b.n	80071c8 <d_print_comp_inner+0x2f4>
 8007202:	4e44      	ldr	r6, [pc, #272]	; (8007314 <d_print_comp_inner+0x440>)
 8007204:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007208:	f106 090e 	add.w	r9, r6, #14
 800720c:	f04f 0800 	mov.w	r8, #0
 8007210:	e009      	b.n	8007226 <d_print_comp_inner+0x352>
 8007212:	460b      	mov	r3, r1
 8007214:	3101      	adds	r1, #1
 8007216:	45b1      	cmp	r9, r6
 8007218:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800721c:	54e7      	strb	r7, [r4, r3]
 800721e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8007222:	f001 80b1 	beq.w	8008388 <d_print_comp_inner+0x14b4>
 8007226:	29ff      	cmp	r1, #255	; 0xff
 8007228:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800722c:	d1f1      	bne.n	8007212 <d_print_comp_inner+0x33e>
 800722e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007232:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8007236:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800723a:	4620      	mov	r0, r4
 800723c:	4798      	blx	r3
 800723e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007242:	2101      	movs	r1, #1
 8007244:	440b      	add	r3, r1
 8007246:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800724a:	2300      	movs	r3, #0
 800724c:	e7e3      	b.n	8007216 <d_print_comp_inner+0x342>
 800724e:	4e32      	ldr	r6, [pc, #200]	; (8007318 <d_print_comp_inner+0x444>)
 8007250:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007254:	f106 0a08 	add.w	sl, r6, #8
 8007258:	f04f 0900 	mov.w	r9, #0
 800725c:	e00a      	b.n	8007274 <d_print_comp_inner+0x3a0>
 800725e:	460b      	mov	r3, r1
 8007260:	3101      	adds	r1, #1
 8007262:	45b2      	cmp	sl, r6
 8007264:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007268:	f804 8003 	strb.w	r8, [r4, r3]
 800726c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007270:	f001 80c6 	beq.w	8008400 <d_print_comp_inner+0x152c>
 8007274:	29ff      	cmp	r1, #255	; 0xff
 8007276:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800727a:	d1f0      	bne.n	800725e <d_print_comp_inner+0x38a>
 800727c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007280:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007284:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007288:	4620      	mov	r0, r4
 800728a:	4798      	blx	r3
 800728c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007290:	2101      	movs	r1, #1
 8007292:	440b      	add	r3, r1
 8007294:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007298:	2300      	movs	r3, #0
 800729a:	e7e2      	b.n	8007262 <d_print_comp_inner+0x38e>
 800729c:	4e1f      	ldr	r6, [pc, #124]	; (800731c <d_print_comp_inner+0x448>)
 800729e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80072a2:	f106 0a1c 	add.w	sl, r6, #28
 80072a6:	f04f 0900 	mov.w	r9, #0
 80072aa:	e00a      	b.n	80072c2 <d_print_comp_inner+0x3ee>
 80072ac:	460b      	mov	r3, r1
 80072ae:	3101      	adds	r1, #1
 80072b0:	45b2      	cmp	sl, r6
 80072b2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80072b6:	f804 8003 	strb.w	r8, [r4, r3]
 80072ba:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80072be:	f001 805c 	beq.w	800837a <d_print_comp_inner+0x14a6>
 80072c2:	29ff      	cmp	r1, #255	; 0xff
 80072c4:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80072c8:	d1f0      	bne.n	80072ac <d_print_comp_inner+0x3d8>
 80072ca:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80072ce:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80072d2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80072d6:	4620      	mov	r0, r4
 80072d8:	4798      	blx	r3
 80072da:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80072de:	2101      	movs	r1, #1
 80072e0:	440b      	add	r3, r1
 80072e2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80072e6:	2300      	movs	r3, #0
 80072e8:	e7e2      	b.n	80072b0 <d_print_comp_inner+0x3dc>
 80072ea:	4e0d      	ldr	r6, [pc, #52]	; (8007320 <d_print_comp_inner+0x44c>)
 80072ec:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80072f0:	f106 0a1d 	add.w	sl, r6, #29
 80072f4:	f04f 0900 	mov.w	r9, #0
 80072f8:	e01f      	b.n	800733a <d_print_comp_inner+0x466>
 80072fa:	bf00      	nop
 80072fc:	08012f28 	.word	0x08012f28
 8007300:	08012f2c 	.word	0x08012f2c
 8007304:	08012feb 	.word	0x08012feb
 8007308:	08012d70 	.word	0x08012d70
 800730c:	08012f00 	.word	0x08012f00
 8007310:	08012ecb 	.word	0x08012ecb
 8007314:	08012fdb 	.word	0x08012fdb
 8007318:	08012fcb 	.word	0x08012fcb
 800731c:	08012fab 	.word	0x08012fab
 8007320:	08012f8b 	.word	0x08012f8b
 8007324:	460b      	mov	r3, r1
 8007326:	3101      	adds	r1, #1
 8007328:	45b2      	cmp	sl, r6
 800732a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800732e:	f804 8003 	strb.w	r8, [r4, r3]
 8007332:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007336:	f001 80db 	beq.w	80084f0 <d_print_comp_inner+0x161c>
 800733a:	29ff      	cmp	r1, #255	; 0xff
 800733c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007340:	d1f0      	bne.n	8007324 <d_print_comp_inner+0x450>
 8007342:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007346:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800734a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800734e:	4620      	mov	r0, r4
 8007350:	4798      	blx	r3
 8007352:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007356:	2101      	movs	r1, #1
 8007358:	440b      	add	r3, r1
 800735a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800735e:	2300      	movs	r3, #0
 8007360:	e7e2      	b.n	8007328 <d_print_comp_inner+0x454>
 8007362:	4eca      	ldr	r6, [pc, #808]	; (800768c <d_print_comp_inner+0x7b8>)
 8007364:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007368:	f106 0a0a 	add.w	sl, r6, #10
 800736c:	f04f 0900 	mov.w	r9, #0
 8007370:	e00a      	b.n	8007388 <d_print_comp_inner+0x4b4>
 8007372:	460b      	mov	r3, r1
 8007374:	3101      	adds	r1, #1
 8007376:	45b2      	cmp	sl, r6
 8007378:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800737c:	f804 8003 	strb.w	r8, [r4, r3]
 8007380:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007384:	f000 87e6 	beq.w	8008354 <d_print_comp_inner+0x1480>
 8007388:	29ff      	cmp	r1, #255	; 0xff
 800738a:	f816 8b01 	ldrb.w	r8, [r6], #1
 800738e:	d1f0      	bne.n	8007372 <d_print_comp_inner+0x49e>
 8007390:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007394:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007398:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800739c:	4620      	mov	r0, r4
 800739e:	4798      	blx	r3
 80073a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80073a4:	2101      	movs	r1, #1
 80073a6:	440b      	add	r3, r1
 80073a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80073ac:	2300      	movs	r3, #0
 80073ae:	e7e2      	b.n	8007376 <d_print_comp_inner+0x4a2>
 80073b0:	686a      	ldr	r2, [r5, #4]
 80073b2:	a804      	add	r0, sp, #16
 80073b4:	49b6      	ldr	r1, [pc, #728]	; (8007690 <d_print_comp_inner+0x7bc>)
 80073b6:	f009 fc3b 	bl	8010c30 <siprintf>
 80073ba:	a804      	add	r0, sp, #16
 80073bc:	f007 fb1a 	bl	800e9f4 <strlen>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	f43f ae49 	beq.w	8007058 <d_print_comp_inner+0x184>
 80073c6:	ad04      	add	r5, sp, #16
 80073c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80073cc:	182f      	adds	r7, r5, r0
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	e009      	b.n	80073e8 <d_print_comp_inner+0x514>
 80073d4:	460b      	mov	r3, r1
 80073d6:	3101      	adds	r1, #1
 80073d8:	42af      	cmp	r7, r5
 80073da:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80073de:	54e6      	strb	r6, [r4, r3]
 80073e0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80073e4:	f43f ae38 	beq.w	8007058 <d_print_comp_inner+0x184>
 80073e8:	29ff      	cmp	r1, #255	; 0xff
 80073ea:	f815 6b01 	ldrb.w	r6, [r5], #1
 80073ee:	d1f1      	bne.n	80073d4 <d_print_comp_inner+0x500>
 80073f0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80073f4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80073f8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80073fc:	4620      	mov	r0, r4
 80073fe:	4798      	blx	r3
 8007400:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007404:	2101      	movs	r1, #1
 8007406:	440b      	add	r3, r1
 8007408:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800740c:	2300      	movs	r3, #0
 800740e:	e7e3      	b.n	80073d8 <d_print_comp_inner+0x504>
 8007410:	4ea0      	ldr	r6, [pc, #640]	; (8007694 <d_print_comp_inner+0x7c0>)
 8007412:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007416:	f106 0a16 	add.w	sl, r6, #22
 800741a:	f04f 0900 	mov.w	r9, #0
 800741e:	e00a      	b.n	8007436 <d_print_comp_inner+0x562>
 8007420:	460b      	mov	r3, r1
 8007422:	3101      	adds	r1, #1
 8007424:	45b2      	cmp	sl, r6
 8007426:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800742a:	f804 8003 	strb.w	r8, [r4, r3]
 800742e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007432:	f001 8056 	beq.w	80084e2 <d_print_comp_inner+0x160e>
 8007436:	29ff      	cmp	r1, #255	; 0xff
 8007438:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800743c:	d1f0      	bne.n	8007420 <d_print_comp_inner+0x54c>
 800743e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007442:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007446:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800744a:	4620      	mov	r0, r4
 800744c:	4798      	blx	r3
 800744e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007452:	2101      	movs	r1, #1
 8007454:	440b      	add	r3, r1
 8007456:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800745a:	2300      	movs	r3, #0
 800745c:	e7e2      	b.n	8007424 <d_print_comp_inner+0x550>
 800745e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007462:	792d      	ldrb	r5, [r5, #4]
 8007464:	29ff      	cmp	r1, #255	; 0xff
 8007466:	f001 846d 	beq.w	8008d44 <d_print_comp_inner+0x1e70>
 800746a:	1c4b      	adds	r3, r1, #1
 800746c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8007470:	5465      	strb	r5, [r4, r1]
 8007472:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8007476:	e5ef      	b.n	8007058 <d_print_comp_inner+0x184>
 8007478:	686a      	ldr	r2, [r5, #4]
 800747a:	f002 f943 	bl	8009704 <d_print_comp>
 800747e:	68aa      	ldr	r2, [r5, #8]
 8007480:	4639      	mov	r1, r7
 8007482:	4620      	mov	r0, r4
 8007484:	f002 f93e 	bl	8009704 <d_print_comp>
 8007488:	e5e6      	b.n	8007058 <d_print_comp_inner+0x184>
 800748a:	686e      	ldr	r6, [r5, #4]
 800748c:	68ad      	ldr	r5, [r5, #8]
 800748e:	7833      	ldrb	r3, [r6, #0]
 8007490:	2b31      	cmp	r3, #49	; 0x31
 8007492:	f001 82b9 	beq.w	8008a08 <d_print_comp_inner+0x1b34>
 8007496:	2b33      	cmp	r3, #51	; 0x33
 8007498:	f041 83fc 	bne.w	8008c94 <d_print_comp_inner+0x1dc0>
 800749c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80074a0:	2bff      	cmp	r3, #255	; 0xff
 80074a2:	f001 872f 	beq.w	8009304 <d_print_comp_inner+0x2430>
 80074a6:	1c59      	adds	r1, r3, #1
 80074a8:	f04f 0e28 	mov.w	lr, #40	; 0x28
 80074ac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80074b0:	1d32      	adds	r2, r6, #4
 80074b2:	4639      	mov	r1, r7
 80074b4:	f804 e003 	strb.w	lr, [r4, r3]
 80074b8:	4620      	mov	r0, r4
 80074ba:	f884 e104 	strb.w	lr, [r4, #260]	; 0x104
 80074be:	f002 fec1 	bl	800a244 <d_print_cast.isra.12>
 80074c2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80074c6:	29ff      	cmp	r1, #255	; 0xff
 80074c8:	f001 870b 	beq.w	80092e2 <d_print_comp_inner+0x240e>
 80074cc:	2329      	movs	r3, #41	; 0x29
 80074ce:	1c4a      	adds	r2, r1, #1
 80074d0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80074d4:	5463      	strb	r3, [r4, r1]
 80074d6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80074da:	462a      	mov	r2, r5
 80074dc:	4639      	mov	r1, r7
 80074de:	4620      	mov	r0, r4
 80074e0:	f002 ffc2 	bl	800a468 <d_print_subexpr>
 80074e4:	e5b8      	b.n	8007058 <d_print_comp_inner+0x184>
 80074e6:	686a      	ldr	r2, [r5, #4]
 80074e8:	f002 ff80 	bl	800a3ec <d_print_expr_op>
 80074ec:	e5b4      	b.n	8007058 <d_print_comp_inner+0x184>
 80074ee:	4e6a      	ldr	r6, [pc, #424]	; (8007698 <d_print_comp_inner+0x7c4>)
 80074f0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80074f4:	f106 0a09 	add.w	sl, r6, #9
 80074f8:	f04f 0900 	mov.w	r9, #0
 80074fc:	e00a      	b.n	8007514 <d_print_comp_inner+0x640>
 80074fe:	460b      	mov	r3, r1
 8007500:	3101      	adds	r1, #1
 8007502:	45b2      	cmp	sl, r6
 8007504:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007508:	f804 8003 	strb.w	r8, [r4, r3]
 800750c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007510:	f001 8031 	beq.w	8008576 <d_print_comp_inner+0x16a2>
 8007514:	29ff      	cmp	r1, #255	; 0xff
 8007516:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800751a:	d1f0      	bne.n	80074fe <d_print_comp_inner+0x62a>
 800751c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007520:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007524:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007528:	4620      	mov	r0, r4
 800752a:	4798      	blx	r3
 800752c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007530:	2101      	movs	r1, #1
 8007532:	440b      	add	r3, r1
 8007534:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007538:	2300      	movs	r3, #0
 800753a:	e7e2      	b.n	8007502 <d_print_comp_inner+0x62e>
 800753c:	4e56      	ldr	r6, [pc, #344]	; (8007698 <d_print_comp_inner+0x7c4>)
 800753e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007542:	f106 0a09 	add.w	sl, r6, #9
 8007546:	f04f 0900 	mov.w	r9, #0
 800754a:	e00a      	b.n	8007562 <d_print_comp_inner+0x68e>
 800754c:	460b      	mov	r3, r1
 800754e:	3101      	adds	r1, #1
 8007550:	45b2      	cmp	sl, r6
 8007552:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007556:	f804 8003 	strb.w	r8, [r4, r3]
 800755a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800755e:	f001 8031 	beq.w	80085c4 <d_print_comp_inner+0x16f0>
 8007562:	29ff      	cmp	r1, #255	; 0xff
 8007564:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007568:	d1f0      	bne.n	800754c <d_print_comp_inner+0x678>
 800756a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800756e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007572:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007576:	4620      	mov	r0, r4
 8007578:	4798      	blx	r3
 800757a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800757e:	2101      	movs	r1, #1
 8007580:	440b      	add	r3, r1
 8007582:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007586:	2300      	movs	r3, #0
 8007588:	e7e2      	b.n	8007550 <d_print_comp_inner+0x67c>
 800758a:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800758e:	4d43      	ldr	r5, [pc, #268]	; (800769c <d_print_comp_inner+0x7c8>)
 8007590:	f8da 7008 	ldr.w	r7, [sl, #8]
 8007594:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007598:	f105 0808 	add.w	r8, r5, #8
 800759c:	f04f 0900 	mov.w	r9, #0
 80075a0:	e009      	b.n	80075b6 <d_print_comp_inner+0x6e2>
 80075a2:	460b      	mov	r3, r1
 80075a4:	3101      	adds	r1, #1
 80075a6:	45a8      	cmp	r8, r5
 80075a8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80075ac:	54e6      	strb	r6, [r4, r3]
 80075ae:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80075b2:	f000 8756 	beq.w	8008462 <d_print_comp_inner+0x158e>
 80075b6:	29ff      	cmp	r1, #255	; 0xff
 80075b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80075bc:	d1f1      	bne.n	80075a2 <d_print_comp_inner+0x6ce>
 80075be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80075c2:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80075c6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80075ca:	4620      	mov	r0, r4
 80075cc:	4798      	blx	r3
 80075ce:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80075d2:	2101      	movs	r1, #1
 80075d4:	440b      	add	r3, r1
 80075d6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80075da:	2300      	movs	r3, #0
 80075dc:	e7e3      	b.n	80075a6 <d_print_comp_inner+0x6d2>
 80075de:	686a      	ldr	r2, [r5, #4]
 80075e0:	68ae      	ldr	r6, [r5, #8]
 80075e2:	b10a      	cbz	r2, 80075e8 <d_print_comp_inner+0x714>
 80075e4:	f002 f88e 	bl	8009704 <d_print_comp>
 80075e8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80075ec:	2bff      	cmp	r3, #255	; 0xff
 80075ee:	f001 8484 	beq.w	8008efa <d_print_comp_inner+0x2026>
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	257b      	movs	r5, #123	; 0x7b
 80075f6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80075fa:	4639      	mov	r1, r7
 80075fc:	54e5      	strb	r5, [r4, r3]
 80075fe:	4632      	mov	r2, r6
 8007600:	4620      	mov	r0, r4
 8007602:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8007606:	f002 f87d 	bl	8009704 <d_print_comp>
 800760a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800760e:	29ff      	cmp	r1, #255	; 0xff
 8007610:	f001 8367 	beq.w	8008ce2 <d_print_comp_inner+0x1e0e>
 8007614:	1c4a      	adds	r2, r1, #1
 8007616:	237d      	movs	r3, #125	; 0x7d
 8007618:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800761c:	5463      	strb	r3, [r4, r1]
 800761e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007622:	e519      	b.n	8007058 <d_print_comp_inner+0x184>
 8007624:	686a      	ldr	r2, [r5, #4]
 8007626:	b10a      	cbz	r2, 800762c <d_print_comp_inner+0x758>
 8007628:	f002 f86c 	bl	8009704 <d_print_comp>
 800762c:	68ab      	ldr	r3, [r5, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	f43f ad12 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007634:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 8007638:	2efd      	cmp	r6, #253	; 0xfd
 800763a:	f201 830b 	bhi.w	8008c54 <d_print_comp_inner+0x1d80>
 800763e:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80076a0 <d_print_comp_inner+0x7cc>
 8007642:	f04f 0a00 	mov.w	sl, #0
 8007646:	f108 0b02 	add.w	fp, r8, #2
 800764a:	4631      	mov	r1, r6
 800764c:	e009      	b.n	8007662 <d_print_comp_inner+0x78e>
 800764e:	460b      	mov	r3, r1
 8007650:	3101      	adds	r1, #1
 8007652:	45c3      	cmp	fp, r8
 8007654:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007658:	54e6      	strb	r6, [r4, r3]
 800765a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800765e:	f001 8060 	beq.w	8008722 <d_print_comp_inner+0x184e>
 8007662:	29ff      	cmp	r1, #255	; 0xff
 8007664:	f818 6b01 	ldrb.w	r6, [r8], #1
 8007668:	d1f1      	bne.n	800764e <d_print_comp_inner+0x77a>
 800766a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800766e:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8007672:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007676:	4620      	mov	r0, r4
 8007678:	4798      	blx	r3
 800767a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800767e:	2101      	movs	r1, #1
 8007680:	440b      	add	r3, r1
 8007682:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007686:	2300      	movs	r3, #0
 8007688:	e7e3      	b.n	8007652 <d_print_comp_inner+0x77e>
 800768a:	bf00      	nop
 800768c:	08012f6c 	.word	0x08012f6c
 8007690:	08012d8c 	.word	0x08012d8c
 8007694:	08012ecf 	.word	0x08012ecf
 8007698:	08012f0f 	.word	0x08012f0f
 800769c:	08012f03 	.word	0x08012f03
 80076a0:	08012f00 	.word	0x08012f00
 80076a4:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f041 8186 	bne.w	80089ba <d_print_comp_inner+0x1ae6>
 80076ae:	686a      	ldr	r2, [r5, #4]
 80076b0:	4bd3      	ldr	r3, [pc, #844]	; (8007a00 <d_print_comp_inner+0xb2c>)
 80076b2:	6851      	ldr	r1, [r2, #4]
 80076b4:	4299      	cmp	r1, r3
 80076b6:	f001 817c 	beq.w	80089b2 <d_print_comp_inner+0x1ade>
 80076ba:	4639      	mov	r1, r7
 80076bc:	4620      	mov	r0, r4
 80076be:	f002 f821 	bl	8009704 <d_print_comp>
 80076c2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80076c6:	2bff      	cmp	r3, #255	; 0xff
 80076c8:	f001 85be 	beq.w	8009248 <d_print_comp_inner+0x2374>
 80076cc:	1c59      	adds	r1, r3, #1
 80076ce:	2220      	movs	r2, #32
 80076d0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80076d4:	54e2      	strb	r2, [r4, r3]
 80076d6:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80076da:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f001 8100 	beq.w	80088e4 <d_print_comp_inner+0x1a10>
 80076e4:	4dc7      	ldr	r5, [pc, #796]	; (8007a04 <d_print_comp_inner+0xb30>)
 80076e6:	f04f 0800 	mov.w	r8, #0
 80076ea:	1daf      	adds	r7, r5, #6
 80076ec:	e009      	b.n	8007702 <d_print_comp_inner+0x82e>
 80076ee:	460b      	mov	r3, r1
 80076f0:	3101      	adds	r1, #1
 80076f2:	42bd      	cmp	r5, r7
 80076f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80076f8:	54e6      	strb	r6, [r4, r3]
 80076fa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80076fe:	f43f acab 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007702:	29ff      	cmp	r1, #255	; 0xff
 8007704:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007708:	d1f1      	bne.n	80076ee <d_print_comp_inner+0x81a>
 800770a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800770e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8007712:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007716:	4620      	mov	r0, r4
 8007718:	4798      	blx	r3
 800771a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800771e:	2101      	movs	r1, #1
 8007720:	440b      	add	r3, r1
 8007722:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007726:	2300      	movs	r3, #0
 8007728:	e7e3      	b.n	80076f2 <d_print_comp_inner+0x81e>
 800772a:	2301      	movs	r3, #1
 800772c:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8007730:	e492      	b.n	8007058 <d_print_comp_inner+0x184>
 8007732:	4eb5      	ldr	r6, [pc, #724]	; (8007a08 <d_print_comp_inner+0xb34>)
 8007734:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007738:	f106 0a0e 	add.w	sl, r6, #14
 800773c:	f04f 0900 	mov.w	r9, #0
 8007740:	e00a      	b.n	8007758 <d_print_comp_inner+0x884>
 8007742:	460b      	mov	r3, r1
 8007744:	3101      	adds	r1, #1
 8007746:	45b2      	cmp	sl, r6
 8007748:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800774c:	f804 8003 	strb.w	r8, [r4, r3]
 8007750:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007754:	f000 867e 	beq.w	8008454 <d_print_comp_inner+0x1580>
 8007758:	29ff      	cmp	r1, #255	; 0xff
 800775a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800775e:	d1f0      	bne.n	8007742 <d_print_comp_inner+0x86e>
 8007760:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007764:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007768:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800776c:	4620      	mov	r0, r4
 800776e:	4798      	blx	r3
 8007770:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007774:	2101      	movs	r1, #1
 8007776:	440b      	add	r3, r1
 8007778:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800777c:	2300      	movs	r3, #0
 800777e:	e7e2      	b.n	8007746 <d_print_comp_inner+0x872>
 8007780:	686a      	ldr	r2, [r5, #4]
 8007782:	7811      	ldrb	r1, [r2, #0]
 8007784:	2927      	cmp	r1, #39	; 0x27
 8007786:	f001 81a6 	beq.w	8008ad6 <d_print_comp_inner+0x1c02>
 800778a:	2600      	movs	r6, #0
 800778c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007790:	29ff      	cmp	r1, #255	; 0xff
 8007792:	f001 8428 	beq.w	8008fe6 <d_print_comp_inner+0x2112>
 8007796:	1c4a      	adds	r2, r1, #1
 8007798:	2328      	movs	r3, #40	; 0x28
 800779a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800779e:	5463      	strb	r3, [r4, r1]
 80077a0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80077a4:	686a      	ldr	r2, [r5, #4]
 80077a6:	4639      	mov	r1, r7
 80077a8:	4620      	mov	r0, r4
 80077aa:	f001 ffab 	bl	8009704 <d_print_comp>
 80077ae:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80077b2:	2bff      	cmp	r3, #255	; 0xff
 80077b4:	f001 83ed 	beq.w	8008f92 <d_print_comp_inner+0x20be>
 80077b8:	1c59      	adds	r1, r3, #1
 80077ba:	2229      	movs	r2, #41	; 0x29
 80077bc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80077c0:	54e2      	strb	r2, [r4, r3]
 80077c2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80077c6:	782b      	ldrb	r3, [r5, #0]
 80077c8:	2b3c      	cmp	r3, #60	; 0x3c
 80077ca:	f001 827e 	beq.w	8008cca <d_print_comp_inner+0x1df6>
 80077ce:	2e08      	cmp	r6, #8
 80077d0:	f001 8221 	beq.w	8008c16 <d_print_comp_inner+0x1d42>
 80077d4:	68aa      	ldr	r2, [r5, #8]
 80077d6:	4639      	mov	r1, r7
 80077d8:	4620      	mov	r0, r4
 80077da:	f001 ff93 	bl	8009704 <d_print_comp>
 80077de:	e43b      	b.n	8007058 <d_print_comp_inner+0x184>
 80077e0:	2301      	movs	r3, #1
 80077e2:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 80077e6:	e437      	b.n	8007058 <d_print_comp_inner+0x184>
 80077e8:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 80077ec:	ab14      	add	r3, sp, #80	; 0x50
 80077ee:	f843 2d40 	str.w	r2, [r3, #-64]!
 80077f2:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 80077f6:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 80077fa:	2300      	movs	r3, #0
 80077fc:	68aa      	ldr	r2, [r5, #8]
 80077fe:	9306      	str	r3, [sp, #24]
 8007800:	9505      	str	r5, [sp, #20]
 8007802:	9607      	str	r6, [sp, #28]
 8007804:	f001 ff7e 	bl	8009704 <d_print_comp>
 8007808:	9b06      	ldr	r3, [sp, #24]
 800780a:	b923      	cbnz	r3, 8007816 <d_print_comp_inner+0x942>
 800780c:	462a      	mov	r2, r5
 800780e:	4639      	mov	r1, r7
 8007810:	4620      	mov	r0, r4
 8007812:	f001 ff87 	bl	8009724 <d_print_mod>
 8007816:	9b04      	ldr	r3, [sp, #16]
 8007818:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 800781c:	e41c      	b.n	8007058 <d_print_comp_inner+0x184>
 800781e:	f8d0 a114 	ldr.w	sl, [r0, #276]	; 0x114
 8007822:	f10d 0950 	add.w	r9, sp, #80	; 0x50
 8007826:	4656      	mov	r6, sl
 8007828:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 800782c:	f849 ad40 	str.w	sl, [r9, #-64]!
 8007830:	2300      	movs	r3, #0
 8007832:	f8cd a000 	str.w	sl, [sp]
 8007836:	f8c0 9114 	str.w	r9, [r0, #276]	; 0x114
 800783a:	9505      	str	r5, [sp, #20]
 800783c:	9207      	str	r2, [sp, #28]
 800783e:	9306      	str	r3, [sp, #24]
 8007840:	2e00      	cmp	r6, #0
 8007842:	f001 8585 	beq.w	8009350 <d_print_comp_inner+0x247c>
 8007846:	6873      	ldr	r3, [r6, #4]
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	3b19      	subs	r3, #25
 800784c:	2b02      	cmp	r3, #2
 800784e:	f201 857f 	bhi.w	8009350 <d_print_comp_inner+0x247c>
 8007852:	46ac      	mov	ip, r5
 8007854:	f04f 0801 	mov.w	r8, #1
 8007858:	464d      	mov	r5, r9
 800785a:	e004      	b.n	8007866 <d_print_comp_inner+0x992>
 800785c:	6873      	ldr	r3, [r6, #4]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	3b19      	subs	r3, #25
 8007862:	2b02      	cmp	r3, #2
 8007864:	d81e      	bhi.n	80078a4 <d_print_comp_inner+0x9d0>
 8007866:	68b3      	ldr	r3, [r6, #8]
 8007868:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800786c:	b9bb      	cbnz	r3, 800789e <d_print_comp_inner+0x9ca>
 800786e:	f1b8 0f03 	cmp.w	r8, #3
 8007872:	f201 82d0 	bhi.w	8008e16 <d_print_comp_inner+0x1f42>
 8007876:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800787a:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
 800787e:	eb0e 0b0a 	add.w	fp, lr, sl
 8007882:	f1ab 0e40 	sub.w	lr, fp, #64	; 0x40
 8007886:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800788a:	f84b 5c40 	str.w	r5, [fp, #-64]
 800788e:	2301      	movs	r3, #1
 8007890:	eb09 050a 	add.w	r5, r9, sl
 8007894:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 8007898:	f108 0801 	add.w	r8, r8, #1
 800789c:	60b3      	str	r3, [r6, #8]
 800789e:	6836      	ldr	r6, [r6, #0]
 80078a0:	2e00      	cmp	r6, #0
 80078a2:	d1db      	bne.n	800785c <d_print_comp_inner+0x988>
 80078a4:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80078a8:	4639      	mov	r1, r7
 80078aa:	4620      	mov	r0, r4
 80078ac:	4665      	mov	r5, ip
 80078ae:	f001 ff29 	bl	8009704 <d_print_comp>
 80078b2:	9a00      	ldr	r2, [sp, #0]
 80078b4:	9b06      	ldr	r3, [sp, #24]
 80078b6:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f47f abcc 	bne.w	8007058 <d_print_comp_inner+0x184>
 80078c0:	f1b8 0f01 	cmp.w	r8, #1
 80078c4:	d00e      	beq.n	80078e4 <d_print_comp_inner+0xa10>
 80078c6:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 80078ca:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 80078ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80078d2:	4639      	mov	r1, r7
 80078d4:	4620      	mov	r0, r4
 80078d6:	f001 ff25 	bl	8009724 <d_print_mod>
 80078da:	f1b8 0f01 	cmp.w	r8, #1
 80078de:	f1a9 0910 	sub.w	r9, r9, #16
 80078e2:	d1f2      	bne.n	80078ca <d_print_comp_inner+0x9f6>
 80078e4:	1d2a      	adds	r2, r5, #4
 80078e6:	4639      	mov	r1, r7
 80078e8:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80078ec:	4620      	mov	r0, r4
 80078ee:	f002 fad7 	bl	8009ea0 <d_print_array_type.isra.10>
 80078f2:	f7ff bbb1 	b.w	8007058 <d_print_comp_inner+0x184>
 80078f6:	068b      	lsls	r3, r1, #26
 80078f8:	f101 8048 	bmi.w	800898c <d_print_comp_inner+0x1ab8>
 80078fc:	686b      	ldr	r3, [r5, #4]
 80078fe:	b11b      	cbz	r3, 8007908 <d_print_comp_inner+0xa34>
 8007900:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 8007904:	f001 82ca 	beq.w	8008e9c <d_print_comp_inner+0x1fc8>
 8007908:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 800790c:	f105 0208 	add.w	r2, r5, #8
 8007910:	4639      	mov	r1, r7
 8007912:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8007916:	4620      	mov	r0, r4
 8007918:	f002 fb9e 	bl	800a058 <d_print_function_type.isra.11>
 800791c:	f7ff bb9c 	b.w	8007058 <d_print_comp_inner+0x184>
 8007920:	68ab      	ldr	r3, [r5, #8]
 8007922:	781a      	ldrb	r2, [r3, #0]
 8007924:	2a39      	cmp	r2, #57	; 0x39
 8007926:	f47f ab9f 	bne.w	8007068 <d_print_comp_inner+0x194>
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	7811      	ldrb	r1, [r2, #0]
 800792e:	293a      	cmp	r1, #58	; 0x3a
 8007930:	f47f ab9a 	bne.w	8007068 <d_print_comp_inner+0x194>
 8007934:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8007938:	4934      	ldr	r1, [pc, #208]	; (8007a0c <d_print_comp_inner+0xb38>)
 800793a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800793e:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007942:	6800      	ldr	r0, [r0, #0]
 8007944:	6856      	ldr	r6, [r2, #4]
 8007946:	6895      	ldr	r5, [r2, #8]
 8007948:	f007 f84a 	bl	800e9e0 <strcmp>
 800794c:	2800      	cmp	r0, #0
 800794e:	f001 850d 	beq.w	800936c <d_print_comp_inner+0x2498>
 8007952:	2204      	movs	r2, #4
 8007954:	492e      	ldr	r1, [pc, #184]	; (8007a10 <d_print_comp_inner+0xb3c>)
 8007956:	4620      	mov	r0, r4
 8007958:	f7fe fffc 	bl	8006954 <d_append_buffer>
 800795c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007960:	b183      	cbz	r3, 8007984 <d_print_comp_inner+0xab0>
 8007962:	4639      	mov	r1, r7
 8007964:	4642      	mov	r2, r8
 8007966:	4620      	mov	r0, r4
 8007968:	f002 fd7e 	bl	800a468 <d_print_subexpr>
 800796c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007970:	29ff      	cmp	r1, #255	; 0xff
 8007972:	f001 8628 	beq.w	80095c6 <d_print_comp_inner+0x26f2>
 8007976:	2320      	movs	r3, #32
 8007978:	1c4a      	adds	r2, r1, #1
 800797a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800797e:	5463      	strb	r3, [r4, r1]
 8007980:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007984:	4632      	mov	r2, r6
 8007986:	4639      	mov	r1, r7
 8007988:	4620      	mov	r0, r4
 800798a:	f001 febb 	bl	8009704 <d_print_comp>
 800798e:	2d00      	cmp	r5, #0
 8007990:	f43f ab62 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007994:	462a      	mov	r2, r5
 8007996:	4639      	mov	r1, r7
 8007998:	4620      	mov	r0, r4
 800799a:	f002 fd65 	bl	800a468 <d_print_subexpr>
 800799e:	f7ff bb5b 	b.w	8007058 <d_print_comp_inner+0x184>
 80079a2:	4e1c      	ldr	r6, [pc, #112]	; (8007a14 <d_print_comp_inner+0xb40>)
 80079a4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80079a8:	f106 0a11 	add.w	sl, r6, #17
 80079ac:	f04f 0900 	mov.w	r9, #0
 80079b0:	e00a      	b.n	80079c8 <d_print_comp_inner+0xaf4>
 80079b2:	460b      	mov	r3, r1
 80079b4:	3101      	adds	r1, #1
 80079b6:	4556      	cmp	r6, sl
 80079b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80079bc:	f804 8003 	strb.w	r8, [r4, r3]
 80079c0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80079c4:	f000 84bf 	beq.w	8008346 <d_print_comp_inner+0x1472>
 80079c8:	29ff      	cmp	r1, #255	; 0xff
 80079ca:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80079ce:	d1f0      	bne.n	80079b2 <d_print_comp_inner+0xade>
 80079d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80079d4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80079d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80079dc:	4620      	mov	r0, r4
 80079de:	4798      	blx	r3
 80079e0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80079e4:	2101      	movs	r1, #1
 80079e6:	440b      	add	r3, r1
 80079e8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80079ec:	2300      	movs	r3, #0
 80079ee:	e7e2      	b.n	80079b6 <d_print_comp_inner+0xae2>
 80079f0:	4e09      	ldr	r6, [pc, #36]	; (8007a18 <d_print_comp_inner+0xb44>)
 80079f2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80079f6:	f106 0a15 	add.w	sl, r6, #21
 80079fa:	f04f 0900 	mov.w	r9, #0
 80079fe:	e018      	b.n	8007a32 <d_print_comp_inner+0xb5e>
 8007a00:	08011f14 	.word	0x08011f14
 8007a04:	08012ef0 	.word	0x08012ef0
 8007a08:	08012f5b 	.word	0x08012f5b
 8007a0c:	08012f30 	.word	0x08012f30
 8007a10:	08012f38 	.word	0x08012f38
 8007a14:	08012e17 	.word	0x08012e17
 8007a18:	08012e13 	.word	0x08012e13
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	3101      	adds	r1, #1
 8007a20:	45b2      	cmp	sl, r6
 8007a22:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007a26:	f804 8003 	strb.w	r8, [r4, r3]
 8007a2a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007a2e:	f000 8483 	beq.w	8008338 <d_print_comp_inner+0x1464>
 8007a32:	29ff      	cmp	r1, #255	; 0xff
 8007a34:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007a38:	d1f0      	bne.n	8007a1c <d_print_comp_inner+0xb48>
 8007a3a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007a3e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007a42:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007a46:	4620      	mov	r0, r4
 8007a48:	4798      	blx	r3
 8007a4a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007a4e:	2101      	movs	r1, #1
 8007a50:	440b      	add	r3, r1
 8007a52:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007a56:	2300      	movs	r3, #0
 8007a58:	e7e2      	b.n	8007a20 <d_print_comp_inner+0xb4c>
 8007a5a:	4eda      	ldr	r6, [pc, #872]	; (8007dc4 <d_print_comp_inner+0xef0>)
 8007a5c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007a60:	f106 0a10 	add.w	sl, r6, #16
 8007a64:	f04f 0900 	mov.w	r9, #0
 8007a68:	e00a      	b.n	8007a80 <d_print_comp_inner+0xbac>
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	3101      	adds	r1, #1
 8007a6e:	45b2      	cmp	sl, r6
 8007a70:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007a74:	f804 8003 	strb.w	r8, [r4, r3]
 8007a78:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007a7c:	f000 8455 	beq.w	800832a <d_print_comp_inner+0x1456>
 8007a80:	29ff      	cmp	r1, #255	; 0xff
 8007a82:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007a86:	d1f0      	bne.n	8007a6a <d_print_comp_inner+0xb96>
 8007a88:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007a8c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007a90:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007a94:	4620      	mov	r0, r4
 8007a96:	4798      	blx	r3
 8007a98:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	440b      	add	r3, r1
 8007aa0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	e7e2      	b.n	8007a6e <d_print_comp_inner+0xb9a>
 8007aa8:	4ec7      	ldr	r6, [pc, #796]	; (8007dc8 <d_print_comp_inner+0xef4>)
 8007aaa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007aae:	f106 0a12 	add.w	sl, r6, #18
 8007ab2:	f04f 0900 	mov.w	r9, #0
 8007ab6:	e00a      	b.n	8007ace <d_print_comp_inner+0xbfa>
 8007ab8:	460b      	mov	r3, r1
 8007aba:	3101      	adds	r1, #1
 8007abc:	45b2      	cmp	sl, r6
 8007abe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007ac2:	f804 8003 	strb.w	r8, [r4, r3]
 8007ac6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007aca:	f000 85d5 	beq.w	8008678 <d_print_comp_inner+0x17a4>
 8007ace:	29ff      	cmp	r1, #255	; 0xff
 8007ad0:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007ad4:	d1f0      	bne.n	8007ab8 <d_print_comp_inner+0xbe4>
 8007ad6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007ada:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007ade:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	4798      	blx	r3
 8007ae6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007aea:	2101      	movs	r1, #1
 8007aec:	440b      	add	r3, r1
 8007aee:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007af2:	2300      	movs	r3, #0
 8007af4:	e7e2      	b.n	8007abc <d_print_comp_inner+0xbe8>
 8007af6:	68af      	ldr	r7, [r5, #8]
 8007af8:	686d      	ldr	r5, [r5, #4]
 8007afa:	2f00      	cmp	r7, #0
 8007afc:	f43f aaac 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007b00:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007b04:	442f      	add	r7, r5
 8007b06:	f04f 0800 	mov.w	r8, #0
 8007b0a:	e009      	b.n	8007b20 <d_print_comp_inner+0xc4c>
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	3101      	adds	r1, #1
 8007b10:	42af      	cmp	r7, r5
 8007b12:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007b16:	54e6      	strb	r6, [r4, r3]
 8007b18:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007b1c:	f43f aa9c 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007b20:	29ff      	cmp	r1, #255	; 0xff
 8007b22:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007b26:	d1f1      	bne.n	8007b0c <d_print_comp_inner+0xc38>
 8007b28:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007b2c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8007b30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007b34:	4620      	mov	r0, r4
 8007b36:	4798      	blx	r3
 8007b38:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	440b      	add	r3, r1
 8007b40:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007b44:	2300      	movs	r3, #0
 8007b46:	e7e3      	b.n	8007b10 <d_print_comp_inner+0xc3c>
 8007b48:	4ea0      	ldr	r6, [pc, #640]	; (8007dcc <d_print_comp_inner+0xef8>)
 8007b4a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007b4e:	f106 0a11 	add.w	sl, r6, #17
 8007b52:	f04f 0900 	mov.w	r9, #0
 8007b56:	e00a      	b.n	8007b6e <d_print_comp_inner+0xc9a>
 8007b58:	460b      	mov	r3, r1
 8007b5a:	3101      	adds	r1, #1
 8007b5c:	45b2      	cmp	sl, r6
 8007b5e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007b62:	f804 8003 	strb.w	r8, [r4, r3]
 8007b66:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007b6a:	f000 858c 	beq.w	8008686 <d_print_comp_inner+0x17b2>
 8007b6e:	29ff      	cmp	r1, #255	; 0xff
 8007b70:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007b74:	d1f0      	bne.n	8007b58 <d_print_comp_inner+0xc84>
 8007b76:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007b7a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007b7e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007b82:	4620      	mov	r0, r4
 8007b84:	4798      	blx	r3
 8007b86:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007b8a:	2101      	movs	r1, #1
 8007b8c:	440b      	add	r3, r1
 8007b8e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007b92:	2300      	movs	r3, #0
 8007b94:	e7e2      	b.n	8007b5c <d_print_comp_inner+0xc88>
 8007b96:	4e8e      	ldr	r6, [pc, #568]	; (8007dd0 <d_print_comp_inner+0xefc>)
 8007b98:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007b9c:	f106 0a15 	add.w	sl, r6, #21
 8007ba0:	f04f 0900 	mov.w	r9, #0
 8007ba4:	e00a      	b.n	8007bbc <d_print_comp_inner+0xce8>
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	3101      	adds	r1, #1
 8007baa:	45b2      	cmp	sl, r6
 8007bac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007bb0:	f804 8003 	strb.w	r8, [r4, r3]
 8007bb4:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007bb8:	f000 8533 	beq.w	8008622 <d_print_comp_inner+0x174e>
 8007bbc:	29ff      	cmp	r1, #255	; 0xff
 8007bbe:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007bc2:	d1f0      	bne.n	8007ba6 <d_print_comp_inner+0xcd2>
 8007bc4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007bc8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007bcc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	4798      	blx	r3
 8007bd4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007bd8:	2101      	movs	r1, #1
 8007bda:	440b      	add	r3, r1
 8007bdc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007be0:	2300      	movs	r3, #0
 8007be2:	e7e2      	b.n	8007baa <d_print_comp_inner+0xcd6>
 8007be4:	4e7b      	ldr	r6, [pc, #492]	; (8007dd4 <d_print_comp_inner+0xf00>)
 8007be6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007bea:	f106 0a19 	add.w	sl, r6, #25
 8007bee:	f04f 0900 	mov.w	r9, #0
 8007bf2:	e00a      	b.n	8007c0a <d_print_comp_inner+0xd36>
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	3101      	adds	r1, #1
 8007bf8:	45b2      	cmp	sl, r6
 8007bfa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007bfe:	f804 8003 	strb.w	r8, [r4, r3]
 8007c02:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007c06:	f000 8545 	beq.w	8008694 <d_print_comp_inner+0x17c0>
 8007c0a:	29ff      	cmp	r1, #255	; 0xff
 8007c0c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007c10:	d1f0      	bne.n	8007bf4 <d_print_comp_inner+0xd20>
 8007c12:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007c16:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007c1a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4798      	blx	r3
 8007c22:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007c26:	2101      	movs	r1, #1
 8007c28:	440b      	add	r3, r1
 8007c2a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e7e2      	b.n	8007bf8 <d_print_comp_inner+0xd24>
 8007c32:	4e69      	ldr	r6, [pc, #420]	; (8007dd8 <d_print_comp_inner+0xf04>)
 8007c34:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007c38:	f106 0a16 	add.w	sl, r6, #22
 8007c3c:	f04f 0900 	mov.w	r9, #0
 8007c40:	e00a      	b.n	8007c58 <d_print_comp_inner+0xd84>
 8007c42:	460b      	mov	r3, r1
 8007c44:	3101      	adds	r1, #1
 8007c46:	45b2      	cmp	sl, r6
 8007c48:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007c4c:	f804 8003 	strb.w	r8, [r4, r3]
 8007c50:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007c54:	f000 84d7 	beq.w	8008606 <d_print_comp_inner+0x1732>
 8007c58:	29ff      	cmp	r1, #255	; 0xff
 8007c5a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007c5e:	d1f0      	bne.n	8007c42 <d_print_comp_inner+0xd6e>
 8007c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007c64:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007c68:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	4798      	blx	r3
 8007c70:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007c74:	2101      	movs	r1, #1
 8007c76:	440b      	add	r3, r1
 8007c78:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	e7e2      	b.n	8007c46 <d_print_comp_inner+0xd72>
 8007c80:	4e56      	ldr	r6, [pc, #344]	; (8007ddc <d_print_comp_inner+0xf08>)
 8007c82:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007c86:	f106 0a13 	add.w	sl, r6, #19
 8007c8a:	f04f 0900 	mov.w	r9, #0
 8007c8e:	e00a      	b.n	8007ca6 <d_print_comp_inner+0xdd2>
 8007c90:	460b      	mov	r3, r1
 8007c92:	3101      	adds	r1, #1
 8007c94:	4556      	cmp	r6, sl
 8007c96:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007c9a:	f804 8003 	strb.w	r8, [r4, r3]
 8007c9e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007ca2:	f000 84b7 	beq.w	8008614 <d_print_comp_inner+0x1740>
 8007ca6:	29ff      	cmp	r1, #255	; 0xff
 8007ca8:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007cac:	d1f0      	bne.n	8007c90 <d_print_comp_inner+0xdbc>
 8007cae:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007cb2:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007cb6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007cba:	4620      	mov	r0, r4
 8007cbc:	4798      	blx	r3
 8007cbe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	440b      	add	r3, r1
 8007cc6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007cca:	2300      	movs	r3, #0
 8007ccc:	e7e2      	b.n	8007c94 <d_print_comp_inner+0xdc0>
 8007cce:	4e44      	ldr	r6, [pc, #272]	; (8007de0 <d_print_comp_inner+0xf0c>)
 8007cd0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007cd4:	f106 0a0f 	add.w	sl, r6, #15
 8007cd8:	f04f 0900 	mov.w	r9, #0
 8007cdc:	e00a      	b.n	8007cf4 <d_print_comp_inner+0xe20>
 8007cde:	460b      	mov	r3, r1
 8007ce0:	3101      	adds	r1, #1
 8007ce2:	4556      	cmp	r6, sl
 8007ce4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007ce8:	f804 8003 	strb.w	r8, [r4, r3]
 8007cec:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007cf0:	f000 830d 	beq.w	800830e <d_print_comp_inner+0x143a>
 8007cf4:	29ff      	cmp	r1, #255	; 0xff
 8007cf6:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007cfa:	d1f0      	bne.n	8007cde <d_print_comp_inner+0xe0a>
 8007cfc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007d00:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007d04:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007d08:	4620      	mov	r0, r4
 8007d0a:	4798      	blx	r3
 8007d0c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007d10:	2101      	movs	r1, #1
 8007d12:	440b      	add	r3, r1
 8007d14:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007d18:	2300      	movs	r3, #0
 8007d1a:	e7e2      	b.n	8007ce2 <d_print_comp_inner+0xe0e>
 8007d1c:	4e31      	ldr	r6, [pc, #196]	; (8007de4 <d_print_comp_inner+0xf10>)
 8007d1e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007d22:	f106 0a1a 	add.w	sl, r6, #26
 8007d26:	f04f 0900 	mov.w	r9, #0
 8007d2a:	e00a      	b.n	8007d42 <d_print_comp_inner+0xe6e>
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	3101      	adds	r1, #1
 8007d30:	4556      	cmp	r6, sl
 8007d32:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007d36:	f804 8003 	strb.w	r8, [r4, r3]
 8007d3a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007d3e:	f000 82ed 	beq.w	800831c <d_print_comp_inner+0x1448>
 8007d42:	29ff      	cmp	r1, #255	; 0xff
 8007d44:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007d48:	d1f0      	bne.n	8007d2c <d_print_comp_inner+0xe58>
 8007d4a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007d4e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007d52:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007d56:	4620      	mov	r0, r4
 8007d58:	4798      	blx	r3
 8007d5a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007d5e:	2101      	movs	r1, #1
 8007d60:	440b      	add	r3, r1
 8007d62:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007d66:	2300      	movs	r3, #0
 8007d68:	e7e2      	b.n	8007d30 <d_print_comp_inner+0xe5c>
 8007d6a:	f011 0704 	ands.w	r7, r1, #4
 8007d6e:	f040 8539 	bne.w	80087e4 <d_print_comp_inner+0x1910>
 8007d72:	686a      	ldr	r2, [r5, #4]
 8007d74:	6853      	ldr	r3, [r2, #4]
 8007d76:	6815      	ldr	r5, [r2, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f43f a96d 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007d7e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007d82:	eb05 0803 	add.w	r8, r5, r3
 8007d86:	e009      	b.n	8007d9c <d_print_comp_inner+0xec8>
 8007d88:	460b      	mov	r3, r1
 8007d8a:	3101      	adds	r1, #1
 8007d8c:	4545      	cmp	r5, r8
 8007d8e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007d92:	54e6      	strb	r6, [r4, r3]
 8007d94:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007d98:	f43f a95e 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007d9c:	29ff      	cmp	r1, #255	; 0xff
 8007d9e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007da2:	d1f1      	bne.n	8007d88 <d_print_comp_inner+0xeb4>
 8007da4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007da8:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8007dac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007db0:	4620      	mov	r0, r4
 8007db2:	4798      	blx	r3
 8007db4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007db8:	2101      	movs	r1, #1
 8007dba:	440b      	add	r3, r1
 8007dbc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	e7e3      	b.n	8007d8c <d_print_comp_inner+0xeb8>
 8007dc4:	08012dff 	.word	0x08012dff
 8007dc8:	08012deb 	.word	0x08012deb
 8007dcc:	08012eb7 	.word	0x08012eb7
 8007dd0:	08012e9f 	.word	0x08012e9f
 8007dd4:	08012e83 	.word	0x08012e83
 8007dd8:	08012e6b 	.word	0x08012e6b
 8007ddc:	08012e57 	.word	0x08012e57
 8007de0:	08012e47 	.word	0x08012e47
 8007de4:	08012e2b 	.word	0x08012e2b
 8007de8:	6868      	ldr	r0, [r5, #4]
 8007dea:	7803      	ldrb	r3, [r0, #0]
 8007dec:	2b05      	cmp	r3, #5
 8007dee:	f000 8697 	beq.w	8008b20 <d_print_comp_inner+0x1c4c>
 8007df2:	f04f 0800 	mov.w	r8, #0
 8007df6:	2b23      	cmp	r3, #35	; 0x23
 8007df8:	f000 8596 	beq.w	8008928 <d_print_comp_inner+0x1a54>
 8007dfc:	782a      	ldrb	r2, [r5, #0]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	f000 8592 	beq.w	8008928 <d_print_comp_inner+0x1a54>
 8007e04:	2b24      	cmp	r3, #36	; 0x24
 8007e06:	f001 808b 	beq.w	8008f20 <d_print_comp_inner+0x204c>
 8007e0a:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 8007e0e:	ab14      	add	r3, sp, #80	; 0x50
 8007e10:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8007e14:	f843 0d40 	str.w	r0, [r3, #-64]!
 8007e18:	2200      	movs	r2, #0
 8007e1a:	9505      	str	r5, [sp, #20]
 8007e1c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8007e20:	9107      	str	r1, [sp, #28]
 8007e22:	9206      	str	r2, [sp, #24]
 8007e24:	686a      	ldr	r2, [r5, #4]
 8007e26:	4639      	mov	r1, r7
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f001 fc6b 	bl	8009704 <d_print_comp>
 8007e2e:	9b06      	ldr	r3, [sp, #24]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 848d 	beq.w	8008750 <d_print_comp_inner+0x187c>
 8007e36:	9b04      	ldr	r3, [sp, #16]
 8007e38:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8007e3c:	f1b8 0f00 	cmp.w	r8, #0
 8007e40:	f43f a90a 	beq.w	8007058 <d_print_comp_inner+0x184>
 8007e44:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8007e48:	f7ff b906 	b.w	8007058 <d_print_comp_inner+0x184>
 8007e4c:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
 8007e50:	f04f 0800 	mov.w	r8, #0
 8007e54:	e7db      	b.n	8007e0e <d_print_comp_inner+0xf3a>
 8007e56:	f8d0 c114 	ldr.w	ip, [r0, #276]	; 0x114
 8007e5a:	f1bc 0f00 	cmp.w	ip, #0
 8007e5e:	f001 831f 	beq.w	80094a0 <d_print_comp_inner+0x25cc>
 8007e62:	4662      	mov	r2, ip
 8007e64:	6891      	ldr	r1, [r2, #8]
 8007e66:	b951      	cbnz	r1, 8007e7e <d_print_comp_inner+0xfaa>
 8007e68:	6850      	ldr	r0, [r2, #4]
 8007e6a:	7800      	ldrb	r0, [r0, #0]
 8007e6c:	f1a0 0e19 	sub.w	lr, r0, #25
 8007e70:	f1be 0f02 	cmp.w	lr, #2
 8007e74:	f200 8703 	bhi.w	8008c7e <d_print_comp_inner+0x1daa>
 8007e78:	4283      	cmp	r3, r0
 8007e7a:	f000 8704 	beq.w	8008c86 <d_print_comp_inner+0x1db2>
 8007e7e:	6812      	ldr	r2, [r2, #0]
 8007e80:	2a00      	cmp	r2, #0
 8007e82:	d1ef      	bne.n	8007e64 <d_print_comp_inner+0xf90>
 8007e84:	4660      	mov	r0, ip
 8007e86:	4690      	mov	r8, r2
 8007e88:	e7c1      	b.n	8007e0e <d_print_comp_inner+0xf3a>
 8007e8a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007e8e:	29ff      	cmp	r1, #255	; 0xff
 8007e90:	f000 8769 	beq.w	8008d66 <d_print_comp_inner+0x1e92>
 8007e94:	1c4a      	adds	r2, r1, #1
 8007e96:	237e      	movs	r3, #126	; 0x7e
 8007e98:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007e9c:	5463      	strb	r3, [r4, r1]
 8007e9e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	68aa      	ldr	r2, [r5, #8]
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f001 fc2c 	bl	8009704 <d_print_comp>
 8007eac:	f7ff b8d4 	b.w	8007058 <d_print_comp_inner+0x184>
 8007eb0:	686a      	ldr	r2, [r5, #4]
 8007eb2:	f001 fc27 	bl	8009704 <d_print_comp>
 8007eb6:	f7ff b8cf 	b.w	8007058 <d_print_comp_inner+0x184>
 8007eba:	4edd      	ldr	r6, [pc, #884]	; (8008230 <d_print_comp_inner+0x135c>)
 8007ebc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007ec0:	f106 0a0d 	add.w	sl, r6, #13
 8007ec4:	f04f 0900 	mov.w	r9, #0
 8007ec8:	e00a      	b.n	8007ee0 <d_print_comp_inner+0x100c>
 8007eca:	460b      	mov	r3, r1
 8007ecc:	3101      	adds	r1, #1
 8007ece:	45b2      	cmp	sl, r6
 8007ed0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007ed4:	f804 8003 	strb.w	r8, [r4, r3]
 8007ed8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007edc:	f000 83e8 	beq.w	80086b0 <d_print_comp_inner+0x17dc>
 8007ee0:	29ff      	cmp	r1, #255	; 0xff
 8007ee2:	f816 8b01 	ldrb.w	r8, [r6], #1
 8007ee6:	d1f0      	bne.n	8007eca <d_print_comp_inner+0xff6>
 8007ee8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007eec:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007ef0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	4798      	blx	r3
 8007ef8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007efc:	2101      	movs	r1, #1
 8007efe:	440b      	add	r3, r1
 8007f00:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007f04:	2300      	movs	r3, #0
 8007f06:	e7e2      	b.n	8007ece <d_print_comp_inner+0xffa>
 8007f08:	4eca      	ldr	r6, [pc, #808]	; (8008234 <d_print_comp_inner+0x1360>)
 8007f0a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007f0e:	f106 0a18 	add.w	sl, r6, #24
 8007f12:	f04f 0900 	mov.w	r9, #0
 8007f16:	e00a      	b.n	8007f2e <d_print_comp_inner+0x105a>
 8007f18:	460b      	mov	r3, r1
 8007f1a:	3101      	adds	r1, #1
 8007f1c:	45b2      	cmp	sl, r6
 8007f1e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007f22:	f804 8003 	strb.w	r8, [r4, r3]
 8007f26:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007f2a:	f000 83c8 	beq.w	80086be <d_print_comp_inner+0x17ea>
 8007f2e:	29ff      	cmp	r1, #255	; 0xff
 8007f30:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007f34:	d1f0      	bne.n	8007f18 <d_print_comp_inner+0x1044>
 8007f36:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007f3a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007f3e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007f42:	4620      	mov	r0, r4
 8007f44:	4798      	blx	r3
 8007f46:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007f4a:	2101      	movs	r1, #1
 8007f4c:	440b      	add	r3, r1
 8007f4e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007f52:	2300      	movs	r3, #0
 8007f54:	e7e2      	b.n	8007f1c <d_print_comp_inner+0x1048>
 8007f56:	4eb8      	ldr	r6, [pc, #736]	; (8008238 <d_print_comp_inner+0x1364>)
 8007f58:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007f5c:	f106 0a08 	add.w	sl, r6, #8
 8007f60:	f04f 0900 	mov.w	r9, #0
 8007f64:	e00a      	b.n	8007f7c <d_print_comp_inner+0x10a8>
 8007f66:	460b      	mov	r3, r1
 8007f68:	3101      	adds	r1, #1
 8007f6a:	45b2      	cmp	sl, r6
 8007f6c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007f70:	f804 8003 	strb.w	r8, [r4, r3]
 8007f74:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007f78:	f000 833e 	beq.w	80085f8 <d_print_comp_inner+0x1724>
 8007f7c:	29ff      	cmp	r1, #255	; 0xff
 8007f7e:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007f82:	d1f0      	bne.n	8007f66 <d_print_comp_inner+0x1092>
 8007f84:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007f88:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007f8c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007f90:	4620      	mov	r0, r4
 8007f92:	4798      	blx	r3
 8007f94:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007f98:	2101      	movs	r1, #1
 8007f9a:	440b      	add	r3, r1
 8007f9c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	e7e2      	b.n	8007f6a <d_print_comp_inner+0x1096>
 8007fa4:	4ea5      	ldr	r6, [pc, #660]	; (800823c <d_print_comp_inner+0x1368>)
 8007fa6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007faa:	f106 0a0b 	add.w	sl, r6, #11
 8007fae:	f04f 0900 	mov.w	r9, #0
 8007fb2:	e00a      	b.n	8007fca <d_print_comp_inner+0x10f6>
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	3101      	adds	r1, #1
 8007fb8:	45b2      	cmp	sl, r6
 8007fba:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007fbe:	f804 8003 	strb.w	r8, [r4, r3]
 8007fc2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007fc6:	f000 819b 	beq.w	8008300 <d_print_comp_inner+0x142c>
 8007fca:	29ff      	cmp	r1, #255	; 0xff
 8007fcc:	f816 8b01 	ldrb.w	r8, [r6], #1
 8007fd0:	d1f0      	bne.n	8007fb4 <d_print_comp_inner+0x10e0>
 8007fd2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007fd6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007fda:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007fde:	4620      	mov	r0, r4
 8007fe0:	4798      	blx	r3
 8007fe2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007fe6:	2101      	movs	r1, #1
 8007fe8:	440b      	add	r3, r1
 8007fea:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007fee:	2300      	movs	r3, #0
 8007ff0:	e7e2      	b.n	8007fb8 <d_print_comp_inner+0x10e4>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	f8d0 9114 	ldr.w	r9, [r0, #276]	; 0x114
 8007ff8:	f8d0 8140 	ldr.w	r8, [r0, #320]	; 0x140
 8007ffc:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8008000:	f8c0 5140 	str.w	r5, [r0, #320]	; 0x140
 8008004:	074a      	lsls	r2, r1, #29
 8008006:	686e      	ldr	r6, [r5, #4]
 8008008:	d505      	bpl.n	8008016 <d_print_comp_inner+0x1142>
 800800a:	7833      	ldrb	r3, [r6, #0]
 800800c:	b91b      	cbnz	r3, 8008016 <d_print_comp_inner+0x1142>
 800800e:	68b2      	ldr	r2, [r6, #8]
 8008010:	2a06      	cmp	r2, #6
 8008012:	f001 808b 	beq.w	800912c <d_print_comp_inner+0x2258>
 8008016:	4632      	mov	r2, r6
 8008018:	4639      	mov	r1, r7
 800801a:	4620      	mov	r0, r4
 800801c:	f001 fb72 	bl	8009704 <d_print_comp>
 8008020:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8008024:	2b3c      	cmp	r3, #60	; 0x3c
 8008026:	f000 85e8 	beq.w	8008bfa <d_print_comp_inner+0x1d26>
 800802a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800802e:	2bff      	cmp	r3, #255	; 0xff
 8008030:	f000 879c 	beq.w	8008f6c <d_print_comp_inner+0x2098>
 8008034:	1c59      	adds	r1, r3, #1
 8008036:	223c      	movs	r2, #60	; 0x3c
 8008038:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800803c:	54e2      	strb	r2, [r4, r3]
 800803e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8008042:	4639      	mov	r1, r7
 8008044:	68aa      	ldr	r2, [r5, #8]
 8008046:	4620      	mov	r0, r4
 8008048:	f001 fb5c 	bl	8009704 <d_print_comp>
 800804c:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8008050:	2b3e      	cmp	r3, #62	; 0x3e
 8008052:	f000 85c4 	beq.w	8008bde <d_print_comp_inner+0x1d0a>
 8008056:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800805a:	2bff      	cmp	r3, #255	; 0xff
 800805c:	f000 8773 	beq.w	8008f46 <d_print_comp_inner+0x2072>
 8008060:	1c59      	adds	r1, r3, #1
 8008062:	223e      	movs	r2, #62	; 0x3e
 8008064:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008068:	54e2      	strb	r2, [r4, r3]
 800806a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800806e:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8008072:	f8c4 8140 	str.w	r8, [r4, #320]	; 0x140
 8008076:	f7fe bfef 	b.w	8007058 <d_print_comp_inner+0x184>
 800807a:	2300      	movs	r3, #0
 800807c:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 8008080:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8008084:	686e      	ldr	r6, [r5, #4]
 8008086:	9200      	str	r2, [sp, #0]
 8008088:	2e00      	cmp	r6, #0
 800808a:	f000 8134 	beq.w	80082f6 <d_print_comp_inner+0x1422>
 800808e:	f10d 0910 	add.w	r9, sp, #16
 8008092:	469e      	mov	lr, r3
 8008094:	4618      	mov	r0, r3
 8008096:	464a      	mov	r2, r9
 8008098:	f8d4 c110 	ldr.w	ip, [r4, #272]	; 0x110
 800809c:	7831      	ldrb	r1, [r6, #0]
 800809e:	f10e 0801 	add.w	r8, lr, #1
 80080a2:	f1a1 0a1c 	sub.w	sl, r1, #28
 80080a6:	f1ba 0f04 	cmp.w	sl, #4
 80080aa:	6013      	str	r3, [r2, #0]
 80080ac:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80080b0:	6056      	str	r6, [r2, #4]
 80080b2:	6090      	str	r0, [r2, #8]
 80080b4:	f8c2 c00c 	str.w	ip, [r2, #12]
 80080b8:	4613      	mov	r3, r2
 80080ba:	f102 0210 	add.w	r2, r2, #16
 80080be:	f240 8113 	bls.w	80082e8 <d_print_comp_inner+0x1414>
 80080c2:	2904      	cmp	r1, #4
 80080c4:	f001 8193 	beq.w	80093ee <d_print_comp_inner+0x251a>
 80080c8:	2902      	cmp	r1, #2
 80080ca:	d137      	bne.n	800813c <d_print_comp_inner+0x1268>
 80080cc:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80080d0:	f89b 3000 	ldrb.w	r3, [fp]
 80080d4:	2b45      	cmp	r3, #69	; 0x45
 80080d6:	bf08      	it	eq
 80080d8:	f8db b004 	ldreq.w	fp, [fp, #4]
 80080dc:	f89b 3000 	ldrb.w	r3, [fp]
 80080e0:	3b1c      	subs	r3, #28
 80080e2:	2b04      	cmp	r3, #4
 80080e4:	d82a      	bhi.n	800813c <d_print_comp_inner+0x1268>
 80080e6:	f1b8 0f04 	cmp.w	r8, #4
 80080ea:	f000 8104 	beq.w	80082f6 <d_print_comp_inner+0x1422>
 80080ee:	462b      	mov	r3, r5
 80080f0:	eb09 1e0e 	add.w	lr, r9, lr, lsl #4
 80080f4:	46b2      	mov	sl, r6
 80080f6:	465d      	mov	r5, fp
 80080f8:	4666      	mov	r6, ip
 80080fa:	469b      	mov	fp, r3
 80080fc:	46a4      	mov	ip, r4
 80080fe:	4674      	mov	r4, lr
 8008100:	e003      	b.n	800810a <d_print_comp_inner+0x1236>
 8008102:	f1b8 0f04 	cmp.w	r8, #4
 8008106:	f001 81b7 	beq.w	8009478 <d_print_comp_inner+0x25a4>
 800810a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800810e:	f104 0e10 	add.w	lr, r4, #16
 8008112:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8008116:	4623      	mov	r3, r4
 8008118:	2200      	movs	r2, #0
 800811a:	611c      	str	r4, [r3, #16]
 800811c:	605d      	str	r5, [r3, #4]
 800811e:	609a      	str	r2, [r3, #8]
 8008120:	60de      	str	r6, [r3, #12]
 8008122:	f8cc e114 	str.w	lr, [ip, #276]	; 0x114
 8008126:	686d      	ldr	r5, [r5, #4]
 8008128:	4674      	mov	r4, lr
 800812a:	782b      	ldrb	r3, [r5, #0]
 800812c:	f108 0801 	add.w	r8, r8, #1
 8008130:	3b1c      	subs	r3, #28
 8008132:	2b04      	cmp	r3, #4
 8008134:	d9e5      	bls.n	8008102 <d_print_comp_inner+0x122e>
 8008136:	4656      	mov	r6, sl
 8008138:	4664      	mov	r4, ip
 800813a:	465d      	mov	r5, fp
 800813c:	68aa      	ldr	r2, [r5, #8]
 800813e:	4639      	mov	r1, r7
 8008140:	4620      	mov	r0, r4
 8008142:	f001 fadf 	bl	8009704 <d_print_comp>
 8008146:	7833      	ldrb	r3, [r6, #0]
 8008148:	2b04      	cmp	r3, #4
 800814a:	f001 8190 	beq.w	800946e <d_print_comp_inner+0x259a>
 800814e:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 8008152:	4645      	mov	r5, r8
 8008154:	46b8      	mov	r8, r7
 8008156:	2620      	movs	r6, #32
 8008158:	f859 7c08 	ldr.w	r7, [r9, #-8]
 800815c:	3d01      	subs	r5, #1
 800815e:	b987      	cbnz	r7, 8008182 <d_print_comp_inner+0x12ae>
 8008160:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008164:	29ff      	cmp	r1, #255	; 0xff
 8008166:	f001 8172 	beq.w	800944e <d_print_comp_inner+0x257a>
 800816a:	1c4b      	adds	r3, r1, #1
 800816c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008170:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 8008174:	5466      	strb	r6, [r4, r1]
 8008176:	4620      	mov	r0, r4
 8008178:	4641      	mov	r1, r8
 800817a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800817e:	f001 fad1 	bl	8009724 <d_print_mod>
 8008182:	f1a9 0910 	sub.w	r9, r9, #16
 8008186:	2d00      	cmp	r5, #0
 8008188:	d1e6      	bne.n	8008158 <d_print_comp_inner+0x1284>
 800818a:	9b00      	ldr	r3, [sp, #0]
 800818c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8008190:	f7fe bf62 	b.w	8007058 <d_print_comp_inner+0x184>
 8008194:	686a      	ldr	r2, [r5, #4]
 8008196:	f001 fab5 	bl	8009704 <d_print_comp>
 800819a:	f017 0904 	ands.w	r9, r7, #4
 800819e:	f000 8475 	beq.w	8008a8c <d_print_comp_inner+0x1bb8>
 80081a2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80081a6:	29ff      	cmp	r1, #255	; 0xff
 80081a8:	f000 87d3 	beq.w	8009152 <d_print_comp_inner+0x227e>
 80081ac:	1c4a      	adds	r2, r1, #1
 80081ae:	232e      	movs	r3, #46	; 0x2e
 80081b0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80081b4:	5463      	strb	r3, [r4, r1]
 80081b6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80081ba:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80081be:	f898 3000 	ldrb.w	r3, [r8]
 80081c2:	2b45      	cmp	r3, #69	; 0x45
 80081c4:	f000 862c 	beq.w	8008e20 <d_print_comp_inner+0x1f4c>
 80081c8:	4642      	mov	r2, r8
 80081ca:	4639      	mov	r1, r7
 80081cc:	4620      	mov	r0, r4
 80081ce:	f001 fa99 	bl	8009704 <d_print_comp>
 80081d2:	f7fe bf41 	b.w	8007058 <d_print_comp_inner+0x184>
 80081d6:	f011 0704 	ands.w	r7, r1, #4
 80081da:	f040 832d 	bne.w	8008838 <d_print_comp_inner+0x1964>
 80081de:	68ab      	ldr	r3, [r5, #8]
 80081e0:	686d      	ldr	r5, [r5, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f43e af38 	beq.w	8007058 <d_print_comp_inner+0x184>
 80081e8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80081ec:	eb05 0803 	add.w	r8, r5, r3
 80081f0:	e009      	b.n	8008206 <d_print_comp_inner+0x1332>
 80081f2:	460b      	mov	r3, r1
 80081f4:	3101      	adds	r1, #1
 80081f6:	45a8      	cmp	r8, r5
 80081f8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80081fc:	54e6      	strb	r6, [r4, r3]
 80081fe:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008202:	f43e af29 	beq.w	8007058 <d_print_comp_inner+0x184>
 8008206:	29ff      	cmp	r1, #255	; 0xff
 8008208:	f815 6b01 	ldrb.w	r6, [r5], #1
 800820c:	d1f1      	bne.n	80081f2 <d_print_comp_inner+0x131e>
 800820e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008212:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8008216:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800821a:	4620      	mov	r0, r4
 800821c:	4798      	blx	r3
 800821e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008222:	2101      	movs	r1, #1
 8008224:	440b      	add	r3, r1
 8008226:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800822a:	2300      	movs	r3, #0
 800822c:	e7e3      	b.n	80081f6 <d_print_comp_inner+0x1322>
 800822e:	bf00      	nop
 8008230:	08012ddc 	.word	0x08012ddc
 8008234:	08012db7 	.word	0x08012db7
 8008238:	08012dab 	.word	0x08012dab
 800823c:	08012da0 	.word	0x08012da0
 8008240:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8008244:	f1b9 0f00 	cmp.w	r9, #0
 8008248:	f000 8373 	beq.w	8008932 <d_print_comp_inner+0x1a5e>
 800824c:	4dda      	ldr	r5, [pc, #872]	; (80085b8 <d_print_comp_inner+0x16e4>)
 800824e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8008252:	1daf      	adds	r7, r5, #6
 8008254:	f04f 0800 	mov.w	r8, #0
 8008258:	e009      	b.n	800826e <d_print_comp_inner+0x139a>
 800825a:	460b      	mov	r3, r1
 800825c:	3101      	adds	r1, #1
 800825e:	42bd      	cmp	r5, r7
 8008260:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008264:	54e6      	strb	r6, [r4, r3]
 8008266:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800826a:	f000 8280 	beq.w	800876e <d_print_comp_inner+0x189a>
 800826e:	29ff      	cmp	r1, #255	; 0xff
 8008270:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008274:	d1f1      	bne.n	800825a <d_print_comp_inner+0x1386>
 8008276:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800827a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800827e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008282:	4620      	mov	r0, r4
 8008284:	4798      	blx	r3
 8008286:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800828a:	2101      	movs	r1, #1
 800828c:	440b      	add	r3, r1
 800828e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008292:	2300      	movs	r3, #0
 8008294:	e7e3      	b.n	800825e <d_print_comp_inner+0x138a>
 8008296:	1d29      	adds	r1, r5, #4
 8008298:	f7fe fd76 	bl	8006d88 <d_lookup_template_argument.isra.6>
 800829c:	2800      	cmp	r0, #0
 800829e:	f43e aee3 	beq.w	8007068 <d_print_comp_inner+0x194>
 80082a2:	7803      	ldrb	r3, [r0, #0]
 80082a4:	2b2f      	cmp	r3, #47	; 0x2f
 80082a6:	f000 84fa 	beq.w	8008c9e <d_print_comp_inner+0x1dca>
 80082aa:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 80082ae:	4602      	mov	r2, r0
 80082b0:	682b      	ldr	r3, [r5, #0]
 80082b2:	4639      	mov	r1, r7
 80082b4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80082b8:	4620      	mov	r0, r4
 80082ba:	f001 fa23 	bl	8009704 <d_print_comp>
 80082be:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 80082c2:	f7fe bec9 	b.w	8007058 <d_print_comp_inner+0x184>
 80082c6:	68aa      	ldr	r2, [r5, #8]
 80082c8:	f001 fa1c 	bl	8009704 <d_print_comp>
 80082cc:	f7fe bec4 	b.w	8007058 <d_print_comp_inner+0x184>
 80082d0:	2301      	movs	r3, #1
 80082d2:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 80082d6:	f7fe bebf 	b.w	8007058 <d_print_comp_inner+0x184>
 80082da:	f10b 0b01 	add.w	fp, fp, #1
 80082de:	45cb      	cmp	fp, r9
 80082e0:	f47e af39 	bne.w	8007156 <d_print_comp_inner+0x282>
 80082e4:	f7fe beb8 	b.w	8007058 <d_print_comp_inner+0x184>
 80082e8:	6876      	ldr	r6, [r6, #4]
 80082ea:	b126      	cbz	r6, 80082f6 <d_print_comp_inner+0x1422>
 80082ec:	f1b8 0f04 	cmp.w	r8, #4
 80082f0:	46c6      	mov	lr, r8
 80082f2:	f47f aed3 	bne.w	800809c <d_print_comp_inner+0x11c8>
 80082f6:	2301      	movs	r3, #1
 80082f8:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80082fc:	f7fe beac 	b.w	8007058 <d_print_comp_inner+0x184>
 8008300:	686a      	ldr	r2, [r5, #4]
 8008302:	4639      	mov	r1, r7
 8008304:	4620      	mov	r0, r4
 8008306:	f001 f9fd 	bl	8009704 <d_print_comp>
 800830a:	f7fe bea5 	b.w	8007058 <d_print_comp_inner+0x184>
 800830e:	686a      	ldr	r2, [r5, #4]
 8008310:	4639      	mov	r1, r7
 8008312:	4620      	mov	r0, r4
 8008314:	f001 f9f6 	bl	8009704 <d_print_comp>
 8008318:	f7fe be9e 	b.w	8007058 <d_print_comp_inner+0x184>
 800831c:	686a      	ldr	r2, [r5, #4]
 800831e:	4639      	mov	r1, r7
 8008320:	4620      	mov	r0, r4
 8008322:	f001 f9ef 	bl	8009704 <d_print_comp>
 8008326:	f7fe be97 	b.w	8007058 <d_print_comp_inner+0x184>
 800832a:	686a      	ldr	r2, [r5, #4]
 800832c:	4639      	mov	r1, r7
 800832e:	4620      	mov	r0, r4
 8008330:	f001 f9e8 	bl	8009704 <d_print_comp>
 8008334:	f7fe be90 	b.w	8007058 <d_print_comp_inner+0x184>
 8008338:	686a      	ldr	r2, [r5, #4]
 800833a:	4639      	mov	r1, r7
 800833c:	4620      	mov	r0, r4
 800833e:	f001 f9e1 	bl	8009704 <d_print_comp>
 8008342:	f7fe be89 	b.w	8007058 <d_print_comp_inner+0x184>
 8008346:	686a      	ldr	r2, [r5, #4]
 8008348:	4639      	mov	r1, r7
 800834a:	4620      	mov	r0, r4
 800834c:	f001 f9da 	bl	8009704 <d_print_comp>
 8008350:	f7fe be82 	b.w	8007058 <d_print_comp_inner+0x184>
 8008354:	4639      	mov	r1, r7
 8008356:	686a      	ldr	r2, [r5, #4]
 8008358:	4620      	mov	r0, r4
 800835a:	f001 f9d3 	bl	8009704 <d_print_comp>
 800835e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008362:	29ff      	cmp	r1, #255	; 0xff
 8008364:	f000 84cf 	beq.w	8008d06 <d_print_comp_inner+0x1e32>
 8008368:	1c4a      	adds	r2, r1, #1
 800836a:	2329      	movs	r3, #41	; 0x29
 800836c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008370:	5463      	strb	r3, [r4, r1]
 8008372:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008376:	f7fe be6f 	b.w	8007058 <d_print_comp_inner+0x184>
 800837a:	686a      	ldr	r2, [r5, #4]
 800837c:	4639      	mov	r1, r7
 800837e:	4620      	mov	r0, r4
 8008380:	f001 f9c0 	bl	8009704 <d_print_comp>
 8008384:	f7fe be68 	b.w	8007058 <d_print_comp_inner+0x184>
 8008388:	686a      	ldr	r2, [r5, #4]
 800838a:	a804      	add	r0, sp, #16
 800838c:	3201      	adds	r2, #1
 800838e:	498b      	ldr	r1, [pc, #556]	; (80085bc <d_print_comp_inner+0x16e8>)
 8008390:	f008 fc4e 	bl	8010c30 <siprintf>
 8008394:	a804      	add	r0, sp, #16
 8008396:	f006 fb2d 	bl	800e9f4 <strlen>
 800839a:	b318      	cbz	r0, 80083e4 <d_print_comp_inner+0x1510>
 800839c:	ad04      	add	r5, sp, #16
 800839e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80083a2:	182f      	adds	r7, r5, r0
 80083a4:	f04f 0800 	mov.w	r8, #0
 80083a8:	e008      	b.n	80083bc <d_print_comp_inner+0x14e8>
 80083aa:	460b      	mov	r3, r1
 80083ac:	3101      	adds	r1, #1
 80083ae:	42af      	cmp	r7, r5
 80083b0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80083b4:	54e6      	strb	r6, [r4, r3]
 80083b6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80083ba:	d015      	beq.n	80083e8 <d_print_comp_inner+0x1514>
 80083bc:	29ff      	cmp	r1, #255	; 0xff
 80083be:	f815 6b01 	ldrb.w	r6, [r5], #1
 80083c2:	d1f2      	bne.n	80083aa <d_print_comp_inner+0x14d6>
 80083c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80083c8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80083cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80083d0:	4620      	mov	r0, r4
 80083d2:	4798      	blx	r3
 80083d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80083d8:	2101      	movs	r1, #1
 80083da:	440b      	add	r3, r1
 80083dc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80083e0:	2300      	movs	r3, #0
 80083e2:	e7e4      	b.n	80083ae <d_print_comp_inner+0x14da>
 80083e4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80083e8:	29ff      	cmp	r1, #255	; 0xff
 80083ea:	f000 84cd 	beq.w	8008d88 <d_print_comp_inner+0x1eb4>
 80083ee:	1c4a      	adds	r2, r1, #1
 80083f0:	237d      	movs	r3, #125	; 0x7d
 80083f2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80083f6:	5463      	strb	r3, [r4, r1]
 80083f8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80083fc:	f7fe be2c 	b.w	8007058 <d_print_comp_inner+0x184>
 8008400:	4e6f      	ldr	r6, [pc, #444]	; (80085c0 <d_print_comp_inner+0x16ec>)
 8008402:	4639      	mov	r1, r7
 8008404:	686a      	ldr	r2, [r5, #4]
 8008406:	4620      	mov	r0, r4
 8008408:	f001 f97c 	bl	8009704 <d_print_comp>
 800840c:	f106 0902 	add.w	r9, r6, #2
 8008410:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008414:	f04f 0800 	mov.w	r8, #0
 8008418:	e008      	b.n	800842c <d_print_comp_inner+0x1558>
 800841a:	460b      	mov	r3, r1
 800841c:	3101      	adds	r1, #1
 800841e:	45b1      	cmp	r9, r6
 8008420:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008424:	54e7      	strb	r7, [r4, r3]
 8008426:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800842a:	d068      	beq.n	80084fe <d_print_comp_inner+0x162a>
 800842c:	29ff      	cmp	r1, #255	; 0xff
 800842e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8008432:	d1f2      	bne.n	800841a <d_print_comp_inner+0x1546>
 8008434:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008438:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800843c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008440:	4620      	mov	r0, r4
 8008442:	4798      	blx	r3
 8008444:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008448:	2101      	movs	r1, #1
 800844a:	440b      	add	r3, r1
 800844c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008450:	2300      	movs	r3, #0
 8008452:	e7e4      	b.n	800841e <d_print_comp_inner+0x154a>
 8008454:	686a      	ldr	r2, [r5, #4]
 8008456:	4639      	mov	r1, r7
 8008458:	4620      	mov	r0, r4
 800845a:	f001 f953 	bl	8009704 <d_print_comp>
 800845e:	f7fe bdfb 	b.w	8007058 <d_print_comp_inner+0x184>
 8008462:	f8da 5004 	ldr.w	r5, [sl, #4]
 8008466:	782b      	ldrb	r3, [r5, #0]
 8008468:	3b61      	subs	r3, #97	; 0x61
 800846a:	2b19      	cmp	r3, #25
 800846c:	d80b      	bhi.n	8008486 <d_print_comp_inner+0x15b2>
 800846e:	29ff      	cmp	r1, #255	; 0xff
 8008470:	f000 8726 	beq.w	80092c0 <d_print_comp_inner+0x23ec>
 8008474:	2320      	movs	r3, #32
 8008476:	1c4a      	adds	r2, r1, #1
 8008478:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800847c:	5463      	strb	r3, [r4, r1]
 800847e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008482:	f8da 5004 	ldr.w	r5, [sl, #4]
 8008486:	19eb      	adds	r3, r5, r7
 8008488:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800848c:	2b20      	cmp	r3, #32
 800848e:	bf08      	it	eq
 8008490:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8008494:	2f00      	cmp	r7, #0
 8008496:	f43e addf 	beq.w	8007058 <d_print_comp_inner+0x184>
 800849a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800849e:	442f      	add	r7, r5
 80084a0:	f04f 0800 	mov.w	r8, #0
 80084a4:	e009      	b.n	80084ba <d_print_comp_inner+0x15e6>
 80084a6:	460b      	mov	r3, r1
 80084a8:	3101      	adds	r1, #1
 80084aa:	42af      	cmp	r7, r5
 80084ac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80084b0:	54e6      	strb	r6, [r4, r3]
 80084b2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80084b6:	f43e adcf 	beq.w	8007058 <d_print_comp_inner+0x184>
 80084ba:	29ff      	cmp	r1, #255	; 0xff
 80084bc:	f815 6b01 	ldrb.w	r6, [r5], #1
 80084c0:	d1f1      	bne.n	80084a6 <d_print_comp_inner+0x15d2>
 80084c2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80084c6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80084ca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80084ce:	4620      	mov	r0, r4
 80084d0:	4798      	blx	r3
 80084d2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80084d6:	2101      	movs	r1, #1
 80084d8:	440b      	add	r3, r1
 80084da:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80084de:	2300      	movs	r3, #0
 80084e0:	e7e3      	b.n	80084aa <d_print_comp_inner+0x15d6>
 80084e2:	686a      	ldr	r2, [r5, #4]
 80084e4:	4639      	mov	r1, r7
 80084e6:	4620      	mov	r0, r4
 80084e8:	f001 f90c 	bl	8009704 <d_print_comp>
 80084ec:	f7fe bdb4 	b.w	8007058 <d_print_comp_inner+0x184>
 80084f0:	686a      	ldr	r2, [r5, #4]
 80084f2:	4639      	mov	r1, r7
 80084f4:	4620      	mov	r0, r4
 80084f6:	f001 f905 	bl	8009704 <d_print_comp>
 80084fa:	f7fe bdad 	b.w	8007058 <d_print_comp_inner+0x184>
 80084fe:	68aa      	ldr	r2, [r5, #8]
 8008500:	a804      	add	r0, sp, #16
 8008502:	3201      	adds	r2, #1
 8008504:	492d      	ldr	r1, [pc, #180]	; (80085bc <d_print_comp_inner+0x16e8>)
 8008506:	f008 fb93 	bl	8010c30 <siprintf>
 800850a:	a804      	add	r0, sp, #16
 800850c:	f006 fa72 	bl	800e9f4 <strlen>
 8008510:	b318      	cbz	r0, 800855a <d_print_comp_inner+0x1686>
 8008512:	ad04      	add	r5, sp, #16
 8008514:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008518:	182f      	adds	r7, r5, r0
 800851a:	f04f 0800 	mov.w	r8, #0
 800851e:	e008      	b.n	8008532 <d_print_comp_inner+0x165e>
 8008520:	460b      	mov	r3, r1
 8008522:	3101      	adds	r1, #1
 8008524:	42af      	cmp	r7, r5
 8008526:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800852a:	54e6      	strb	r6, [r4, r3]
 800852c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008530:	d015      	beq.n	800855e <d_print_comp_inner+0x168a>
 8008532:	29ff      	cmp	r1, #255	; 0xff
 8008534:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008538:	d1f2      	bne.n	8008520 <d_print_comp_inner+0x164c>
 800853a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800853e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008542:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008546:	4620      	mov	r0, r4
 8008548:	4798      	blx	r3
 800854a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800854e:	2101      	movs	r1, #1
 8008550:	440b      	add	r3, r1
 8008552:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008556:	2300      	movs	r3, #0
 8008558:	e7e4      	b.n	8008524 <d_print_comp_inner+0x1650>
 800855a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800855e:	29ff      	cmp	r1, #255	; 0xff
 8008560:	f000 8447 	beq.w	8008df2 <d_print_comp_inner+0x1f1e>
 8008564:	1c4a      	adds	r2, r1, #1
 8008566:	237d      	movs	r3, #125	; 0x7d
 8008568:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800856c:	5463      	strb	r3, [r4, r1]
 800856e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008572:	f7fe bd71 	b.w	8007058 <d_print_comp_inner+0x184>
 8008576:	1d2a      	adds	r2, r5, #4
 8008578:	4639      	mov	r1, r7
 800857a:	4620      	mov	r0, r4
 800857c:	f001 fe62 	bl	800a244 <d_print_cast.isra.12>
 8008580:	f7fe bd6a 	b.w	8007058 <d_print_comp_inner+0x184>
 8008584:	4639      	mov	r1, r7
 8008586:	68aa      	ldr	r2, [r5, #8]
 8008588:	4620      	mov	r0, r4
 800858a:	f001 f8bb 	bl	8009704 <d_print_comp>
 800858e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008592:	29ff      	cmp	r1, #255	; 0xff
 8008594:	f000 841b 	beq.w	8008dce <d_print_comp_inner+0x1efa>
 8008598:	1c4a      	adds	r2, r1, #1
 800859a:	235d      	movs	r3, #93	; 0x5d
 800859c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80085a0:	5463      	strb	r3, [r4, r1]
 80085a2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80085a6:	f7fe bd57 	b.w	8007058 <d_print_comp_inner+0x184>
 80085aa:	686a      	ldr	r2, [r5, #4]
 80085ac:	4639      	mov	r1, r7
 80085ae:	4620      	mov	r0, r4
 80085b0:	f001 f8a8 	bl	8009704 <d_print_comp>
 80085b4:	f7fe bd50 	b.w	8007058 <d_print_comp_inner+0x184>
 80085b8:	08012f84 	.word	0x08012f84
 80085bc:	08012d8c 	.word	0x08012d8c
 80085c0:	08012fd8 	.word	0x08012fd8
 80085c4:	68aa      	ldr	r2, [r5, #8]
 80085c6:	4639      	mov	r1, r7
 80085c8:	4620      	mov	r0, r4
 80085ca:	f001 f89b 	bl	8009704 <d_print_comp>
 80085ce:	f7fe bd43 	b.w	8007058 <d_print_comp_inner+0x184>
 80085d2:	4639      	mov	r1, r7
 80085d4:	68aa      	ldr	r2, [r5, #8]
 80085d6:	4620      	mov	r0, r4
 80085d8:	f001 f894 	bl	8009704 <d_print_comp>
 80085dc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80085e0:	29ff      	cmp	r1, #255	; 0xff
 80085e2:	f000 83e3 	beq.w	8008dac <d_print_comp_inner+0x1ed8>
 80085e6:	1c4a      	adds	r2, r1, #1
 80085e8:	235d      	movs	r3, #93	; 0x5d
 80085ea:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80085ee:	5463      	strb	r3, [r4, r1]
 80085f0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80085f4:	f7fe bd30 	b.w	8007058 <d_print_comp_inner+0x184>
 80085f8:	686a      	ldr	r2, [r5, #4]
 80085fa:	4639      	mov	r1, r7
 80085fc:	4620      	mov	r0, r4
 80085fe:	f001 f881 	bl	8009704 <d_print_comp>
 8008602:	f7fe bd29 	b.w	8007058 <d_print_comp_inner+0x184>
 8008606:	686a      	ldr	r2, [r5, #4]
 8008608:	4639      	mov	r1, r7
 800860a:	4620      	mov	r0, r4
 800860c:	f001 f87a 	bl	8009704 <d_print_comp>
 8008610:	f7fe bd22 	b.w	8007058 <d_print_comp_inner+0x184>
 8008614:	686a      	ldr	r2, [r5, #4]
 8008616:	4639      	mov	r1, r7
 8008618:	4620      	mov	r0, r4
 800861a:	f001 f873 	bl	8009704 <d_print_comp>
 800861e:	f7fe bd1b 	b.w	8007058 <d_print_comp_inner+0x184>
 8008622:	4ed5      	ldr	r6, [pc, #852]	; (8008978 <d_print_comp_inner+0x1aa4>)
 8008624:	4639      	mov	r1, r7
 8008626:	68aa      	ldr	r2, [r5, #8]
 8008628:	4620      	mov	r0, r4
 800862a:	f001 f86b 	bl	8009704 <d_print_comp>
 800862e:	f106 0a05 	add.w	sl, r6, #5
 8008632:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008636:	f04f 0900 	mov.w	r9, #0
 800863a:	e009      	b.n	8008650 <d_print_comp_inner+0x177c>
 800863c:	460b      	mov	r3, r1
 800863e:	3101      	adds	r1, #1
 8008640:	45b2      	cmp	sl, r6
 8008642:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008646:	f804 8003 	strb.w	r8, [r4, r3]
 800864a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800864e:	d028      	beq.n	80086a2 <d_print_comp_inner+0x17ce>
 8008650:	29ff      	cmp	r1, #255	; 0xff
 8008652:	f816 8b01 	ldrb.w	r8, [r6], #1
 8008656:	d1f1      	bne.n	800863c <d_print_comp_inner+0x1768>
 8008658:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800865c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008660:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008664:	4620      	mov	r0, r4
 8008666:	4798      	blx	r3
 8008668:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800866c:	2101      	movs	r1, #1
 800866e:	440b      	add	r3, r1
 8008670:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008674:	2300      	movs	r3, #0
 8008676:	e7e3      	b.n	8008640 <d_print_comp_inner+0x176c>
 8008678:	686a      	ldr	r2, [r5, #4]
 800867a:	4639      	mov	r1, r7
 800867c:	4620      	mov	r0, r4
 800867e:	f001 f841 	bl	8009704 <d_print_comp>
 8008682:	f7fe bce9 	b.w	8007058 <d_print_comp_inner+0x184>
 8008686:	686a      	ldr	r2, [r5, #4]
 8008688:	4639      	mov	r1, r7
 800868a:	4620      	mov	r0, r4
 800868c:	f001 f83a 	bl	8009704 <d_print_comp>
 8008690:	f7fe bce2 	b.w	8007058 <d_print_comp_inner+0x184>
 8008694:	686a      	ldr	r2, [r5, #4]
 8008696:	4639      	mov	r1, r7
 8008698:	4620      	mov	r0, r4
 800869a:	f001 f833 	bl	8009704 <d_print_comp>
 800869e:	f7fe bcdb 	b.w	8007058 <d_print_comp_inner+0x184>
 80086a2:	686a      	ldr	r2, [r5, #4]
 80086a4:	4639      	mov	r1, r7
 80086a6:	4620      	mov	r0, r4
 80086a8:	f001 f82c 	bl	8009704 <d_print_comp>
 80086ac:	f7fe bcd4 	b.w	8007058 <d_print_comp_inner+0x184>
 80086b0:	686a      	ldr	r2, [r5, #4]
 80086b2:	4639      	mov	r1, r7
 80086b4:	4620      	mov	r0, r4
 80086b6:	f001 f825 	bl	8009704 <d_print_comp>
 80086ba:	f7fe bccd 	b.w	8007058 <d_print_comp_inner+0x184>
 80086be:	4eaf      	ldr	r6, [pc, #700]	; (800897c <d_print_comp_inner+0x1aa8>)
 80086c0:	4639      	mov	r1, r7
 80086c2:	686a      	ldr	r2, [r5, #4]
 80086c4:	4620      	mov	r0, r4
 80086c6:	f001 f81d 	bl	8009704 <d_print_comp>
 80086ca:	f106 0a04 	add.w	sl, r6, #4
 80086ce:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80086d2:	f04f 0900 	mov.w	r9, #0
 80086d6:	e009      	b.n	80086ec <d_print_comp_inner+0x1818>
 80086d8:	460b      	mov	r3, r1
 80086da:	3101      	adds	r1, #1
 80086dc:	4556      	cmp	r6, sl
 80086de:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80086e2:	f804 8003 	strb.w	r8, [r4, r3]
 80086e6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80086ea:	d013      	beq.n	8008714 <d_print_comp_inner+0x1840>
 80086ec:	29ff      	cmp	r1, #255	; 0xff
 80086ee:	f816 8b01 	ldrb.w	r8, [r6], #1
 80086f2:	d1f1      	bne.n	80086d8 <d_print_comp_inner+0x1804>
 80086f4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80086f8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80086fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008700:	4620      	mov	r0, r4
 8008702:	4798      	blx	r3
 8008704:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008708:	2101      	movs	r1, #1
 800870a:	440b      	add	r3, r1
 800870c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008710:	2300      	movs	r3, #0
 8008712:	e7e3      	b.n	80086dc <d_print_comp_inner+0x1808>
 8008714:	68aa      	ldr	r2, [r5, #8]
 8008716:	4639      	mov	r1, r7
 8008718:	4620      	mov	r0, r4
 800871a:	f000 fff3 	bl	8009704 <d_print_comp>
 800871e:	f7fe bc9b 	b.w	8007058 <d_print_comp_inner+0x184>
 8008722:	68aa      	ldr	r2, [r5, #8]
 8008724:	460e      	mov	r6, r1
 8008726:	4620      	mov	r0, r4
 8008728:	4639      	mov	r1, r7
 800872a:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 800872e:	f000 ffe9 	bl	8009704 <d_print_comp>
 8008732:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008736:	429d      	cmp	r5, r3
 8008738:	f47e ac8e 	bne.w	8007058 <d_print_comp_inner+0x184>
 800873c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8008740:	42b3      	cmp	r3, r6
 8008742:	f47e ac89 	bne.w	8007058 <d_print_comp_inner+0x184>
 8008746:	3e02      	subs	r6, #2
 8008748:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800874c:	f7fe bc84 	b.w	8007058 <d_print_comp_inner+0x184>
 8008750:	462a      	mov	r2, r5
 8008752:	4639      	mov	r1, r7
 8008754:	4620      	mov	r0, r4
 8008756:	f000 ffe5 	bl	8009724 <d_print_mod>
 800875a:	f7ff bb6c 	b.w	8007e36 <d_print_comp_inner+0xf62>
 800875e:	686b      	ldr	r3, [r5, #4]
 8008760:	9300      	str	r3, [sp, #0]
 8008762:	f1b9 0f00 	cmp.w	r9, #0
 8008766:	f47e acf0 	bne.w	800714a <d_print_comp_inner+0x276>
 800876a:	f7fe bc75 	b.w	8007058 <d_print_comp_inner+0x184>
 800876e:	464a      	mov	r2, r9
 8008770:	a804      	add	r0, sp, #16
 8008772:	4983      	ldr	r1, [pc, #524]	; (8008980 <d_print_comp_inner+0x1aac>)
 8008774:	f008 fa5c 	bl	8010c30 <siprintf>
 8008778:	a804      	add	r0, sp, #16
 800877a:	f006 f93b 	bl	800e9f4 <strlen>
 800877e:	b318      	cbz	r0, 80087c8 <d_print_comp_inner+0x18f4>
 8008780:	ad04      	add	r5, sp, #16
 8008782:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008786:	182f      	adds	r7, r5, r0
 8008788:	f04f 0800 	mov.w	r8, #0
 800878c:	e008      	b.n	80087a0 <d_print_comp_inner+0x18cc>
 800878e:	460b      	mov	r3, r1
 8008790:	3101      	adds	r1, #1
 8008792:	42bd      	cmp	r5, r7
 8008794:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008798:	54e6      	strb	r6, [r4, r3]
 800879a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800879e:	d015      	beq.n	80087cc <d_print_comp_inner+0x18f8>
 80087a0:	29ff      	cmp	r1, #255	; 0xff
 80087a2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80087a6:	d1f2      	bne.n	800878e <d_print_comp_inner+0x18ba>
 80087a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80087ac:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80087b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80087b4:	4620      	mov	r0, r4
 80087b6:	4798      	blx	r3
 80087b8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80087bc:	2101      	movs	r1, #1
 80087be:	440b      	add	r3, r1
 80087c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80087c4:	2300      	movs	r3, #0
 80087c6:	e7e4      	b.n	8008792 <d_print_comp_inner+0x18be>
 80087c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80087cc:	29ff      	cmp	r1, #255	; 0xff
 80087ce:	f000 841d 	beq.w	800900c <d_print_comp_inner+0x2138>
 80087d2:	1c4a      	adds	r2, r1, #1
 80087d4:	237d      	movs	r3, #125	; 0x7d
 80087d6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80087da:	5463      	strb	r3, [r4, r1]
 80087dc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80087e0:	f7fe bc3a 	b.w	8007058 <d_print_comp_inner+0x184>
 80087e4:	686b      	ldr	r3, [r5, #4]
 80087e6:	68df      	ldr	r7, [r3, #12]
 80087e8:	689d      	ldr	r5, [r3, #8]
 80087ea:	2f00      	cmp	r7, #0
 80087ec:	f43e ac34 	beq.w	8007058 <d_print_comp_inner+0x184>
 80087f0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80087f4:	442f      	add	r7, r5
 80087f6:	f04f 0800 	mov.w	r8, #0
 80087fa:	e009      	b.n	8008810 <d_print_comp_inner+0x193c>
 80087fc:	460b      	mov	r3, r1
 80087fe:	3101      	adds	r1, #1
 8008800:	42af      	cmp	r7, r5
 8008802:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008806:	54e6      	strb	r6, [r4, r3]
 8008808:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800880c:	f43e ac24 	beq.w	8007058 <d_print_comp_inner+0x184>
 8008810:	29ff      	cmp	r1, #255	; 0xff
 8008812:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008816:	d1f1      	bne.n	80087fc <d_print_comp_inner+0x1928>
 8008818:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800881c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008820:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008824:	4620      	mov	r0, r4
 8008826:	4798      	blx	r3
 8008828:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800882c:	2101      	movs	r1, #1
 800882e:	440b      	add	r3, r1
 8008830:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008834:	2300      	movs	r3, #0
 8008836:	e7e3      	b.n	8008800 <d_print_comp_inner+0x192c>
 8008838:	686e      	ldr	r6, [r5, #4]
 800883a:	68af      	ldr	r7, [r5, #8]
 800883c:	4437      	add	r7, r6
 800883e:	42be      	cmp	r6, r7
 8008840:	f4be ac0a 	bcs.w	8007058 <d_print_comp_inner+0x184>
 8008844:	f04f 0800 	mov.w	r8, #0
 8008848:	e00d      	b.n	8008866 <d_print_comp_inner+0x1992>
 800884a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800884e:	29ff      	cmp	r1, #255	; 0xff
 8008850:	d038      	beq.n	80088c4 <d_print_comp_inner+0x19f0>
 8008852:	1c4b      	adds	r3, r1, #1
 8008854:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008858:	5465      	strb	r5, [r4, r1]
 800885a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800885e:	3601      	adds	r6, #1
 8008860:	42b7      	cmp	r7, r6
 8008862:	f67e abf9 	bls.w	8007058 <d_print_comp_inner+0x184>
 8008866:	1bbb      	subs	r3, r7, r6
 8008868:	2b03      	cmp	r3, #3
 800886a:	7835      	ldrb	r5, [r6, #0]
 800886c:	dded      	ble.n	800884a <d_print_comp_inner+0x1976>
 800886e:	2d5f      	cmp	r5, #95	; 0x5f
 8008870:	d1eb      	bne.n	800884a <d_print_comp_inner+0x1976>
 8008872:	7872      	ldrb	r2, [r6, #1]
 8008874:	2a5f      	cmp	r2, #95	; 0x5f
 8008876:	d1e8      	bne.n	800884a <d_print_comp_inner+0x1976>
 8008878:	78b3      	ldrb	r3, [r6, #2]
 800887a:	2b55      	cmp	r3, #85	; 0x55
 800887c:	d001      	beq.n	8008882 <d_print_comp_inner+0x19ae>
 800887e:	4615      	mov	r5, r2
 8008880:	e7e3      	b.n	800884a <d_print_comp_inner+0x1976>
 8008882:	1cf3      	adds	r3, r6, #3
 8008884:	429f      	cmp	r7, r3
 8008886:	d9fa      	bls.n	800887e <d_print_comp_inner+0x19aa>
 8008888:	2000      	movs	r0, #0
 800888a:	e006      	b.n	800889a <d_print_comp_inner+0x19c6>
 800888c:	f1a5 0237 	sub.w	r2, r5, #55	; 0x37
 8008890:	42bb      	cmp	r3, r7
 8008892:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8008896:	f000 8558 	beq.w	800934a <d_print_comp_inner+0x2476>
 800889a:	4699      	mov	r9, r3
 800889c:	f813 5b01 	ldrb.w	r5, [r3], #1
 80088a0:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 80088a4:	b2d1      	uxtb	r1, r2
 80088a6:	2909      	cmp	r1, #9
 80088a8:	f1a5 0e41 	sub.w	lr, r5, #65	; 0x41
 80088ac:	d9f0      	bls.n	8008890 <d_print_comp_inner+0x19bc>
 80088ae:	f1be 0f05 	cmp.w	lr, #5
 80088b2:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 80088b6:	d9e9      	bls.n	800888c <d_print_comp_inner+0x19b8>
 80088b8:	2a05      	cmp	r2, #5
 80088ba:	f200 869a 	bhi.w	80095f2 <d_print_comp_inner+0x271e>
 80088be:	f1a5 0257 	sub.w	r2, r5, #87	; 0x57
 80088c2:	e7e5      	b.n	8008890 <d_print_comp_inner+0x19bc>
 80088c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80088c8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80088cc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80088d0:	4620      	mov	r0, r4
 80088d2:	4798      	blx	r3
 80088d4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 80088d8:	2301      	movs	r3, #1
 80088da:	441a      	add	r2, r3
 80088dc:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80088e0:	2100      	movs	r1, #0
 80088e2:	e7b7      	b.n	8008854 <d_print_comp_inner+0x1980>
 80088e4:	4d27      	ldr	r5, [pc, #156]	; (8008984 <d_print_comp_inner+0x1ab0>)
 80088e6:	4698      	mov	r8, r3
 80088e8:	1daf      	adds	r7, r5, #6
 80088ea:	e009      	b.n	8008900 <d_print_comp_inner+0x1a2c>
 80088ec:	460b      	mov	r3, r1
 80088ee:	3101      	adds	r1, #1
 80088f0:	42af      	cmp	r7, r5
 80088f2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80088f6:	54e6      	strb	r6, [r4, r3]
 80088f8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80088fc:	f43e abac 	beq.w	8007058 <d_print_comp_inner+0x184>
 8008900:	29ff      	cmp	r1, #255	; 0xff
 8008902:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008906:	d1f1      	bne.n	80088ec <d_print_comp_inner+0x1a18>
 8008908:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800890c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008910:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008914:	4620      	mov	r0, r4
 8008916:	4798      	blx	r3
 8008918:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800891c:	2101      	movs	r1, #1
 800891e:	440b      	add	r3, r1
 8008920:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008924:	2300      	movs	r3, #0
 8008926:	e7e3      	b.n	80088f0 <d_print_comp_inner+0x1a1c>
 8008928:	4605      	mov	r5, r0
 800892a:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 800892e:	f7ff ba6e 	b.w	8007e0e <d_print_comp_inner+0xf3a>
 8008932:	4d15      	ldr	r5, [pc, #84]	; (8008988 <d_print_comp_inner+0x1ab4>)
 8008934:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8008938:	1d2f      	adds	r7, r5, #4
 800893a:	e009      	b.n	8008950 <d_print_comp_inner+0x1a7c>
 800893c:	460b      	mov	r3, r1
 800893e:	3101      	adds	r1, #1
 8008940:	42bd      	cmp	r5, r7
 8008942:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008946:	54e6      	strb	r6, [r4, r3]
 8008948:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800894c:	f43e ab84 	beq.w	8007058 <d_print_comp_inner+0x184>
 8008950:	29ff      	cmp	r1, #255	; 0xff
 8008952:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008956:	d1f1      	bne.n	800893c <d_print_comp_inner+0x1a68>
 8008958:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800895c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008960:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008964:	4620      	mov	r0, r4
 8008966:	4798      	blx	r3
 8008968:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800896c:	2101      	movs	r1, #1
 800896e:	440b      	add	r3, r1
 8008970:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008974:	2300      	movs	r3, #0
 8008976:	e7e3      	b.n	8008940 <d_print_comp_inner+0x1a6c>
 8008978:	08012e98 	.word	0x08012e98
 800897c:	08012dd4 	.word	0x08012dd4
 8008980:	08012d8c 	.word	0x08012d8c
 8008984:	08012ef8 	.word	0x08012ef8
 8008988:	08012f7c 	.word	0x08012f7c
 800898c:	f021 0760 	bic.w	r7, r1, #96	; 0x60
 8008990:	f105 0208 	add.w	r2, r5, #8
 8008994:	4639      	mov	r1, r7
 8008996:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 800899a:	f001 fb5d 	bl	800a058 <d_print_function_type.isra.11>
 800899e:	686a      	ldr	r2, [r5, #4]
 80089a0:	2a00      	cmp	r2, #0
 80089a2:	f43e ab59 	beq.w	8007058 <d_print_comp_inner+0x184>
 80089a6:	4639      	mov	r1, r7
 80089a8:	4620      	mov	r0, r4
 80089aa:	f000 feab 	bl	8009704 <d_print_comp>
 80089ae:	f7fe bb53 	b.w	8007058 <d_print_comp_inner+0x184>
 80089b2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80089b6:	f7fe be90 	b.w	80076da <d_print_comp_inner+0x806>
 80089ba:	4edc      	ldr	r6, [pc, #880]	; (8008d2c <d_print_comp_inner+0x1e58>)
 80089bc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80089c0:	f106 0a05 	add.w	sl, r6, #5
 80089c4:	f04f 0900 	mov.w	r9, #0
 80089c8:	e00a      	b.n	80089e0 <d_print_comp_inner+0x1b0c>
 80089ca:	460b      	mov	r3, r1
 80089cc:	3101      	adds	r1, #1
 80089ce:	4556      	cmp	r6, sl
 80089d0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80089d4:	f804 8003 	strb.w	r8, [r4, r3]
 80089d8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80089dc:	f43e ae67 	beq.w	80076ae <d_print_comp_inner+0x7da>
 80089e0:	29ff      	cmp	r1, #255	; 0xff
 80089e2:	f816 8b01 	ldrb.w	r8, [r6], #1
 80089e6:	d1f0      	bne.n	80089ca <d_print_comp_inner+0x1af6>
 80089e8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80089ec:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80089f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80089f4:	4620      	mov	r0, r4
 80089f6:	4798      	blx	r3
 80089f8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80089fc:	2101      	movs	r1, #1
 80089fe:	440b      	add	r3, r1
 8008a00:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008a04:	2300      	movs	r3, #0
 8008a06:	e7e2      	b.n	80089ce <d_print_comp_inner+0x1afa>
 8008a08:	6873      	ldr	r3, [r6, #4]
 8008a0a:	49c9      	ldr	r1, [pc, #804]	; (8008d30 <d_print_comp_inner+0x1e5c>)
 8008a0c:	f8d3 8000 	ldr.w	r8, [r3]
 8008a10:	4640      	mov	r0, r8
 8008a12:	f005 ffe5 	bl	800e9e0 <strcmp>
 8008a16:	782b      	ldrb	r3, [r5, #0]
 8008a18:	b910      	cbnz	r0, 8008a20 <d_print_comp_inner+0x1b4c>
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	f000 84db 	beq.w	80093d6 <d_print_comp_inner+0x2502>
 8008a20:	2b37      	cmp	r3, #55	; 0x37
 8008a22:	f000 8585 	beq.w	8009530 <d_print_comp_inner+0x265c>
 8008a26:	4639      	mov	r1, r7
 8008a28:	4620      	mov	r0, r4
 8008a2a:	4632      	mov	r2, r6
 8008a2c:	f001 fcde 	bl	800a3ec <d_print_expr_op>
 8008a30:	49c0      	ldr	r1, [pc, #768]	; (8008d34 <d_print_comp_inner+0x1e60>)
 8008a32:	4640      	mov	r0, r8
 8008a34:	f005 ffd4 	bl	800e9e0 <strcmp>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	f000 8257 	beq.w	8008eec <d_print_comp_inner+0x2018>
 8008a3e:	4640      	mov	r0, r8
 8008a40:	49bd      	ldr	r1, [pc, #756]	; (8008d38 <d_print_comp_inner+0x1e64>)
 8008a42:	f005 ffcd 	bl	800e9e0 <strcmp>
 8008a46:	4606      	mov	r6, r0
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	f47e ad46 	bne.w	80074da <d_print_comp_inner+0x606>
 8008a4e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8008a52:	2bff      	cmp	r3, #255	; 0xff
 8008a54:	f000 8468 	beq.w	8009328 <d_print_comp_inner+0x2454>
 8008a58:	1c58      	adds	r0, r3, #1
 8008a5a:	2628      	movs	r6, #40	; 0x28
 8008a5c:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8008a60:	4639      	mov	r1, r7
 8008a62:	54e6      	strb	r6, [r4, r3]
 8008a64:	462a      	mov	r2, r5
 8008a66:	4620      	mov	r0, r4
 8008a68:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008a6c:	f000 fe4a 	bl	8009704 <d_print_comp>
 8008a70:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008a74:	29ff      	cmp	r1, #255	; 0xff
 8008a76:	f000 83d6 	beq.w	8009226 <d_print_comp_inner+0x2352>
 8008a7a:	1c4a      	adds	r2, r1, #1
 8008a7c:	2329      	movs	r3, #41	; 0x29
 8008a7e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008a82:	5463      	strb	r3, [r4, r1]
 8008a84:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008a88:	f7fe bae6 	b.w	8007058 <d_print_comp_inner+0x184>
 8008a8c:	4eab      	ldr	r6, [pc, #684]	; (8008d3c <d_print_comp_inner+0x1e68>)
 8008a8e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008a92:	f106 0a02 	add.w	sl, r6, #2
 8008a96:	e00a      	b.n	8008aae <d_print_comp_inner+0x1bda>
 8008a98:	460b      	mov	r3, r1
 8008a9a:	3101      	adds	r1, #1
 8008a9c:	4556      	cmp	r6, sl
 8008a9e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008aa2:	f804 8003 	strb.w	r8, [r4, r3]
 8008aa6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8008aaa:	f43f ab86 	beq.w	80081ba <d_print_comp_inner+0x12e6>
 8008aae:	29ff      	cmp	r1, #255	; 0xff
 8008ab0:	f816 8b01 	ldrb.w	r8, [r6], #1
 8008ab4:	d1f0      	bne.n	8008a98 <d_print_comp_inner+0x1bc4>
 8008ab6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008aba:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008abe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	4798      	blx	r3
 8008ac6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008aca:	2101      	movs	r1, #1
 8008acc:	440b      	add	r3, r1
 8008ace:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	e7e2      	b.n	8008a9c <d_print_comp_inner+0x1bc8>
 8008ad6:	6852      	ldr	r2, [r2, #4]
 8008ad8:	7c16      	ldrb	r6, [r2, #16]
 8008ada:	2e00      	cmp	r6, #0
 8008adc:	f43e ae56 	beq.w	800778c <d_print_comp_inner+0x8b8>
 8008ae0:	2e06      	cmp	r6, #6
 8008ae2:	f240 8357 	bls.w	8009194 <d_print_comp_inner+0x22c0>
 8008ae6:	2e07      	cmp	r6, #7
 8008ae8:	f47e ae50 	bne.w	800778c <d_print_comp_inner+0x8b8>
 8008aec:	68aa      	ldr	r2, [r5, #8]
 8008aee:	7811      	ldrb	r1, [r2, #0]
 8008af0:	2900      	cmp	r1, #0
 8008af2:	f47e ae4b 	bne.w	800778c <d_print_comp_inner+0x8b8>
 8008af6:	6891      	ldr	r1, [r2, #8]
 8008af8:	2901      	cmp	r1, #1
 8008afa:	f47e ae47 	bne.w	800778c <d_print_comp_inner+0x8b8>
 8008afe:	2b3b      	cmp	r3, #59	; 0x3b
 8008b00:	f47e ae44 	bne.w	800778c <d_print_comp_inner+0x8b8>
 8008b04:	6853      	ldr	r3, [r2, #4]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b30      	cmp	r3, #48	; 0x30
 8008b0a:	f000 85bb 	beq.w	8009684 <d_print_comp_inner+0x27b0>
 8008b0e:	2b31      	cmp	r3, #49	; 0x31
 8008b10:	f47e ae3c 	bne.w	800778c <d_print_comp_inner+0x8b8>
 8008b14:	2204      	movs	r2, #4
 8008b16:	498a      	ldr	r1, [pc, #552]	; (8008d40 <d_print_comp_inner+0x1e6c>)
 8008b18:	f7fd ff1c 	bl	8006954 <d_append_buffer>
 8008b1c:	f7fe ba9c 	b.w	8007058 <d_print_comp_inner+0x184>
 8008b20:	f8d4 c12c 	ldr.w	ip, [r4, #300]	; 0x12c
 8008b24:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8008b28:	f1bc 0f00 	cmp.w	ip, #0
 8008b2c:	dd14      	ble.n	8008b58 <d_print_comp_inner+0x1c84>
 8008b2e:	680b      	ldr	r3, [r1, #0]
 8008b30:	4298      	cmp	r0, r3
 8008b32:	f000 855c 	beq.w	80095ee <d_print_comp_inner+0x271a>
 8008b36:	f101 0208 	add.w	r2, r1, #8
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	46a6      	mov	lr, r4
 8008b3e:	e007      	b.n	8008b50 <d_print_comp_inner+0x1c7c>
 8008b40:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8008b44:	4690      	mov	r8, r2
 8008b46:	42a0      	cmp	r0, r4
 8008b48:	f102 0208 	add.w	r2, r2, #8
 8008b4c:	f000 8270 	beq.w	8009030 <d_print_comp_inner+0x215c>
 8008b50:	3301      	adds	r3, #1
 8008b52:	459c      	cmp	ip, r3
 8008b54:	d1f4      	bne.n	8008b40 <d_print_comp_inner+0x1c6c>
 8008b56:	4674      	mov	r4, lr
 8008b58:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130
 8008b5c:	459c      	cmp	ip, r3
 8008b5e:	f280 84f5 	bge.w	800954c <d_print_comp_inner+0x2678>
 8008b62:	f10c 0301 	add.w	r3, ip, #1
 8008b66:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 8008b6a:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
 8008b6e:	eb01 03cc 	add.w	r3, r1, ip, lsl #3
 8008b72:	f841 003c 	str.w	r0, [r1, ip, lsl #3]
 8008b76:	f103 0e04 	add.w	lr, r3, #4
 8008b7a:	f1b8 0f00 	cmp.w	r8, #0
 8008b7e:	d021      	beq.n	8008bc4 <d_print_comp_inner+0x1cf0>
 8008b80:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8008b84:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 8008b88:	4299      	cmp	r1, r3
 8008b8a:	f340 84df 	ble.w	800954c <d_print_comp_inner+0x2678>
 8008b8e:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8008b92:	4681      	mov	r9, r0
 8008b94:	e002      	b.n	8008b9c <d_print_comp_inner+0x1cc8>
 8008b96:	4299      	cmp	r1, r3
 8008b98:	f000 84d6 	beq.w	8009548 <d_print_comp_inner+0x2674>
 8008b9c:	f8d4 2134 	ldr.w	r2, [r4, #308]	; 0x134
 8008ba0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ba4:	4462      	add	r2, ip
 8008ba6:	6050      	str	r0, [r2, #4]
 8008ba8:	f8ce 2000 	str.w	r2, [lr]
 8008bac:	f8d8 8000 	ldr.w	r8, [r8]
 8008bb0:	f10c 0c08 	add.w	ip, ip, #8
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	4696      	mov	lr, r2
 8008bb8:	f1b8 0f00 	cmp.w	r8, #0
 8008bbc:	d1eb      	bne.n	8008b96 <d_print_comp_inner+0x1cc2>
 8008bbe:	4648      	mov	r0, r9
 8008bc0:	f8c4 3138 	str.w	r3, [r4, #312]	; 0x138
 8008bc4:	f04f 0800 	mov.w	r8, #0
 8008bc8:	1d01      	adds	r1, r0, #4
 8008bca:	f8ce 8000 	str.w	r8, [lr]
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f7fe f8da 	bl	8006d88 <d_lookup_template_argument.isra.6>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	f040 8246 	bne.w	8009066 <d_print_comp_inner+0x2192>
 8008bda:	f7fe ba45 	b.w	8007068 <d_print_comp_inner+0x194>
 8008bde:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008be2:	29ff      	cmp	r1, #255	; 0xff
 8008be4:	f000 8411 	beq.w	800940a <d_print_comp_inner+0x2536>
 8008be8:	2220      	movs	r2, #32
 8008bea:	1c4b      	adds	r3, r1, #1
 8008bec:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008bf0:	5462      	strb	r2, [r4, r1]
 8008bf2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8008bf6:	f7ff ba30 	b.w	800805a <d_print_comp_inner+0x1186>
 8008bfa:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008bfe:	29ff      	cmp	r1, #255	; 0xff
 8008c00:	f000 843d 	beq.w	800947e <d_print_comp_inner+0x25aa>
 8008c04:	2220      	movs	r2, #32
 8008c06:	1c4b      	adds	r3, r1, #1
 8008c08:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008c0c:	5462      	strb	r2, [r4, r1]
 8008c0e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8008c12:	f7ff ba0c 	b.w	800802e <d_print_comp_inner+0x115a>
 8008c16:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008c1a:	29ff      	cmp	r1, #255	; 0xff
 8008c1c:	f000 8444 	beq.w	80094a8 <d_print_comp_inner+0x25d4>
 8008c20:	1c4a      	adds	r2, r1, #1
 8008c22:	235b      	movs	r3, #91	; 0x5b
 8008c24:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008c28:	5463      	strb	r3, [r4, r1]
 8008c2a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008c2e:	4639      	mov	r1, r7
 8008c30:	68aa      	ldr	r2, [r5, #8]
 8008c32:	4620      	mov	r0, r4
 8008c34:	f000 fd66 	bl	8009704 <d_print_comp>
 8008c38:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008c3c:	29ff      	cmp	r1, #255	; 0xff
 8008c3e:	f000 832f 	beq.w	80092a0 <d_print_comp_inner+0x23cc>
 8008c42:	235d      	movs	r3, #93	; 0x5d
 8008c44:	1c4a      	adds	r2, r1, #1
 8008c46:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008c4a:	5463      	strb	r3, [r4, r1]
 8008c4c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008c50:	f7fe ba02 	b.w	8007058 <d_print_comp_inner+0x184>
 8008c54:	f04f 0800 	mov.w	r8, #0
 8008c58:	f804 8006 	strb.w	r8, [r4, r6]
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008c62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008c66:	4620      	mov	r0, r4
 8008c68:	4798      	blx	r3
 8008c6a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008c6e:	4646      	mov	r6, r8
 8008c70:	3301      	adds	r3, #1
 8008c72:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8008c76:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008c7a:	f7fe bce0 	b.w	800763e <d_print_comp_inner+0x76a>
 8008c7e:	4660      	mov	r0, ip
 8008c80:	4688      	mov	r8, r1
 8008c82:	f7ff b8c4 	b.w	8007e0e <d_print_comp_inner+0xf3a>
 8008c86:	686a      	ldr	r2, [r5, #4]
 8008c88:	4639      	mov	r1, r7
 8008c8a:	4620      	mov	r0, r4
 8008c8c:	f000 fd3a 	bl	8009704 <d_print_comp>
 8008c90:	f7fe b9e2 	b.w	8007058 <d_print_comp_inner+0x184>
 8008c94:	4632      	mov	r2, r6
 8008c96:	f001 fba9 	bl	800a3ec <d_print_expr_op>
 8008c9a:	f7fe bc1e 	b.w	80074da <d_print_comp_inner+0x606>
 8008c9e:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8008ca2:	e008      	b.n	8008cb6 <d_print_comp_inner+0x1de2>
 8008ca4:	6880      	ldr	r0, [r0, #8]
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	f43e a9dd 	beq.w	8007068 <d_print_comp_inner+0x194>
 8008cae:	7802      	ldrb	r2, [r0, #0]
 8008cb0:	2a2f      	cmp	r2, #47	; 0x2f
 8008cb2:	f47e a9d9 	bne.w	8007068 <d_print_comp_inner+0x194>
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dcf4      	bgt.n	8008ca4 <d_print_comp_inner+0x1dd0>
 8008cba:	f47e a9d5 	bne.w	8007068 <d_print_comp_inner+0x194>
 8008cbe:	6840      	ldr	r0, [r0, #4]
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	f47f aaf2 	bne.w	80082aa <d_print_comp_inner+0x13d6>
 8008cc6:	f7fe b9cf 	b.w	8007068 <d_print_comp_inner+0x194>
 8008cca:	29ff      	cmp	r1, #255	; 0xff
 8008ccc:	f000 83ae 	beq.w	800942c <d_print_comp_inner+0x2558>
 8008cd0:	232d      	movs	r3, #45	; 0x2d
 8008cd2:	1c4a      	adds	r2, r1, #1
 8008cd4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008cd8:	5463      	strb	r3, [r4, r1]
 8008cda:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008cde:	f7fe bd76 	b.w	80077ce <d_print_comp_inner+0x8fa>
 8008ce2:	2500      	movs	r5, #0
 8008ce4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008ce8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008cec:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	4798      	blx	r3
 8008cf4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4413      	add	r3, r2
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d02:	f7fe bc88 	b.w	8007616 <d_print_comp_inner+0x742>
 8008d06:	2500      	movs	r5, #0
 8008d08:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008d0c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008d10:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008d14:	4620      	mov	r0, r4
 8008d16:	4798      	blx	r3
 8008d18:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	4413      	add	r3, r2
 8008d20:	4629      	mov	r1, r5
 8008d22:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d26:	f7ff bb20 	b.w	800836a <d_print_comp_inner+0x1496>
 8008d2a:	bf00      	nop
 8008d2c:	08012ee8 	.word	0x08012ee8
 8008d30:	08012f1c 	.word	0x08012f1c
 8008d34:	08012f20 	.word	0x08012f20
 8008d38:	08013238 	.word	0x08013238
 8008d3c:	08012d78 	.word	0x08012d78
 8008d40:	08012f54 	.word	0x08012f54
 8008d44:	2600      	movs	r6, #0
 8008d46:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8008d4a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8008d4e:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8008d52:	4798      	blx	r3
 8008d54:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008d58:	2301      	movs	r3, #1
 8008d5a:	441a      	add	r2, r3
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008d62:	f7fe bb83 	b.w	800746c <d_print_comp_inner+0x598>
 8008d66:	2600      	movs	r6, #0
 8008d68:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8008d6c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8008d70:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8008d74:	4798      	blx	r3
 8008d76:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	4413      	add	r3, r2
 8008d7e:	4631      	mov	r1, r6
 8008d80:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d84:	f7ff b887 	b.w	8007e96 <d_print_comp_inner+0xfc2>
 8008d88:	2500      	movs	r5, #0
 8008d8a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008d8e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008d92:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008d96:	4620      	mov	r0, r4
 8008d98:	4798      	blx	r3
 8008d9a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d9e:	2201      	movs	r2, #1
 8008da0:	4413      	add	r3, r2
 8008da2:	4629      	mov	r1, r5
 8008da4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008da8:	f7ff bb22 	b.w	80083f0 <d_print_comp_inner+0x151c>
 8008dac:	2500      	movs	r5, #0
 8008dae:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008db2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008db6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008dba:	4620      	mov	r0, r4
 8008dbc:	4798      	blx	r3
 8008dbe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	4413      	add	r3, r2
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008dcc:	e40c      	b.n	80085e8 <d_print_comp_inner+0x1714>
 8008dce:	2500      	movs	r5, #0
 8008dd0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008dd4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008dd8:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008ddc:	4620      	mov	r0, r4
 8008dde:	4798      	blx	r3
 8008de0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008de4:	2201      	movs	r2, #1
 8008de6:	4413      	add	r3, r2
 8008de8:	4629      	mov	r1, r5
 8008dea:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008dee:	f7ff bbd4 	b.w	800859a <d_print_comp_inner+0x16c6>
 8008df2:	2500      	movs	r5, #0
 8008df4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008df8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008dfc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008e00:	4620      	mov	r0, r4
 8008e02:	4798      	blx	r3
 8008e04:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008e08:	2201      	movs	r2, #1
 8008e0a:	4413      	add	r3, r2
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008e12:	f7ff bba8 	b.w	8008566 <d_print_comp_inner+0x1692>
 8008e16:	2301      	movs	r3, #1
 8008e18:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8008e1c:	f7fe b91c 	b.w	8007058 <d_print_comp_inner+0x184>
 8008e20:	220d      	movs	r2, #13
 8008e22:	49d5      	ldr	r1, [pc, #852]	; (8009178 <d_print_comp_inner+0x22a4>)
 8008e24:	4620      	mov	r0, r4
 8008e26:	f7fd fd95 	bl	8006954 <d_append_buffer>
 8008e2a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008e2e:	a804      	add	r0, sp, #16
 8008e30:	3201      	adds	r2, #1
 8008e32:	49d2      	ldr	r1, [pc, #840]	; (800917c <d_print_comp_inner+0x22a8>)
 8008e34:	f007 fefc 	bl	8010c30 <siprintf>
 8008e38:	a804      	add	r0, sp, #16
 8008e3a:	f005 fddb 	bl	800e9f4 <strlen>
 8008e3e:	b320      	cbz	r0, 8008e8a <d_print_comp_inner+0x1fb6>
 8008e40:	ad04      	add	r5, sp, #16
 8008e42:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008e46:	eb05 0a00 	add.w	sl, r5, r0
 8008e4a:	f04f 0900 	mov.w	r9, #0
 8008e4e:	e008      	b.n	8008e62 <d_print_comp_inner+0x1f8e>
 8008e50:	460b      	mov	r3, r1
 8008e52:	3101      	adds	r1, #1
 8008e54:	45aa      	cmp	sl, r5
 8008e56:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008e5a:	54e6      	strb	r6, [r4, r3]
 8008e5c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008e60:	d013      	beq.n	8008e8a <d_print_comp_inner+0x1fb6>
 8008e62:	29ff      	cmp	r1, #255	; 0xff
 8008e64:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008e68:	d1f2      	bne.n	8008e50 <d_print_comp_inner+0x1f7c>
 8008e6a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008e6e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008e72:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008e76:	4620      	mov	r0, r4
 8008e78:	4798      	blx	r3
 8008e7a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008e7e:	2101      	movs	r1, #1
 8008e80:	440b      	add	r3, r1
 8008e82:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008e86:	2300      	movs	r3, #0
 8008e88:	e7e4      	b.n	8008e54 <d_print_comp_inner+0x1f80>
 8008e8a:	2203      	movs	r2, #3
 8008e8c:	49bc      	ldr	r1, [pc, #752]	; (8009180 <d_print_comp_inner+0x22ac>)
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f7fd fd60 	bl	8006954 <d_append_buffer>
 8008e94:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8008e98:	f7ff b996 	b.w	80081c8 <d_print_comp_inner+0x12f4>
 8008e9c:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8008ea0:	aa14      	add	r2, sp, #80	; 0x50
 8008ea2:	f842 1d40 	str.w	r1, [r2, #-64]!
 8008ea6:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8008eaa:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8008eae:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 8008eb2:	686a      	ldr	r2, [r5, #4]
 8008eb4:	4639      	mov	r1, r7
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	9306      	str	r3, [sp, #24]
 8008eba:	9607      	str	r6, [sp, #28]
 8008ebc:	9505      	str	r5, [sp, #20]
 8008ebe:	f000 fc21 	bl	8009704 <d_print_comp>
 8008ec2:	9b04      	ldr	r3, [sp, #16]
 8008ec4:	9e06      	ldr	r6, [sp, #24]
 8008ec6:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8008eca:	2e00      	cmp	r6, #0
 8008ecc:	f47e a8c4 	bne.w	8007058 <d_print_comp_inner+0x184>
 8008ed0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008ed4:	29ff      	cmp	r1, #255	; 0xff
 8008ed6:	f000 8349 	beq.w	800956c <d_print_comp_inner+0x2698>
 8008eda:	2320      	movs	r3, #32
 8008edc:	1c4a      	adds	r2, r1, #1
 8008ede:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008ee2:	5463      	strb	r3, [r4, r1]
 8008ee4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008ee8:	f7fe bd10 	b.w	800790c <d_print_comp_inner+0xa38>
 8008eec:	462a      	mov	r2, r5
 8008eee:	4639      	mov	r1, r7
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fc07 	bl	8009704 <d_print_comp>
 8008ef6:	f7fe b8af 	b.w	8007058 <d_print_comp_inner+0x184>
 8008efa:	2500      	movs	r5, #0
 8008efc:	4619      	mov	r1, r3
 8008efe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008f02:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f06:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	4798      	blx	r3
 8008f0e:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8008f12:	2201      	movs	r2, #1
 8008f14:	4411      	add	r1, r2
 8008f16:	462b      	mov	r3, r5
 8008f18:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
 8008f1c:	f7fe bb6a 	b.w	80075f4 <d_print_comp_inner+0x720>
 8008f20:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8008f24:	6842      	ldr	r2, [r0, #4]
 8008f26:	ab14      	add	r3, sp, #80	; 0x50
 8008f28:	f8d4 0110 	ldr.w	r0, [r4, #272]	; 0x110
 8008f2c:	f843 1d40 	str.w	r1, [r3, #-64]!
 8008f30:	2100      	movs	r1, #0
 8008f32:	9505      	str	r5, [sp, #20]
 8008f34:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8008f38:	9007      	str	r0, [sp, #28]
 8008f3a:	9106      	str	r1, [sp, #24]
 8008f3c:	2a00      	cmp	r2, #0
 8008f3e:	f47e af72 	bne.w	8007e26 <d_print_comp_inner+0xf52>
 8008f42:	f7fe bf6f 	b.w	8007e24 <d_print_comp_inner+0xf50>
 8008f46:	2500      	movs	r5, #0
 8008f48:	4619      	mov	r1, r3
 8008f4a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008f4e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f52:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008f56:	4620      	mov	r0, r4
 8008f58:	4798      	blx	r3
 8008f5a:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008f5e:	2101      	movs	r1, #1
 8008f60:	440a      	add	r2, r1
 8008f62:	462b      	mov	r3, r5
 8008f64:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008f68:	f7ff b87b 	b.w	8008062 <d_print_comp_inner+0x118e>
 8008f6c:	2600      	movs	r6, #0
 8008f6e:	4619      	mov	r1, r3
 8008f70:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008f74:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f78:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	4798      	blx	r3
 8008f80:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008f84:	2101      	movs	r1, #1
 8008f86:	440a      	add	r2, r1
 8008f88:	4633      	mov	r3, r6
 8008f8a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008f8e:	f7ff b852 	b.w	8008036 <d_print_comp_inner+0x1162>
 8008f92:	2200      	movs	r2, #0
 8008f94:	4619      	mov	r1, r3
 8008f96:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8008f9a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f9e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	4798      	blx	r3
 8008fa6:	2329      	movs	r3, #41	; 0x29
 8008fa8:	7023      	strb	r3, [r4, #0]
 8008faa:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008fae:	782a      	ldrb	r2, [r5, #0]
 8008fb0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	2a3c      	cmp	r2, #60	; 0x3c
 8008fba:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008fbe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008fc2:	f47e ac04 	bne.w	80077ce <d_print_comp_inner+0x8fa>
 8008fc6:	e683      	b.n	8008cd0 <d_print_comp_inner+0x1dfc>
 8008fc8:	4648      	mov	r0, r9
 8008fca:	496e      	ldr	r1, [pc, #440]	; (8009184 <d_print_comp_inner+0x22b0>)
 8008fcc:	f005 fd08 	bl	800e9e0 <strcmp>
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	f040 8214 	bne.w	80093fe <d_print_comp_inner+0x252a>
 8008fd6:	68ab      	ldr	r3, [r5, #8]
 8008fd8:	4639      	mov	r1, r7
 8008fda:	689a      	ldr	r2, [r3, #8]
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f001 fa43 	bl	800a468 <d_print_subexpr>
 8008fe2:	f7fe b821 	b.w	8007028 <d_print_comp_inner+0x154>
 8008fe6:	f04f 0800 	mov.w	r8, #0
 8008fea:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008fee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008ff2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	4798      	blx	r3
 8008ffa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008ffe:	2201      	movs	r2, #1
 8009000:	4413      	add	r3, r2
 8009002:	4641      	mov	r1, r8
 8009004:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009008:	f7fe bbc6 	b.w	8007798 <d_print_comp_inner+0x8c4>
 800900c:	2500      	movs	r5, #0
 800900e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009012:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009016:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800901a:	4620      	mov	r0, r4
 800901c:	4798      	blx	r3
 800901e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009022:	2201      	movs	r2, #1
 8009024:	4413      	add	r3, r2
 8009026:	4629      	mov	r1, r5
 8009028:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800902c:	f7ff bbd2 	b.w	80087d4 <d_print_comp_inner+0x1900>
 8009030:	4674      	mov	r4, lr
 8009032:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 8009036:	b389      	cbz	r1, 800909c <d_print_comp_inner+0x21c8>
 8009038:	680a      	ldr	r2, [r1, #0]
 800903a:	4290      	cmp	r0, r2
 800903c:	d00a      	beq.n	8009054 <d_print_comp_inner+0x2180>
 800903e:	460b      	mov	r3, r1
 8009040:	e004      	b.n	800904c <d_print_comp_inner+0x2178>
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	b353      	cbz	r3, 800909c <d_print_comp_inner+0x21c8>
 8009046:	681a      	ldr	r2, [r3, #0]
 8009048:	4290      	cmp	r0, r2
 800904a:	d003      	beq.n	8009054 <d_print_comp_inner+0x2180>
 800904c:	4295      	cmp	r5, r2
 800904e:	d1f8      	bne.n	8009042 <d_print_comp_inner+0x216e>
 8009050:	4299      	cmp	r1, r3
 8009052:	d0f6      	beq.n	8009042 <d_print_comp_inner+0x216e>
 8009054:	1d01      	adds	r1, r0, #4
 8009056:	4620      	mov	r0, r4
 8009058:	f7fd fe96 	bl	8006d88 <d_lookup_template_argument.isra.6>
 800905c:	f04f 0800 	mov.w	r8, #0
 8009060:	2800      	cmp	r0, #0
 8009062:	f43e a801 	beq.w	8007068 <d_print_comp_inner+0x194>
 8009066:	7803      	ldrb	r3, [r0, #0]
 8009068:	2b2f      	cmp	r3, #47	; 0x2f
 800906a:	f47e aec4 	bne.w	8007df6 <d_print_comp_inner+0xf22>
 800906e:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8009072:	e008      	b.n	8009086 <d_print_comp_inner+0x21b2>
 8009074:	6880      	ldr	r0, [r0, #8]
 8009076:	3b01      	subs	r3, #1
 8009078:	2800      	cmp	r0, #0
 800907a:	f43d aff0 	beq.w	800705e <d_print_comp_inner+0x18a>
 800907e:	7802      	ldrb	r2, [r0, #0]
 8009080:	2a2f      	cmp	r2, #47	; 0x2f
 8009082:	f47d afec 	bne.w	800705e <d_print_comp_inner+0x18a>
 8009086:	2b00      	cmp	r3, #0
 8009088:	dcf4      	bgt.n	8009074 <d_print_comp_inner+0x21a0>
 800908a:	f47d afe8 	bne.w	800705e <d_print_comp_inner+0x18a>
 800908e:	6840      	ldr	r0, [r0, #4]
 8009090:	2800      	cmp	r0, #0
 8009092:	f43d afe4 	beq.w	800705e <d_print_comp_inner+0x18a>
 8009096:	7803      	ldrb	r3, [r0, #0]
 8009098:	f7fe bead 	b.w	8007df6 <d_print_comp_inner+0xf22>
 800909c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80090a0:	1d01      	adds	r1, r0, #4
 80090a2:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 80090a6:	4620      	mov	r0, r4
 80090a8:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80090ac:	f7fd fe6c 	bl	8006d88 <d_lookup_template_argument.isra.6>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	f43d afd7 	beq.w	8007064 <d_print_comp_inner+0x190>
 80090b6:	f04f 0801 	mov.w	r8, #1
 80090ba:	e7d4      	b.n	8009066 <d_print_comp_inner+0x2192>
 80090bc:	7809      	ldrb	r1, [r1, #0]
 80090be:	f1a1 0063 	sub.w	r0, r1, #99	; 0x63
 80090c2:	2801      	cmp	r0, #1
 80090c4:	d903      	bls.n	80090ce <d_print_comp_inner+0x21fa>
 80090c6:	3972      	subs	r1, #114	; 0x72
 80090c8:	2901      	cmp	r1, #1
 80090ca:	f63d af6e 	bhi.w	8006faa <d_print_comp_inner+0xd6>
 80090ce:	4639      	mov	r1, r7
 80090d0:	4620      	mov	r0, r4
 80090d2:	f001 f98b 	bl	800a3ec <d_print_expr_op>
 80090d6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80090da:	29ff      	cmp	r1, #255	; 0xff
 80090dc:	f000 8263 	beq.w	80095a6 <d_print_comp_inner+0x26d2>
 80090e0:	1c4a      	adds	r2, r1, #1
 80090e2:	233c      	movs	r3, #60	; 0x3c
 80090e4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80090e8:	5463      	strb	r3, [r4, r1]
 80090ea:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80090ee:	68ab      	ldr	r3, [r5, #8]
 80090f0:	4639      	mov	r1, r7
 80090f2:	685a      	ldr	r2, [r3, #4]
 80090f4:	4620      	mov	r0, r4
 80090f6:	f000 fb05 	bl	8009704 <d_print_comp>
 80090fa:	2202      	movs	r2, #2
 80090fc:	4922      	ldr	r1, [pc, #136]	; (8009188 <d_print_comp_inner+0x22b4>)
 80090fe:	4620      	mov	r0, r4
 8009100:	f7fd fc28 	bl	8006954 <d_append_buffer>
 8009104:	68ab      	ldr	r3, [r5, #8]
 8009106:	4639      	mov	r1, r7
 8009108:	689a      	ldr	r2, [r3, #8]
 800910a:	4620      	mov	r0, r4
 800910c:	f000 fafa 	bl	8009704 <d_print_comp>
 8009110:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009114:	29ff      	cmp	r1, #255	; 0xff
 8009116:	f000 81d8 	beq.w	80094ca <d_print_comp_inner+0x25f6>
 800911a:	2329      	movs	r3, #41	; 0x29
 800911c:	1c4a      	adds	r2, r1, #1
 800911e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009122:	5463      	strb	r3, [r4, r1]
 8009124:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009128:	f7fd bf96 	b.w	8007058 <d_print_comp_inner+0x184>
 800912c:	4917      	ldr	r1, [pc, #92]	; (800918c <d_print_comp_inner+0x22b8>)
 800912e:	6870      	ldr	r0, [r6, #4]
 8009130:	f007 fda2 	bl	8010c78 <strncmp>
 8009134:	2800      	cmp	r0, #0
 8009136:	f47e af6e 	bne.w	8008016 <d_print_comp_inner+0x1142>
 800913a:	68aa      	ldr	r2, [r5, #8]
 800913c:	4639      	mov	r1, r7
 800913e:	4620      	mov	r0, r4
 8009140:	f000 fae0 	bl	8009704 <d_print_comp>
 8009144:	2202      	movs	r2, #2
 8009146:	4912      	ldr	r1, [pc, #72]	; (8009190 <d_print_comp_inner+0x22bc>)
 8009148:	4620      	mov	r0, r4
 800914a:	f7fd fc03 	bl	8006954 <d_append_buffer>
 800914e:	f7fe bf8e 	b.w	800806e <d_print_comp_inner+0x119a>
 8009152:	2600      	movs	r6, #0
 8009154:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009158:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800915c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009160:	4620      	mov	r0, r4
 8009162:	4798      	blx	r3
 8009164:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009168:	2201      	movs	r2, #1
 800916a:	4413      	add	r3, r2
 800916c:	4631      	mov	r1, r6
 800916e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009172:	f7ff b81c 	b.w	80081ae <d_print_comp_inner+0x12da>
 8009176:	bf00      	nop
 8009178:	08012d7c 	.word	0x08012d7c
 800917c:	08012d8c 	.word	0x08012d8c
 8009180:	08012d90 	.word	0x08012d90
 8009184:	08012f28 	.word	0x08012f28
 8009188:	08012f24 	.word	0x08012f24
 800918c:	08012d94 	.word	0x08012d94
 8009190:	08012d9c 	.word	0x08012d9c
 8009194:	68aa      	ldr	r2, [r5, #8]
 8009196:	f892 8000 	ldrb.w	r8, [r2]
 800919a:	f1b8 0f00 	cmp.w	r8, #0
 800919e:	f47e aaf5 	bne.w	800778c <d_print_comp_inner+0x8b8>
 80091a2:	2b3c      	cmp	r3, #60	; 0x3c
 80091a4:	f000 81f3 	beq.w	800958e <d_print_comp_inner+0x26ba>
 80091a8:	68aa      	ldr	r2, [r5, #8]
 80091aa:	4639      	mov	r1, r7
 80091ac:	4620      	mov	r0, r4
 80091ae:	3e02      	subs	r6, #2
 80091b0:	f000 faa8 	bl	8009704 <d_print_comp>
 80091b4:	2e04      	cmp	r6, #4
 80091b6:	f63d af4f 	bhi.w	8007058 <d_print_comp_inner+0x184>
 80091ba:	e8df f006 	tbb	[pc, r6]
 80091be:	1826      	.short	0x1826
 80091c0:	0a11      	.short	0x0a11
 80091c2:	03          	.byte	0x03
 80091c3:	00          	.byte	0x00
 80091c4:	4620      	mov	r0, r4
 80091c6:	2203      	movs	r2, #3
 80091c8:	49e3      	ldr	r1, [pc, #908]	; (8009558 <d_print_comp_inner+0x2684>)
 80091ca:	f7fd fbc3 	bl	8006954 <d_append_buffer>
 80091ce:	f7fd bf43 	b.w	8007058 <d_print_comp_inner+0x184>
 80091d2:	4620      	mov	r0, r4
 80091d4:	2202      	movs	r2, #2
 80091d6:	49e1      	ldr	r1, [pc, #900]	; (800955c <d_print_comp_inner+0x2688>)
 80091d8:	f7fd fbbc 	bl	8006954 <d_append_buffer>
 80091dc:	f7fd bf3c 	b.w	8007058 <d_print_comp_inner+0x184>
 80091e0:	4620      	mov	r0, r4
 80091e2:	2202      	movs	r2, #2
 80091e4:	49de      	ldr	r1, [pc, #888]	; (8009560 <d_print_comp_inner+0x268c>)
 80091e6:	f7fd fbb5 	bl	8006954 <d_append_buffer>
 80091ea:	f7fd bf35 	b.w	8007058 <d_print_comp_inner+0x184>
 80091ee:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80091f2:	29ff      	cmp	r1, #255	; 0xff
 80091f4:	f000 825f 	beq.w	80096b6 <d_print_comp_inner+0x27e2>
 80091f8:	236c      	movs	r3, #108	; 0x6c
 80091fa:	1c4a      	adds	r2, r1, #1
 80091fc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009200:	5463      	strb	r3, [r4, r1]
 8009202:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009206:	f7fd bf27 	b.w	8007058 <d_print_comp_inner+0x184>
 800920a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800920e:	29ff      	cmp	r1, #255	; 0xff
 8009210:	f000 8263 	beq.w	80096da <d_print_comp_inner+0x2806>
 8009214:	2375      	movs	r3, #117	; 0x75
 8009216:	1c4a      	adds	r2, r1, #1
 8009218:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800921c:	5463      	strb	r3, [r4, r1]
 800921e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009222:	f7fd bf19 	b.w	8007058 <d_print_comp_inner+0x184>
 8009226:	2500      	movs	r5, #0
 8009228:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800922c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009230:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009234:	4620      	mov	r0, r4
 8009236:	4798      	blx	r3
 8009238:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800923c:	2201      	movs	r2, #1
 800923e:	4413      	add	r3, r2
 8009240:	4629      	mov	r1, r5
 8009242:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009246:	e419      	b.n	8008a7c <d_print_comp_inner+0x1ba8>
 8009248:	2600      	movs	r6, #0
 800924a:	4619      	mov	r1, r3
 800924c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009250:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009254:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009258:	4620      	mov	r0, r4
 800925a:	4798      	blx	r3
 800925c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009260:	2101      	movs	r1, #1
 8009262:	440a      	add	r2, r1
 8009264:	4633      	mov	r3, r6
 8009266:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800926a:	f7fe ba30 	b.w	80076ce <d_print_comp_inner+0x7fa>
 800926e:	6899      	ldr	r1, [r3, #8]
 8009270:	2901      	cmp	r1, #1
 8009272:	f47d ae9e 	bne.w	8006fb2 <d_print_comp_inner+0xde>
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	2b3e      	cmp	r3, #62	; 0x3e
 800927c:	f47d ae99 	bne.w	8006fb2 <d_print_comp_inner+0xde>
 8009280:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009284:	29ff      	cmp	r1, #255	; 0xff
 8009286:	f000 81eb 	beq.w	8009660 <d_print_comp_inner+0x278c>
 800928a:	1c4a      	adds	r2, r1, #1
 800928c:	2328      	movs	r3, #40	; 0x28
 800928e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009292:	5463      	strb	r3, [r4, r1]
 8009294:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009298:	686a      	ldr	r2, [r5, #4]
 800929a:	68ae      	ldr	r6, [r5, #8]
 800929c:	f7fd be89 	b.w	8006fb2 <d_print_comp_inner+0xde>
 80092a0:	2500      	movs	r5, #0
 80092a2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80092a6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80092aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80092ae:	4620      	mov	r0, r4
 80092b0:	4798      	blx	r3
 80092b2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80092b6:	4629      	mov	r1, r5
 80092b8:	3301      	adds	r3, #1
 80092ba:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80092be:	e4c0      	b.n	8008c42 <d_print_comp_inner+0x1d6e>
 80092c0:	2500      	movs	r5, #0
 80092c2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80092c6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80092ca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80092ce:	4620      	mov	r0, r4
 80092d0:	4798      	blx	r3
 80092d2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80092d6:	4629      	mov	r1, r5
 80092d8:	3301      	adds	r3, #1
 80092da:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80092de:	f7ff b8c9 	b.w	8008474 <d_print_comp_inner+0x15a0>
 80092e2:	2600      	movs	r6, #0
 80092e4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80092e8:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80092ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80092f0:	4620      	mov	r0, r4
 80092f2:	4798      	blx	r3
 80092f4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80092f8:	4631      	mov	r1, r6
 80092fa:	3301      	adds	r3, #1
 80092fc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009300:	f7fe b8e4 	b.w	80074cc <d_print_comp_inner+0x5f8>
 8009304:	f04f 0800 	mov.w	r8, #0
 8009308:	4619      	mov	r1, r3
 800930a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 800930e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009312:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8009316:	4798      	blx	r3
 8009318:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800931c:	4643      	mov	r3, r8
 800931e:	3201      	adds	r2, #1
 8009320:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009324:	f7fe b8bf 	b.w	80074a6 <d_print_comp_inner+0x5d2>
 8009328:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 800932c:	4619      	mov	r1, r3
 800932e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009332:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009336:	4620      	mov	r0, r4
 8009338:	4798      	blx	r3
 800933a:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800933e:	4633      	mov	r3, r6
 8009340:	3201      	adds	r2, #1
 8009342:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009346:	f7ff bb87 	b.w	8008a58 <d_print_comp_inner+0x1b84>
 800934a:	255f      	movs	r5, #95	; 0x5f
 800934c:	f7ff ba7d 	b.w	800884a <d_print_comp_inner+0x1976>
 8009350:	68aa      	ldr	r2, [r5, #8]
 8009352:	4639      	mov	r1, r7
 8009354:	4620      	mov	r0, r4
 8009356:	f000 f9d5 	bl	8009704 <d_print_comp>
 800935a:	9a00      	ldr	r2, [sp, #0]
 800935c:	9b06      	ldr	r3, [sp, #24]
 800935e:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8009362:	2b00      	cmp	r3, #0
 8009364:	f43e aabe 	beq.w	80078e4 <d_print_comp_inner+0xa10>
 8009368:	f7fd be76 	b.w	8007058 <d_print_comp_inner+0x184>
 800936c:	4642      	mov	r2, r8
 800936e:	4639      	mov	r1, r7
 8009370:	4620      	mov	r0, r4
 8009372:	f001 f879 	bl	800a468 <d_print_subexpr>
 8009376:	464a      	mov	r2, r9
 8009378:	4639      	mov	r1, r7
 800937a:	4620      	mov	r0, r4
 800937c:	f001 f836 	bl	800a3ec <d_print_expr_op>
 8009380:	4632      	mov	r2, r6
 8009382:	4639      	mov	r1, r7
 8009384:	4620      	mov	r0, r4
 8009386:	f001 f86f 	bl	800a468 <d_print_subexpr>
 800938a:	4620      	mov	r0, r4
 800938c:	2203      	movs	r2, #3
 800938e:	4975      	ldr	r1, [pc, #468]	; (8009564 <d_print_comp_inner+0x2690>)
 8009390:	f7fd fae0 	bl	8006954 <d_append_buffer>
 8009394:	462a      	mov	r2, r5
 8009396:	4639      	mov	r1, r7
 8009398:	4620      	mov	r0, r4
 800939a:	f001 f865 	bl	800a468 <d_print_subexpr>
 800939e:	f7fd be5b 	b.w	8007058 <d_print_comp_inner+0x184>
 80093a2:	6893      	ldr	r3, [r2, #8]
 80093a4:	4639      	mov	r1, r7
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	4620      	mov	r0, r4
 80093aa:	2b29      	cmp	r3, #41	; 0x29
 80093ac:	bf1c      	itt	ne
 80093ae:	2301      	movne	r3, #1
 80093b0:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 80093b4:	6852      	ldr	r2, [r2, #4]
 80093b6:	f001 f857 	bl	800a468 <d_print_subexpr>
 80093ba:	f7fd be09 	b.w	8006fd0 <d_print_comp_inner+0xfc>
 80093be:	686a      	ldr	r2, [r5, #4]
 80093c0:	4639      	mov	r1, r7
 80093c2:	4620      	mov	r0, r4
 80093c4:	f001 f850 	bl	800a468 <d_print_subexpr>
 80093c8:	4620      	mov	r0, r4
 80093ca:	2203      	movs	r2, #3
 80093cc:	4966      	ldr	r1, [pc, #408]	; (8009568 <d_print_comp_inner+0x2694>)
 80093ce:	f7fd fac1 	bl	8006954 <d_append_buffer>
 80093d2:	f7fd be41 	b.w	8007058 <d_print_comp_inner+0x184>
 80093d6:	686b      	ldr	r3, [r5, #4]
 80093d8:	781a      	ldrb	r2, [r3, #0]
 80093da:	2a01      	cmp	r2, #1
 80093dc:	f47f ab23 	bne.w	8008a26 <d_print_comp_inner+0x1b52>
 80093e0:	68aa      	ldr	r2, [r5, #8]
 80093e2:	7812      	ldrb	r2, [r2, #0]
 80093e4:	2a29      	cmp	r2, #41	; 0x29
 80093e6:	bf08      	it	eq
 80093e8:	461d      	moveq	r5, r3
 80093ea:	f7ff bb1c 	b.w	8008a26 <d_print_comp_inner+0x1b52>
 80093ee:	ab14      	add	r3, sp, #80	; 0x50
 80093f0:	f843 cd48 	str.w	ip, [r3, #-72]!
 80093f4:	9603      	str	r6, [sp, #12]
 80093f6:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80093fa:	f7fe be9f 	b.w	800813c <d_print_comp_inner+0x1268>
 80093fe:	4642      	mov	r2, r8
 8009400:	4639      	mov	r1, r7
 8009402:	4620      	mov	r0, r4
 8009404:	f000 fff2 	bl	800a3ec <d_print_expr_op>
 8009408:	e5e5      	b.n	8008fd6 <d_print_comp_inner+0x2102>
 800940a:	2500      	movs	r5, #0
 800940c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009410:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009414:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009418:	4620      	mov	r0, r4
 800941a:	4798      	blx	r3
 800941c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009420:	4629      	mov	r1, r5
 8009422:	3301      	adds	r3, #1
 8009424:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009428:	f7ff bbde 	b.w	8008be8 <d_print_comp_inner+0x1d14>
 800942c:	f04f 0800 	mov.w	r8, #0
 8009430:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009434:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009438:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800943c:	4620      	mov	r0, r4
 800943e:	4798      	blx	r3
 8009440:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009444:	4641      	mov	r1, r8
 8009446:	3301      	adds	r3, #1
 8009448:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800944c:	e440      	b.n	8008cd0 <d_print_comp_inner+0x1dfc>
 800944e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009452:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8009456:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800945a:	4620      	mov	r0, r4
 800945c:	4798      	blx	r3
 800945e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009462:	4639      	mov	r1, r7
 8009464:	3301      	adds	r3, #1
 8009466:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800946a:	f7fe be7e 	b.w	800816a <d_print_comp_inner+0x1296>
 800946e:	9b02      	ldr	r3, [sp, #8]
 8009470:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8009474:	f7fe be6b 	b.w	800814e <d_print_comp_inner+0x127a>
 8009478:	4664      	mov	r4, ip
 800947a:	f7fe bf3c 	b.w	80082f6 <d_print_comp_inner+0x1422>
 800947e:	2600      	movs	r6, #0
 8009480:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009484:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009488:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800948c:	4620      	mov	r0, r4
 800948e:	4798      	blx	r3
 8009490:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009494:	4631      	mov	r1, r6
 8009496:	3301      	adds	r3, #1
 8009498:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800949c:	f7ff bbb2 	b.w	8008c04 <d_print_comp_inner+0x1d30>
 80094a0:	4660      	mov	r0, ip
 80094a2:	46e0      	mov	r8, ip
 80094a4:	f7fe bcb3 	b.w	8007e0e <d_print_comp_inner+0xf3a>
 80094a8:	2600      	movs	r6, #0
 80094aa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80094ae:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80094b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80094b6:	4620      	mov	r0, r4
 80094b8:	4798      	blx	r3
 80094ba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80094be:	4631      	mov	r1, r6
 80094c0:	3301      	adds	r3, #1
 80094c2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80094c6:	f7ff bbab 	b.w	8008c20 <d_print_comp_inner+0x1d4c>
 80094ca:	2500      	movs	r5, #0
 80094cc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80094d0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80094d4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80094d8:	4620      	mov	r0, r4
 80094da:	4798      	blx	r3
 80094dc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80094e0:	4629      	mov	r1, r5
 80094e2:	3301      	adds	r3, #1
 80094e4:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80094e8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80094ec:	e615      	b.n	800911a <d_print_comp_inner+0x2246>
 80094ee:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 80094f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80094f6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80094fa:	4620      	mov	r0, r4
 80094fc:	4798      	blx	r3
 80094fe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009502:	4631      	mov	r1, r6
 8009504:	3301      	adds	r3, #1
 8009506:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800950a:	f7fd bd74 	b.w	8006ff6 <d_print_comp_inner+0x122>
 800950e:	2600      	movs	r6, #0
 8009510:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009514:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009518:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800951c:	4620      	mov	r0, r4
 800951e:	4798      	blx	r3
 8009520:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009524:	4631      	mov	r1, r6
 8009526:	3301      	adds	r3, #1
 8009528:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800952c:	f7fd bd75 	b.w	800701a <d_print_comp_inner+0x146>
 8009530:	686a      	ldr	r2, [r5, #4]
 8009532:	4639      	mov	r1, r7
 8009534:	4620      	mov	r0, r4
 8009536:	f000 ff97 	bl	800a468 <d_print_subexpr>
 800953a:	4632      	mov	r2, r6
 800953c:	4639      	mov	r1, r7
 800953e:	4620      	mov	r0, r4
 8009540:	f000 ff54 	bl	800a3ec <d_print_expr_op>
 8009544:	f7fd bd88 	b.w	8007058 <d_print_comp_inner+0x184>
 8009548:	f8c4 1138 	str.w	r1, [r4, #312]	; 0x138
 800954c:	2301      	movs	r3, #1
 800954e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8009552:	f7fd bd81 	b.w	8007058 <d_print_comp_inner+0x184>
 8009556:	bf00      	nop
 8009558:	08012f48 	.word	0x08012f48
 800955c:	08012f44 	.word	0x08012f44
 8009560:	08012f40 	.word	0x08012f40
 8009564:	08012f34 	.word	0x08012f34
 8009568:	08012f78 	.word	0x08012f78
 800956c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009570:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009574:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009578:	4620      	mov	r0, r4
 800957a:	4798      	blx	r3
 800957c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009580:	4631      	mov	r1, r6
 8009582:	3301      	adds	r3, #1
 8009584:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8009588:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800958c:	e4a5      	b.n	8008eda <d_print_comp_inner+0x2006>
 800958e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009592:	29ff      	cmp	r1, #255	; 0xff
 8009594:	d054      	beq.n	8009640 <d_print_comp_inner+0x276c>
 8009596:	232d      	movs	r3, #45	; 0x2d
 8009598:	1c4a      	adds	r2, r1, #1
 800959a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800959e:	5463      	strb	r3, [r4, r1]
 80095a0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80095a4:	e600      	b.n	80091a8 <d_print_comp_inner+0x22d4>
 80095a6:	2600      	movs	r6, #0
 80095a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80095ac:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80095b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80095b4:	4620      	mov	r0, r4
 80095b6:	4798      	blx	r3
 80095b8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80095bc:	4631      	mov	r1, r6
 80095be:	3301      	adds	r3, #1
 80095c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80095c4:	e58c      	b.n	80090e0 <d_print_comp_inner+0x220c>
 80095c6:	f04f 0800 	mov.w	r8, #0
 80095ca:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80095ce:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80095d2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80095d6:	4620      	mov	r0, r4
 80095d8:	4798      	blx	r3
 80095da:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80095de:	4641      	mov	r1, r8
 80095e0:	3301      	adds	r3, #1
 80095e2:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80095e6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80095ea:	f7fe b9c4 	b.w	8007976 <d_print_comp_inner+0xaa2>
 80095ee:	4688      	mov	r8, r1
 80095f0:	e51f      	b.n	8009032 <d_print_comp_inner+0x215e>
 80095f2:	454f      	cmp	r7, r9
 80095f4:	f67f aea9 	bls.w	800934a <d_print_comp_inner+0x2476>
 80095f8:	2d5f      	cmp	r5, #95	; 0x5f
 80095fa:	f47f aea6 	bne.w	800934a <d_print_comp_inner+0x2476>
 80095fe:	28ff      	cmp	r0, #255	; 0xff
 8009600:	f63f a923 	bhi.w	800884a <d_print_comp_inner+0x1976>
 8009604:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009608:	b2c5      	uxtb	r5, r0
 800960a:	29ff      	cmp	r1, #255	; 0xff
 800960c:	d10f      	bne.n	800962e <d_print_comp_inner+0x275a>
 800960e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009612:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009616:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800961a:	4620      	mov	r0, r4
 800961c:	4798      	blx	r3
 800961e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009622:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8009626:	3301      	adds	r3, #1
 8009628:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800962c:	2100      	movs	r1, #0
 800962e:	1c4b      	adds	r3, r1, #1
 8009630:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8009634:	464e      	mov	r6, r9
 8009636:	5465      	strb	r5, [r4, r1]
 8009638:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800963c:	f7ff b90f 	b.w	800885e <d_print_comp_inner+0x198a>
 8009640:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009644:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8009648:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 800964c:	4798      	blx	r3
 800964e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009652:	4641      	mov	r1, r8
 8009654:	3301      	adds	r3, #1
 8009656:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 800965a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800965e:	e79a      	b.n	8009596 <d_print_comp_inner+0x26c2>
 8009660:	2600      	movs	r6, #0
 8009662:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009666:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800966a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800966e:	4620      	mov	r0, r4
 8009670:	4798      	blx	r3
 8009672:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009676:	4631      	mov	r1, r6
 8009678:	3301      	adds	r3, #1
 800967a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800967e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009682:	e602      	b.n	800928a <d_print_comp_inner+0x23b6>
 8009684:	2205      	movs	r2, #5
 8009686:	491e      	ldr	r1, [pc, #120]	; (8009700 <d_print_comp_inner+0x282c>)
 8009688:	f7fd f964 	bl	8006954 <d_append_buffer>
 800968c:	f7fd bce4 	b.w	8007058 <d_print_comp_inner+0x184>
 8009690:	2500      	movs	r5, #0
 8009692:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009696:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800969a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800969e:	4620      	mov	r0, r4
 80096a0:	4798      	blx	r3
 80096a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80096a6:	4629      	mov	r1, r5
 80096a8:	3301      	adds	r3, #1
 80096aa:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80096ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80096b2:	f7fd bcca 	b.w	800704a <d_print_comp_inner+0x176>
 80096b6:	2500      	movs	r5, #0
 80096b8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80096bc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80096c0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80096c4:	4620      	mov	r0, r4
 80096c6:	4798      	blx	r3
 80096c8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80096cc:	4629      	mov	r1, r5
 80096ce:	3301      	adds	r3, #1
 80096d0:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80096d4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80096d8:	e58e      	b.n	80091f8 <d_print_comp_inner+0x2324>
 80096da:	2500      	movs	r5, #0
 80096dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80096e0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80096e4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80096e8:	4620      	mov	r0, r4
 80096ea:	4798      	blx	r3
 80096ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80096f0:	4629      	mov	r1, r5
 80096f2:	3301      	adds	r3, #1
 80096f4:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80096f8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80096fc:	e58a      	b.n	8009214 <d_print_comp_inner+0x2340>
 80096fe:	bf00      	nop
 8009700:	08012f4c 	.word	0x08012f4c

08009704 <d_print_comp>:
 8009704:	b510      	push	{r4, lr}
 8009706:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 800970a:	b082      	sub	sp, #8
 800970c:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8009710:	4604      	mov	r4, r0
 8009712:	e88d 000c 	stmia.w	sp, {r2, r3}
 8009716:	f7fd fbdd 	bl	8006ed4 <d_print_comp_inner>
 800971a:	9b01      	ldr	r3, [sp, #4]
 800971c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009720:	b002      	add	sp, #8
 8009722:	bd10      	pop	{r4, pc}

08009724 <d_print_mod>:
 8009724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009728:	7813      	ldrb	r3, [r2, #0]
 800972a:	b082      	sub	sp, #8
 800972c:	3b03      	subs	r3, #3
 800972e:	4615      	mov	r5, r2
 8009730:	4604      	mov	r4, r0
 8009732:	4688      	mov	r8, r1
 8009734:	2b2a      	cmp	r3, #42	; 0x2a
 8009736:	f200 81d2 	bhi.w	8009ade <d_print_mod+0x3ba>
 800973a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800973e:	0051      	.short	0x0051
 8009740:	01d001d0 	.word	0x01d001d0
 8009744:	01d001d0 	.word	0x01d001d0
 8009748:	01d001d0 	.word	0x01d001d0
 800974c:	01d001d0 	.word	0x01d001d0
 8009750:	01d001d0 	.word	0x01d001d0
 8009754:	01d001d0 	.word	0x01d001d0
 8009758:	01d001d0 	.word	0x01d001d0
 800975c:	01d001d0 	.word	0x01d001d0
 8009760:	01d001d0 	.word	0x01d001d0
 8009764:	01d001d0 	.word	0x01d001d0
 8009768:	006201d0 	.word	0x006201d0
 800976c:	00ac0087 	.word	0x00ac0087
 8009770:	00870062 	.word	0x00870062
 8009774:	00d000ac 	.word	0x00d000ac
 8009778:	011800e9 	.word	0x011800e9
 800977c:	013b012a 	.word	0x013b012a
 8009780:	0141013e 	.word	0x0141013e
 8009784:	01d00167 	.word	0x01d00167
 8009788:	01d001d0 	.word	0x01d001d0
 800978c:	018d01d0 	.word	0x018d01d0
 8009790:	002b01d0 	.word	0x002b01d0
 8009794:	4ed8      	ldr	r6, [pc, #864]	; (8009af8 <d_print_mod+0x3d4>)
 8009796:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800979a:	f106 0a0a 	add.w	sl, r6, #10
 800979e:	f04f 0900 	mov.w	r9, #0
 80097a2:	e009      	b.n	80097b8 <d_print_mod+0x94>
 80097a4:	460b      	mov	r3, r1
 80097a6:	3101      	adds	r1, #1
 80097a8:	45b2      	cmp	sl, r6
 80097aa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80097ae:	54e7      	strb	r7, [r4, r3]
 80097b0:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80097b4:	f000 81b0 	beq.w	8009b18 <d_print_mod+0x3f4>
 80097b8:	29ff      	cmp	r1, #255	; 0xff
 80097ba:	f816 7b01 	ldrb.w	r7, [r6], #1
 80097be:	d1f1      	bne.n	80097a4 <d_print_mod+0x80>
 80097c0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80097c4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80097c8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80097cc:	4620      	mov	r0, r4
 80097ce:	4798      	blx	r3
 80097d0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80097d4:	2101      	movs	r1, #1
 80097d6:	440b      	add	r3, r1
 80097d8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80097dc:	2300      	movs	r3, #0
 80097de:	e7e3      	b.n	80097a8 <d_print_mod+0x84>
 80097e0:	686b      	ldr	r3, [r5, #4]
 80097e2:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
 80097e6:	461a      	mov	r2, r3
 80097e8:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 80097ec:	4620      	mov	r0, r4
 80097ee:	e88d 0028 	stmia.w	sp, {r3, r5}
 80097f2:	f7fd fb6f 	bl	8006ed4 <d_print_comp_inner>
 80097f6:	9b01      	ldr	r3, [sp, #4]
 80097f8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80097fc:	b002      	add	sp, #8
 80097fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009802:	4dbe      	ldr	r5, [pc, #760]	; (8009afc <d_print_mod+0x3d8>)
 8009804:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009808:	f105 0709 	add.w	r7, r5, #9
 800980c:	f04f 0800 	mov.w	r8, #0
 8009810:	e008      	b.n	8009824 <d_print_mod+0x100>
 8009812:	460b      	mov	r3, r1
 8009814:	3101      	adds	r1, #1
 8009816:	42af      	cmp	r7, r5
 8009818:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800981c:	54e6      	strb	r6, [r4, r3]
 800981e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009822:	d0eb      	beq.n	80097fc <d_print_mod+0xd8>
 8009824:	29ff      	cmp	r1, #255	; 0xff
 8009826:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800982a:	d1f2      	bne.n	8009812 <d_print_mod+0xee>
 800982c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009830:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009834:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009838:	4620      	mov	r0, r4
 800983a:	4798      	blx	r3
 800983c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009840:	2101      	movs	r1, #1
 8009842:	440b      	add	r3, r1
 8009844:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009848:	2300      	movs	r3, #0
 800984a:	e7e4      	b.n	8009816 <d_print_mod+0xf2>
 800984c:	4dac      	ldr	r5, [pc, #688]	; (8009b00 <d_print_mod+0x3dc>)
 800984e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009852:	f105 0709 	add.w	r7, r5, #9
 8009856:	f04f 0800 	mov.w	r8, #0
 800985a:	e008      	b.n	800986e <d_print_mod+0x14a>
 800985c:	460b      	mov	r3, r1
 800985e:	3101      	adds	r1, #1
 8009860:	42af      	cmp	r7, r5
 8009862:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009866:	54e6      	strb	r6, [r4, r3]
 8009868:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800986c:	d0c6      	beq.n	80097fc <d_print_mod+0xd8>
 800986e:	29ff      	cmp	r1, #255	; 0xff
 8009870:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009874:	d1f2      	bne.n	800985c <d_print_mod+0x138>
 8009876:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800987a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800987e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009882:	4620      	mov	r0, r4
 8009884:	4798      	blx	r3
 8009886:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800988a:	2101      	movs	r1, #1
 800988c:	440b      	add	r3, r1
 800988e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009892:	2300      	movs	r3, #0
 8009894:	e7e4      	b.n	8009860 <d_print_mod+0x13c>
 8009896:	4d9b      	ldr	r5, [pc, #620]	; (8009b04 <d_print_mod+0x3e0>)
 8009898:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800989c:	1daf      	adds	r7, r5, #6
 800989e:	f04f 0800 	mov.w	r8, #0
 80098a2:	e008      	b.n	80098b6 <d_print_mod+0x192>
 80098a4:	460b      	mov	r3, r1
 80098a6:	3101      	adds	r1, #1
 80098a8:	42af      	cmp	r7, r5
 80098aa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80098ae:	54e6      	strb	r6, [r4, r3]
 80098b0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80098b4:	d0a2      	beq.n	80097fc <d_print_mod+0xd8>
 80098b6:	29ff      	cmp	r1, #255	; 0xff
 80098b8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80098bc:	d1f2      	bne.n	80098a4 <d_print_mod+0x180>
 80098be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80098c2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80098c6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80098ca:	4620      	mov	r0, r4
 80098cc:	4798      	blx	r3
 80098ce:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80098d2:	2101      	movs	r1, #1
 80098d4:	440b      	add	r3, r1
 80098d6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80098da:	2300      	movs	r3, #0
 80098dc:	e7e4      	b.n	80098a8 <d_print_mod+0x184>
 80098de:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80098e2:	2bff      	cmp	r3, #255	; 0xff
 80098e4:	f000 8175 	beq.w	8009bd2 <d_print_mod+0x4ae>
 80098e8:	1c59      	adds	r1, r3, #1
 80098ea:	2220      	movs	r2, #32
 80098ec:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80098f0:	54e2      	strb	r2, [r4, r3]
 80098f2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80098f6:	29ff      	cmp	r1, #255	; 0xff
 80098f8:	f000 8139 	beq.w	8009b6e <d_print_mod+0x44a>
 80098fc:	1c4a      	adds	r2, r1, #1
 80098fe:	2326      	movs	r3, #38	; 0x26
 8009900:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009904:	5463      	strb	r3, [r4, r1]
 8009906:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800990a:	b002      	add	sp, #8
 800990c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009910:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8009914:	2bff      	cmp	r3, #255	; 0xff
 8009916:	f000 816d 	beq.w	8009bf4 <d_print_mod+0x4d0>
 800991a:	1c59      	adds	r1, r3, #1
 800991c:	2220      	movs	r2, #32
 800991e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009922:	54e2      	strb	r2, [r4, r3]
 8009924:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009928:	4d77      	ldr	r5, [pc, #476]	; (8009b08 <d_print_mod+0x3e4>)
 800992a:	f04f 0800 	mov.w	r8, #0
 800992e:	1caf      	adds	r7, r5, #2
 8009930:	e009      	b.n	8009946 <d_print_mod+0x222>
 8009932:	460b      	mov	r3, r1
 8009934:	3101      	adds	r1, #1
 8009936:	42af      	cmp	r7, r5
 8009938:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800993c:	54e6      	strb	r6, [r4, r3]
 800993e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009942:	f43f af5b 	beq.w	80097fc <d_print_mod+0xd8>
 8009946:	29ff      	cmp	r1, #255	; 0xff
 8009948:	f815 6b01 	ldrb.w	r6, [r5], #1
 800994c:	d1f1      	bne.n	8009932 <d_print_mod+0x20e>
 800994e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009952:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009956:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800995a:	4620      	mov	r0, r4
 800995c:	4798      	blx	r3
 800995e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009962:	2101      	movs	r1, #1
 8009964:	440b      	add	r3, r1
 8009966:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800996a:	2300      	movs	r3, #0
 800996c:	e7e3      	b.n	8009936 <d_print_mod+0x212>
 800996e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009972:	29ff      	cmp	r1, #255	; 0xff
 8009974:	f000 810c 	beq.w	8009b90 <d_print_mod+0x46c>
 8009978:	1c4a      	adds	r2, r1, #1
 800997a:	2320      	movs	r3, #32
 800997c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009980:	5463      	strb	r3, [r4, r1]
 8009982:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009986:	68ab      	ldr	r3, [r5, #8]
 8009988:	4641      	mov	r1, r8
 800998a:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 800998e:	461a      	mov	r2, r3
 8009990:	e72a      	b.n	80097e8 <d_print_mod+0xc4>
 8009992:	f011 0804 	ands.w	r8, r1, #4
 8009996:	f47f af31 	bne.w	80097fc <d_print_mod+0xd8>
 800999a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800999e:	29ff      	cmp	r1, #255	; 0xff
 80099a0:	f000 8139 	beq.w	8009c16 <d_print_mod+0x4f2>
 80099a4:	1c4a      	adds	r2, r1, #1
 80099a6:	232a      	movs	r3, #42	; 0x2a
 80099a8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80099ac:	5463      	strb	r3, [r4, r1]
 80099ae:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80099b2:	e723      	b.n	80097fc <d_print_mod+0xd8>
 80099b4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80099b8:	e79d      	b.n	80098f6 <d_print_mod+0x1d2>
 80099ba:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80099be:	e7b3      	b.n	8009928 <d_print_mod+0x204>
 80099c0:	4d52      	ldr	r5, [pc, #328]	; (8009b0c <d_print_mod+0x3e8>)
 80099c2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80099c6:	f105 0708 	add.w	r7, r5, #8
 80099ca:	f04f 0800 	mov.w	r8, #0
 80099ce:	e009      	b.n	80099e4 <d_print_mod+0x2c0>
 80099d0:	460b      	mov	r3, r1
 80099d2:	3101      	adds	r1, #1
 80099d4:	42af      	cmp	r7, r5
 80099d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80099da:	54e6      	strb	r6, [r4, r3]
 80099dc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80099e0:	f43f af0c 	beq.w	80097fc <d_print_mod+0xd8>
 80099e4:	29ff      	cmp	r1, #255	; 0xff
 80099e6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80099ea:	d1f1      	bne.n	80099d0 <d_print_mod+0x2ac>
 80099ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80099f0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80099f4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80099f8:	4620      	mov	r0, r4
 80099fa:	4798      	blx	r3
 80099fc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009a00:	2101      	movs	r1, #1
 8009a02:	440b      	add	r3, r1
 8009a04:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009a08:	2300      	movs	r3, #0
 8009a0a:	e7e3      	b.n	80099d4 <d_print_mod+0x2b0>
 8009a0c:	4d40      	ldr	r5, [pc, #256]	; (8009b10 <d_print_mod+0x3ec>)
 8009a0e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009a12:	f105 070a 	add.w	r7, r5, #10
 8009a16:	f04f 0800 	mov.w	r8, #0
 8009a1a:	e009      	b.n	8009a30 <d_print_mod+0x30c>
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	3101      	adds	r1, #1
 8009a20:	42af      	cmp	r7, r5
 8009a22:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009a26:	54e6      	strb	r6, [r4, r3]
 8009a28:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009a2c:	f43f aee6 	beq.w	80097fc <d_print_mod+0xd8>
 8009a30:	29ff      	cmp	r1, #255	; 0xff
 8009a32:	f815 6b01 	ldrb.w	r6, [r5], #1
 8009a36:	d1f1      	bne.n	8009a1c <d_print_mod+0x2f8>
 8009a38:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009a3c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009a40:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009a44:	4620      	mov	r0, r4
 8009a46:	4798      	blx	r3
 8009a48:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	440b      	add	r3, r1
 8009a50:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009a54:	2300      	movs	r3, #0
 8009a56:	e7e3      	b.n	8009a20 <d_print_mod+0x2fc>
 8009a58:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 8009a5c:	2b28      	cmp	r3, #40	; 0x28
 8009a5e:	d00a      	beq.n	8009a76 <d_print_mod+0x352>
 8009a60:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009a64:	29ff      	cmp	r1, #255	; 0xff
 8009a66:	d072      	beq.n	8009b4e <d_print_mod+0x42a>
 8009a68:	1c4a      	adds	r2, r1, #1
 8009a6a:	2320      	movs	r3, #32
 8009a6c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009a70:	5463      	strb	r3, [r4, r1]
 8009a72:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009a76:	686b      	ldr	r3, [r5, #4]
 8009a78:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8009a7c:	4641      	mov	r1, r8
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8009a84:	4620      	mov	r0, r4
 8009a86:	e88d 0028 	stmia.w	sp, {r3, r5}
 8009a8a:	f7fd fa23 	bl	8006ed4 <d_print_comp_inner>
 8009a8e:	4d21      	ldr	r5, [pc, #132]	; (8009b14 <d_print_mod+0x3f0>)
 8009a90:	9b01      	ldr	r3, [sp, #4]
 8009a92:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009a96:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009a9a:	1cef      	adds	r7, r5, #3
 8009a9c:	f04f 0800 	mov.w	r8, #0
 8009aa0:	e009      	b.n	8009ab6 <d_print_mod+0x392>
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	3101      	adds	r1, #1
 8009aa6:	42af      	cmp	r7, r5
 8009aa8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009aac:	54e6      	strb	r6, [r4, r3]
 8009aae:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009ab2:	f43f aea3 	beq.w	80097fc <d_print_mod+0xd8>
 8009ab6:	29ff      	cmp	r1, #255	; 0xff
 8009ab8:	f815 6b01 	ldrb.w	r6, [r5], #1
 8009abc:	d1f1      	bne.n	8009aa2 <d_print_mod+0x37e>
 8009abe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009ac2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009ac6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009aca:	4620      	mov	r0, r4
 8009acc:	4798      	blx	r3
 8009ace:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009ad2:	2101      	movs	r1, #1
 8009ad4:	440b      	add	r3, r1
 8009ad6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009ada:	2300      	movs	r3, #0
 8009adc:	e7e3      	b.n	8009aa6 <d_print_mod+0x382>
 8009ade:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8009ae2:	462a      	mov	r2, r5
 8009ae4:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8009ae8:	9301      	str	r3, [sp, #4]
 8009aea:	9500      	str	r5, [sp, #0]
 8009aec:	f7fd f9f2 	bl	8006ed4 <d_print_comp_inner>
 8009af0:	9b01      	ldr	r3, [sp, #4]
 8009af2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009af6:	e681      	b.n	80097fc <d_print_mod+0xd8>
 8009af8:	08013038 	.word	0x08013038
 8009afc:	08012ff7 	.word	0x08012ff7
 8009b00:	08013003 	.word	0x08013003
 8009b04:	08013010 	.word	0x08013010
 8009b08:	08013018 	.word	0x08013018
 8009b0c:	0801301b 	.word	0x0801301b
 8009b10:	08013028 	.word	0x08013028
 8009b14:	08013034 	.word	0x08013034
 8009b18:	686b      	ldr	r3, [r5, #4]
 8009b1a:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8009b1e:	461a      	mov	r2, r3
 8009b20:	4641      	mov	r1, r8
 8009b22:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8009b26:	4620      	mov	r0, r4
 8009b28:	e88d 0028 	stmia.w	sp, {r3, r5}
 8009b2c:	f7fd f9d2 	bl	8006ed4 <d_print_comp_inner>
 8009b30:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009b34:	9b01      	ldr	r3, [sp, #4]
 8009b36:	29ff      	cmp	r1, #255	; 0xff
 8009b38:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009b3c:	d038      	beq.n	8009bb0 <d_print_mod+0x48c>
 8009b3e:	1c4a      	adds	r2, r1, #1
 8009b40:	2329      	movs	r3, #41	; 0x29
 8009b42:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009b46:	5463      	strb	r3, [r4, r1]
 8009b48:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009b4c:	e656      	b.n	80097fc <d_print_mod+0xd8>
 8009b4e:	2600      	movs	r6, #0
 8009b50:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009b54:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009b58:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8009b5c:	4798      	blx	r3
 8009b5e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009b62:	2201      	movs	r2, #1
 8009b64:	4413      	add	r3, r2
 8009b66:	4631      	mov	r1, r6
 8009b68:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009b6c:	e77d      	b.n	8009a6a <d_print_mod+0x346>
 8009b6e:	2500      	movs	r5, #0
 8009b70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009b74:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009b78:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	4798      	blx	r3
 8009b80:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009b84:	2201      	movs	r2, #1
 8009b86:	4413      	add	r3, r2
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009b8e:	e6b6      	b.n	80098fe <d_print_mod+0x1da>
 8009b90:	2600      	movs	r6, #0
 8009b92:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009b96:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009b9a:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8009b9e:	4798      	blx	r3
 8009ba0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	4413      	add	r3, r2
 8009ba8:	4631      	mov	r1, r6
 8009baa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009bae:	e6e4      	b.n	800997a <d_print_mod+0x256>
 8009bb0:	2500      	movs	r5, #0
 8009bb2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009bb6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009bba:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	4798      	blx	r3
 8009bc2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	4413      	add	r3, r2
 8009bca:	4629      	mov	r1, r5
 8009bcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009bd0:	e7b6      	b.n	8009b40 <d_print_mod+0x41c>
 8009bd2:	2500      	movs	r5, #0
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009bda:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009bde:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8009be2:	4798      	blx	r3
 8009be4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009be8:	2101      	movs	r1, #1
 8009bea:	440a      	add	r2, r1
 8009bec:	462b      	mov	r3, r5
 8009bee:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009bf2:	e67a      	b.n	80098ea <d_print_mod+0x1c6>
 8009bf4:	2500      	movs	r5, #0
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009bfc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009c00:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8009c04:	4798      	blx	r3
 8009c06:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	440a      	add	r2, r1
 8009c0e:	462b      	mov	r3, r5
 8009c10:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009c14:	e682      	b.n	800991c <d_print_mod+0x1f8>
 8009c16:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009c1a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009c1e:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8009c22:	4798      	blx	r3
 8009c24:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009c28:	2201      	movs	r2, #1
 8009c2a:	4413      	add	r3, r2
 8009c2c:	4641      	mov	r1, r8
 8009c2e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009c32:	e6b8      	b.n	80099a6 <d_print_mod+0x282>

08009c34 <d_print_mod_list>:
 8009c34:	2a00      	cmp	r2, #0
 8009c36:	f000 809c 	beq.w	8009d72 <d_print_mod_list+0x13e>
 8009c3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3e:	461e      	mov	r6, r3
 8009c40:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8009c44:	b089      	sub	sp, #36	; 0x24
 8009c46:	4605      	mov	r5, r0
 8009c48:	bb33      	cbnz	r3, 8009c98 <d_print_mod_list+0x64>
 8009c4a:	460f      	mov	r7, r1
 8009c4c:	4614      	mov	r4, r2
 8009c4e:	f04f 0801 	mov.w	r8, #1
 8009c52:	e002      	b.n	8009c5a <d_print_mod_list+0x26>
 8009c54:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8009c58:	b9f3      	cbnz	r3, 8009c98 <d_print_mod_list+0x64>
 8009c5a:	68a3      	ldr	r3, [r4, #8]
 8009c5c:	b9cb      	cbnz	r3, 8009c92 <d_print_mod_list+0x5e>
 8009c5e:	6862      	ldr	r2, [r4, #4]
 8009c60:	7813      	ldrb	r3, [r2, #0]
 8009c62:	b91e      	cbnz	r6, 8009c6c <d_print_mod_list+0x38>
 8009c64:	f1a3 011c 	sub.w	r1, r3, #28
 8009c68:	2904      	cmp	r1, #4
 8009c6a:	d912      	bls.n	8009c92 <d_print_mod_list+0x5e>
 8009c6c:	68e1      	ldr	r1, [r4, #12]
 8009c6e:	2b29      	cmp	r3, #41	; 0x29
 8009c70:	f8c4 8008 	str.w	r8, [r4, #8]
 8009c74:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8009c78:	f8c5 1110 	str.w	r1, [r5, #272]	; 0x110
 8009c7c:	d00f      	beq.n	8009c9e <d_print_mod_list+0x6a>
 8009c7e:	2b2a      	cmp	r3, #42	; 0x2a
 8009c80:	d018      	beq.n	8009cb4 <d_print_mod_list+0x80>
 8009c82:	2b02      	cmp	r3, #2
 8009c84:	d021      	beq.n	8009cca <d_print_mod_list+0x96>
 8009c86:	4639      	mov	r1, r7
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f7ff fd4b 	bl	8009724 <d_print_mod>
 8009c8e:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009c92:	6824      	ldr	r4, [r4, #0]
 8009c94:	2c00      	cmp	r4, #0
 8009c96:	d1dd      	bne.n	8009c54 <d_print_mod_list+0x20>
 8009c98:	b009      	add	sp, #36	; 0x24
 8009c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c9e:	6823      	ldr	r3, [r4, #0]
 8009ca0:	3208      	adds	r2, #8
 8009ca2:	4639      	mov	r1, r7
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	f000 f9d7 	bl	800a058 <d_print_function_type.isra.11>
 8009caa:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009cae:	b009      	add	sp, #36	; 0x24
 8009cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb4:	6823      	ldr	r3, [r4, #0]
 8009cb6:	3204      	adds	r2, #4
 8009cb8:	4639      	mov	r1, r7
 8009cba:	4628      	mov	r0, r5
 8009cbc:	f000 f8f0 	bl	8009ea0 <d_print_array_type.isra.10>
 8009cc0:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009cc4:	b009      	add	sp, #36	; 0x24
 8009cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cca:	2600      	movs	r6, #0
 8009ccc:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 8009cd0:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8009cd4:	6852      	ldr	r2, [r2, #4]
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f7ff fd13 	bl	8009704 <d_print_comp>
 8009cde:	f017 0b04 	ands.w	fp, r7, #4
 8009ce2:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8009ce6:	d020      	beq.n	8009d2a <d_print_mod_list+0xf6>
 8009ce8:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009cec:	29ff      	cmp	r1, #255	; 0xff
 8009cee:	f000 80be 	beq.w	8009e6e <d_print_mod_list+0x23a>
 8009cf2:	1c4a      	adds	r2, r1, #1
 8009cf4:	232e      	movs	r3, #46	; 0x2e
 8009cf6:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8009cfa:	546b      	strb	r3, [r5, r1]
 8009cfc:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8009d00:	6863      	ldr	r3, [r4, #4]
 8009d02:	689c      	ldr	r4, [r3, #8]
 8009d04:	7823      	ldrb	r3, [r4, #0]
 8009d06:	2b45      	cmp	r3, #69	; 0x45
 8009d08:	d102      	bne.n	8009d10 <d_print_mod_list+0xdc>
 8009d0a:	e033      	b.n	8009d74 <d_print_mod_list+0x140>
 8009d0c:	6864      	ldr	r4, [r4, #4]
 8009d0e:	7823      	ldrb	r3, [r4, #0]
 8009d10:	3b1c      	subs	r3, #28
 8009d12:	2b04      	cmp	r3, #4
 8009d14:	d9fa      	bls.n	8009d0c <d_print_mod_list+0xd8>
 8009d16:	4622      	mov	r2, r4
 8009d18:	4639      	mov	r1, r7
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	f7ff fcf2 	bl	8009704 <d_print_comp>
 8009d20:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009d24:	b009      	add	sp, #36	; 0x24
 8009d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2a:	4e59      	ldr	r6, [pc, #356]	; (8009e90 <d_print_mod_list+0x25c>)
 8009d2c:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009d30:	f106 0a02 	add.w	sl, r6, #2
 8009d34:	e009      	b.n	8009d4a <d_print_mod_list+0x116>
 8009d36:	460b      	mov	r3, r1
 8009d38:	3101      	adds	r1, #1
 8009d3a:	45b2      	cmp	sl, r6
 8009d3c:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009d40:	f805 8003 	strb.w	r8, [r5, r3]
 8009d44:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009d48:	d0da      	beq.n	8009d00 <d_print_mod_list+0xcc>
 8009d4a:	29ff      	cmp	r1, #255	; 0xff
 8009d4c:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009d50:	d1f1      	bne.n	8009d36 <d_print_mod_list+0x102>
 8009d52:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009d56:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009d5a:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009d5e:	4628      	mov	r0, r5
 8009d60:	4798      	blx	r3
 8009d62:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009d66:	2101      	movs	r1, #1
 8009d68:	440b      	add	r3, r1
 8009d6a:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009d6e:	2300      	movs	r3, #0
 8009d70:	e7e3      	b.n	8009d3a <d_print_mod_list+0x106>
 8009d72:	4770      	bx	lr
 8009d74:	4e47      	ldr	r6, [pc, #284]	; (8009e94 <d_print_mod_list+0x260>)
 8009d76:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009d7a:	f106 0a0d 	add.w	sl, r6, #13
 8009d7e:	f04f 0b00 	mov.w	fp, #0
 8009d82:	e009      	b.n	8009d98 <d_print_mod_list+0x164>
 8009d84:	460b      	mov	r3, r1
 8009d86:	3101      	adds	r1, #1
 8009d88:	45b2      	cmp	sl, r6
 8009d8a:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009d8e:	f805 8003 	strb.w	r8, [r5, r3]
 8009d92:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009d96:	d013      	beq.n	8009dc0 <d_print_mod_list+0x18c>
 8009d98:	29ff      	cmp	r1, #255	; 0xff
 8009d9a:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009d9e:	d1f1      	bne.n	8009d84 <d_print_mod_list+0x150>
 8009da0:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009da4:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009da8:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009dac:	4628      	mov	r0, r5
 8009dae:	4798      	blx	r3
 8009db0:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009db4:	2101      	movs	r1, #1
 8009db6:	440b      	add	r3, r1
 8009db8:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	e7e3      	b.n	8009d88 <d_print_mod_list+0x154>
 8009dc0:	68a2      	ldr	r2, [r4, #8]
 8009dc2:	a801      	add	r0, sp, #4
 8009dc4:	3201      	adds	r2, #1
 8009dc6:	4934      	ldr	r1, [pc, #208]	; (8009e98 <d_print_mod_list+0x264>)
 8009dc8:	f006 ff32 	bl	8010c30 <siprintf>
 8009dcc:	a801      	add	r0, sp, #4
 8009dce:	f004 fe11 	bl	800e9f4 <strlen>
 8009dd2:	b328      	cbz	r0, 8009e20 <d_print_mod_list+0x1ec>
 8009dd4:	ae01      	add	r6, sp, #4
 8009dd6:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009dda:	eb06 0a00 	add.w	sl, r6, r0
 8009dde:	f04f 0b00 	mov.w	fp, #0
 8009de2:	e009      	b.n	8009df8 <d_print_mod_list+0x1c4>
 8009de4:	460b      	mov	r3, r1
 8009de6:	3101      	adds	r1, #1
 8009de8:	45b2      	cmp	sl, r6
 8009dea:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009dee:	f805 8003 	strb.w	r8, [r5, r3]
 8009df2:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009df6:	d015      	beq.n	8009e24 <d_print_mod_list+0x1f0>
 8009df8:	29ff      	cmp	r1, #255	; 0xff
 8009dfa:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009dfe:	d1f1      	bne.n	8009de4 <d_print_mod_list+0x1b0>
 8009e00:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009e04:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009e08:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	4798      	blx	r3
 8009e10:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009e14:	2101      	movs	r1, #1
 8009e16:	440b      	add	r3, r1
 8009e18:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	e7e3      	b.n	8009de8 <d_print_mod_list+0x1b4>
 8009e20:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009e24:	4e1d      	ldr	r6, [pc, #116]	; (8009e9c <d_print_mod_list+0x268>)
 8009e26:	f04f 0b00 	mov.w	fp, #0
 8009e2a:	f106 0a03 	add.w	sl, r6, #3
 8009e2e:	e00a      	b.n	8009e46 <d_print_mod_list+0x212>
 8009e30:	460b      	mov	r3, r1
 8009e32:	3101      	adds	r1, #1
 8009e34:	4556      	cmp	r6, sl
 8009e36:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009e3a:	f805 8003 	strb.w	r8, [r5, r3]
 8009e3e:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009e42:	f43f af63 	beq.w	8009d0c <d_print_mod_list+0xd8>
 8009e46:	29ff      	cmp	r1, #255	; 0xff
 8009e48:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009e4c:	d1f0      	bne.n	8009e30 <d_print_mod_list+0x1fc>
 8009e4e:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009e52:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009e56:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	4798      	blx	r3
 8009e5e:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009e62:	2101      	movs	r1, #1
 8009e64:	440b      	add	r3, r1
 8009e66:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	e7e2      	b.n	8009e34 <d_print_mod_list+0x200>
 8009e6e:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009e72:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009e76:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	4798      	blx	r3
 8009e7e:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009e82:	2201      	movs	r2, #1
 8009e84:	4413      	add	r3, r2
 8009e86:	4631      	mov	r1, r6
 8009e88:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009e8c:	e732      	b.n	8009cf4 <d_print_mod_list+0xc0>
 8009e8e:	bf00      	nop
 8009e90:	08012d78 	.word	0x08012d78
 8009e94:	08012d7c 	.word	0x08012d7c
 8009e98:	08012d8c 	.word	0x08012d8c
 8009e9c:	08012d90 	.word	0x08012d90

08009ea0 <d_print_array_type.isra.10>:
 8009ea0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	460f      	mov	r7, r1
 8009ea8:	4690      	mov	r8, r2
 8009eaa:	b163      	cbz	r3, 8009ec6 <d_print_array_type.isra.10+0x26>
 8009eac:	461e      	mov	r6, r3
 8009eae:	461a      	mov	r2, r3
 8009eb0:	6893      	ldr	r3, [r2, #8]
 8009eb2:	b393      	cbz	r3, 8009f1a <d_print_array_type.isra.10+0x7a>
 8009eb4:	6812      	ldr	r2, [r2, #0]
 8009eb6:	2a00      	cmp	r2, #0
 8009eb8:	d1fa      	bne.n	8009eb0 <d_print_array_type.isra.10+0x10>
 8009eba:	4613      	mov	r3, r2
 8009ebc:	4639      	mov	r1, r7
 8009ebe:	4632      	mov	r2, r6
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f7ff feb7 	bl	8009c34 <d_print_mod_list>
 8009ec6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009eca:	29ff      	cmp	r1, #255	; 0xff
 8009ecc:	f000 808e 	beq.w	8009fec <d_print_array_type.isra.10+0x14c>
 8009ed0:	1c4b      	adds	r3, r1, #1
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	2bff      	cmp	r3, #255	; 0xff
 8009ed6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8009eda:	5462      	strb	r2, [r4, r1]
 8009edc:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009ee0:	d069      	beq.n	8009fb6 <d_print_array_type.isra.10+0x116>
 8009ee2:	225b      	movs	r2, #91	; 0x5b
 8009ee4:	1c59      	adds	r1, r3, #1
 8009ee6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009eea:	54e2      	strb	r2, [r4, r3]
 8009eec:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009ef0:	f8d8 2000 	ldr.w	r2, [r8]
 8009ef4:	b12a      	cbz	r2, 8009f02 <d_print_array_type.isra.10+0x62>
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f7ff fc03 	bl	8009704 <d_print_comp>
 8009efe:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009f02:	29ff      	cmp	r1, #255	; 0xff
 8009f04:	f000 8083 	beq.w	800a00e <d_print_array_type.isra.10+0x16e>
 8009f08:	1c4a      	adds	r2, r1, #1
 8009f0a:	235d      	movs	r3, #93	; 0x5d
 8009f0c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009f10:	5463      	strb	r3, [r4, r1]
 8009f12:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009f16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f1a:	6852      	ldr	r2, [r2, #4]
 8009f1c:	7812      	ldrb	r2, [r2, #0]
 8009f1e:	2a2a      	cmp	r2, #42	; 0x2a
 8009f20:	d040      	beq.n	8009fa4 <d_print_array_type.isra.10+0x104>
 8009f22:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800a054 <d_print_array_type.isra.10+0x1b4>
 8009f26:	461d      	mov	r5, r3
 8009f28:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009f2c:	f109 0b02 	add.w	fp, r9, #2
 8009f30:	e00a      	b.n	8009f48 <d_print_array_type.isra.10+0xa8>
 8009f32:	460b      	mov	r3, r1
 8009f34:	45cb      	cmp	fp, r9
 8009f36:	f101 0101 	add.w	r1, r1, #1
 8009f3a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009f3e:	f804 a003 	strb.w	sl, [r4, r3]
 8009f42:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8009f46:	d01b      	beq.n	8009f80 <d_print_array_type.isra.10+0xe0>
 8009f48:	29ff      	cmp	r1, #255	; 0xff
 8009f4a:	f819 ab01 	ldrb.w	sl, [r9], #1
 8009f4e:	d1f0      	bne.n	8009f32 <d_print_array_type.isra.10+0x92>
 8009f50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009f54:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009f58:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	4798      	blx	r3
 8009f60:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009f64:	2101      	movs	r1, #1
 8009f66:	440b      	add	r3, r1
 8009f68:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009f6c:	45cb      	cmp	fp, r9
 8009f6e:	f04f 0300 	mov.w	r3, #0
 8009f72:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009f76:	f804 a003 	strb.w	sl, [r4, r3]
 8009f7a:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8009f7e:	d1e3      	bne.n	8009f48 <d_print_array_type.isra.10+0xa8>
 8009f80:	2300      	movs	r3, #0
 8009f82:	4632      	mov	r2, r6
 8009f84:	4639      	mov	r1, r7
 8009f86:	4620      	mov	r0, r4
 8009f88:	f7ff fe54 	bl	8009c34 <d_print_mod_list>
 8009f8c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8009f90:	2bff      	cmp	r3, #255	; 0xff
 8009f92:	d04d      	beq.n	800a030 <d_print_array_type.isra.10+0x190>
 8009f94:	1c59      	adds	r1, r3, #1
 8009f96:	2229      	movs	r2, #41	; 0x29
 8009f98:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009f9c:	54e2      	strb	r2, [r4, r3]
 8009f9e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009fa2:	e792      	b.n	8009eca <d_print_array_type.isra.10+0x2a>
 8009fa4:	4632      	mov	r2, r6
 8009fa6:	4639      	mov	r1, r7
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f7ff fe43 	bl	8009c34 <d_print_mod_list>
 8009fae:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8009fb2:	2bff      	cmp	r3, #255	; 0xff
 8009fb4:	d195      	bne.n	8009ee2 <d_print_array_type.isra.10+0x42>
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	4619      	mov	r1, r3
 8009fba:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8009fbe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009fc2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	4798      	blx	r3
 8009fca:	235b      	movs	r3, #91	; 0x5b
 8009fcc:	7023      	strb	r3, [r4, #0]
 8009fce:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009fd2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009fd6:	f8d8 2000 	ldr.w	r2, [r8]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	2101      	movs	r1, #1
 8009fde:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009fe2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009fe6:	2a00      	cmp	r2, #0
 8009fe8:	d185      	bne.n	8009ef6 <d_print_array_type.isra.10+0x56>
 8009fea:	e78d      	b.n	8009f08 <d_print_array_type.isra.10+0x68>
 8009fec:	2500      	movs	r5, #0
 8009fee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009ff2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009ff6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	4798      	blx	r3
 8009ffe:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a002:	2301      	movs	r3, #1
 800a004:	441a      	add	r2, r3
 800a006:	4629      	mov	r1, r5
 800a008:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a00c:	e761      	b.n	8009ed2 <d_print_array_type.isra.10+0x32>
 800a00e:	2500      	movs	r5, #0
 800a010:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a014:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a018:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a01c:	4620      	mov	r0, r4
 800a01e:	4798      	blx	r3
 800a020:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a024:	2201      	movs	r2, #1
 800a026:	4413      	add	r3, r2
 800a028:	4629      	mov	r1, r5
 800a02a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a02e:	e76c      	b.n	8009f0a <d_print_array_type.isra.10+0x6a>
 800a030:	2500      	movs	r5, #0
 800a032:	4619      	mov	r1, r3
 800a034:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a038:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a03c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a040:	4620      	mov	r0, r4
 800a042:	4798      	blx	r3
 800a044:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a048:	2101      	movs	r1, #1
 800a04a:	440a      	add	r2, r1
 800a04c:	462b      	mov	r3, r5
 800a04e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a052:	e7a0      	b.n	8009f96 <d_print_array_type.isra.10+0xf6>
 800a054:	08012f74 	.word	0x08012f74

0800a058 <d_print_function_type.isra.11>:
 800a058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a05c:	4604      	mov	r4, r0
 800a05e:	b083      	sub	sp, #12
 800a060:	460e      	mov	r6, r1
 800a062:	4617      	mov	r7, r2
 800a064:	461d      	mov	r5, r3
 800a066:	b353      	cbz	r3, 800a0be <d_print_function_type.isra.11+0x66>
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	bb43      	cbnz	r3, 800a0be <d_print_function_type.isra.11+0x66>
 800a06c:	462a      	mov	r2, r5
 800a06e:	f04f 0e01 	mov.w	lr, #1
 800a072:	e006      	b.n	800a082 <d_print_function_type.isra.11+0x2a>
 800a074:	f410 6f60 	tst.w	r0, #3584	; 0xe00
 800a078:	d15d      	bne.n	800a136 <d_print_function_type.isra.11+0xde>
 800a07a:	6812      	ldr	r2, [r2, #0]
 800a07c:	b1fa      	cbz	r2, 800a0be <d_print_function_type.isra.11+0x66>
 800a07e:	6893      	ldr	r3, [r2, #8]
 800a080:	b9eb      	cbnz	r3, 800a0be <d_print_function_type.isra.11+0x66>
 800a082:	6853      	ldr	r3, [r2, #4]
 800a084:	496e      	ldr	r1, [pc, #440]	; (800a240 <d_print_function_type.isra.11+0x1e8>)
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	3b19      	subs	r3, #25
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	fa0e f003 	lsl.w	r0, lr, r3
 800a090:	2b12      	cmp	r3, #18
 800a092:	ea01 0100 	and.w	r1, r1, r0
 800a096:	d8f0      	bhi.n	800a07a <d_print_function_type.isra.11+0x22>
 800a098:	2900      	cmp	r1, #0
 800a09a:	d0eb      	beq.n	800a074 <d_print_function_type.isra.11+0x1c>
 800a09c:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a0a0:	2b20      	cmp	r3, #32
 800a0a2:	d04e      	beq.n	800a142 <d_print_function_type.isra.11+0xea>
 800a0a4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a0a8:	2bff      	cmp	r3, #255	; 0xff
 800a0aa:	f000 80b5 	beq.w	800a218 <d_print_function_type.isra.11+0x1c0>
 800a0ae:	1c59      	adds	r1, r3, #1
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a0b6:	54e2      	strb	r2, [r4, r3]
 800a0b8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a0bc:	e043      	b.n	800a146 <d_print_function_type.isra.11+0xee>
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	462a      	mov	r2, r5
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f7ff fdb0 	bl	8009c34 <d_print_mod_list>
 800a0d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a0d8:	29ff      	cmp	r1, #255	; 0xff
 800a0da:	d056      	beq.n	800a18a <d_print_function_type.isra.11+0x132>
 800a0dc:	1c4b      	adds	r3, r1, #1
 800a0de:	2228      	movs	r2, #40	; 0x28
 800a0e0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800a0e4:	5462      	strb	r2, [r4, r1]
 800a0e6:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a0ea:	6838      	ldr	r0, [r7, #0]
 800a0ec:	b178      	cbz	r0, 800a10e <d_print_function_type.isra.11+0xb6>
 800a0ee:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	9000      	str	r0, [sp, #0]
 800a0f6:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	9301      	str	r3, [sp, #4]
 800a100:	f7fc fee8 	bl	8006ed4 <d_print_comp_inner>
 800a104:	9a01      	ldr	r2, [sp, #4]
 800a106:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a10a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a10e:	2bff      	cmp	r3, #255	; 0xff
 800a110:	d04d      	beq.n	800a1ae <d_print_function_type.isra.11+0x156>
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	2029      	movs	r0, #41	; 0x29
 800a116:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a11a:	4631      	mov	r1, r6
 800a11c:	54e0      	strb	r0, [r4, r3]
 800a11e:	462a      	mov	r2, r5
 800a120:	f884 0104 	strb.w	r0, [r4, #260]	; 0x104
 800a124:	2301      	movs	r3, #1
 800a126:	4620      	mov	r0, r4
 800a128:	f7ff fd84 	bl	8009c34 <d_print_mod_list>
 800a12c:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 800a130:	b003      	add	sp, #12
 800a132:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a136:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a13a:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800a13e:	2a28      	cmp	r2, #40	; 0x28
 800a140:	d1ae      	bne.n	800a0a0 <d_print_function_type.isra.11+0x48>
 800a142:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a146:	29ff      	cmp	r1, #255	; 0xff
 800a148:	d054      	beq.n	800a1f4 <d_print_function_type.isra.11+0x19c>
 800a14a:	1c4a      	adds	r2, r1, #1
 800a14c:	2328      	movs	r3, #40	; 0x28
 800a14e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a152:	f04f 0900 	mov.w	r9, #0
 800a156:	5463      	strb	r3, [r4, r1]
 800a158:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 800a15c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a160:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 800a164:	464b      	mov	r3, r9
 800a166:	462a      	mov	r2, r5
 800a168:	4631      	mov	r1, r6
 800a16a:	4620      	mov	r0, r4
 800a16c:	f7ff fd62 	bl	8009c34 <d_print_mod_list>
 800a170:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a174:	2bff      	cmp	r3, #255	; 0xff
 800a176:	d02c      	beq.n	800a1d2 <d_print_function_type.isra.11+0x17a>
 800a178:	1c59      	adds	r1, r3, #1
 800a17a:	2229      	movs	r2, #41	; 0x29
 800a17c:	29ff      	cmp	r1, #255	; 0xff
 800a17e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a182:	54e2      	strb	r2, [r4, r3]
 800a184:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a188:	d1a8      	bne.n	800a0dc <d_print_function_type.isra.11+0x84>
 800a18a:	f04f 0900 	mov.w	r9, #0
 800a18e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a192:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a196:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800a19a:	4620      	mov	r0, r4
 800a19c:	4798      	blx	r3
 800a19e:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	441a      	add	r2, r3
 800a1a6:	4649      	mov	r1, r9
 800a1a8:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a1ac:	e797      	b.n	800a0de <d_print_function_type.isra.11+0x86>
 800a1ae:	2700      	movs	r7, #0
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a1b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a1ba:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800a1be:	4620      	mov	r0, r4
 800a1c0:	4798      	blx	r3
 800a1c2:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	4411      	add	r1, r2
 800a1ca:	463b      	mov	r3, r7
 800a1cc:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
 800a1d0:	e7a0      	b.n	800a114 <d_print_function_type.isra.11+0xbc>
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a1d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a1dc:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	4798      	blx	r3
 800a1e4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a1e8:	2101      	movs	r1, #1
 800a1ea:	440a      	add	r2, r1
 800a1ec:	464b      	mov	r3, r9
 800a1ee:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a1f2:	e7c2      	b.n	800a17a <d_print_function_type.isra.11+0x122>
 800a1f4:	f04f 0800 	mov.w	r8, #0
 800a1f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a1fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a200:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a204:	4620      	mov	r0, r4
 800a206:	4798      	blx	r3
 800a208:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a20c:	2201      	movs	r2, #1
 800a20e:	4413      	add	r3, r2
 800a210:	4641      	mov	r1, r8
 800a212:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a216:	e799      	b.n	800a14c <d_print_function_type.isra.11+0xf4>
 800a218:	f04f 0800 	mov.w	r8, #0
 800a21c:	4619      	mov	r1, r3
 800a21e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a222:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a226:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a22a:	4620      	mov	r0, r4
 800a22c:	4798      	blx	r3
 800a22e:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a232:	2101      	movs	r1, #1
 800a234:	440a      	add	r2, r1
 800a236:	4643      	mov	r3, r8
 800a238:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a23c:	e738      	b.n	800a0b0 <d_print_function_type.isra.11+0x58>
 800a23e:	bf00      	nop
 800a240:	00043107 	.word	0x00043107

0800a244 <d_print_cast.isra.12>:
 800a244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a248:	4604      	mov	r4, r0
 800a24a:	f8d0 0140 	ldr.w	r0, [r0, #320]	; 0x140
 800a24e:	b084      	sub	sp, #16
 800a250:	460e      	mov	r6, r1
 800a252:	4615      	mov	r5, r2
 800a254:	b138      	cbz	r0, 800a266 <d_print_cast.isra.12+0x22>
 800a256:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 800a25a:	ab04      	add	r3, sp, #16
 800a25c:	f843 2d10 	str.w	r2, [r3, #-16]!
 800a260:	9001      	str	r0, [sp, #4]
 800a262:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a266:	682b      	ldr	r3, [r5, #0]
 800a268:	781a      	ldrb	r2, [r3, #0]
 800a26a:	2a04      	cmp	r2, #4
 800a26c:	d017      	beq.n	800a29e <d_print_cast.isra.12+0x5a>
 800a26e:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 800a272:	a802      	add	r0, sp, #8
 800a274:	461a      	mov	r2, r3
 800a276:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 800a27a:	4631      	mov	r1, r6
 800a27c:	4620      	mov	r0, r4
 800a27e:	9302      	str	r3, [sp, #8]
 800a280:	9503      	str	r5, [sp, #12]
 800a282:	f7fc fe27 	bl	8006ed4 <d_print_comp_inner>
 800a286:	9a03      	ldr	r2, [sp, #12]
 800a288:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800a28c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a290:	b113      	cbz	r3, 800a298 <d_print_cast.isra.12+0x54>
 800a292:	9b00      	ldr	r3, [sp, #0]
 800a294:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a298:	b004      	add	sp, #16
 800a29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a29e:	6858      	ldr	r0, [r3, #4]
 800a2a0:	af02      	add	r7, sp, #8
 800a2a2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	9002      	str	r0, [sp, #8]
 800a2aa:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 800a2ae:	4631      	mov	r1, r6
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	9303      	str	r3, [sp, #12]
 800a2b4:	f7fc fe0e 	bl	8006ed4 <d_print_comp_inner>
 800a2b8:	9a03      	ldr	r2, [sp, #12]
 800a2ba:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800a2be:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a2c2:	b113      	cbz	r3, 800a2ca <d_print_cast.isra.12+0x86>
 800a2c4:	9b00      	ldr	r3, [sp, #0]
 800a2c6:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a2ca:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a2ce:	2b3c      	cmp	r3, #60	; 0x3c
 800a2d0:	d02c      	beq.n	800a32c <d_print_cast.isra.12+0xe8>
 800a2d2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a2d6:	29ff      	cmp	r1, #255	; 0xff
 800a2d8:	d051      	beq.n	800a37e <d_print_cast.isra.12+0x13a>
 800a2da:	1c4a      	adds	r2, r1, #1
 800a2dc:	233c      	movs	r3, #60	; 0x3c
 800a2de:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a2e2:	5463      	strb	r3, [r4, r1]
 800a2e4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a2e8:	682b      	ldr	r3, [r5, #0]
 800a2ea:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	4631      	mov	r1, r6
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	9302      	str	r3, [sp, #8]
 800a2fc:	9503      	str	r5, [sp, #12]
 800a2fe:	f7fc fde9 	bl	8006ed4 <d_print_comp_inner>
 800a302:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a306:	9a03      	ldr	r2, [sp, #12]
 800a308:	2b3e      	cmp	r3, #62	; 0x3e
 800a30a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a30e:	d019      	beq.n	800a344 <d_print_cast.isra.12+0x100>
 800a310:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a314:	29ff      	cmp	r1, #255	; 0xff
 800a316:	d021      	beq.n	800a35c <d_print_cast.isra.12+0x118>
 800a318:	1c4a      	adds	r2, r1, #1
 800a31a:	233e      	movs	r3, #62	; 0x3e
 800a31c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a320:	5463      	strb	r3, [r4, r1]
 800a322:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a326:	b004      	add	sp, #16
 800a328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a32c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a330:	2bff      	cmp	r3, #255	; 0xff
 800a332:	d048      	beq.n	800a3c6 <d_print_cast.isra.12+0x182>
 800a334:	1c59      	adds	r1, r3, #1
 800a336:	2220      	movs	r2, #32
 800a338:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a33c:	54e2      	strb	r2, [r4, r3]
 800a33e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a342:	e7c8      	b.n	800a2d6 <d_print_cast.isra.12+0x92>
 800a344:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a348:	2bff      	cmp	r3, #255	; 0xff
 800a34a:	d02a      	beq.n	800a3a2 <d_print_cast.isra.12+0x15e>
 800a34c:	1c59      	adds	r1, r3, #1
 800a34e:	2220      	movs	r2, #32
 800a350:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a354:	54e2      	strb	r2, [r4, r3]
 800a356:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a35a:	e7db      	b.n	800a314 <d_print_cast.isra.12+0xd0>
 800a35c:	2500      	movs	r5, #0
 800a35e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a362:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a366:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a36a:	4620      	mov	r0, r4
 800a36c:	4798      	blx	r3
 800a36e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a372:	2201      	movs	r2, #1
 800a374:	4413      	add	r3, r2
 800a376:	4629      	mov	r1, r5
 800a378:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a37c:	e7cd      	b.n	800a31a <d_print_cast.isra.12+0xd6>
 800a37e:	f04f 0800 	mov.w	r8, #0
 800a382:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a386:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a38a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a38e:	4620      	mov	r0, r4
 800a390:	4798      	blx	r3
 800a392:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a396:	2201      	movs	r2, #1
 800a398:	4413      	add	r3, r2
 800a39a:	4641      	mov	r1, r8
 800a39c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a3a0:	e79c      	b.n	800a2dc <d_print_cast.isra.12+0x98>
 800a3a2:	2500      	movs	r5, #0
 800a3a4:	4619      	mov	r1, r3
 800a3a6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a3aa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a3ae:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	4798      	blx	r3
 800a3b6:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a3ba:	2101      	movs	r1, #1
 800a3bc:	440a      	add	r2, r1
 800a3be:	462b      	mov	r3, r5
 800a3c0:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a3c4:	e7c3      	b.n	800a34e <d_print_cast.isra.12+0x10a>
 800a3c6:	f04f 0800 	mov.w	r8, #0
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a3d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a3d4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a3d8:	4620      	mov	r0, r4
 800a3da:	4798      	blx	r3
 800a3dc:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a3e0:	2101      	movs	r1, #1
 800a3e2:	440a      	add	r2, r1
 800a3e4:	4643      	mov	r3, r8
 800a3e6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a3ea:	e7a4      	b.n	800a336 <d_print_cast.isra.12+0xf2>

0800a3ec <d_print_expr_op>:
 800a3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f0:	7815      	ldrb	r5, [r2, #0]
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	2d31      	cmp	r5, #49	; 0x31
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	d00d      	beq.n	800a418 <d_print_expr_op+0x2c>
 800a3fc:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
 800a400:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 800a404:	e88d 0028 	stmia.w	sp, {r3, r5}
 800a408:	f7fc fd64 	bl	8006ed4 <d_print_comp_inner>
 800a40c:	9b01      	ldr	r3, [sp, #4]
 800a40e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a412:	b002      	add	sp, #8
 800a414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a418:	6853      	ldr	r3, [r2, #4]
 800a41a:	689f      	ldr	r7, [r3, #8]
 800a41c:	685d      	ldr	r5, [r3, #4]
 800a41e:	2f00      	cmp	r7, #0
 800a420:	d0f7      	beq.n	800a412 <d_print_expr_op+0x26>
 800a422:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800a426:	442f      	add	r7, r5
 800a428:	f04f 0800 	mov.w	r8, #0
 800a42c:	e008      	b.n	800a440 <d_print_expr_op+0x54>
 800a42e:	460b      	mov	r3, r1
 800a430:	3101      	adds	r1, #1
 800a432:	42bd      	cmp	r5, r7
 800a434:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a438:	54e6      	strb	r6, [r4, r3]
 800a43a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800a43e:	d0e8      	beq.n	800a412 <d_print_expr_op+0x26>
 800a440:	29ff      	cmp	r1, #255	; 0xff
 800a442:	f815 6b01 	ldrb.w	r6, [r5], #1
 800a446:	d1f2      	bne.n	800a42e <d_print_expr_op+0x42>
 800a448:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a44c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a450:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a454:	4620      	mov	r0, r4
 800a456:	4798      	blx	r3
 800a458:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a45c:	2101      	movs	r1, #1
 800a45e:	440b      	add	r3, r1
 800a460:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a464:	2300      	movs	r3, #0
 800a466:	e7e4      	b.n	800a432 <d_print_expr_op+0x46>

0800a468 <d_print_subexpr>:
 800a468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a46a:	7813      	ldrb	r3, [r2, #0]
 800a46c:	b083      	sub	sp, #12
 800a46e:	2b01      	cmp	r3, #1
 800a470:	4615      	mov	r5, r2
 800a472:	460e      	mov	r6, r1
 800a474:	4604      	mov	r4, r0
 800a476:	d929      	bls.n	800a4cc <d_print_subexpr+0x64>
 800a478:	2b30      	cmp	r3, #48	; 0x30
 800a47a:	d027      	beq.n	800a4cc <d_print_subexpr+0x64>
 800a47c:	2b06      	cmp	r3, #6
 800a47e:	d025      	beq.n	800a4cc <d_print_subexpr+0x64>
 800a480:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800a484:	29ff      	cmp	r1, #255	; 0xff
 800a486:	d031      	beq.n	800a4ec <d_print_subexpr+0x84>
 800a488:	1c4a      	adds	r2, r1, #1
 800a48a:	2328      	movs	r3, #40	; 0x28
 800a48c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a490:	5463      	strb	r3, [r4, r1]
 800a492:	f8d4 7124 	ldr.w	r7, [r4, #292]	; 0x124
 800a496:	4631      	mov	r1, r6
 800a498:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a49c:	462a      	mov	r2, r5
 800a49e:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	e88d 00a0 	stmia.w	sp, {r5, r7}
 800a4a8:	f7fc fd14 	bl	8006ed4 <d_print_comp_inner>
 800a4ac:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a4b0:	9b01      	ldr	r3, [sp, #4]
 800a4b2:	29ff      	cmp	r1, #255	; 0xff
 800a4b4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a4b8:	d028      	beq.n	800a50c <d_print_subexpr+0xa4>
 800a4ba:	1c4a      	adds	r2, r1, #1
 800a4bc:	2329      	movs	r3, #41	; 0x29
 800a4be:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a4c2:	5463      	strb	r3, [r4, r1]
 800a4c4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a4c8:	b003      	add	sp, #12
 800a4ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4cc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a4d0:	4631      	mov	r1, r6
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a4d8:	4620      	mov	r0, r4
 800a4da:	9301      	str	r3, [sp, #4]
 800a4dc:	9500      	str	r5, [sp, #0]
 800a4de:	f7fc fcf9 	bl	8006ed4 <d_print_comp_inner>
 800a4e2:	9b01      	ldr	r3, [sp, #4]
 800a4e4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a4e8:	b003      	add	sp, #12
 800a4ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ec:	2700      	movs	r7, #0
 800a4ee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a4f2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a4f6:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800a4fa:	4798      	blx	r3
 800a4fc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a500:	2201      	movs	r2, #1
 800a502:	4413      	add	r3, r2
 800a504:	4639      	mov	r1, r7
 800a506:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a50a:	e7be      	b.n	800a48a <d_print_subexpr+0x22>
 800a50c:	2500      	movs	r5, #0
 800a50e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a512:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a516:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a51a:	4620      	mov	r0, r4
 800a51c:	4798      	blx	r3
 800a51e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a522:	2201      	movs	r2, #1
 800a524:	4413      	add	r3, r2
 800a526:	4629      	mov	r1, r5
 800a528:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a52c:	e7c6      	b.n	800a4bc <d_print_subexpr+0x54>
 800a52e:	bf00      	nop

0800a530 <d_template_args>:
 800a530:	68c1      	ldr	r1, [r0, #12]
 800a532:	780b      	ldrb	r3, [r1, #0]
 800a534:	3b49      	subs	r3, #73	; 0x49
 800a536:	2b01      	cmp	r3, #1
 800a538:	f200 80ac 	bhi.w	800a694 <d_template_args+0x164>
 800a53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a540:	1c4a      	adds	r2, r1, #1
 800a542:	60c2      	str	r2, [r0, #12]
 800a544:	784b      	ldrb	r3, [r1, #1]
 800a546:	b085      	sub	sp, #20
 800a548:	2b45      	cmp	r3, #69	; 0x45
 800a54a:	4604      	mov	r4, r0
 800a54c:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
 800a550:	f000 8166 	beq.w	800a820 <d_template_args+0x2f0>
 800a554:	ae04      	add	r6, sp, #16
 800a556:	2100      	movs	r1, #0
 800a558:	f846 1d04 	str.w	r1, [r6, #-4]!
 800a55c:	3b49      	subs	r3, #73	; 0x49
 800a55e:	2b0f      	cmp	r3, #15
 800a560:	d854      	bhi.n	800a60c <d_template_args+0xdc>
 800a562:	e8df f003 	tbb	[pc, r3]
 800a566:	4e4e      	.short	0x4e4e
 800a568:	53533253 	.word	0x53533253
 800a56c:	53535353 	.word	0x53535353
 800a570:	53535353 	.word	0x53535353
 800a574:	0853      	.short	0x0853
 800a576:	1c53      	adds	r3, r2, #1
 800a578:	2501      	movs	r5, #1
 800a57a:	60e3      	str	r3, [r4, #12]
 800a57c:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800a57e:	6365      	str	r5, [r4, #52]	; 0x34
 800a580:	7853      	ldrb	r3, [r2, #1]
 800a582:	2b4c      	cmp	r3, #76	; 0x4c
 800a584:	f000 8088 	beq.w	800a698 <d_template_args+0x168>
 800a588:	2b54      	cmp	r3, #84	; 0x54
 800a58a:	f000 808b 	beq.w	800a6a4 <d_template_args+0x174>
 800a58e:	2b73      	cmp	r3, #115	; 0x73
 800a590:	d044      	beq.n	800a61c <d_template_args+0xec>
 800a592:	2b66      	cmp	r3, #102	; 0x66
 800a594:	d060      	beq.n	800a658 <d_template_args+0x128>
 800a596:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a59a:	2909      	cmp	r1, #9
 800a59c:	f200 81b1 	bhi.w	800a902 <d_template_args+0x3d2>
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	f003 f927 	bl	800d7f4 <d_unqualified_name>
 800a5a6:	4605      	mov	r5, r0
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	f000 821f 	beq.w	800a9ec <d_template_args+0x4bc>
 800a5ae:	68e3      	ldr	r3, [r4, #12]
 800a5b0:	781a      	ldrb	r2, [r3, #0]
 800a5b2:	2a49      	cmp	r2, #73	; 0x49
 800a5b4:	f000 8128 	beq.w	800a808 <d_template_args+0x2d8>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	6367      	str	r7, [r4, #52]	; 0x34
 800a5bc:	7819      	ldrb	r1, [r3, #0]
 800a5be:	2945      	cmp	r1, #69	; 0x45
 800a5c0:	d029      	beq.n	800a616 <d_template_args+0xe6>
 800a5c2:	2000      	movs	r0, #0
 800a5c4:	b005      	add	sp, #20
 800a5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ca:	4620      	mov	r0, r4
 800a5cc:	f003 ff8e 	bl	800e4ec <d_expr_primary>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	2a00      	cmp	r2, #0
 800a5d4:	d0f5      	beq.n	800a5c2 <d_template_args+0x92>
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	212f      	movs	r1, #47	; 0x2f
 800a5da:	4620      	mov	r0, r4
 800a5dc:	f7fc f8a8 	bl	8006730 <d_make_comp>
 800a5e0:	6030      	str	r0, [r6, #0]
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	d0ed      	beq.n	800a5c2 <d_template_args+0x92>
 800a5e6:	68e2      	ldr	r2, [r4, #12]
 800a5e8:	f100 0608 	add.w	r6, r0, #8
 800a5ec:	7813      	ldrb	r3, [r2, #0]
 800a5ee:	2b45      	cmp	r3, #69	; 0x45
 800a5f0:	d1b4      	bne.n	800a55c <d_template_args+0x2c>
 800a5f2:	9803      	ldr	r0, [sp, #12]
 800a5f4:	3201      	adds	r2, #1
 800a5f6:	60e2      	str	r2, [r4, #12]
 800a5f8:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
 800a5fc:	b005      	add	sp, #20
 800a5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a602:	4620      	mov	r0, r4
 800a604:	f7ff ff94 	bl	800a530 <d_template_args>
 800a608:	4602      	mov	r2, r0
 800a60a:	e7e2      	b.n	800a5d2 <d_template_args+0xa2>
 800a60c:	4620      	mov	r0, r4
 800a60e:	f002 fc75 	bl	800cefc <d_type>
 800a612:	4602      	mov	r2, r0
 800a614:	e7dd      	b.n	800a5d2 <d_template_args+0xa2>
 800a616:	3301      	adds	r3, #1
 800a618:	60e3      	str	r3, [r4, #12]
 800a61a:	e7da      	b.n	800a5d2 <d_template_args+0xa2>
 800a61c:	7893      	ldrb	r3, [r2, #2]
 800a61e:	2b72      	cmp	r3, #114	; 0x72
 800a620:	f000 8149 	beq.w	800a8b6 <d_template_args+0x386>
 800a624:	2b70      	cmp	r3, #112	; 0x70
 800a626:	f000 81aa 	beq.w	800a97e <d_template_args+0x44e>
 800a62a:	4620      	mov	r0, r4
 800a62c:	f003 f822 	bl	800d674 <d_operator_name>
 800a630:	4605      	mov	r5, r0
 800a632:	2800      	cmp	r0, #0
 800a634:	f000 81da 	beq.w	800a9ec <d_template_args+0x4bc>
 800a638:	f890 9000 	ldrb.w	r9, [r0]
 800a63c:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
 800a640:	d036      	beq.n	800a6b0 <d_template_args+0x180>
 800a642:	f1b9 0f32 	cmp.w	r9, #50	; 0x32
 800a646:	f000 80cf 	beq.w	800a7e8 <d_template_args+0x2b8>
 800a64a:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 800a64e:	f000 8172 	beq.w	800a936 <d_template_args+0x406>
 800a652:	68e3      	ldr	r3, [r4, #12]
 800a654:	2200      	movs	r2, #0
 800a656:	e7b0      	b.n	800a5ba <d_template_args+0x8a>
 800a658:	7893      	ldrb	r3, [r2, #2]
 800a65a:	2b70      	cmp	r3, #112	; 0x70
 800a65c:	d1e5      	bne.n	800a62a <d_template_args+0xfa>
 800a65e:	1cd3      	adds	r3, r2, #3
 800a660:	60e3      	str	r3, [r4, #12]
 800a662:	78d3      	ldrb	r3, [r2, #3]
 800a664:	2b54      	cmp	r3, #84	; 0x54
 800a666:	f040 813c 	bne.w	800a8e2 <d_template_args+0x3b2>
 800a66a:	3204      	adds	r2, #4
 800a66c:	60e2      	str	r2, [r4, #12]
 800a66e:	2000      	movs	r0, #0
 800a670:	6963      	ldr	r3, [r4, #20]
 800a672:	69a1      	ldr	r1, [r4, #24]
 800a674:	428b      	cmp	r3, r1
 800a676:	daec      	bge.n	800a652 <d_template_args+0x122>
 800a678:	6921      	ldr	r1, [r4, #16]
 800a67a:	1c5a      	adds	r2, r3, #1
 800a67c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a680:	6162      	str	r2, [r4, #20]
 800a682:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 800a686:	d06d      	beq.n	800a764 <d_template_args+0x234>
 800a688:	2506      	movs	r5, #6
 800a68a:	f801 5023 	strb.w	r5, [r1, r3, lsl #2]
 800a68e:	6050      	str	r0, [r2, #4]
 800a690:	68e3      	ldr	r3, [r4, #12]
 800a692:	e792      	b.n	800a5ba <d_template_args+0x8a>
 800a694:	2000      	movs	r0, #0
 800a696:	4770      	bx	lr
 800a698:	4620      	mov	r0, r4
 800a69a:	f003 ff27 	bl	800e4ec <d_expr_primary>
 800a69e:	68e3      	ldr	r3, [r4, #12]
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	e78a      	b.n	800a5ba <d_template_args+0x8a>
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	f7fc f9e5 	bl	8006a74 <d_template_param>
 800a6aa:	68e3      	ldr	r3, [r4, #12]
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	e784      	b.n	800a5ba <d_template_args+0x8a>
 800a6b0:	f8d0 b004 	ldr.w	fp, [r0, #4]
 800a6b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a6b6:	f8db 3008 	ldr.w	r3, [fp, #8]
 800a6ba:	f8db a000 	ldr.w	sl, [fp]
 800a6be:	3b02      	subs	r3, #2
 800a6c0:	441a      	add	r2, r3
 800a6c2:	6322      	str	r2, [r4, #48]	; 0x30
 800a6c4:	4650      	mov	r0, sl
 800a6c6:	49cb      	ldr	r1, [pc, #812]	; (800a9f4 <d_template_args+0x4c4>)
 800a6c8:	f004 f98a 	bl	800e9e0 <strcmp>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	f000 8188 	beq.w	800a9e2 <d_template_args+0x4b2>
 800a6d2:	f8db 300c 	ldr.w	r3, [fp, #12]
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d8bb      	bhi.n	800a652 <d_template_args+0x122>
 800a6da:	e8df f003 	tbb	[pc, r3]
 800a6de:	ab7c      	.short	0xab7c
 800a6e0:	0447      	.short	0x0447
 800a6e2:	f04f 0a00 	mov.w	sl, #0
 800a6e6:	49c4      	ldr	r1, [pc, #784]	; (800a9f8 <d_template_args+0x4c8>)
 800a6e8:	4650      	mov	r0, sl
 800a6ea:	f004 f979 	bl	800e9e0 <strcmp>
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	f000 819e 	beq.w	800aa30 <d_template_args+0x500>
 800a6f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a6f8:	2b6e      	cmp	r3, #110	; 0x6e
 800a6fa:	d1aa      	bne.n	800a652 <d_template_args+0x122>
 800a6fc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800a700:	2b77      	cmp	r3, #119	; 0x77
 800a702:	d001      	beq.n	800a708 <d_template_args+0x1d8>
 800a704:	2b61      	cmp	r3, #97	; 0x61
 800a706:	d1a4      	bne.n	800a652 <d_template_args+0x122>
 800a708:	215f      	movs	r1, #95	; 0x5f
 800a70a:	4620      	mov	r0, r4
 800a70c:	f000 fd86 	bl	800b21c <d_exprlist>
 800a710:	4681      	mov	r9, r0
 800a712:	4620      	mov	r0, r4
 800a714:	f002 fbf2 	bl	800cefc <d_type>
 800a718:	68e3      	ldr	r3, [r4, #12]
 800a71a:	4682      	mov	sl, r0
 800a71c:	7819      	ldrb	r1, [r3, #0]
 800a71e:	2945      	cmp	r1, #69	; 0x45
 800a720:	f000 825e 	beq.w	800abe0 <d_template_args+0x6b0>
 800a724:	2970      	cmp	r1, #112	; 0x70
 800a726:	f000 8343 	beq.w	800adb0 <d_template_args+0x880>
 800a72a:	2969      	cmp	r1, #105	; 0x69
 800a72c:	f040 824e 	bne.w	800abcc <d_template_args+0x69c>
 800a730:	785a      	ldrb	r2, [r3, #1]
 800a732:	2a6c      	cmp	r2, #108	; 0x6c
 800a734:	f040 824a 	bne.w	800abcc <d_template_args+0x69c>
 800a738:	4620      	mov	r0, r4
 800a73a:	f002 fa0d 	bl	800cb58 <d_expression_1>
 800a73e:	4603      	mov	r3, r0
 800a740:	4652      	mov	r2, sl
 800a742:	213a      	movs	r1, #58	; 0x3a
 800a744:	4620      	mov	r0, r4
 800a746:	f7fb fff3 	bl	8006730 <d_make_comp>
 800a74a:	464a      	mov	r2, r9
 800a74c:	4603      	mov	r3, r0
 800a74e:	2139      	movs	r1, #57	; 0x39
 800a750:	4620      	mov	r0, r4
 800a752:	f7fb ffed 	bl	8006730 <d_make_comp>
 800a756:	462a      	mov	r2, r5
 800a758:	4603      	mov	r3, r0
 800a75a:	2138      	movs	r1, #56	; 0x38
 800a75c:	4620      	mov	r0, r4
 800a75e:	f7fb ffe7 	bl	8006730 <d_make_comp>
 800a762:	4602      	mov	r2, r0
 800a764:	68e3      	ldr	r3, [r4, #12]
 800a766:	e728      	b.n	800a5ba <d_template_args+0x8a>
 800a768:	f04f 0a00 	mov.w	sl, #0
 800a76c:	686b      	ldr	r3, [r5, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	785a      	ldrb	r2, [r3, #1]
 800a772:	2a63      	cmp	r2, #99	; 0x63
 800a774:	f000 814e 	beq.w	800aa14 <d_template_args+0x4e4>
 800a778:	4620      	mov	r0, r4
 800a77a:	f002 f9ed 	bl	800cb58 <d_expression_1>
 800a77e:	4681      	mov	r9, r0
 800a780:	499e      	ldr	r1, [pc, #632]	; (800a9fc <d_template_args+0x4cc>)
 800a782:	4650      	mov	r0, sl
 800a784:	f004 f92c 	bl	800e9e0 <strcmp>
 800a788:	2800      	cmp	r0, #0
 800a78a:	f000 813d 	beq.w	800aa08 <d_template_args+0x4d8>
 800a78e:	499c      	ldr	r1, [pc, #624]	; (800aa00 <d_template_args+0x4d0>)
 800a790:	4650      	mov	r0, sl
 800a792:	f004 f925 	bl	800e9e0 <strcmp>
 800a796:	b130      	cbz	r0, 800a7a6 <d_template_args+0x276>
 800a798:	4650      	mov	r0, sl
 800a79a:	499a      	ldr	r1, [pc, #616]	; (800aa04 <d_template_args+0x4d4>)
 800a79c:	f004 f920 	bl	800e9e0 <strcmp>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	f040 8215 	bne.w	800abd0 <d_template_args+0x6a0>
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f003 f824 	bl	800d7f4 <d_unqualified_name>
 800a7ac:	68e3      	ldr	r3, [r4, #12]
 800a7ae:	4682      	mov	sl, r0
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	2b49      	cmp	r3, #73	; 0x49
 800a7b4:	f000 82d3 	beq.w	800ad5e <d_template_args+0x82e>
 800a7b8:	4653      	mov	r3, sl
 800a7ba:	464a      	mov	r2, r9
 800a7bc:	2137      	movs	r1, #55	; 0x37
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f7fb ffb6 	bl	8006730 <d_make_comp>
 800a7c4:	462a      	mov	r2, r5
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2136      	movs	r1, #54	; 0x36
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f7fb ffb0 	bl	8006730 <d_make_comp>
 800a7d0:	68e3      	ldr	r3, [r4, #12]
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	e6f1      	b.n	800a5ba <d_template_args+0x8a>
 800a7d6:	462a      	mov	r2, r5
 800a7d8:	2300      	movs	r3, #0
 800a7da:	2134      	movs	r1, #52	; 0x34
 800a7dc:	4620      	mov	r0, r4
 800a7de:	f7fb ffa7 	bl	8006730 <d_make_comp>
 800a7e2:	68e3      	ldr	r3, [r4, #12]
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	e6e8      	b.n	800a5ba <d_template_args+0x8a>
 800a7e8:	686b      	ldr	r3, [r5, #4]
 800a7ea:	2b03      	cmp	r3, #3
 800a7ec:	f63f af31 	bhi.w	800a652 <d_template_args+0x122>
 800a7f0:	a201      	add	r2, pc, #4	; (adr r2, 800a7f8 <d_template_args+0x2c8>)
 800a7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f6:	bf00      	nop
 800a7f8:	0800a7d7 	.word	0x0800a7d7
 800a7fc:	0800a8f3 	.word	0x0800a8f3
 800a800:	0800a769 	.word	0x0800a769
 800a804:	0800a6e3 	.word	0x0800a6e3
 800a808:	4620      	mov	r0, r4
 800a80a:	f7ff fe91 	bl	800a530 <d_template_args>
 800a80e:	462a      	mov	r2, r5
 800a810:	4603      	mov	r3, r0
 800a812:	2104      	movs	r1, #4
 800a814:	4620      	mov	r0, r4
 800a816:	f7fb ff8b 	bl	8006730 <d_make_comp>
 800a81a:	68e3      	ldr	r3, [r4, #12]
 800a81c:	4602      	mov	r2, r0
 800a81e:	e6cc      	b.n	800a5ba <d_template_args+0x8a>
 800a820:	2300      	movs	r3, #0
 800a822:	461a      	mov	r2, r3
 800a824:	3102      	adds	r1, #2
 800a826:	60c1      	str	r1, [r0, #12]
 800a828:	212f      	movs	r1, #47	; 0x2f
 800a82a:	b005      	add	sp, #20
 800a82c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a830:	f7fb bf7e 	b.w	8006730 <d_make_comp>
 800a834:	f1ba 0f00 	cmp.w	sl, #0
 800a838:	d05b      	beq.n	800a8f2 <d_template_args+0x3c2>
 800a83a:	f89a 3000 	ldrb.w	r3, [sl]
 800a83e:	2b70      	cmp	r3, #112	; 0x70
 800a840:	d001      	beq.n	800a846 <d_template_args+0x316>
 800a842:	2b6d      	cmp	r3, #109	; 0x6d
 800a844:	d155      	bne.n	800a8f2 <d_template_args+0x3c2>
 800a846:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d151      	bne.n	800a8f2 <d_template_args+0x3c2>
 800a84e:	68e2      	ldr	r2, [r4, #12]
 800a850:	7813      	ldrb	r3, [r2, #0]
 800a852:	2b5f      	cmp	r3, #95	; 0x5f
 800a854:	f000 8336 	beq.w	800aec4 <d_template_args+0x994>
 800a858:	f04f 0a01 	mov.w	sl, #1
 800a85c:	2b4c      	cmp	r3, #76	; 0x4c
 800a85e:	f000 82c1 	beq.w	800ade4 <d_template_args+0x8b4>
 800a862:	2b54      	cmp	r3, #84	; 0x54
 800a864:	f000 82b0 	beq.w	800adc8 <d_template_args+0x898>
 800a868:	2b73      	cmp	r3, #115	; 0x73
 800a86a:	f000 80ee 	beq.w	800aa4a <d_template_args+0x51a>
 800a86e:	2b66      	cmp	r3, #102	; 0x66
 800a870:	f000 818c 	beq.w	800ab8c <d_template_args+0x65c>
 800a874:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a878:	2909      	cmp	r1, #9
 800a87a:	f200 8402 	bhi.w	800b082 <d_template_args+0xb52>
 800a87e:	4620      	mov	r0, r4
 800a880:	f002 ffb8 	bl	800d7f4 <d_unqualified_name>
 800a884:	4681      	mov	r9, r0
 800a886:	b118      	cbz	r0, 800a890 <d_template_args+0x360>
 800a888:	68e3      	ldr	r3, [r4, #12]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	2b49      	cmp	r3, #73	; 0x49
 800a88e:	d064      	beq.n	800a95a <d_template_args+0x42a>
 800a890:	f1ba 0f00 	cmp.w	sl, #0
 800a894:	f000 80a3 	beq.w	800a9de <d_template_args+0x4ae>
 800a898:	464b      	mov	r3, r9
 800a89a:	464a      	mov	r2, r9
 800a89c:	2137      	movs	r1, #55	; 0x37
 800a89e:	4620      	mov	r0, r4
 800a8a0:	f7fb ff46 	bl	8006730 <d_make_comp>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	462a      	mov	r2, r5
 800a8a8:	2135      	movs	r1, #53	; 0x35
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f7fb ff40 	bl	8006730 <d_make_comp>
 800a8b0:	68e3      	ldr	r3, [r4, #12]
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	e681      	b.n	800a5ba <d_template_args+0x8a>
 800a8b6:	3203      	adds	r2, #3
 800a8b8:	60e2      	str	r2, [r4, #12]
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f002 fb1e 	bl	800cefc <d_type>
 800a8c0:	4681      	mov	r9, r0
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f002 ff96 	bl	800d7f4 <d_unqualified_name>
 800a8c8:	68e3      	ldr	r3, [r4, #12]
 800a8ca:	4682      	mov	sl, r0
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	2b49      	cmp	r3, #73	; 0x49
 800a8d0:	d038      	beq.n	800a944 <d_template_args+0x414>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	464a      	mov	r2, r9
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	4620      	mov	r0, r4
 800a8da:	f7fb ff29 	bl	8006730 <d_make_comp>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	e740      	b.n	800a764 <d_template_args+0x234>
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	f7fc f8ae 	bl	8006a44 <d_compact_number>
 800a8e8:	3001      	adds	r0, #1
 800a8ea:	f47f aec1 	bne.w	800a670 <d_template_args+0x140>
 800a8ee:	4602      	mov	r2, r0
 800a8f0:	e738      	b.n	800a764 <d_template_args+0x234>
 800a8f2:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 800a8f6:	68e2      	ldr	r2, [r4, #12]
 800a8f8:	d01e      	beq.n	800a938 <d_template_args+0x408>
 800a8fa:	7813      	ldrb	r3, [r2, #0]
 800a8fc:	f04f 0a00 	mov.w	sl, #0
 800a900:	e7ac      	b.n	800a85c <d_template_args+0x32c>
 800a902:	2b6f      	cmp	r3, #111	; 0x6f
 800a904:	d034      	beq.n	800a970 <d_template_args+0x440>
 800a906:	2b69      	cmp	r3, #105	; 0x69
 800a908:	f040 8423 	bne.w	800b152 <d_template_args+0xc22>
 800a90c:	7893      	ldrb	r3, [r2, #2]
 800a90e:	2b6c      	cmp	r3, #108	; 0x6c
 800a910:	f47f ae8b 	bne.w	800a62a <d_template_args+0xfa>
 800a914:	2500      	movs	r5, #0
 800a916:	68e3      	ldr	r3, [r4, #12]
 800a918:	2145      	movs	r1, #69	; 0x45
 800a91a:	3302      	adds	r3, #2
 800a91c:	60e3      	str	r3, [r4, #12]
 800a91e:	4620      	mov	r0, r4
 800a920:	f000 fc7c 	bl	800b21c <d_exprlist>
 800a924:	462a      	mov	r2, r5
 800a926:	4603      	mov	r3, r0
 800a928:	2130      	movs	r1, #48	; 0x30
 800a92a:	4620      	mov	r0, r4
 800a92c:	f7fb ff00 	bl	8006730 <d_make_comp>
 800a930:	68e3      	ldr	r3, [r4, #12]
 800a932:	4602      	mov	r2, r0
 800a934:	e641      	b.n	800a5ba <d_template_args+0x8a>
 800a936:	68e2      	ldr	r2, [r4, #12]
 800a938:	7813      	ldrb	r3, [r2, #0]
 800a93a:	2b5f      	cmp	r3, #95	; 0x5f
 800a93c:	d048      	beq.n	800a9d0 <d_template_args+0x4a0>
 800a93e:	f04f 0a00 	mov.w	sl, #0
 800a942:	e78b      	b.n	800a85c <d_template_args+0x32c>
 800a944:	4620      	mov	r0, r4
 800a946:	f7ff fdf3 	bl	800a530 <d_template_args>
 800a94a:	4652      	mov	r2, sl
 800a94c:	4603      	mov	r3, r0
 800a94e:	2104      	movs	r1, #4
 800a950:	4620      	mov	r0, r4
 800a952:	f7fb feed 	bl	8006730 <d_make_comp>
 800a956:	4603      	mov	r3, r0
 800a958:	e7bc      	b.n	800a8d4 <d_template_args+0x3a4>
 800a95a:	4620      	mov	r0, r4
 800a95c:	f7ff fde8 	bl	800a530 <d_template_args>
 800a960:	464a      	mov	r2, r9
 800a962:	4603      	mov	r3, r0
 800a964:	2104      	movs	r1, #4
 800a966:	4620      	mov	r0, r4
 800a968:	f7fb fee2 	bl	8006730 <d_make_comp>
 800a96c:	4681      	mov	r9, r0
 800a96e:	e78f      	b.n	800a890 <d_template_args+0x360>
 800a970:	7893      	ldrb	r3, [r2, #2]
 800a972:	2b6e      	cmp	r3, #110	; 0x6e
 800a974:	f47f ae59 	bne.w	800a62a <d_template_args+0xfa>
 800a978:	3203      	adds	r2, #3
 800a97a:	60e2      	str	r2, [r4, #12]
 800a97c:	e610      	b.n	800a5a0 <d_template_args+0x70>
 800a97e:	1cd3      	adds	r3, r2, #3
 800a980:	60e3      	str	r3, [r4, #12]
 800a982:	78d3      	ldrb	r3, [r2, #3]
 800a984:	2b4c      	cmp	r3, #76	; 0x4c
 800a986:	f000 825b 	beq.w	800ae40 <d_template_args+0x910>
 800a98a:	2b54      	cmp	r3, #84	; 0x54
 800a98c:	f000 8275 	beq.w	800ae7a <d_template_args+0x94a>
 800a990:	2b73      	cmp	r3, #115	; 0x73
 800a992:	f000 8129 	beq.w	800abe8 <d_template_args+0x6b8>
 800a996:	2b66      	cmp	r3, #102	; 0x66
 800a998:	f000 81c2 	beq.w	800ad20 <d_template_args+0x7f0>
 800a99c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a9a0:	2909      	cmp	r1, #9
 800a9a2:	f200 83e3 	bhi.w	800b16c <d_template_args+0xc3c>
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	f002 ff24 	bl	800d7f4 <d_unqualified_name>
 800a9ac:	4605      	mov	r5, r0
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	f000 8244 	beq.w	800ae3c <d_template_args+0x90c>
 800a9b4:	68e3      	ldr	r3, [r4, #12]
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	2b49      	cmp	r3, #73	; 0x49
 800a9ba:	f000 8286 	beq.w	800aeca <d_template_args+0x99a>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	2149      	movs	r1, #73	; 0x49
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	f7fb feb3 	bl	8006730 <d_make_comp>
 800a9ca:	68e3      	ldr	r3, [r4, #12]
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	e5f4      	b.n	800a5ba <d_template_args+0x8a>
 800a9d0:	3201      	adds	r2, #1
 800a9d2:	60e2      	str	r2, [r4, #12]
 800a9d4:	2145      	movs	r1, #69	; 0x45
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f000 fc20 	bl	800b21c <d_exprlist>
 800a9dc:	4681      	mov	r9, r0
 800a9de:	464b      	mov	r3, r9
 800a9e0:	e761      	b.n	800a8a6 <d_template_args+0x376>
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f002 fa8a 	bl	800cefc <d_type>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	e75c      	b.n	800a8a6 <d_template_args+0x376>
 800a9ec:	462a      	mov	r2, r5
 800a9ee:	68e3      	ldr	r3, [r4, #12]
 800a9f0:	e5e3      	b.n	800a5ba <d_template_args+0x8a>
 800a9f2:	bf00      	nop
 800a9f4:	08013238 	.word	0x08013238
 800a9f8:	08012f30 	.word	0x08012f30
 800a9fc:	08012f28 	.word	0x08012f28
 800aa00:	08013044 	.word	0x08013044
 800aa04:	08013048 	.word	0x08013048
 800aa08:	2145      	movs	r1, #69	; 0x45
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f000 fc06 	bl	800b21c <d_exprlist>
 800aa10:	4682      	mov	sl, r0
 800aa12:	e6d1      	b.n	800a7b8 <d_template_args+0x288>
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800aa1a:	2a01      	cmp	r2, #1
 800aa1c:	d903      	bls.n	800aa26 <d_template_args+0x4f6>
 800aa1e:	3b72      	subs	r3, #114	; 0x72
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	f63f aea9 	bhi.w	800a778 <d_template_args+0x248>
 800aa26:	4620      	mov	r0, r4
 800aa28:	f002 fa68 	bl	800cefc <d_type>
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	e6a7      	b.n	800a780 <d_template_args+0x250>
 800aa30:	4620      	mov	r0, r4
 800aa32:	f002 f891 	bl	800cb58 <d_expression_1>
 800aa36:	4681      	mov	r9, r0
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f002 f88d 	bl	800cb58 <d_expression_1>
 800aa3e:	4682      	mov	sl, r0
 800aa40:	4620      	mov	r0, r4
 800aa42:	f002 f889 	bl	800cb58 <d_expression_1>
 800aa46:	4603      	mov	r3, r0
 800aa48:	e67a      	b.n	800a740 <d_template_args+0x210>
 800aa4a:	7853      	ldrb	r3, [r2, #1]
 800aa4c:	2b72      	cmp	r3, #114	; 0x72
 800aa4e:	f000 8266 	beq.w	800af1e <d_template_args+0x9ee>
 800aa52:	2b70      	cmp	r3, #112	; 0x70
 800aa54:	f000 82a3 	beq.w	800af9e <d_template_args+0xa6e>
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f002 fe0b 	bl	800d674 <d_operator_name>
 800aa5e:	4681      	mov	r9, r0
 800aa60:	2800      	cmp	r0, #0
 800aa62:	f43f af15 	beq.w	800a890 <d_template_args+0x360>
 800aa66:	7803      	ldrb	r3, [r0, #0]
 800aa68:	2b31      	cmp	r3, #49	; 0x31
 800aa6a:	f000 81c0 	beq.w	800adee <d_template_args+0x8be>
 800aa6e:	2b32      	cmp	r3, #50	; 0x32
 800aa70:	f040 8180 	bne.w	800ad74 <d_template_args+0x844>
 800aa74:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aa78:	2b03      	cmp	r3, #3
 800aa7a:	f200 80ae 	bhi.w	800abda <d_template_args+0x6aa>
 800aa7e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800aa82:	0004      	.short	0x0004
 800aa84:	004e0181 	.word	0x004e0181
 800aa88:	000c      	.short	0x000c
 800aa8a:	464a      	mov	r2, r9
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	2134      	movs	r1, #52	; 0x34
 800aa90:	4620      	mov	r0, r4
 800aa92:	f7fb fe4d 	bl	8006730 <d_make_comp>
 800aa96:	4681      	mov	r9, r0
 800aa98:	e6fa      	b.n	800a890 <d_template_args+0x360>
 800aa9a:	f04f 0b00 	mov.w	fp, #0
 800aa9e:	49cd      	ldr	r1, [pc, #820]	; (800add4 <d_template_args+0x8a4>)
 800aaa0:	4658      	mov	r0, fp
 800aaa2:	f003 ff9d 	bl	800e9e0 <strcmp>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f000 82a3 	beq.w	800aff2 <d_template_args+0xac2>
 800aaac:	f89b 2000 	ldrb.w	r2, [fp]
 800aab0:	2a6e      	cmp	r2, #110	; 0x6e
 800aab2:	f040 8092 	bne.w	800abda <d_template_args+0x6aa>
 800aab6:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800aaba:	2b77      	cmp	r3, #119	; 0x77
 800aabc:	d002      	beq.n	800aac4 <d_template_args+0x594>
 800aabe:	2b61      	cmp	r3, #97	; 0x61
 800aac0:	f040 808b 	bne.w	800abda <d_template_args+0x6aa>
 800aac4:	215f      	movs	r1, #95	; 0x5f
 800aac6:	4620      	mov	r0, r4
 800aac8:	f000 fba8 	bl	800b21c <d_exprlist>
 800aacc:	9001      	str	r0, [sp, #4]
 800aace:	4620      	mov	r0, r4
 800aad0:	f002 fa14 	bl	800cefc <d_type>
 800aad4:	68e3      	ldr	r3, [r4, #12]
 800aad6:	4683      	mov	fp, r0
 800aad8:	781a      	ldrb	r2, [r3, #0]
 800aada:	2a45      	cmp	r2, #69	; 0x45
 800aadc:	f000 8317 	beq.w	800b10e <d_template_args+0xbde>
 800aae0:	2a70      	cmp	r2, #112	; 0x70
 800aae2:	f000 8309 	beq.w	800b0f8 <d_template_args+0xbc8>
 800aae6:	2a69      	cmp	r2, #105	; 0x69
 800aae8:	d177      	bne.n	800abda <d_template_args+0x6aa>
 800aaea:	785b      	ldrb	r3, [r3, #1]
 800aaec:	2b6c      	cmp	r3, #108	; 0x6c
 800aaee:	d174      	bne.n	800abda <d_template_args+0x6aa>
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f002 f831 	bl	800cb58 <d_expression_1>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	465a      	mov	r2, fp
 800aafa:	213a      	movs	r1, #58	; 0x3a
 800aafc:	4620      	mov	r0, r4
 800aafe:	f7fb fe17 	bl	8006730 <d_make_comp>
 800ab02:	9a01      	ldr	r2, [sp, #4]
 800ab04:	4603      	mov	r3, r0
 800ab06:	2139      	movs	r1, #57	; 0x39
 800ab08:	4620      	mov	r0, r4
 800ab0a:	f7fb fe11 	bl	8006730 <d_make_comp>
 800ab0e:	464a      	mov	r2, r9
 800ab10:	4603      	mov	r3, r0
 800ab12:	2138      	movs	r1, #56	; 0x38
 800ab14:	4620      	mov	r0, r4
 800ab16:	f7fb fe0b 	bl	8006730 <d_make_comp>
 800ab1a:	4681      	mov	r9, r0
 800ab1c:	e6b8      	b.n	800a890 <d_template_args+0x360>
 800ab1e:	f04f 0b00 	mov.w	fp, #0
 800ab22:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800ab26:	6812      	ldr	r2, [r2, #0]
 800ab28:	7851      	ldrb	r1, [r2, #1]
 800ab2a:	2963      	cmp	r1, #99	; 0x63
 800ab2c:	f000 8296 	beq.w	800b05c <d_template_args+0xb2c>
 800ab30:	4620      	mov	r0, r4
 800ab32:	f002 f811 	bl	800cb58 <d_expression_1>
 800ab36:	9001      	str	r0, [sp, #4]
 800ab38:	49a7      	ldr	r1, [pc, #668]	; (800add8 <d_template_args+0x8a8>)
 800ab3a:	4658      	mov	r0, fp
 800ab3c:	f003 ff50 	bl	800e9e0 <strcmp>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	f000 8244 	beq.w	800afce <d_template_args+0xa9e>
 800ab46:	49a5      	ldr	r1, [pc, #660]	; (800addc <d_template_args+0x8ac>)
 800ab48:	4658      	mov	r0, fp
 800ab4a:	f003 ff49 	bl	800e9e0 <strcmp>
 800ab4e:	b130      	cbz	r0, 800ab5e <d_template_args+0x62e>
 800ab50:	4658      	mov	r0, fp
 800ab52:	49a3      	ldr	r1, [pc, #652]	; (800ade0 <d_template_args+0x8b0>)
 800ab54:	f003 ff44 	bl	800e9e0 <strcmp>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	f040 828d 	bne.w	800b078 <d_template_args+0xb48>
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f002 fe48 	bl	800d7f4 <d_unqualified_name>
 800ab64:	68e3      	ldr	r3, [r4, #12]
 800ab66:	4683      	mov	fp, r0
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	2b49      	cmp	r3, #73	; 0x49
 800ab6c:	f000 833e 	beq.w	800b1ec <d_template_args+0xcbc>
 800ab70:	465b      	mov	r3, fp
 800ab72:	9a01      	ldr	r2, [sp, #4]
 800ab74:	2137      	movs	r1, #55	; 0x37
 800ab76:	4620      	mov	r0, r4
 800ab78:	f7fb fdda 	bl	8006730 <d_make_comp>
 800ab7c:	464a      	mov	r2, r9
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2136      	movs	r1, #54	; 0x36
 800ab82:	4620      	mov	r0, r4
 800ab84:	f7fb fdd4 	bl	8006730 <d_make_comp>
 800ab88:	4681      	mov	r9, r0
 800ab8a:	e681      	b.n	800a890 <d_template_args+0x360>
 800ab8c:	7853      	ldrb	r3, [r2, #1]
 800ab8e:	2b70      	cmp	r3, #112	; 0x70
 800ab90:	f47f af62 	bne.w	800aa58 <d_template_args+0x528>
 800ab94:	1c93      	adds	r3, r2, #2
 800ab96:	60e3      	str	r3, [r4, #12]
 800ab98:	7893      	ldrb	r3, [r2, #2]
 800ab9a:	2b54      	cmp	r3, #84	; 0x54
 800ab9c:	f040 81b7 	bne.w	800af0e <d_template_args+0x9de>
 800aba0:	3203      	adds	r2, #3
 800aba2:	60e2      	str	r2, [r4, #12]
 800aba4:	2000      	movs	r0, #0
 800aba6:	6963      	ldr	r3, [r4, #20]
 800aba8:	69a2      	ldr	r2, [r4, #24]
 800abaa:	4293      	cmp	r3, r2
 800abac:	da15      	bge.n	800abda <d_template_args+0x6aa>
 800abae:	6922      	ldr	r2, [r4, #16]
 800abb0:	1c59      	adds	r1, r3, #1
 800abb2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800abb6:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 800abba:	6161      	str	r1, [r4, #20]
 800abbc:	f43f ae68 	beq.w	800a890 <d_template_args+0x360>
 800abc0:	2106      	movs	r1, #6
 800abc2:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800abc6:	f8c9 0004 	str.w	r0, [r9, #4]
 800abca:	e661      	b.n	800a890 <d_template_args+0x360>
 800abcc:	2200      	movs	r2, #0
 800abce:	e4f4      	b.n	800a5ba <d_template_args+0x8a>
 800abd0:	4620      	mov	r0, r4
 800abd2:	f001 ffc1 	bl	800cb58 <d_expression_1>
 800abd6:	4682      	mov	sl, r0
 800abd8:	e5ee      	b.n	800a7b8 <d_template_args+0x288>
 800abda:	f04f 0900 	mov.w	r9, #0
 800abde:	e657      	b.n	800a890 <d_template_args+0x360>
 800abe0:	3301      	adds	r3, #1
 800abe2:	60e3      	str	r3, [r4, #12]
 800abe4:	2300      	movs	r3, #0
 800abe6:	e5ab      	b.n	800a740 <d_template_args+0x210>
 800abe8:	7913      	ldrb	r3, [r2, #4]
 800abea:	2b72      	cmp	r3, #114	; 0x72
 800abec:	f000 81ad 	beq.w	800af4a <d_template_args+0xa1a>
 800abf0:	2b70      	cmp	r3, #112	; 0x70
 800abf2:	f000 8223 	beq.w	800b03c <d_template_args+0xb0c>
 800abf6:	4620      	mov	r0, r4
 800abf8:	f002 fd3c 	bl	800d674 <d_operator_name>
 800abfc:	4681      	mov	r9, r0
 800abfe:	2800      	cmp	r0, #0
 800ac00:	f000 811c 	beq.w	800ae3c <d_template_args+0x90c>
 800ac04:	7803      	ldrb	r3, [r0, #0]
 800ac06:	2b31      	cmp	r3, #49	; 0x31
 800ac08:	f000 813b 	beq.w	800ae82 <d_template_args+0x952>
 800ac0c:	2b32      	cmp	r3, #50	; 0x32
 800ac0e:	f040 811b 	bne.w	800ae48 <d_template_args+0x918>
 800ac12:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac16:	2b03      	cmp	r3, #3
 800ac18:	f200 8110 	bhi.w	800ae3c <d_template_args+0x90c>
 800ac1c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ac20:	011b0004 	.word	0x011b0004
 800ac24:	000b004b 	.word	0x000b004b
 800ac28:	464a      	mov	r2, r9
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	2134      	movs	r1, #52	; 0x34
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f7fb fd7e 	bl	8006730 <d_make_comp>
 800ac34:	e6c3      	b.n	800a9be <d_template_args+0x48e>
 800ac36:	2500      	movs	r5, #0
 800ac38:	4966      	ldr	r1, [pc, #408]	; (800add4 <d_template_args+0x8a4>)
 800ac3a:	4628      	mov	r0, r5
 800ac3c:	f003 fed0 	bl	800e9e0 <strcmp>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	f000 81ca 	beq.w	800afda <d_template_args+0xaaa>
 800ac46:	782b      	ldrb	r3, [r5, #0]
 800ac48:	2b6e      	cmp	r3, #110	; 0x6e
 800ac4a:	f040 80f7 	bne.w	800ae3c <d_template_args+0x90c>
 800ac4e:	786b      	ldrb	r3, [r5, #1]
 800ac50:	2b77      	cmp	r3, #119	; 0x77
 800ac52:	d002      	beq.n	800ac5a <d_template_args+0x72a>
 800ac54:	2b61      	cmp	r3, #97	; 0x61
 800ac56:	f040 80f1 	bne.w	800ae3c <d_template_args+0x90c>
 800ac5a:	215f      	movs	r1, #95	; 0x5f
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 fadd 	bl	800b21c <d_exprlist>
 800ac62:	4605      	mov	r5, r0
 800ac64:	4620      	mov	r0, r4
 800ac66:	f002 f949 	bl	800cefc <d_type>
 800ac6a:	68e3      	ldr	r3, [r4, #12]
 800ac6c:	4682      	mov	sl, r0
 800ac6e:	781a      	ldrb	r2, [r3, #0]
 800ac70:	2a45      	cmp	r2, #69	; 0x45
 800ac72:	f000 82b7 	beq.w	800b1e4 <d_template_args+0xcb4>
 800ac76:	2a70      	cmp	r2, #112	; 0x70
 800ac78:	f000 82a9 	beq.w	800b1ce <d_template_args+0xc9e>
 800ac7c:	2a69      	cmp	r2, #105	; 0x69
 800ac7e:	f040 80dd 	bne.w	800ae3c <d_template_args+0x90c>
 800ac82:	785b      	ldrb	r3, [r3, #1]
 800ac84:	2b6c      	cmp	r3, #108	; 0x6c
 800ac86:	f040 80d9 	bne.w	800ae3c <d_template_args+0x90c>
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	f001 ff64 	bl	800cb58 <d_expression_1>
 800ac90:	4603      	mov	r3, r0
 800ac92:	4652      	mov	r2, sl
 800ac94:	213a      	movs	r1, #58	; 0x3a
 800ac96:	4620      	mov	r0, r4
 800ac98:	f7fb fd4a 	bl	8006730 <d_make_comp>
 800ac9c:	462a      	mov	r2, r5
 800ac9e:	4603      	mov	r3, r0
 800aca0:	2139      	movs	r1, #57	; 0x39
 800aca2:	4620      	mov	r0, r4
 800aca4:	f7fb fd44 	bl	8006730 <d_make_comp>
 800aca8:	464a      	mov	r2, r9
 800acaa:	4603      	mov	r3, r0
 800acac:	2138      	movs	r1, #56	; 0x38
 800acae:	4620      	mov	r0, r4
 800acb0:	f7fb fd3e 	bl	8006730 <d_make_comp>
 800acb4:	e683      	b.n	800a9be <d_template_args+0x48e>
 800acb6:	2500      	movs	r5, #0
 800acb8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	785a      	ldrb	r2, [r3, #1]
 800acc0:	2a63      	cmp	r2, #99	; 0x63
 800acc2:	f000 81a8 	beq.w	800b016 <d_template_args+0xae6>
 800acc6:	4620      	mov	r0, r4
 800acc8:	f001 ff46 	bl	800cb58 <d_expression_1>
 800accc:	4682      	mov	sl, r0
 800acce:	4942      	ldr	r1, [pc, #264]	; (800add8 <d_template_args+0x8a8>)
 800acd0:	4628      	mov	r0, r5
 800acd2:	f003 fe85 	bl	800e9e0 <strcmp>
 800acd6:	2800      	cmp	r0, #0
 800acd8:	f000 8197 	beq.w	800b00a <d_template_args+0xada>
 800acdc:	493f      	ldr	r1, [pc, #252]	; (800addc <d_template_args+0x8ac>)
 800acde:	4628      	mov	r0, r5
 800ace0:	f003 fe7e 	bl	800e9e0 <strcmp>
 800ace4:	b130      	cbz	r0, 800acf4 <d_template_args+0x7c4>
 800ace6:	4628      	mov	r0, r5
 800ace8:	493d      	ldr	r1, [pc, #244]	; (800ade0 <d_template_args+0x8b0>)
 800acea:	f003 fe79 	bl	800e9e0 <strcmp>
 800acee:	2800      	cmp	r0, #0
 800acf0:	f040 822a 	bne.w	800b148 <d_template_args+0xc18>
 800acf4:	4620      	mov	r0, r4
 800acf6:	f002 fd7d 	bl	800d7f4 <d_unqualified_name>
 800acfa:	68e3      	ldr	r3, [r4, #12]
 800acfc:	4605      	mov	r5, r0
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	2b49      	cmp	r3, #73	; 0x49
 800ad02:	f000 820b 	beq.w	800b11c <d_template_args+0xbec>
 800ad06:	462b      	mov	r3, r5
 800ad08:	4652      	mov	r2, sl
 800ad0a:	2137      	movs	r1, #55	; 0x37
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f7fb fd0f 	bl	8006730 <d_make_comp>
 800ad12:	464a      	mov	r2, r9
 800ad14:	4603      	mov	r3, r0
 800ad16:	2136      	movs	r1, #54	; 0x36
 800ad18:	4620      	mov	r0, r4
 800ad1a:	f7fb fd09 	bl	8006730 <d_make_comp>
 800ad1e:	e64e      	b.n	800a9be <d_template_args+0x48e>
 800ad20:	7913      	ldrb	r3, [r2, #4]
 800ad22:	2b70      	cmp	r3, #112	; 0x70
 800ad24:	f47f af67 	bne.w	800abf6 <d_template_args+0x6c6>
 800ad28:	1d53      	adds	r3, r2, #5
 800ad2a:	60e3      	str	r3, [r4, #12]
 800ad2c:	7953      	ldrb	r3, [r2, #5]
 800ad2e:	2b54      	cmp	r3, #84	; 0x54
 800ad30:	d17e      	bne.n	800ae30 <d_template_args+0x900>
 800ad32:	3206      	adds	r2, #6
 800ad34:	60e2      	str	r2, [r4, #12]
 800ad36:	2500      	movs	r5, #0
 800ad38:	6963      	ldr	r3, [r4, #20]
 800ad3a:	69a2      	ldr	r2, [r4, #24]
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	da7d      	bge.n	800ae3c <d_template_args+0x90c>
 800ad40:	6921      	ldr	r1, [r4, #16]
 800ad42:	1c5a      	adds	r2, r3, #1
 800ad44:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ad48:	6162      	str	r2, [r4, #20]
 800ad4a:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 800ad4e:	f000 8238 	beq.w	800b1c2 <d_template_args+0xc92>
 800ad52:	2006      	movs	r0, #6
 800ad54:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
 800ad58:	4610      	mov	r0, r2
 800ad5a:	6055      	str	r5, [r2, #4]
 800ad5c:	e62f      	b.n	800a9be <d_template_args+0x48e>
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f7ff fbe6 	bl	800a530 <d_template_args>
 800ad64:	4652      	mov	r2, sl
 800ad66:	4603      	mov	r3, r0
 800ad68:	2104      	movs	r1, #4
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f7fb fce0 	bl	8006730 <d_make_comp>
 800ad70:	4682      	mov	sl, r0
 800ad72:	e521      	b.n	800a7b8 <d_template_args+0x288>
 800ad74:	2b33      	cmp	r3, #51	; 0x33
 800ad76:	f47f af30 	bne.w	800abda <d_template_args+0x6aa>
 800ad7a:	68e3      	ldr	r3, [r4, #12]
 800ad7c:	781a      	ldrb	r2, [r3, #0]
 800ad7e:	2a5f      	cmp	r2, #95	; 0x5f
 800ad80:	f000 81a2 	beq.w	800b0c8 <d_template_args+0xb98>
 800ad84:	f04f 0b00 	mov.w	fp, #0
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f001 fee5 	bl	800cb58 <d_expression_1>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	f1bb 0f00 	cmp.w	fp, #0
 800ad94:	d005      	beq.n	800ada2 <d_template_args+0x872>
 800ad96:	4602      	mov	r2, r0
 800ad98:	2137      	movs	r1, #55	; 0x37
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	f7fb fcc8 	bl	8006730 <d_make_comp>
 800ada0:	4603      	mov	r3, r0
 800ada2:	464a      	mov	r2, r9
 800ada4:	2135      	movs	r1, #53	; 0x35
 800ada6:	4620      	mov	r0, r4
 800ada8:	f7fb fcc2 	bl	8006730 <d_make_comp>
 800adac:	4681      	mov	r9, r0
 800adae:	e56f      	b.n	800a890 <d_template_args+0x360>
 800adb0:	785a      	ldrb	r2, [r3, #1]
 800adb2:	2a69      	cmp	r2, #105	; 0x69
 800adb4:	f47f af0a 	bne.w	800abcc <d_template_args+0x69c>
 800adb8:	3302      	adds	r3, #2
 800adba:	60e3      	str	r3, [r4, #12]
 800adbc:	2145      	movs	r1, #69	; 0x45
 800adbe:	4620      	mov	r0, r4
 800adc0:	f000 fa2c 	bl	800b21c <d_exprlist>
 800adc4:	4603      	mov	r3, r0
 800adc6:	e4bb      	b.n	800a740 <d_template_args+0x210>
 800adc8:	4620      	mov	r0, r4
 800adca:	f7fb fe53 	bl	8006a74 <d_template_param>
 800adce:	4681      	mov	r9, r0
 800add0:	e55e      	b.n	800a890 <d_template_args+0x360>
 800add2:	bf00      	nop
 800add4:	08012f30 	.word	0x08012f30
 800add8:	08012f28 	.word	0x08012f28
 800addc:	08013044 	.word	0x08013044
 800ade0:	08013048 	.word	0x08013048
 800ade4:	4620      	mov	r0, r4
 800ade6:	f003 fb81 	bl	800e4ec <d_expr_primary>
 800adea:	4681      	mov	r9, r0
 800adec:	e550      	b.n	800a890 <d_template_args+0x360>
 800adee:	6843      	ldr	r3, [r0, #4]
 800adf0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800adf2:	689a      	ldr	r2, [r3, #8]
 800adf4:	f8d3 b000 	ldr.w	fp, [r3]
 800adf8:	3a02      	subs	r2, #2
 800adfa:	440a      	add	r2, r1
 800adfc:	6322      	str	r2, [r4, #48]	; 0x30
 800adfe:	4658      	mov	r0, fp
 800ae00:	49d0      	ldr	r1, [pc, #832]	; (800b144 <d_template_args+0xc14>)
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	f003 fdec 	bl	800e9e0 <strcmp>
 800ae08:	9b01      	ldr	r3, [sp, #4]
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	f000 8111 	beq.w	800b032 <d_template_args+0xb02>
 800ae10:	68da      	ldr	r2, [r3, #12]
 800ae12:	2a03      	cmp	r2, #3
 800ae14:	f63f aee1 	bhi.w	800abda <d_template_args+0x6aa>
 800ae18:	a301      	add	r3, pc, #4	; (adr r3, 800ae20 <d_template_args+0x8f0>)
 800ae1a:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800ae1e:	bf00      	nop
 800ae20:	0800aa8b 	.word	0x0800aa8b
 800ae24:	0800aedf 	.word	0x0800aedf
 800ae28:	0800ab23 	.word	0x0800ab23
 800ae2c:	0800aa9f 	.word	0x0800aa9f
 800ae30:	4620      	mov	r0, r4
 800ae32:	f7fb fe07 	bl	8006a44 <d_compact_number>
 800ae36:	1c45      	adds	r5, r0, #1
 800ae38:	f47f af7e 	bne.w	800ad38 <d_template_args+0x808>
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	e5be      	b.n	800a9be <d_template_args+0x48e>
 800ae40:	4620      	mov	r0, r4
 800ae42:	f003 fb53 	bl	800e4ec <d_expr_primary>
 800ae46:	e5ba      	b.n	800a9be <d_template_args+0x48e>
 800ae48:	2b33      	cmp	r3, #51	; 0x33
 800ae4a:	d1f7      	bne.n	800ae3c <d_template_args+0x90c>
 800ae4c:	68e3      	ldr	r3, [r4, #12]
 800ae4e:	781a      	ldrb	r2, [r3, #0]
 800ae50:	2a5f      	cmp	r2, #95	; 0x5f
 800ae52:	f000 816e 	beq.w	800b132 <d_template_args+0xc02>
 800ae56:	2500      	movs	r5, #0
 800ae58:	4620      	mov	r0, r4
 800ae5a:	f001 fe7d 	bl	800cb58 <d_expression_1>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	b12d      	cbz	r5, 800ae6e <d_template_args+0x93e>
 800ae62:	4602      	mov	r2, r0
 800ae64:	2137      	movs	r1, #55	; 0x37
 800ae66:	4620      	mov	r0, r4
 800ae68:	f7fb fc62 	bl	8006730 <d_make_comp>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	464a      	mov	r2, r9
 800ae70:	2135      	movs	r1, #53	; 0x35
 800ae72:	4620      	mov	r0, r4
 800ae74:	f7fb fc5c 	bl	8006730 <d_make_comp>
 800ae78:	e5a1      	b.n	800a9be <d_template_args+0x48e>
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	f7fb fdfa 	bl	8006a74 <d_template_param>
 800ae80:	e59d      	b.n	800a9be <d_template_args+0x48e>
 800ae82:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800ae86:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800ae88:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ae8c:	f8da 5000 	ldr.w	r5, [sl]
 800ae90:	3b02      	subs	r3, #2
 800ae92:	4413      	add	r3, r2
 800ae94:	6323      	str	r3, [r4, #48]	; 0x30
 800ae96:	4628      	mov	r0, r5
 800ae98:	49aa      	ldr	r1, [pc, #680]	; (800b144 <d_template_args+0xc14>)
 800ae9a:	f003 fda1 	bl	800e9e0 <strcmp>
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	f000 80d8 	beq.w	800b054 <d_template_args+0xb24>
 800aea4:	f8da 300c 	ldr.w	r3, [sl, #12]
 800aea8:	2b03      	cmp	r3, #3
 800aeaa:	d8c7      	bhi.n	800ae3c <d_template_args+0x90c>
 800aeac:	a201      	add	r2, pc, #4	; (adr r2, 800aeb4 <d_template_args+0x984>)
 800aeae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb2:	bf00      	nop
 800aeb4:	0800ac29 	.word	0x0800ac29
 800aeb8:	0800af77 	.word	0x0800af77
 800aebc:	0800acb9 	.word	0x0800acb9
 800aec0:	0800ac39 	.word	0x0800ac39
 800aec4:	3201      	adds	r2, #1
 800aec6:	60e2      	str	r2, [r4, #12]
 800aec8:	e517      	b.n	800a8fa <d_template_args+0x3ca>
 800aeca:	4620      	mov	r0, r4
 800aecc:	f7ff fb30 	bl	800a530 <d_template_args>
 800aed0:	462a      	mov	r2, r5
 800aed2:	4603      	mov	r3, r0
 800aed4:	2104      	movs	r1, #4
 800aed6:	4620      	mov	r0, r4
 800aed8:	f7fb fc2a 	bl	8006730 <d_make_comp>
 800aedc:	e56f      	b.n	800a9be <d_template_args+0x48e>
 800aede:	f1bb 0f00 	cmp.w	fp, #0
 800aee2:	f43f af4f 	beq.w	800ad84 <d_template_args+0x854>
 800aee6:	f89b 2000 	ldrb.w	r2, [fp]
 800aeea:	2a70      	cmp	r2, #112	; 0x70
 800aeec:	d002      	beq.n	800aef4 <d_template_args+0x9c4>
 800aeee:	2a6d      	cmp	r2, #109	; 0x6d
 800aef0:	f47f af48 	bne.w	800ad84 <d_template_args+0x854>
 800aef4:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800aef8:	4293      	cmp	r3, r2
 800aefa:	f47f af43 	bne.w	800ad84 <d_template_args+0x854>
 800aefe:	68e3      	ldr	r3, [r4, #12]
 800af00:	781a      	ldrb	r2, [r3, #0]
 800af02:	2a5f      	cmp	r2, #95	; 0x5f
 800af04:	f000 8107 	beq.w	800b116 <d_template_args+0xbe6>
 800af08:	f04f 0b01 	mov.w	fp, #1
 800af0c:	e73c      	b.n	800ad88 <d_template_args+0x858>
 800af0e:	4620      	mov	r0, r4
 800af10:	f7fb fd98 	bl	8006a44 <d_compact_number>
 800af14:	3001      	adds	r0, #1
 800af16:	f47f ae46 	bne.w	800aba6 <d_template_args+0x676>
 800af1a:	4681      	mov	r9, r0
 800af1c:	e4b8      	b.n	800a890 <d_template_args+0x360>
 800af1e:	3202      	adds	r2, #2
 800af20:	60e2      	str	r2, [r4, #12]
 800af22:	4620      	mov	r0, r4
 800af24:	f001 ffea 	bl	800cefc <d_type>
 800af28:	4681      	mov	r9, r0
 800af2a:	4620      	mov	r0, r4
 800af2c:	f002 fc62 	bl	800d7f4 <d_unqualified_name>
 800af30:	68e3      	ldr	r3, [r4, #12]
 800af32:	4683      	mov	fp, r0
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	2b49      	cmp	r3, #73	; 0x49
 800af38:	d03e      	beq.n	800afb8 <d_template_args+0xa88>
 800af3a:	4603      	mov	r3, r0
 800af3c:	464a      	mov	r2, r9
 800af3e:	2101      	movs	r1, #1
 800af40:	4620      	mov	r0, r4
 800af42:	f7fb fbf5 	bl	8006730 <d_make_comp>
 800af46:	4681      	mov	r9, r0
 800af48:	e4a2      	b.n	800a890 <d_template_args+0x360>
 800af4a:	3205      	adds	r2, #5
 800af4c:	60e2      	str	r2, [r4, #12]
 800af4e:	4620      	mov	r0, r4
 800af50:	f001 ffd4 	bl	800cefc <d_type>
 800af54:	4605      	mov	r5, r0
 800af56:	4620      	mov	r0, r4
 800af58:	f002 fc4c 	bl	800d7f4 <d_unqualified_name>
 800af5c:	68e3      	ldr	r3, [r4, #12]
 800af5e:	4681      	mov	r9, r0
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	2b49      	cmp	r3, #73	; 0x49
 800af64:	f000 80b8 	beq.w	800b0d8 <d_template_args+0xba8>
 800af68:	4603      	mov	r3, r0
 800af6a:	462a      	mov	r2, r5
 800af6c:	2101      	movs	r1, #1
 800af6e:	4620      	mov	r0, r4
 800af70:	f7fb fbde 	bl	8006730 <d_make_comp>
 800af74:	e523      	b.n	800a9be <d_template_args+0x48e>
 800af76:	2d00      	cmp	r5, #0
 800af78:	f43f af6d 	beq.w	800ae56 <d_template_args+0x926>
 800af7c:	782b      	ldrb	r3, [r5, #0]
 800af7e:	2b70      	cmp	r3, #112	; 0x70
 800af80:	d002      	beq.n	800af88 <d_template_args+0xa58>
 800af82:	2b6d      	cmp	r3, #109	; 0x6d
 800af84:	f47f af67 	bne.w	800ae56 <d_template_args+0x926>
 800af88:	786a      	ldrb	r2, [r5, #1]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	f47f af63 	bne.w	800ae56 <d_template_args+0x926>
 800af90:	68e3      	ldr	r3, [r4, #12]
 800af92:	781a      	ldrb	r2, [r3, #0]
 800af94:	2a5f      	cmp	r2, #95	; 0x5f
 800af96:	f000 8117 	beq.w	800b1c8 <d_template_args+0xc98>
 800af9a:	2501      	movs	r5, #1
 800af9c:	e75c      	b.n	800ae58 <d_template_args+0x928>
 800af9e:	3202      	adds	r2, #2
 800afa0:	60e2      	str	r2, [r4, #12]
 800afa2:	4620      	mov	r0, r4
 800afa4:	f001 fdd8 	bl	800cb58 <d_expression_1>
 800afa8:	2300      	movs	r3, #0
 800afaa:	4602      	mov	r2, r0
 800afac:	2149      	movs	r1, #73	; 0x49
 800afae:	4620      	mov	r0, r4
 800afb0:	f7fb fbbe 	bl	8006730 <d_make_comp>
 800afb4:	4681      	mov	r9, r0
 800afb6:	e46b      	b.n	800a890 <d_template_args+0x360>
 800afb8:	4620      	mov	r0, r4
 800afba:	f7ff fab9 	bl	800a530 <d_template_args>
 800afbe:	465a      	mov	r2, fp
 800afc0:	4603      	mov	r3, r0
 800afc2:	2104      	movs	r1, #4
 800afc4:	4620      	mov	r0, r4
 800afc6:	f7fb fbb3 	bl	8006730 <d_make_comp>
 800afca:	4603      	mov	r3, r0
 800afcc:	e7b6      	b.n	800af3c <d_template_args+0xa0c>
 800afce:	2145      	movs	r1, #69	; 0x45
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 f923 	bl	800b21c <d_exprlist>
 800afd6:	4683      	mov	fp, r0
 800afd8:	e5ca      	b.n	800ab70 <d_template_args+0x640>
 800afda:	4620      	mov	r0, r4
 800afdc:	f001 fdbc 	bl	800cb58 <d_expression_1>
 800afe0:	4605      	mov	r5, r0
 800afe2:	4620      	mov	r0, r4
 800afe4:	f001 fdb8 	bl	800cb58 <d_expression_1>
 800afe8:	4682      	mov	sl, r0
 800afea:	4620      	mov	r0, r4
 800afec:	f001 fdb4 	bl	800cb58 <d_expression_1>
 800aff0:	e64e      	b.n	800ac90 <d_template_args+0x760>
 800aff2:	4620      	mov	r0, r4
 800aff4:	f001 fdb0 	bl	800cb58 <d_expression_1>
 800aff8:	9001      	str	r0, [sp, #4]
 800affa:	4620      	mov	r0, r4
 800affc:	f001 fdac 	bl	800cb58 <d_expression_1>
 800b000:	4683      	mov	fp, r0
 800b002:	4620      	mov	r0, r4
 800b004:	f001 fda8 	bl	800cb58 <d_expression_1>
 800b008:	e575      	b.n	800aaf6 <d_template_args+0x5c6>
 800b00a:	2145      	movs	r1, #69	; 0x45
 800b00c:	4620      	mov	r0, r4
 800b00e:	f000 f905 	bl	800b21c <d_exprlist>
 800b012:	4605      	mov	r5, r0
 800b014:	e677      	b.n	800ad06 <d_template_args+0x7d6>
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800b01c:	2a01      	cmp	r2, #1
 800b01e:	d903      	bls.n	800b028 <d_template_args+0xaf8>
 800b020:	3b72      	subs	r3, #114	; 0x72
 800b022:	2b01      	cmp	r3, #1
 800b024:	f63f ae4f 	bhi.w	800acc6 <d_template_args+0x796>
 800b028:	4620      	mov	r0, r4
 800b02a:	f001 ff67 	bl	800cefc <d_type>
 800b02e:	4682      	mov	sl, r0
 800b030:	e64d      	b.n	800acce <d_template_args+0x79e>
 800b032:	4620      	mov	r0, r4
 800b034:	f001 ff62 	bl	800cefc <d_type>
 800b038:	4603      	mov	r3, r0
 800b03a:	e6b2      	b.n	800ada2 <d_template_args+0x872>
 800b03c:	3205      	adds	r2, #5
 800b03e:	60e2      	str	r2, [r4, #12]
 800b040:	4620      	mov	r0, r4
 800b042:	f001 fd89 	bl	800cb58 <d_expression_1>
 800b046:	2300      	movs	r3, #0
 800b048:	4602      	mov	r2, r0
 800b04a:	2149      	movs	r1, #73	; 0x49
 800b04c:	4620      	mov	r0, r4
 800b04e:	f7fb fb6f 	bl	8006730 <d_make_comp>
 800b052:	e4b4      	b.n	800a9be <d_template_args+0x48e>
 800b054:	4620      	mov	r0, r4
 800b056:	f001 ff51 	bl	800cefc <d_type>
 800b05a:	e707      	b.n	800ae6c <d_template_args+0x93c>
 800b05c:	7812      	ldrb	r2, [r2, #0]
 800b05e:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800b062:	2901      	cmp	r1, #1
 800b064:	d903      	bls.n	800b06e <d_template_args+0xb3e>
 800b066:	3a72      	subs	r2, #114	; 0x72
 800b068:	2a01      	cmp	r2, #1
 800b06a:	f63f ad61 	bhi.w	800ab30 <d_template_args+0x600>
 800b06e:	4620      	mov	r0, r4
 800b070:	f001 ff44 	bl	800cefc <d_type>
 800b074:	9001      	str	r0, [sp, #4]
 800b076:	e55f      	b.n	800ab38 <d_template_args+0x608>
 800b078:	4620      	mov	r0, r4
 800b07a:	f001 fd6d 	bl	800cb58 <d_expression_1>
 800b07e:	4683      	mov	fp, r0
 800b080:	e576      	b.n	800ab70 <d_template_args+0x640>
 800b082:	2b6f      	cmp	r3, #111	; 0x6f
 800b084:	d018      	beq.n	800b0b8 <d_template_args+0xb88>
 800b086:	2b69      	cmp	r3, #105	; 0x69
 800b088:	f040 80bb 	bne.w	800b202 <d_template_args+0xcd2>
 800b08c:	7853      	ldrb	r3, [r2, #1]
 800b08e:	2b6c      	cmp	r3, #108	; 0x6c
 800b090:	f47f ace2 	bne.w	800aa58 <d_template_args+0x528>
 800b094:	f04f 0900 	mov.w	r9, #0
 800b098:	68e3      	ldr	r3, [r4, #12]
 800b09a:	2145      	movs	r1, #69	; 0x45
 800b09c:	3302      	adds	r3, #2
 800b09e:	60e3      	str	r3, [r4, #12]
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	f000 f8bb 	bl	800b21c <d_exprlist>
 800b0a6:	464a      	mov	r2, r9
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	2130      	movs	r1, #48	; 0x30
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	f7fb fb3f 	bl	8006730 <d_make_comp>
 800b0b2:	4681      	mov	r9, r0
 800b0b4:	f7ff bbec 	b.w	800a890 <d_template_args+0x360>
 800b0b8:	7853      	ldrb	r3, [r2, #1]
 800b0ba:	2b6e      	cmp	r3, #110	; 0x6e
 800b0bc:	f47f accc 	bne.w	800aa58 <d_template_args+0x528>
 800b0c0:	3202      	adds	r2, #2
 800b0c2:	60e2      	str	r2, [r4, #12]
 800b0c4:	f7ff bbdb 	b.w	800a87e <d_template_args+0x34e>
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	60e3      	str	r3, [r4, #12]
 800b0cc:	2145      	movs	r1, #69	; 0x45
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 f8a4 	bl	800b21c <d_exprlist>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	e664      	b.n	800ada2 <d_template_args+0x872>
 800b0d8:	4620      	mov	r0, r4
 800b0da:	f7ff fa29 	bl	800a530 <d_template_args>
 800b0de:	464a      	mov	r2, r9
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	2104      	movs	r1, #4
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f7fb fb23 	bl	8006730 <d_make_comp>
 800b0ea:	462a      	mov	r2, r5
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2101      	movs	r1, #1
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f7fb fb1d 	bl	8006730 <d_make_comp>
 800b0f6:	e462      	b.n	800a9be <d_template_args+0x48e>
 800b0f8:	785a      	ldrb	r2, [r3, #1]
 800b0fa:	2a69      	cmp	r2, #105	; 0x69
 800b0fc:	f47f ad6d 	bne.w	800abda <d_template_args+0x6aa>
 800b100:	3302      	adds	r3, #2
 800b102:	60e3      	str	r3, [r4, #12]
 800b104:	2145      	movs	r1, #69	; 0x45
 800b106:	4620      	mov	r0, r4
 800b108:	f000 f888 	bl	800b21c <d_exprlist>
 800b10c:	e4f3      	b.n	800aaf6 <d_template_args+0x5c6>
 800b10e:	3301      	adds	r3, #1
 800b110:	60e3      	str	r3, [r4, #12]
 800b112:	2000      	movs	r0, #0
 800b114:	e4ef      	b.n	800aaf6 <d_template_args+0x5c6>
 800b116:	3301      	adds	r3, #1
 800b118:	60e3      	str	r3, [r4, #12]
 800b11a:	e633      	b.n	800ad84 <d_template_args+0x854>
 800b11c:	4620      	mov	r0, r4
 800b11e:	f7ff fa07 	bl	800a530 <d_template_args>
 800b122:	462a      	mov	r2, r5
 800b124:	4603      	mov	r3, r0
 800b126:	2104      	movs	r1, #4
 800b128:	4620      	mov	r0, r4
 800b12a:	f7fb fb01 	bl	8006730 <d_make_comp>
 800b12e:	4605      	mov	r5, r0
 800b130:	e5e9      	b.n	800ad06 <d_template_args+0x7d6>
 800b132:	3301      	adds	r3, #1
 800b134:	60e3      	str	r3, [r4, #12]
 800b136:	2145      	movs	r1, #69	; 0x45
 800b138:	4620      	mov	r0, r4
 800b13a:	f000 f86f 	bl	800b21c <d_exprlist>
 800b13e:	4603      	mov	r3, r0
 800b140:	e695      	b.n	800ae6e <d_template_args+0x93e>
 800b142:	bf00      	nop
 800b144:	08013238 	.word	0x08013238
 800b148:	4620      	mov	r0, r4
 800b14a:	f001 fd05 	bl	800cb58 <d_expression_1>
 800b14e:	4605      	mov	r5, r0
 800b150:	e5d9      	b.n	800ad06 <d_template_args+0x7d6>
 800b152:	2b74      	cmp	r3, #116	; 0x74
 800b154:	f47f aa69 	bne.w	800a62a <d_template_args+0xfa>
 800b158:	7893      	ldrb	r3, [r2, #2]
 800b15a:	2b6c      	cmp	r3, #108	; 0x6c
 800b15c:	f47f aa65 	bne.w	800a62a <d_template_args+0xfa>
 800b160:	4620      	mov	r0, r4
 800b162:	f001 fecb 	bl	800cefc <d_type>
 800b166:	4605      	mov	r5, r0
 800b168:	f7ff bbd5 	b.w	800a916 <d_template_args+0x3e6>
 800b16c:	2b6f      	cmp	r3, #111	; 0x6f
 800b16e:	d014      	beq.n	800b19a <d_template_args+0xc6a>
 800b170:	2b69      	cmp	r3, #105	; 0x69
 800b172:	d11a      	bne.n	800b1aa <d_template_args+0xc7a>
 800b174:	7913      	ldrb	r3, [r2, #4]
 800b176:	2b6c      	cmp	r3, #108	; 0x6c
 800b178:	f47f ad3d 	bne.w	800abf6 <d_template_args+0x6c6>
 800b17c:	2500      	movs	r5, #0
 800b17e:	68e3      	ldr	r3, [r4, #12]
 800b180:	2145      	movs	r1, #69	; 0x45
 800b182:	3302      	adds	r3, #2
 800b184:	60e3      	str	r3, [r4, #12]
 800b186:	4620      	mov	r0, r4
 800b188:	f000 f848 	bl	800b21c <d_exprlist>
 800b18c:	462a      	mov	r2, r5
 800b18e:	4603      	mov	r3, r0
 800b190:	2130      	movs	r1, #48	; 0x30
 800b192:	4620      	mov	r0, r4
 800b194:	f7fb facc 	bl	8006730 <d_make_comp>
 800b198:	e411      	b.n	800a9be <d_template_args+0x48e>
 800b19a:	7913      	ldrb	r3, [r2, #4]
 800b19c:	2b6e      	cmp	r3, #110	; 0x6e
 800b19e:	f47f ad2a 	bne.w	800abf6 <d_template_args+0x6c6>
 800b1a2:	3205      	adds	r2, #5
 800b1a4:	60e2      	str	r2, [r4, #12]
 800b1a6:	f7ff bbfe 	b.w	800a9a6 <d_template_args+0x476>
 800b1aa:	2b74      	cmp	r3, #116	; 0x74
 800b1ac:	f47f ad23 	bne.w	800abf6 <d_template_args+0x6c6>
 800b1b0:	7913      	ldrb	r3, [r2, #4]
 800b1b2:	2b6c      	cmp	r3, #108	; 0x6c
 800b1b4:	f47f ad1f 	bne.w	800abf6 <d_template_args+0x6c6>
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f001 fe9f 	bl	800cefc <d_type>
 800b1be:	4605      	mov	r5, r0
 800b1c0:	e7dd      	b.n	800b17e <d_template_args+0xc4e>
 800b1c2:	4610      	mov	r0, r2
 800b1c4:	f7ff bbfb 	b.w	800a9be <d_template_args+0x48e>
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	60e3      	str	r3, [r4, #12]
 800b1cc:	e643      	b.n	800ae56 <d_template_args+0x926>
 800b1ce:	785a      	ldrb	r2, [r3, #1]
 800b1d0:	2a69      	cmp	r2, #105	; 0x69
 800b1d2:	f47f ae33 	bne.w	800ae3c <d_template_args+0x90c>
 800b1d6:	3302      	adds	r3, #2
 800b1d8:	60e3      	str	r3, [r4, #12]
 800b1da:	2145      	movs	r1, #69	; 0x45
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f000 f81d 	bl	800b21c <d_exprlist>
 800b1e2:	e555      	b.n	800ac90 <d_template_args+0x760>
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	60e3      	str	r3, [r4, #12]
 800b1e8:	2000      	movs	r0, #0
 800b1ea:	e551      	b.n	800ac90 <d_template_args+0x760>
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	f7ff f99f 	bl	800a530 <d_template_args>
 800b1f2:	465a      	mov	r2, fp
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	2104      	movs	r1, #4
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f7fb fa99 	bl	8006730 <d_make_comp>
 800b1fe:	4683      	mov	fp, r0
 800b200:	e4b6      	b.n	800ab70 <d_template_args+0x640>
 800b202:	2b74      	cmp	r3, #116	; 0x74
 800b204:	f47f ac28 	bne.w	800aa58 <d_template_args+0x528>
 800b208:	7853      	ldrb	r3, [r2, #1]
 800b20a:	2b6c      	cmp	r3, #108	; 0x6c
 800b20c:	f47f ac24 	bne.w	800aa58 <d_template_args+0x528>
 800b210:	4620      	mov	r0, r4
 800b212:	f001 fe73 	bl	800cefc <d_type>
 800b216:	4681      	mov	r9, r0
 800b218:	e73e      	b.n	800b098 <d_template_args+0xb68>
 800b21a:	bf00      	nop

0800b21c <d_exprlist>:
 800b21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b220:	68c2      	ldr	r2, [r0, #12]
 800b222:	b085      	sub	sp, #20
 800b224:	7815      	ldrb	r5, [r2, #0]
 800b226:	2300      	movs	r3, #0
 800b228:	428d      	cmp	r5, r1
 800b22a:	4604      	mov	r4, r0
 800b22c:	9303      	str	r3, [sp, #12]
 800b22e:	f000 8261 	beq.w	800b6f4 <d_exprlist+0x4d8>
 800b232:	460f      	mov	r7, r1
 800b234:	ae03      	add	r6, sp, #12
 800b236:	e022      	b.n	800b27e <d_exprlist+0x62>
 800b238:	2b66      	cmp	r3, #102	; 0x66
 800b23a:	d04b      	beq.n	800b2d4 <d_exprlist+0xb8>
 800b23c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b240:	2909      	cmp	r1, #9
 800b242:	f201 8454 	bhi.w	800caee <d_exprlist+0x18d2>
 800b246:	4620      	mov	r0, r4
 800b248:	f002 fad4 	bl	800d7f4 <d_unqualified_name>
 800b24c:	4680      	mov	r8, r0
 800b24e:	2800      	cmp	r0, #0
 800b250:	d064      	beq.n	800b31c <d_exprlist+0x100>
 800b252:	68e3      	ldr	r3, [r4, #12]
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	2b49      	cmp	r3, #73	; 0x49
 800b258:	f000 808b 	beq.w	800b372 <d_exprlist+0x156>
 800b25c:	4602      	mov	r2, r0
 800b25e:	6365      	str	r5, [r4, #52]	; 0x34
 800b260:	2300      	movs	r3, #0
 800b262:	212e      	movs	r1, #46	; 0x2e
 800b264:	4620      	mov	r0, r4
 800b266:	f7fb fa63 	bl	8006730 <d_make_comp>
 800b26a:	6030      	str	r0, [r6, #0]
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d056      	beq.n	800b31e <d_exprlist+0x102>
 800b270:	68e2      	ldr	r2, [r4, #12]
 800b272:	f100 0608 	add.w	r6, r0, #8
 800b276:	7813      	ldrb	r3, [r2, #0]
 800b278:	42bb      	cmp	r3, r7
 800b27a:	f000 8179 	beq.w	800b570 <d_exprlist+0x354>
 800b27e:	f04f 0801 	mov.w	r8, #1
 800b282:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800b284:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
 800b288:	7813      	ldrb	r3, [r2, #0]
 800b28a:	2b4c      	cmp	r3, #76	; 0x4c
 800b28c:	d04b      	beq.n	800b326 <d_exprlist+0x10a>
 800b28e:	2b54      	cmp	r3, #84	; 0x54
 800b290:	d051      	beq.n	800b336 <d_exprlist+0x11a>
 800b292:	2b73      	cmp	r3, #115	; 0x73
 800b294:	d1d0      	bne.n	800b238 <d_exprlist+0x1c>
 800b296:	7853      	ldrb	r3, [r2, #1]
 800b298:	2b72      	cmp	r3, #114	; 0x72
 800b29a:	f000 8152 	beq.w	800b542 <d_exprlist+0x326>
 800b29e:	2b70      	cmp	r3, #112	; 0x70
 800b2a0:	f000 816c 	beq.w	800b57c <d_exprlist+0x360>
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f002 f9e5 	bl	800d674 <d_operator_name>
 800b2aa:	4680      	mov	r8, r0
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	d035      	beq.n	800b31c <d_exprlist+0x100>
 800b2b0:	f890 a000 	ldrb.w	sl, [r0]
 800b2b4:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800b2b8:	d042      	beq.n	800b340 <d_exprlist+0x124>
 800b2ba:	f1ba 0f32 	cmp.w	sl, #50	; 0x32
 800b2be:	d129      	bne.n	800b314 <d_exprlist+0xf8>
 800b2c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b2c4:	2b03      	cmp	r3, #3
 800b2c6:	d829      	bhi.n	800b31c <d_exprlist+0x100>
 800b2c8:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b2cc:	01080062 	.word	0x01080062
 800b2d0:	006a00ac 	.word	0x006a00ac
 800b2d4:	7853      	ldrb	r3, [r2, #1]
 800b2d6:	2b70      	cmp	r3, #112	; 0x70
 800b2d8:	d1e4      	bne.n	800b2a4 <d_exprlist+0x88>
 800b2da:	1c93      	adds	r3, r2, #2
 800b2dc:	60e3      	str	r3, [r4, #12]
 800b2de:	7893      	ldrb	r3, [r2, #2]
 800b2e0:	2b54      	cmp	r3, #84	; 0x54
 800b2e2:	d051      	beq.n	800b388 <d_exprlist+0x16c>
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f7fb fbad 	bl	8006a44 <d_compact_number>
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	d016      	beq.n	800b31c <d_exprlist+0x100>
 800b2ee:	6963      	ldr	r3, [r4, #20]
 800b2f0:	69a2      	ldr	r2, [r4, #24]
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	da12      	bge.n	800b31c <d_exprlist+0x100>
 800b2f6:	6922      	ldr	r2, [r4, #16]
 800b2f8:	1c59      	adds	r1, r3, #1
 800b2fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b2fe:	6161      	str	r1, [r4, #20]
 800b300:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 800b304:	d00a      	beq.n	800b31c <d_exprlist+0x100>
 800b306:	f04f 0e06 	mov.w	lr, #6
 800b30a:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 800b30e:	460a      	mov	r2, r1
 800b310:	6048      	str	r0, [r1, #4]
 800b312:	e7a4      	b.n	800b25e <d_exprlist+0x42>
 800b314:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 800b318:	f000 8158 	beq.w	800b5cc <d_exprlist+0x3b0>
 800b31c:	6365      	str	r5, [r4, #52]	; 0x34
 800b31e:	2000      	movs	r0, #0
 800b320:	b005      	add	sp, #20
 800b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b326:	4620      	mov	r0, r4
 800b328:	f003 f8e0 	bl	800e4ec <d_expr_primary>
 800b32c:	4602      	mov	r2, r0
 800b32e:	6365      	str	r5, [r4, #52]	; 0x34
 800b330:	2a00      	cmp	r2, #0
 800b332:	d195      	bne.n	800b260 <d_exprlist+0x44>
 800b334:	e7f3      	b.n	800b31e <d_exprlist+0x102>
 800b336:	4620      	mov	r0, r4
 800b338:	f7fb fb9c 	bl	8006a74 <d_template_param>
 800b33c:	4602      	mov	r2, r0
 800b33e:	e7f6      	b.n	800b32e <d_exprlist+0x112>
 800b340:	f8d0 b004 	ldr.w	fp, [r0, #4]
 800b344:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800b346:	f8db 3008 	ldr.w	r3, [fp, #8]
 800b34a:	f8db 9000 	ldr.w	r9, [fp]
 800b34e:	3b02      	subs	r3, #2
 800b350:	4413      	add	r3, r2
 800b352:	6323      	str	r3, [r4, #48]	; 0x30
 800b354:	4648      	mov	r0, r9
 800b356:	49ae      	ldr	r1, [pc, #696]	; (800b610 <d_exprlist+0x3f4>)
 800b358:	f003 fb42 	bl	800e9e0 <strcmp>
 800b35c:	2800      	cmp	r0, #0
 800b35e:	f000 8152 	beq.w	800b606 <d_exprlist+0x3ea>
 800b362:	f8db 300c 	ldr.w	r3, [fp, #12]
 800b366:	2b03      	cmp	r3, #3
 800b368:	d8d8      	bhi.n	800b31c <d_exprlist+0x100>
 800b36a:	e8df f003 	tbb	[pc, r3]
 800b36e:	ad11      	.short	0xad11
 800b370:	1b5d      	.short	0x1b5d
 800b372:	4620      	mov	r0, r4
 800b374:	f7ff f8dc 	bl	800a530 <d_template_args>
 800b378:	4642      	mov	r2, r8
 800b37a:	4603      	mov	r3, r0
 800b37c:	2104      	movs	r1, #4
 800b37e:	4620      	mov	r0, r4
 800b380:	f7fb f9d6 	bl	8006730 <d_make_comp>
 800b384:	4602      	mov	r2, r0
 800b386:	e7d2      	b.n	800b32e <d_exprlist+0x112>
 800b388:	3203      	adds	r2, #3
 800b38a:	60e2      	str	r2, [r4, #12]
 800b38c:	2000      	movs	r0, #0
 800b38e:	e7ae      	b.n	800b2ee <d_exprlist+0xd2>
 800b390:	4642      	mov	r2, r8
 800b392:	2300      	movs	r3, #0
 800b394:	2134      	movs	r1, #52	; 0x34
 800b396:	4620      	mov	r0, r4
 800b398:	f7fb f9ca 	bl	8006730 <d_make_comp>
 800b39c:	4602      	mov	r2, r0
 800b39e:	e7c6      	b.n	800b32e <d_exprlist+0x112>
 800b3a0:	f04f 0900 	mov.w	r9, #0
 800b3a4:	499b      	ldr	r1, [pc, #620]	; (800b614 <d_exprlist+0x3f8>)
 800b3a6:	4648      	mov	r0, r9
 800b3a8:	f003 fb1a 	bl	800e9e0 <strcmp>
 800b3ac:	4683      	mov	fp, r0
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	f000 8138 	beq.w	800b624 <d_exprlist+0x408>
 800b3b4:	f899 3000 	ldrb.w	r3, [r9]
 800b3b8:	2b6e      	cmp	r3, #110	; 0x6e
 800b3ba:	d1af      	bne.n	800b31c <d_exprlist+0x100>
 800b3bc:	f899 3001 	ldrb.w	r3, [r9, #1]
 800b3c0:	2b77      	cmp	r3, #119	; 0x77
 800b3c2:	d001      	beq.n	800b3c8 <d_exprlist+0x1ac>
 800b3c4:	2b61      	cmp	r3, #97	; 0x61
 800b3c6:	d1a9      	bne.n	800b31c <d_exprlist+0x100>
 800b3c8:	215f      	movs	r1, #95	; 0x5f
 800b3ca:	4620      	mov	r0, r4
 800b3cc:	f7ff ff26 	bl	800b21c <d_exprlist>
 800b3d0:	4682      	mov	sl, r0
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f001 fd92 	bl	800cefc <d_type>
 800b3d8:	68e3      	ldr	r3, [r4, #12]
 800b3da:	4681      	mov	r9, r0
 800b3dc:	781a      	ldrb	r2, [r3, #0]
 800b3de:	2a45      	cmp	r2, #69	; 0x45
 800b3e0:	f000 81cf 	beq.w	800b782 <d_exprlist+0x566>
 800b3e4:	2a70      	cmp	r2, #112	; 0x70
 800b3e6:	f000 84c9 	beq.w	800bd7c <d_exprlist+0xb60>
 800b3ea:	2a69      	cmp	r2, #105	; 0x69
 800b3ec:	d196      	bne.n	800b31c <d_exprlist+0x100>
 800b3ee:	785b      	ldrb	r3, [r3, #1]
 800b3f0:	2b6c      	cmp	r3, #108	; 0x6c
 800b3f2:	d193      	bne.n	800b31c <d_exprlist+0x100>
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	f001 fbaf 	bl	800cb58 <d_expression_1>
 800b3fa:	4683      	mov	fp, r0
 800b3fc:	465b      	mov	r3, fp
 800b3fe:	464a      	mov	r2, r9
 800b400:	213a      	movs	r1, #58	; 0x3a
 800b402:	4620      	mov	r0, r4
 800b404:	f7fb f994 	bl	8006730 <d_make_comp>
 800b408:	4652      	mov	r2, sl
 800b40a:	4603      	mov	r3, r0
 800b40c:	2139      	movs	r1, #57	; 0x39
 800b40e:	4620      	mov	r0, r4
 800b410:	f7fb f98e 	bl	8006730 <d_make_comp>
 800b414:	4642      	mov	r2, r8
 800b416:	4603      	mov	r3, r0
 800b418:	2138      	movs	r1, #56	; 0x38
 800b41a:	4620      	mov	r0, r4
 800b41c:	f7fb f988 	bl	8006730 <d_make_comp>
 800b420:	4602      	mov	r2, r0
 800b422:	e784      	b.n	800b32e <d_exprlist+0x112>
 800b424:	f04f 0900 	mov.w	r9, #0
 800b428:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	785a      	ldrb	r2, [r3, #1]
 800b430:	2a63      	cmp	r2, #99	; 0x63
 800b432:	f000 8146 	beq.w	800b6c2 <d_exprlist+0x4a6>
 800b436:	68e1      	ldr	r1, [r4, #12]
 800b438:	780b      	ldrb	r3, [r1, #0]
 800b43a:	2b4c      	cmp	r3, #76	; 0x4c
 800b43c:	f000 861e 	beq.w	800c07c <d_exprlist+0xe60>
 800b440:	2b54      	cmp	r3, #84	; 0x54
 800b442:	f000 81fd 	beq.w	800b840 <d_exprlist+0x624>
 800b446:	2b73      	cmp	r3, #115	; 0x73
 800b448:	f000 8437 	beq.w	800bcba <d_exprlist+0xa9e>
 800b44c:	2b66      	cmp	r3, #102	; 0x66
 800b44e:	f000 8475 	beq.w	800bd3c <d_exprlist+0xb20>
 800b452:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b456:	2a09      	cmp	r2, #9
 800b458:	f200 81bf 	bhi.w	800b7da <d_exprlist+0x5be>
 800b45c:	4620      	mov	r0, r4
 800b45e:	f002 f9c9 	bl	800d7f4 <d_unqualified_name>
 800b462:	4682      	mov	sl, r0
 800b464:	2800      	cmp	r0, #0
 800b466:	f000 84a8 	beq.w	800bdba <d_exprlist+0xb9e>
 800b46a:	68e3      	ldr	r3, [r4, #12]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	2b49      	cmp	r3, #73	; 0x49
 800b470:	f000 870e 	beq.w	800c290 <d_exprlist+0x1074>
 800b474:	4968      	ldr	r1, [pc, #416]	; (800b618 <d_exprlist+0x3fc>)
 800b476:	4648      	mov	r0, r9
 800b478:	f003 fab2 	bl	800e9e0 <strcmp>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	f000 811a 	beq.w	800b6b6 <d_exprlist+0x49a>
 800b482:	4966      	ldr	r1, [pc, #408]	; (800b61c <d_exprlist+0x400>)
 800b484:	4648      	mov	r0, r9
 800b486:	f003 faab 	bl	800e9e0 <strcmp>
 800b48a:	b130      	cbz	r0, 800b49a <d_exprlist+0x27e>
 800b48c:	4648      	mov	r0, r9
 800b48e:	4964      	ldr	r1, [pc, #400]	; (800b620 <d_exprlist+0x404>)
 800b490:	f003 faa6 	bl	800e9e0 <strcmp>
 800b494:	2800      	cmp	r0, #0
 800b496:	f040 816f 	bne.w	800b778 <d_exprlist+0x55c>
 800b49a:	4620      	mov	r0, r4
 800b49c:	f002 f9aa 	bl	800d7f4 <d_unqualified_name>
 800b4a0:	68e3      	ldr	r3, [r4, #12]
 800b4a2:	4681      	mov	r9, r0
 800b4a4:	781b      	ldrb	r3, [r3, #0]
 800b4a6:	2b49      	cmp	r3, #73	; 0x49
 800b4a8:	f000 843c 	beq.w	800bd24 <d_exprlist+0xb08>
 800b4ac:	464b      	mov	r3, r9
 800b4ae:	4652      	mov	r2, sl
 800b4b0:	2137      	movs	r1, #55	; 0x37
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f7fb f93c 	bl	8006730 <d_make_comp>
 800b4b8:	4642      	mov	r2, r8
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	2136      	movs	r1, #54	; 0x36
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f7fb f936 	bl	8006730 <d_make_comp>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	e732      	b.n	800b32e <d_exprlist+0x112>
 800b4c8:	f1b9 0f00 	cmp.w	r9, #0
 800b4cc:	d006      	beq.n	800b4dc <d_exprlist+0x2c0>
 800b4ce:	f899 3000 	ldrb.w	r3, [r9]
 800b4d2:	2b70      	cmp	r3, #112	; 0x70
 800b4d4:	f000 8081 	beq.w	800b5da <d_exprlist+0x3be>
 800b4d8:	2b6d      	cmp	r3, #109	; 0x6d
 800b4da:	d07e      	beq.n	800b5da <d_exprlist+0x3be>
 800b4dc:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 800b4e0:	68e1      	ldr	r1, [r4, #12]
 800b4e2:	d074      	beq.n	800b5ce <d_exprlist+0x3b2>
 800b4e4:	780b      	ldrb	r3, [r1, #0]
 800b4e6:	f04f 0a00 	mov.w	sl, #0
 800b4ea:	2b4c      	cmp	r3, #76	; 0x4c
 800b4ec:	f000 8453 	beq.w	800bd96 <d_exprlist+0xb7a>
 800b4f0:	2b54      	cmp	r3, #84	; 0x54
 800b4f2:	f000 8466 	beq.w	800bdc2 <d_exprlist+0xba6>
 800b4f6:	2b73      	cmp	r3, #115	; 0x73
 800b4f8:	f000 8105 	beq.w	800b706 <d_exprlist+0x4ea>
 800b4fc:	2b66      	cmp	r3, #102	; 0x66
 800b4fe:	f000 811c 	beq.w	800b73a <d_exprlist+0x51e>
 800b502:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b506:	2a09      	cmp	r2, #9
 800b508:	f201 82b2 	bhi.w	800ca70 <d_exprlist+0x1854>
 800b50c:	4620      	mov	r0, r4
 800b50e:	f002 f971 	bl	800d7f4 <d_unqualified_name>
 800b512:	4681      	mov	r9, r0
 800b514:	b120      	cbz	r0, 800b520 <d_exprlist+0x304>
 800b516:	68e3      	ldr	r3, [r4, #12]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	2b49      	cmp	r3, #73	; 0x49
 800b51c:	f000 8185 	beq.w	800b82a <d_exprlist+0x60e>
 800b520:	f1ba 0f00 	cmp.w	sl, #0
 800b524:	d06d      	beq.n	800b602 <d_exprlist+0x3e6>
 800b526:	464b      	mov	r3, r9
 800b528:	464a      	mov	r2, r9
 800b52a:	2137      	movs	r1, #55	; 0x37
 800b52c:	4620      	mov	r0, r4
 800b52e:	f7fb f8ff 	bl	8006730 <d_make_comp>
 800b532:	4603      	mov	r3, r0
 800b534:	4642      	mov	r2, r8
 800b536:	2135      	movs	r1, #53	; 0x35
 800b538:	4620      	mov	r0, r4
 800b53a:	f7fb f8f9 	bl	8006730 <d_make_comp>
 800b53e:	4602      	mov	r2, r0
 800b540:	e6f5      	b.n	800b32e <d_exprlist+0x112>
 800b542:	3202      	adds	r2, #2
 800b544:	60e2      	str	r2, [r4, #12]
 800b546:	4620      	mov	r0, r4
 800b548:	f001 fcd8 	bl	800cefc <d_type>
 800b54c:	4681      	mov	r9, r0
 800b54e:	4620      	mov	r0, r4
 800b550:	f002 f950 	bl	800d7f4 <d_unqualified_name>
 800b554:	68e3      	ldr	r3, [r4, #12]
 800b556:	4682      	mov	sl, r0
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	2b49      	cmp	r3, #73	; 0x49
 800b55c:	f000 80bf 	beq.w	800b6de <d_exprlist+0x4c2>
 800b560:	4603      	mov	r3, r0
 800b562:	464a      	mov	r2, r9
 800b564:	4641      	mov	r1, r8
 800b566:	4620      	mov	r0, r4
 800b568:	f7fb f8e2 	bl	8006730 <d_make_comp>
 800b56c:	4602      	mov	r2, r0
 800b56e:	e6de      	b.n	800b32e <d_exprlist+0x112>
 800b570:	9803      	ldr	r0, [sp, #12]
 800b572:	3201      	adds	r2, #1
 800b574:	60e2      	str	r2, [r4, #12]
 800b576:	b005      	add	sp, #20
 800b578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b57c:	1c91      	adds	r1, r2, #2
 800b57e:	60e1      	str	r1, [r4, #12]
 800b580:	7893      	ldrb	r3, [r2, #2]
 800b582:	2b4c      	cmp	r3, #76	; 0x4c
 800b584:	f000 814c 	beq.w	800b820 <d_exprlist+0x604>
 800b588:	2b54      	cmp	r3, #84	; 0x54
 800b58a:	f000 857d 	beq.w	800c088 <d_exprlist+0xe6c>
 800b58e:	2b73      	cmp	r3, #115	; 0x73
 800b590:	f000 82e7 	beq.w	800bb62 <d_exprlist+0x946>
 800b594:	2b66      	cmp	r3, #102	; 0x66
 800b596:	f000 83a5 	beq.w	800bce4 <d_exprlist+0xac8>
 800b59a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800b59e:	2809      	cmp	r0, #9
 800b5a0:	f201 820c 	bhi.w	800c9bc <d_exprlist+0x17a0>
 800b5a4:	4620      	mov	r0, r4
 800b5a6:	f002 f925 	bl	800d7f4 <d_unqualified_name>
 800b5aa:	4680      	mov	r8, r0
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	f000 83fd 	beq.w	800bdac <d_exprlist+0xb90>
 800b5b2:	68e3      	ldr	r3, [r4, #12]
 800b5b4:	781b      	ldrb	r3, [r3, #0]
 800b5b6:	2b49      	cmp	r3, #73	; 0x49
 800b5b8:	f000 8639 	beq.w	800c22e <d_exprlist+0x1012>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	2300      	movs	r3, #0
 800b5c0:	2149      	movs	r1, #73	; 0x49
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	f7fb f8b4 	bl	8006730 <d_make_comp>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	e6b0      	b.n	800b32e <d_exprlist+0x112>
 800b5cc:	68e1      	ldr	r1, [r4, #12]
 800b5ce:	780b      	ldrb	r3, [r1, #0]
 800b5d0:	2b5f      	cmp	r3, #95	; 0x5f
 800b5d2:	d00f      	beq.n	800b5f4 <d_exprlist+0x3d8>
 800b5d4:	f04f 0a00 	mov.w	sl, #0
 800b5d8:	e787      	b.n	800b4ea <d_exprlist+0x2ce>
 800b5da:	f899 2001 	ldrb.w	r2, [r9, #1]
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	f47f af7c 	bne.w	800b4dc <d_exprlist+0x2c0>
 800b5e4:	68e1      	ldr	r1, [r4, #12]
 800b5e6:	780b      	ldrb	r3, [r1, #0]
 800b5e8:	2b5f      	cmp	r3, #95	; 0x5f
 800b5ea:	f000 85b8 	beq.w	800c15e <d_exprlist+0xf42>
 800b5ee:	f04f 0a01 	mov.w	sl, #1
 800b5f2:	e77a      	b.n	800b4ea <d_exprlist+0x2ce>
 800b5f4:	3101      	adds	r1, #1
 800b5f6:	60e1      	str	r1, [r4, #12]
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	2145      	movs	r1, #69	; 0x45
 800b5fc:	f7ff fe0e 	bl	800b21c <d_exprlist>
 800b600:	4681      	mov	r9, r0
 800b602:	464b      	mov	r3, r9
 800b604:	e796      	b.n	800b534 <d_exprlist+0x318>
 800b606:	4620      	mov	r0, r4
 800b608:	f001 fc78 	bl	800cefc <d_type>
 800b60c:	4603      	mov	r3, r0
 800b60e:	e791      	b.n	800b534 <d_exprlist+0x318>
 800b610:	08013238 	.word	0x08013238
 800b614:	08012f30 	.word	0x08012f30
 800b618:	08012f28 	.word	0x08012f28
 800b61c:	08013044 	.word	0x08013044
 800b620:	08013048 	.word	0x08013048
 800b624:	4620      	mov	r0, r4
 800b626:	f001 fa97 	bl	800cb58 <d_expression_1>
 800b62a:	4682      	mov	sl, r0
 800b62c:	68e0      	ldr	r0, [r4, #12]
 800b62e:	7803      	ldrb	r3, [r0, #0]
 800b630:	2b4c      	cmp	r3, #76	; 0x4c
 800b632:	f000 861f 	beq.w	800c274 <d_exprlist+0x1058>
 800b636:	2b54      	cmp	r3, #84	; 0x54
 800b638:	f000 8636 	beq.w	800c2a8 <d_exprlist+0x108c>
 800b63c:	2b73      	cmp	r3, #115	; 0x73
 800b63e:	f000 84a6 	beq.w	800bf8e <d_exprlist+0xd72>
 800b642:	2b66      	cmp	r3, #102	; 0x66
 800b644:	f000 80ac 	beq.w	800b7a0 <d_exprlist+0x584>
 800b648:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b64c:	2909      	cmp	r1, #9
 800b64e:	f201 819a 	bhi.w	800c986 <d_exprlist+0x176a>
 800b652:	4620      	mov	r0, r4
 800b654:	f002 f8ce 	bl	800d7f4 <d_unqualified_name>
 800b658:	68e2      	ldr	r2, [r4, #12]
 800b65a:	4681      	mov	r9, r0
 800b65c:	7813      	ldrb	r3, [r2, #0]
 800b65e:	b110      	cbz	r0, 800b666 <d_exprlist+0x44a>
 800b660:	2b49      	cmp	r3, #73	; 0x49
 800b662:	f000 86f5 	beq.w	800c450 <d_exprlist+0x1234>
 800b666:	2b4c      	cmp	r3, #76	; 0x4c
 800b668:	f000 85ed 	beq.w	800c246 <d_exprlist+0x102a>
 800b66c:	2b54      	cmp	r3, #84	; 0x54
 800b66e:	f000 8609 	beq.w	800c284 <d_exprlist+0x1068>
 800b672:	2b73      	cmp	r3, #115	; 0x73
 800b674:	f000 83cc 	beq.w	800be10 <d_exprlist+0xbf4>
 800b678:	2b66      	cmp	r3, #102	; 0x66
 800b67a:	f000 8498 	beq.w	800bfae <d_exprlist+0xd92>
 800b67e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b682:	2909      	cmp	r1, #9
 800b684:	f201 812f 	bhi.w	800c8e6 <d_exprlist+0x16ca>
 800b688:	4620      	mov	r0, r4
 800b68a:	f002 f8b3 	bl	800d7f4 <d_unqualified_name>
 800b68e:	4683      	mov	fp, r0
 800b690:	2800      	cmp	r0, #0
 800b692:	f43f aeb3 	beq.w	800b3fc <d_exprlist+0x1e0>
 800b696:	68e3      	ldr	r3, [r4, #12]
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	2b49      	cmp	r3, #73	; 0x49
 800b69c:	f47f aeae 	bne.w	800b3fc <d_exprlist+0x1e0>
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	f7fe ff45 	bl	800a530 <d_template_args>
 800b6a6:	465a      	mov	r2, fp
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	2104      	movs	r1, #4
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	f7fb f83f 	bl	8006730 <d_make_comp>
 800b6b2:	4683      	mov	fp, r0
 800b6b4:	e6a2      	b.n	800b3fc <d_exprlist+0x1e0>
 800b6b6:	2145      	movs	r1, #69	; 0x45
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	f7ff fdaf 	bl	800b21c <d_exprlist>
 800b6be:	4681      	mov	r9, r0
 800b6c0:	e6f4      	b.n	800b4ac <d_exprlist+0x290>
 800b6c2:	781b      	ldrb	r3, [r3, #0]
 800b6c4:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800b6c8:	2a01      	cmp	r2, #1
 800b6ca:	d903      	bls.n	800b6d4 <d_exprlist+0x4b8>
 800b6cc:	3b72      	subs	r3, #114	; 0x72
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	f63f aeb1 	bhi.w	800b436 <d_exprlist+0x21a>
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	f001 fc11 	bl	800cefc <d_type>
 800b6da:	4682      	mov	sl, r0
 800b6dc:	e6ca      	b.n	800b474 <d_exprlist+0x258>
 800b6de:	4620      	mov	r0, r4
 800b6e0:	f7fe ff26 	bl	800a530 <d_template_args>
 800b6e4:	4652      	mov	r2, sl
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	2104      	movs	r1, #4
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f7fb f820 	bl	8006730 <d_make_comp>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	e736      	b.n	800b562 <d_exprlist+0x346>
 800b6f4:	3201      	adds	r2, #1
 800b6f6:	60c2      	str	r2, [r0, #12]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	212e      	movs	r1, #46	; 0x2e
 800b6fc:	b005      	add	sp, #20
 800b6fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b702:	f7fb b815 	b.w	8006730 <d_make_comp>
 800b706:	784b      	ldrb	r3, [r1, #1]
 800b708:	2b72      	cmp	r3, #114	; 0x72
 800b70a:	f000 8546 	beq.w	800c19a <d_exprlist+0xf7e>
 800b70e:	2b70      	cmp	r3, #112	; 0x70
 800b710:	f000 8614 	beq.w	800c33c <d_exprlist+0x1120>
 800b714:	4620      	mov	r0, r4
 800b716:	f001 ffad 	bl	800d674 <d_operator_name>
 800b71a:	4681      	mov	r9, r0
 800b71c:	2800      	cmp	r0, #0
 800b71e:	f43f aeff 	beq.w	800b520 <d_exprlist+0x304>
 800b722:	7803      	ldrb	r3, [r0, #0]
 800b724:	2b31      	cmp	r3, #49	; 0x31
 800b726:	f000 8352 	beq.w	800bdce <d_exprlist+0xbb2>
 800b72a:	2b32      	cmp	r3, #50	; 0x32
 800b72c:	d02e      	beq.n	800b78c <d_exprlist+0x570>
 800b72e:	2b33      	cmp	r3, #51	; 0x33
 800b730:	f000 864c 	beq.w	800c3cc <d_exprlist+0x11b0>
 800b734:	f04f 0900 	mov.w	r9, #0
 800b738:	e6f2      	b.n	800b520 <d_exprlist+0x304>
 800b73a:	784b      	ldrb	r3, [r1, #1]
 800b73c:	2b70      	cmp	r3, #112	; 0x70
 800b73e:	d1e9      	bne.n	800b714 <d_exprlist+0x4f8>
 800b740:	1c8b      	adds	r3, r1, #2
 800b742:	60e3      	str	r3, [r4, #12]
 800b744:	788b      	ldrb	r3, [r1, #2]
 800b746:	2b54      	cmp	r3, #84	; 0x54
 800b748:	f040 8583 	bne.w	800c252 <d_exprlist+0x1036>
 800b74c:	3103      	adds	r1, #3
 800b74e:	60e1      	str	r1, [r4, #12]
 800b750:	2000      	movs	r0, #0
 800b752:	6963      	ldr	r3, [r4, #20]
 800b754:	69a2      	ldr	r2, [r4, #24]
 800b756:	4293      	cmp	r3, r2
 800b758:	daec      	bge.n	800b734 <d_exprlist+0x518>
 800b75a:	6922      	ldr	r2, [r4, #16]
 800b75c:	1c59      	adds	r1, r3, #1
 800b75e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b762:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 800b766:	6161      	str	r1, [r4, #20]
 800b768:	f43f aeda 	beq.w	800b520 <d_exprlist+0x304>
 800b76c:	2106      	movs	r1, #6
 800b76e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800b772:	f8c9 0004 	str.w	r0, [r9, #4]
 800b776:	e6d3      	b.n	800b520 <d_exprlist+0x304>
 800b778:	4620      	mov	r0, r4
 800b77a:	f001 f9ed 	bl	800cb58 <d_expression_1>
 800b77e:	4681      	mov	r9, r0
 800b780:	e694      	b.n	800b4ac <d_exprlist+0x290>
 800b782:	3301      	adds	r3, #1
 800b784:	60e3      	str	r3, [r4, #12]
 800b786:	f04f 0b00 	mov.w	fp, #0
 800b78a:	e637      	b.n	800b3fc <d_exprlist+0x1e0>
 800b78c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b790:	2b03      	cmp	r3, #3
 800b792:	d8cf      	bhi.n	800b734 <d_exprlist+0x518>
 800b794:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b798:	04cc0059 	.word	0x04cc0059
 800b79c:	006100a5 	.word	0x006100a5
 800b7a0:	7843      	ldrb	r3, [r0, #1]
 800b7a2:	2b70      	cmp	r3, #112	; 0x70
 800b7a4:	f000 85d8 	beq.w	800c358 <d_exprlist+0x113c>
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	f001 ff63 	bl	800d674 <d_operator_name>
 800b7ae:	4681      	mov	r9, r0
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	f000 8157 	beq.w	800ba64 <d_exprlist+0x848>
 800b7b6:	7803      	ldrb	r3, [r0, #0]
 800b7b8:	2b31      	cmp	r3, #49	; 0x31
 800b7ba:	f000 859f 	beq.w	800c2fc <d_exprlist+0x10e0>
 800b7be:	2b32      	cmp	r3, #50	; 0x32
 800b7c0:	f040 84d1 	bne.w	800c166 <d_exprlist+0xf4a>
 800b7c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b7c8:	2b03      	cmp	r3, #3
 800b7ca:	f200 8489 	bhi.w	800c0e0 <d_exprlist+0xec4>
 800b7ce:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b7d2:	0142      	.short	0x0142
 800b7d4:	018c04d1 	.word	0x018c04d1
 800b7d8:	014c      	.short	0x014c
 800b7da:	2b6f      	cmp	r3, #111	; 0x6f
 800b7dc:	f000 8446 	beq.w	800c06c <d_exprlist+0xe50>
 800b7e0:	2b69      	cmp	r3, #105	; 0x69
 800b7e2:	f041 8177 	bne.w	800cad4 <d_exprlist+0x18b8>
 800b7e6:	784b      	ldrb	r3, [r1, #1]
 800b7e8:	2b6c      	cmp	r3, #108	; 0x6c
 800b7ea:	f001 80bb 	beq.w	800c964 <d_exprlist+0x1748>
 800b7ee:	4620      	mov	r0, r4
 800b7f0:	f001 ff40 	bl	800d674 <d_operator_name>
 800b7f4:	4682      	mov	sl, r0
 800b7f6:	2800      	cmp	r0, #0
 800b7f8:	f000 82df 	beq.w	800bdba <d_exprlist+0xb9e>
 800b7fc:	7803      	ldrb	r3, [r0, #0]
 800b7fe:	2b31      	cmp	r3, #49	; 0x31
 800b800:	f000 8474 	beq.w	800c0ec <d_exprlist+0xed0>
 800b804:	2b32      	cmp	r3, #50	; 0x32
 800b806:	f040 8412 	bne.w	800c02e <d_exprlist+0xe12>
 800b80a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800b80e:	2b03      	cmp	r3, #3
 800b810:	f200 82d3 	bhi.w	800bdba <d_exprlist+0xb9e>
 800b814:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b818:	0413009c 	.word	0x0413009c
 800b81c:	00a400e8 	.word	0x00a400e8
 800b820:	4620      	mov	r0, r4
 800b822:	f002 fe63 	bl	800e4ec <d_expr_primary>
 800b826:	4602      	mov	r2, r0
 800b828:	e6c9      	b.n	800b5be <d_exprlist+0x3a2>
 800b82a:	4620      	mov	r0, r4
 800b82c:	f7fe fe80 	bl	800a530 <d_template_args>
 800b830:	464a      	mov	r2, r9
 800b832:	4603      	mov	r3, r0
 800b834:	2104      	movs	r1, #4
 800b836:	4620      	mov	r0, r4
 800b838:	f7fa ff7a 	bl	8006730 <d_make_comp>
 800b83c:	4681      	mov	r9, r0
 800b83e:	e66f      	b.n	800b520 <d_exprlist+0x304>
 800b840:	4620      	mov	r0, r4
 800b842:	f7fb f917 	bl	8006a74 <d_template_param>
 800b846:	4682      	mov	sl, r0
 800b848:	e614      	b.n	800b474 <d_exprlist+0x258>
 800b84a:	464a      	mov	r2, r9
 800b84c:	2300      	movs	r3, #0
 800b84e:	2134      	movs	r1, #52	; 0x34
 800b850:	4620      	mov	r0, r4
 800b852:	f7fa ff6d 	bl	8006730 <d_make_comp>
 800b856:	4681      	mov	r9, r0
 800b858:	e662      	b.n	800b520 <d_exprlist+0x304>
 800b85a:	f04f 0b00 	mov.w	fp, #0
 800b85e:	49d1      	ldr	r1, [pc, #836]	; (800bba4 <d_exprlist+0x988>)
 800b860:	4658      	mov	r0, fp
 800b862:	f003 f8bd 	bl	800e9e0 <strcmp>
 800b866:	2800      	cmp	r0, #0
 800b868:	f000 8621 	beq.w	800c4ae <d_exprlist+0x1292>
 800b86c:	f89b 2000 	ldrb.w	r2, [fp]
 800b870:	2a6e      	cmp	r2, #110	; 0x6e
 800b872:	f47f af5f 	bne.w	800b734 <d_exprlist+0x518>
 800b876:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800b87a:	2b77      	cmp	r3, #119	; 0x77
 800b87c:	d002      	beq.n	800b884 <d_exprlist+0x668>
 800b87e:	2b61      	cmp	r3, #97	; 0x61
 800b880:	f47f af58 	bne.w	800b734 <d_exprlist+0x518>
 800b884:	215f      	movs	r1, #95	; 0x5f
 800b886:	4620      	mov	r0, r4
 800b888:	f7ff fcc8 	bl	800b21c <d_exprlist>
 800b88c:	9000      	str	r0, [sp, #0]
 800b88e:	4620      	mov	r0, r4
 800b890:	f001 fb34 	bl	800cefc <d_type>
 800b894:	68e3      	ldr	r3, [r4, #12]
 800b896:	4683      	mov	fp, r0
 800b898:	781a      	ldrb	r2, [r3, #0]
 800b89a:	2a45      	cmp	r2, #69	; 0x45
 800b89c:	f000 8744 	beq.w	800c728 <d_exprlist+0x150c>
 800b8a0:	2a70      	cmp	r2, #112	; 0x70
 800b8a2:	f000 8798 	beq.w	800c7d6 <d_exprlist+0x15ba>
 800b8a6:	2a69      	cmp	r2, #105	; 0x69
 800b8a8:	f47f af44 	bne.w	800b734 <d_exprlist+0x518>
 800b8ac:	785b      	ldrb	r3, [r3, #1]
 800b8ae:	2b6c      	cmp	r3, #108	; 0x6c
 800b8b0:	f47f af40 	bne.w	800b734 <d_exprlist+0x518>
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f001 f94f 	bl	800cb58 <d_expression_1>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	465a      	mov	r2, fp
 800b8be:	213a      	movs	r1, #58	; 0x3a
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	f7fa ff35 	bl	8006730 <d_make_comp>
 800b8c6:	9a00      	ldr	r2, [sp, #0]
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2139      	movs	r1, #57	; 0x39
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	f7fa ff2f 	bl	8006730 <d_make_comp>
 800b8d2:	464a      	mov	r2, r9
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2138      	movs	r1, #56	; 0x38
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f7fa ff29 	bl	8006730 <d_make_comp>
 800b8de:	4681      	mov	r9, r0
 800b8e0:	e61e      	b.n	800b520 <d_exprlist+0x304>
 800b8e2:	f04f 0b00 	mov.w	fp, #0
 800b8e6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800b8ea:	6812      	ldr	r2, [r2, #0]
 800b8ec:	7851      	ldrb	r1, [r2, #1]
 800b8ee:	2963      	cmp	r1, #99	; 0x63
 800b8f0:	f000 85ce 	beq.w	800c490 <d_exprlist+0x1274>
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f001 f92f 	bl	800cb58 <d_expression_1>
 800b8fa:	9000      	str	r0, [sp, #0]
 800b8fc:	49aa      	ldr	r1, [pc, #680]	; (800bba8 <d_exprlist+0x98c>)
 800b8fe:	4658      	mov	r0, fp
 800b900:	f003 f86e 	bl	800e9e0 <strcmp>
 800b904:	2800      	cmp	r0, #0
 800b906:	f000 8631 	beq.w	800c56c <d_exprlist+0x1350>
 800b90a:	49a8      	ldr	r1, [pc, #672]	; (800bbac <d_exprlist+0x990>)
 800b90c:	4658      	mov	r0, fp
 800b90e:	f003 f867 	bl	800e9e0 <strcmp>
 800b912:	b130      	cbz	r0, 800b922 <d_exprlist+0x706>
 800b914:	4658      	mov	r0, fp
 800b916:	49a6      	ldr	r1, [pc, #664]	; (800bbb0 <d_exprlist+0x994>)
 800b918:	f003 f862 	bl	800e9e0 <strcmp>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	f040 86dc 	bne.w	800c6da <d_exprlist+0x14be>
 800b922:	4620      	mov	r0, r4
 800b924:	f001 ff66 	bl	800d7f4 <d_unqualified_name>
 800b928:	68e3      	ldr	r3, [r4, #12]
 800b92a:	4683      	mov	fp, r0
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	2b49      	cmp	r3, #73	; 0x49
 800b930:	f000 86d9 	beq.w	800c6e6 <d_exprlist+0x14ca>
 800b934:	465b      	mov	r3, fp
 800b936:	9a00      	ldr	r2, [sp, #0]
 800b938:	2137      	movs	r1, #55	; 0x37
 800b93a:	4620      	mov	r0, r4
 800b93c:	f7fa fef8 	bl	8006730 <d_make_comp>
 800b940:	464a      	mov	r2, r9
 800b942:	4603      	mov	r3, r0
 800b944:	2136      	movs	r1, #54	; 0x36
 800b946:	4620      	mov	r0, r4
 800b948:	f7fa fef2 	bl	8006730 <d_make_comp>
 800b94c:	4681      	mov	r9, r0
 800b94e:	e5e7      	b.n	800b520 <d_exprlist+0x304>
 800b950:	4652      	mov	r2, sl
 800b952:	2300      	movs	r3, #0
 800b954:	2134      	movs	r1, #52	; 0x34
 800b956:	4620      	mov	r0, r4
 800b958:	f7fa feea 	bl	8006730 <d_make_comp>
 800b95c:	4682      	mov	sl, r0
 800b95e:	e589      	b.n	800b474 <d_exprlist+0x258>
 800b960:	f04f 0b00 	mov.w	fp, #0
 800b964:	498f      	ldr	r1, [pc, #572]	; (800bba4 <d_exprlist+0x988>)
 800b966:	4658      	mov	r0, fp
 800b968:	f003 f83a 	bl	800e9e0 <strcmp>
 800b96c:	2800      	cmp	r0, #0
 800b96e:	f000 86c6 	beq.w	800c6fe <d_exprlist+0x14e2>
 800b972:	f89b 2000 	ldrb.w	r2, [fp]
 800b976:	2a6e      	cmp	r2, #110	; 0x6e
 800b978:	f040 821f 	bne.w	800bdba <d_exprlist+0xb9e>
 800b97c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800b980:	2b77      	cmp	r3, #119	; 0x77
 800b982:	d002      	beq.n	800b98a <d_exprlist+0x76e>
 800b984:	2b61      	cmp	r3, #97	; 0x61
 800b986:	f040 8218 	bne.w	800bdba <d_exprlist+0xb9e>
 800b98a:	215f      	movs	r1, #95	; 0x5f
 800b98c:	4620      	mov	r0, r4
 800b98e:	f7ff fc45 	bl	800b21c <d_exprlist>
 800b992:	9000      	str	r0, [sp, #0]
 800b994:	4620      	mov	r0, r4
 800b996:	f001 fab1 	bl	800cefc <d_type>
 800b99a:	68e3      	ldr	r3, [r4, #12]
 800b99c:	4683      	mov	fp, r0
 800b99e:	781a      	ldrb	r2, [r3, #0]
 800b9a0:	2a45      	cmp	r2, #69	; 0x45
 800b9a2:	f000 86d2 	beq.w	800c74a <d_exprlist+0x152e>
 800b9a6:	2a70      	cmp	r2, #112	; 0x70
 800b9a8:	f000 86c3 	beq.w	800c732 <d_exprlist+0x1516>
 800b9ac:	2a69      	cmp	r2, #105	; 0x69
 800b9ae:	f040 8204 	bne.w	800bdba <d_exprlist+0xb9e>
 800b9b2:	785b      	ldrb	r3, [r3, #1]
 800b9b4:	2b6c      	cmp	r3, #108	; 0x6c
 800b9b6:	f040 8200 	bne.w	800bdba <d_exprlist+0xb9e>
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f001 f8cc 	bl	800cb58 <d_expression_1>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	465a      	mov	r2, fp
 800b9c4:	213a      	movs	r1, #58	; 0x3a
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f7fa feb2 	bl	8006730 <d_make_comp>
 800b9cc:	9a00      	ldr	r2, [sp, #0]
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2139      	movs	r1, #57	; 0x39
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	f7fa feac 	bl	8006730 <d_make_comp>
 800b9d8:	4652      	mov	r2, sl
 800b9da:	4603      	mov	r3, r0
 800b9dc:	2138      	movs	r1, #56	; 0x38
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f7fa fea6 	bl	8006730 <d_make_comp>
 800b9e4:	4682      	mov	sl, r0
 800b9e6:	e545      	b.n	800b474 <d_exprlist+0x258>
 800b9e8:	f04f 0b00 	mov.w	fp, #0
 800b9ec:	f8da 2004 	ldr.w	r2, [sl, #4]
 800b9f0:	6812      	ldr	r2, [r2, #0]
 800b9f2:	7851      	ldrb	r1, [r2, #1]
 800b9f4:	2963      	cmp	r1, #99	; 0x63
 800b9f6:	f000 8634 	beq.w	800c662 <d_exprlist+0x1446>
 800b9fa:	4620      	mov	r0, r4
 800b9fc:	f001 f8ac 	bl	800cb58 <d_expression_1>
 800ba00:	9000      	str	r0, [sp, #0]
 800ba02:	4969      	ldr	r1, [pc, #420]	; (800bba8 <d_exprlist+0x98c>)
 800ba04:	4658      	mov	r0, fp
 800ba06:	f002 ffeb 	bl	800e9e0 <strcmp>
 800ba0a:	2800      	cmp	r0, #0
 800ba0c:	f000 8643 	beq.w	800c696 <d_exprlist+0x147a>
 800ba10:	4966      	ldr	r1, [pc, #408]	; (800bbac <d_exprlist+0x990>)
 800ba12:	4658      	mov	r0, fp
 800ba14:	f002 ffe4 	bl	800e9e0 <strcmp>
 800ba18:	b130      	cbz	r0, 800ba28 <d_exprlist+0x80c>
 800ba1a:	4658      	mov	r0, fp
 800ba1c:	4964      	ldr	r1, [pc, #400]	; (800bbb0 <d_exprlist+0x994>)
 800ba1e:	f002 ffdf 	bl	800e9e0 <strcmp>
 800ba22:	2800      	cmp	r0, #0
 800ba24:	f040 8696 	bne.w	800c754 <d_exprlist+0x1538>
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f001 fee3 	bl	800d7f4 <d_unqualified_name>
 800ba2e:	68e3      	ldr	r3, [r4, #12]
 800ba30:	4683      	mov	fp, r0
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	2b49      	cmp	r3, #73	; 0x49
 800ba36:	f000 86da 	beq.w	800c7ee <d_exprlist+0x15d2>
 800ba3a:	465b      	mov	r3, fp
 800ba3c:	9a00      	ldr	r2, [sp, #0]
 800ba3e:	2137      	movs	r1, #55	; 0x37
 800ba40:	4620      	mov	r0, r4
 800ba42:	f7fa fe75 	bl	8006730 <d_make_comp>
 800ba46:	4652      	mov	r2, sl
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2136      	movs	r1, #54	; 0x36
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	f7fa fe6f 	bl	8006730 <d_make_comp>
 800ba52:	4682      	mov	sl, r0
 800ba54:	e50e      	b.n	800b474 <d_exprlist+0x258>
 800ba56:	464a      	mov	r2, r9
 800ba58:	2300      	movs	r3, #0
 800ba5a:	2134      	movs	r1, #52	; 0x34
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	f7fa fe67 	bl	8006730 <d_make_comp>
 800ba62:	4681      	mov	r9, r0
 800ba64:	68e2      	ldr	r2, [r4, #12]
 800ba66:	7813      	ldrb	r3, [r2, #0]
 800ba68:	e5fd      	b.n	800b666 <d_exprlist+0x44a>
 800ba6a:	f04f 0b00 	mov.w	fp, #0
 800ba6e:	494d      	ldr	r1, [pc, #308]	; (800bba4 <d_exprlist+0x988>)
 800ba70:	4658      	mov	r0, fp
 800ba72:	f002 ffb5 	bl	800e9e0 <strcmp>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	f000 86e7 	beq.w	800c84a <d_exprlist+0x162e>
 800ba7c:	f89b 2000 	ldrb.w	r2, [fp]
 800ba80:	2a6e      	cmp	r2, #110	; 0x6e
 800ba82:	f040 832d 	bne.w	800c0e0 <d_exprlist+0xec4>
 800ba86:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800ba8a:	2b77      	cmp	r3, #119	; 0x77
 800ba8c:	d002      	beq.n	800ba94 <d_exprlist+0x878>
 800ba8e:	2b61      	cmp	r3, #97	; 0x61
 800ba90:	f040 8326 	bne.w	800c0e0 <d_exprlist+0xec4>
 800ba94:	215f      	movs	r1, #95	; 0x5f
 800ba96:	4620      	mov	r0, r4
 800ba98:	f7ff fbc0 	bl	800b21c <d_exprlist>
 800ba9c:	9000      	str	r0, [sp, #0]
 800ba9e:	4620      	mov	r0, r4
 800baa0:	f001 fa2c 	bl	800cefc <d_type>
 800baa4:	68e2      	ldr	r2, [r4, #12]
 800baa6:	4683      	mov	fp, r0
 800baa8:	7813      	ldrb	r3, [r2, #0]
 800baaa:	2b45      	cmp	r3, #69	; 0x45
 800baac:	f000 86da 	beq.w	800c864 <d_exprlist+0x1648>
 800bab0:	2b70      	cmp	r3, #112	; 0x70
 800bab2:	f000 87c2 	beq.w	800ca3a <d_exprlist+0x181e>
 800bab6:	2b69      	cmp	r3, #105	; 0x69
 800bab8:	f041 804a 	bne.w	800cb50 <d_exprlist+0x1934>
 800babc:	7853      	ldrb	r3, [r2, #1]
 800babe:	2b6c      	cmp	r3, #108	; 0x6c
 800bac0:	f041 8043 	bne.w	800cb4a <d_exprlist+0x192e>
 800bac4:	4620      	mov	r0, r4
 800bac6:	f001 f847 	bl	800cb58 <d_expression_1>
 800baca:	4603      	mov	r3, r0
 800bacc:	465a      	mov	r2, fp
 800bace:	213a      	movs	r1, #58	; 0x3a
 800bad0:	4620      	mov	r0, r4
 800bad2:	f7fa fe2d 	bl	8006730 <d_make_comp>
 800bad6:	9a00      	ldr	r2, [sp, #0]
 800bad8:	4603      	mov	r3, r0
 800bada:	2139      	movs	r1, #57	; 0x39
 800badc:	4620      	mov	r0, r4
 800bade:	f7fa fe27 	bl	8006730 <d_make_comp>
 800bae2:	464a      	mov	r2, r9
 800bae4:	4603      	mov	r3, r0
 800bae6:	2138      	movs	r1, #56	; 0x38
 800bae8:	e7b8      	b.n	800ba5c <d_exprlist+0x840>
 800baea:	f04f 0b00 	mov.w	fp, #0
 800baee:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800baf2:	6812      	ldr	r2, [r2, #0]
 800baf4:	7851      	ldrb	r1, [r2, #1]
 800baf6:	2963      	cmp	r1, #99	; 0x63
 800baf8:	f000 865e 	beq.w	800c7b8 <d_exprlist+0x159c>
 800bafc:	4620      	mov	r0, r4
 800bafe:	f001 f82b 	bl	800cb58 <d_expression_1>
 800bb02:	9000      	str	r0, [sp, #0]
 800bb04:	4928      	ldr	r1, [pc, #160]	; (800bba8 <d_exprlist+0x98c>)
 800bb06:	4658      	mov	r0, fp
 800bb08:	f002 ff6a 	bl	800e9e0 <strcmp>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	f000 864c 	beq.w	800c7aa <d_exprlist+0x158e>
 800bb12:	4926      	ldr	r1, [pc, #152]	; (800bbac <d_exprlist+0x990>)
 800bb14:	4658      	mov	r0, fp
 800bb16:	f002 ff63 	bl	800e9e0 <strcmp>
 800bb1a:	b130      	cbz	r0, 800bb2a <d_exprlist+0x90e>
 800bb1c:	4658      	mov	r0, fp
 800bb1e:	4924      	ldr	r1, [pc, #144]	; (800bbb0 <d_exprlist+0x994>)
 800bb20:	f002 ff5e 	bl	800e9e0 <strcmp>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	f040 861b 	bne.w	800c760 <d_exprlist+0x1544>
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f001 fe62 	bl	800d7f4 <d_unqualified_name>
 800bb30:	68e3      	ldr	r3, [r4, #12]
 800bb32:	4683      	mov	fp, r0
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	2b49      	cmp	r3, #73	; 0x49
 800bb38:	d109      	bne.n	800bb4e <d_exprlist+0x932>
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	f7fe fcf8 	bl	800a530 <d_template_args>
 800bb40:	465a      	mov	r2, fp
 800bb42:	4603      	mov	r3, r0
 800bb44:	2104      	movs	r1, #4
 800bb46:	4620      	mov	r0, r4
 800bb48:	f7fa fdf2 	bl	8006730 <d_make_comp>
 800bb4c:	4683      	mov	fp, r0
 800bb4e:	465b      	mov	r3, fp
 800bb50:	9a00      	ldr	r2, [sp, #0]
 800bb52:	2137      	movs	r1, #55	; 0x37
 800bb54:	4620      	mov	r0, r4
 800bb56:	f7fa fdeb 	bl	8006730 <d_make_comp>
 800bb5a:	464a      	mov	r2, r9
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2136      	movs	r1, #54	; 0x36
 800bb60:	e77c      	b.n	800ba5c <d_exprlist+0x840>
 800bb62:	78d3      	ldrb	r3, [r2, #3]
 800bb64:	2b72      	cmp	r3, #114	; 0x72
 800bb66:	f000 8456 	beq.w	800c416 <d_exprlist+0x11fa>
 800bb6a:	2b70      	cmp	r3, #112	; 0x70
 800bb6c:	f000 84ac 	beq.w	800c4c8 <d_exprlist+0x12ac>
 800bb70:	4620      	mov	r0, r4
 800bb72:	f001 fd7f 	bl	800d674 <d_operator_name>
 800bb76:	4680      	mov	r8, r0
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	f000 8117 	beq.w	800bdac <d_exprlist+0xb90>
 800bb7e:	7803      	ldrb	r3, [r0, #0]
 800bb80:	2b31      	cmp	r3, #49	; 0x31
 800bb82:	f000 828b 	beq.w	800c09c <d_exprlist+0xe80>
 800bb86:	2b32      	cmp	r3, #50	; 0x32
 800bb88:	f040 8232 	bne.w	800bff0 <d_exprlist+0xdd4>
 800bb8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb90:	2b03      	cmp	r3, #3
 800bb92:	f200 810b 	bhi.w	800bdac <d_exprlist+0xb90>
 800bb96:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bb9a:	000d      	.short	0x000d
 800bb9c:	00590233 	.word	0x00590233
 800bba0:	0015      	.short	0x0015
 800bba2:	bf00      	nop
 800bba4:	08012f30 	.word	0x08012f30
 800bba8:	08012f28 	.word	0x08012f28
 800bbac:	08013044 	.word	0x08013044
 800bbb0:	08013048 	.word	0x08013048
 800bbb4:	4642      	mov	r2, r8
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	2134      	movs	r1, #52	; 0x34
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f7fa fdb8 	bl	8006730 <d_make_comp>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	e4fc      	b.n	800b5be <d_exprlist+0x3a2>
 800bbc4:	f04f 0900 	mov.w	r9, #0
 800bbc8:	49c8      	ldr	r1, [pc, #800]	; (800beec <d_exprlist+0xcd0>)
 800bbca:	4648      	mov	r0, r9
 800bbcc:	f002 ff08 	bl	800e9e0 <strcmp>
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	f000 8575 	beq.w	800c6c0 <d_exprlist+0x14a4>
 800bbd6:	f899 3000 	ldrb.w	r3, [r9]
 800bbda:	2b6e      	cmp	r3, #110	; 0x6e
 800bbdc:	f040 80e6 	bne.w	800bdac <d_exprlist+0xb90>
 800bbe0:	f899 3001 	ldrb.w	r3, [r9, #1]
 800bbe4:	2b77      	cmp	r3, #119	; 0x77
 800bbe6:	d002      	beq.n	800bbee <d_exprlist+0x9d2>
 800bbe8:	2b61      	cmp	r3, #97	; 0x61
 800bbea:	f040 80df 	bne.w	800bdac <d_exprlist+0xb90>
 800bbee:	215f      	movs	r1, #95	; 0x5f
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	f7ff fb13 	bl	800b21c <d_exprlist>
 800bbf6:	4681      	mov	r9, r0
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f001 f97f 	bl	800cefc <d_type>
 800bbfe:	68e3      	ldr	r3, [r4, #12]
 800bc00:	4682      	mov	sl, r0
 800bc02:	781a      	ldrb	r2, [r3, #0]
 800bc04:	2a45      	cmp	r2, #69	; 0x45
 800bc06:	f000 85cb 	beq.w	800c7a0 <d_exprlist+0x1584>
 800bc0a:	2a70      	cmp	r2, #112	; 0x70
 800bc0c:	f000 85bc 	beq.w	800c788 <d_exprlist+0x156c>
 800bc10:	2a69      	cmp	r2, #105	; 0x69
 800bc12:	f040 80cb 	bne.w	800bdac <d_exprlist+0xb90>
 800bc16:	785b      	ldrb	r3, [r3, #1]
 800bc18:	2b6c      	cmp	r3, #108	; 0x6c
 800bc1a:	f040 80c7 	bne.w	800bdac <d_exprlist+0xb90>
 800bc1e:	4620      	mov	r0, r4
 800bc20:	f000 ff9a 	bl	800cb58 <d_expression_1>
 800bc24:	4603      	mov	r3, r0
 800bc26:	4652      	mov	r2, sl
 800bc28:	213a      	movs	r1, #58	; 0x3a
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	f7fa fd80 	bl	8006730 <d_make_comp>
 800bc30:	464a      	mov	r2, r9
 800bc32:	4603      	mov	r3, r0
 800bc34:	2139      	movs	r1, #57	; 0x39
 800bc36:	4620      	mov	r0, r4
 800bc38:	f7fa fd7a 	bl	8006730 <d_make_comp>
 800bc3c:	4642      	mov	r2, r8
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2138      	movs	r1, #56	; 0x38
 800bc42:	4620      	mov	r0, r4
 800bc44:	f7fa fd74 	bl	8006730 <d_make_comp>
 800bc48:	4602      	mov	r2, r0
 800bc4a:	e4b8      	b.n	800b5be <d_exprlist+0x3a2>
 800bc4c:	f04f 0900 	mov.w	r9, #0
 800bc50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	785a      	ldrb	r2, [r3, #1]
 800bc58:	2a63      	cmp	r2, #99	; 0x63
 800bc5a:	f000 84dd 	beq.w	800c618 <d_exprlist+0x13fc>
 800bc5e:	4620      	mov	r0, r4
 800bc60:	f000 ff7a 	bl	800cb58 <d_expression_1>
 800bc64:	4682      	mov	sl, r0
 800bc66:	49a2      	ldr	r1, [pc, #648]	; (800bef0 <d_exprlist+0xcd4>)
 800bc68:	4648      	mov	r0, r9
 800bc6a:	f002 feb9 	bl	800e9e0 <strcmp>
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	f000 84c9 	beq.w	800c606 <d_exprlist+0x13ea>
 800bc74:	499f      	ldr	r1, [pc, #636]	; (800bef4 <d_exprlist+0xcd8>)
 800bc76:	4648      	mov	r0, r9
 800bc78:	f002 feb2 	bl	800e9e0 <strcmp>
 800bc7c:	b130      	cbz	r0, 800bc8c <d_exprlist+0xa70>
 800bc7e:	4648      	mov	r0, r9
 800bc80:	499d      	ldr	r1, [pc, #628]	; (800bef8 <d_exprlist+0xcdc>)
 800bc82:	f002 fead 	bl	800e9e0 <strcmp>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	f040 8578 	bne.w	800c77c <d_exprlist+0x1560>
 800bc8c:	4620      	mov	r0, r4
 800bc8e:	f001 fdb1 	bl	800d7f4 <d_unqualified_name>
 800bc92:	68e3      	ldr	r3, [r4, #12]
 800bc94:	4681      	mov	r9, r0
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	2b49      	cmp	r3, #73	; 0x49
 800bc9a:	f000 85ca 	beq.w	800c832 <d_exprlist+0x1616>
 800bc9e:	464b      	mov	r3, r9
 800bca0:	4652      	mov	r2, sl
 800bca2:	2137      	movs	r1, #55	; 0x37
 800bca4:	4620      	mov	r0, r4
 800bca6:	f7fa fd43 	bl	8006730 <d_make_comp>
 800bcaa:	4642      	mov	r2, r8
 800bcac:	4603      	mov	r3, r0
 800bcae:	2136      	movs	r1, #54	; 0x36
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	f7fa fd3d 	bl	8006730 <d_make_comp>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	e481      	b.n	800b5be <d_exprlist+0x3a2>
 800bcba:	784b      	ldrb	r3, [r1, #1]
 800bcbc:	2b72      	cmp	r3, #114	; 0x72
 800bcbe:	f000 83cf 	beq.w	800c460 <d_exprlist+0x1244>
 800bcc2:	2b70      	cmp	r3, #112	; 0x70
 800bcc4:	f47f ad93 	bne.w	800b7ee <d_exprlist+0x5d2>
 800bcc8:	3102      	adds	r1, #2
 800bcca:	60e1      	str	r1, [r4, #12]
 800bccc:	4620      	mov	r0, r4
 800bcce:	f000 ff43 	bl	800cb58 <d_expression_1>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	4602      	mov	r2, r0
 800bcd6:	2149      	movs	r1, #73	; 0x49
 800bcd8:	4620      	mov	r0, r4
 800bcda:	f7fa fd29 	bl	8006730 <d_make_comp>
 800bcde:	4682      	mov	sl, r0
 800bce0:	f7ff bbc8 	b.w	800b474 <d_exprlist+0x258>
 800bce4:	78d3      	ldrb	r3, [r2, #3]
 800bce6:	2b70      	cmp	r3, #112	; 0x70
 800bce8:	f47f af42 	bne.w	800bb70 <d_exprlist+0x954>
 800bcec:	1d13      	adds	r3, r2, #4
 800bcee:	60e3      	str	r3, [r4, #12]
 800bcf0:	7913      	ldrb	r3, [r2, #4]
 800bcf2:	2b54      	cmp	r3, #84	; 0x54
 800bcf4:	d155      	bne.n	800bda2 <d_exprlist+0xb86>
 800bcf6:	3205      	adds	r2, #5
 800bcf8:	60e2      	str	r2, [r4, #12]
 800bcfa:	2000      	movs	r0, #0
 800bcfc:	6963      	ldr	r3, [r4, #20]
 800bcfe:	69a2      	ldr	r2, [r4, #24]
 800bd00:	4293      	cmp	r3, r2
 800bd02:	da53      	bge.n	800bdac <d_exprlist+0xb90>
 800bd04:	6922      	ldr	r2, [r4, #16]
 800bd06:	1c59      	adds	r1, r3, #1
 800bd08:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bd0c:	6161      	str	r1, [r4, #20]
 800bd0e:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 800bd12:	f000 8616 	beq.w	800c942 <d_exprlist+0x1726>
 800bd16:	f04f 0e06 	mov.w	lr, #6
 800bd1a:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 800bd1e:	460a      	mov	r2, r1
 800bd20:	6048      	str	r0, [r1, #4]
 800bd22:	e44c      	b.n	800b5be <d_exprlist+0x3a2>
 800bd24:	4620      	mov	r0, r4
 800bd26:	f7fe fc03 	bl	800a530 <d_template_args>
 800bd2a:	464a      	mov	r2, r9
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	2104      	movs	r1, #4
 800bd30:	4620      	mov	r0, r4
 800bd32:	f7fa fcfd 	bl	8006730 <d_make_comp>
 800bd36:	4681      	mov	r9, r0
 800bd38:	f7ff bbb8 	b.w	800b4ac <d_exprlist+0x290>
 800bd3c:	784b      	ldrb	r3, [r1, #1]
 800bd3e:	2b70      	cmp	r3, #112	; 0x70
 800bd40:	f47f ad55 	bne.w	800b7ee <d_exprlist+0x5d2>
 800bd44:	1c8b      	adds	r3, r1, #2
 800bd46:	60e3      	str	r3, [r4, #12]
 800bd48:	788b      	ldrb	r3, [r1, #2]
 800bd4a:	2b54      	cmp	r3, #84	; 0x54
 800bd4c:	d130      	bne.n	800bdb0 <d_exprlist+0xb94>
 800bd4e:	3103      	adds	r1, #3
 800bd50:	60e1      	str	r1, [r4, #12]
 800bd52:	2000      	movs	r0, #0
 800bd54:	6963      	ldr	r3, [r4, #20]
 800bd56:	69a2      	ldr	r2, [r4, #24]
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	da2e      	bge.n	800bdba <d_exprlist+0xb9e>
 800bd5c:	6922      	ldr	r2, [r4, #16]
 800bd5e:	1c59      	adds	r1, r3, #1
 800bd60:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bd64:	eb12 0a83 	adds.w	sl, r2, r3, lsl #2
 800bd68:	6161      	str	r1, [r4, #20]
 800bd6a:	f43f ab83 	beq.w	800b474 <d_exprlist+0x258>
 800bd6e:	2106      	movs	r1, #6
 800bd70:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800bd74:	f8ca 0004 	str.w	r0, [sl, #4]
 800bd78:	f7ff bb7c 	b.w	800b474 <d_exprlist+0x258>
 800bd7c:	785a      	ldrb	r2, [r3, #1]
 800bd7e:	2a69      	cmp	r2, #105	; 0x69
 800bd80:	f47f aacc 	bne.w	800b31c <d_exprlist+0x100>
 800bd84:	3302      	adds	r3, #2
 800bd86:	60e3      	str	r3, [r4, #12]
 800bd88:	2145      	movs	r1, #69	; 0x45
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	f7ff fa46 	bl	800b21c <d_exprlist>
 800bd90:	4683      	mov	fp, r0
 800bd92:	f7ff bb33 	b.w	800b3fc <d_exprlist+0x1e0>
 800bd96:	4620      	mov	r0, r4
 800bd98:	f002 fba8 	bl	800e4ec <d_expr_primary>
 800bd9c:	4681      	mov	r9, r0
 800bd9e:	f7ff bbbf 	b.w	800b520 <d_exprlist+0x304>
 800bda2:	4620      	mov	r0, r4
 800bda4:	f7fa fe4e 	bl	8006a44 <d_compact_number>
 800bda8:	3001      	adds	r0, #1
 800bdaa:	d1a7      	bne.n	800bcfc <d_exprlist+0xae0>
 800bdac:	2200      	movs	r2, #0
 800bdae:	e406      	b.n	800b5be <d_exprlist+0x3a2>
 800bdb0:	4620      	mov	r0, r4
 800bdb2:	f7fa fe47 	bl	8006a44 <d_compact_number>
 800bdb6:	3001      	adds	r0, #1
 800bdb8:	d1cc      	bne.n	800bd54 <d_exprlist+0xb38>
 800bdba:	f04f 0a00 	mov.w	sl, #0
 800bdbe:	f7ff bb59 	b.w	800b474 <d_exprlist+0x258>
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	f7fa fe56 	bl	8006a74 <d_template_param>
 800bdc8:	4681      	mov	r9, r0
 800bdca:	f7ff bba9 	b.w	800b520 <d_exprlist+0x304>
 800bdce:	6843      	ldr	r3, [r0, #4]
 800bdd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bdd2:	689a      	ldr	r2, [r3, #8]
 800bdd4:	f8d3 b000 	ldr.w	fp, [r3]
 800bdd8:	3a02      	subs	r2, #2
 800bdda:	440a      	add	r2, r1
 800bddc:	6322      	str	r2, [r4, #48]	; 0x30
 800bdde:	4658      	mov	r0, fp
 800bde0:	4946      	ldr	r1, [pc, #280]	; (800befc <d_exprlist+0xce0>)
 800bde2:	9300      	str	r3, [sp, #0]
 800bde4:	f002 fdfc 	bl	800e9e0 <strcmp>
 800bde8:	9b00      	ldr	r3, [sp, #0]
 800bdea:	2800      	cmp	r0, #0
 800bdec:	f000 832b 	beq.w	800c446 <d_exprlist+0x122a>
 800bdf0:	68da      	ldr	r2, [r3, #12]
 800bdf2:	2a03      	cmp	r2, #3
 800bdf4:	f63f ac9e 	bhi.w	800b734 <d_exprlist+0x518>
 800bdf8:	a301      	add	r3, pc, #4	; (adr r3, 800be00 <d_exprlist+0xbe4>)
 800bdfa:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800bdfe:	bf00      	nop
 800be00:	0800b84b 	.word	0x0800b84b
 800be04:	0800c207 	.word	0x0800c207
 800be08:	0800b8e7 	.word	0x0800b8e7
 800be0c:	0800b85f 	.word	0x0800b85f
 800be10:	7853      	ldrb	r3, [r2, #1]
 800be12:	2b72      	cmp	r3, #114	; 0x72
 800be14:	f000 838a 	beq.w	800c52c <d_exprlist+0x1310>
 800be18:	2b70      	cmp	r3, #112	; 0x70
 800be1a:	f000 8443 	beq.w	800c6a4 <d_exprlist+0x1488>
 800be1e:	4620      	mov	r0, r4
 800be20:	f001 fc28 	bl	800d674 <d_operator_name>
 800be24:	4683      	mov	fp, r0
 800be26:	2800      	cmp	r0, #0
 800be28:	f43f aae8 	beq.w	800b3fc <d_exprlist+0x1e0>
 800be2c:	7803      	ldrb	r3, [r0, #0]
 800be2e:	2b31      	cmp	r3, #49	; 0x31
 800be30:	f000 8242 	beq.w	800c2b8 <d_exprlist+0x109c>
 800be34:	2b32      	cmp	r3, #50	; 0x32
 800be36:	f040 81c8 	bne.w	800c1ca <d_exprlist+0xfae>
 800be3a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800be3e:	2b03      	cmp	r3, #3
 800be40:	f200 8128 	bhi.w	800c094 <d_exprlist+0xe78>
 800be44:	e8df f013 	tbh	[pc, r3, lsl #1]
 800be48:	01c90004 	.word	0x01c90004
 800be4c:	000d005c 	.word	0x000d005c
 800be50:	465a      	mov	r2, fp
 800be52:	2300      	movs	r3, #0
 800be54:	2134      	movs	r1, #52	; 0x34
 800be56:	4620      	mov	r0, r4
 800be58:	f7fa fc6a 	bl	8006730 <d_make_comp>
 800be5c:	4683      	mov	fp, r0
 800be5e:	f7ff bacd 	b.w	800b3fc <d_exprlist+0x1e0>
 800be62:	2300      	movs	r3, #0
 800be64:	4618      	mov	r0, r3
 800be66:	4921      	ldr	r1, [pc, #132]	; (800beec <d_exprlist+0xcd0>)
 800be68:	9300      	str	r3, [sp, #0]
 800be6a:	f002 fdb9 	bl	800e9e0 <strcmp>
 800be6e:	9b00      	ldr	r3, [sp, #0]
 800be70:	2800      	cmp	r0, #0
 800be72:	f000 850d 	beq.w	800c890 <d_exprlist+0x1674>
 800be76:	781a      	ldrb	r2, [r3, #0]
 800be78:	2a6e      	cmp	r2, #110	; 0x6e
 800be7a:	f040 810b 	bne.w	800c094 <d_exprlist+0xe78>
 800be7e:	785b      	ldrb	r3, [r3, #1]
 800be80:	2b77      	cmp	r3, #119	; 0x77
 800be82:	d002      	beq.n	800be8a <d_exprlist+0xc6e>
 800be84:	2b61      	cmp	r3, #97	; 0x61
 800be86:	f040 8105 	bne.w	800c094 <d_exprlist+0xe78>
 800be8a:	215f      	movs	r1, #95	; 0x5f
 800be8c:	4620      	mov	r0, r4
 800be8e:	f7ff f9c5 	bl	800b21c <d_exprlist>
 800be92:	9000      	str	r0, [sp, #0]
 800be94:	4620      	mov	r0, r4
 800be96:	f001 f831 	bl	800cefc <d_type>
 800be9a:	68e3      	ldr	r3, [r4, #12]
 800be9c:	9001      	str	r0, [sp, #4]
 800be9e:	781a      	ldrb	r2, [r3, #0]
 800bea0:	2a45      	cmp	r2, #69	; 0x45
 800bea2:	f000 84e4 	beq.w	800c86e <d_exprlist+0x1652>
 800bea6:	2a70      	cmp	r2, #112	; 0x70
 800bea8:	f000 85ce 	beq.w	800ca48 <d_exprlist+0x182c>
 800beac:	2a69      	cmp	r2, #105	; 0x69
 800beae:	f040 80f1 	bne.w	800c094 <d_exprlist+0xe78>
 800beb2:	785b      	ldrb	r3, [r3, #1]
 800beb4:	2b6c      	cmp	r3, #108	; 0x6c
 800beb6:	f040 80ed 	bne.w	800c094 <d_exprlist+0xe78>
 800beba:	4620      	mov	r0, r4
 800bebc:	f000 fe4c 	bl	800cb58 <d_expression_1>
 800bec0:	4603      	mov	r3, r0
 800bec2:	9a01      	ldr	r2, [sp, #4]
 800bec4:	213a      	movs	r1, #58	; 0x3a
 800bec6:	4620      	mov	r0, r4
 800bec8:	f7fa fc32 	bl	8006730 <d_make_comp>
 800becc:	9a00      	ldr	r2, [sp, #0]
 800bece:	4603      	mov	r3, r0
 800bed0:	2139      	movs	r1, #57	; 0x39
 800bed2:	4620      	mov	r0, r4
 800bed4:	f7fa fc2c 	bl	8006730 <d_make_comp>
 800bed8:	465a      	mov	r2, fp
 800beda:	4603      	mov	r3, r0
 800bedc:	2138      	movs	r1, #56	; 0x38
 800bede:	4620      	mov	r0, r4
 800bee0:	f7fa fc26 	bl	8006730 <d_make_comp>
 800bee4:	4683      	mov	fp, r0
 800bee6:	f7ff ba89 	b.w	800b3fc <d_exprlist+0x1e0>
 800beea:	bf00      	nop
 800beec:	08012f30 	.word	0x08012f30
 800bef0:	08012f28 	.word	0x08012f28
 800bef4:	08013044 	.word	0x08013044
 800bef8:	08013048 	.word	0x08013048
 800befc:	08013238 	.word	0x08013238
 800bf00:	2300      	movs	r3, #0
 800bf02:	f8db 2004 	ldr.w	r2, [fp, #4]
 800bf06:	6812      	ldr	r2, [r2, #0]
 800bf08:	7851      	ldrb	r1, [r2, #1]
 800bf0a:	2963      	cmp	r1, #99	; 0x63
 800bf0c:	f000 84d4 	beq.w	800c8b8 <d_exprlist+0x169c>
 800bf10:	4620      	mov	r0, r4
 800bf12:	9301      	str	r3, [sp, #4]
 800bf14:	f000 fe20 	bl	800cb58 <d_expression_1>
 800bf18:	9b01      	ldr	r3, [sp, #4]
 800bf1a:	9000      	str	r0, [sp, #0]
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	49d1      	ldr	r1, [pc, #836]	; (800c264 <d_exprlist+0x1048>)
 800bf20:	9301      	str	r3, [sp, #4]
 800bf22:	f002 fd5d 	bl	800e9e0 <strcmp>
 800bf26:	9b01      	ldr	r3, [sp, #4]
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	f000 84be 	beq.w	800c8aa <d_exprlist+0x168e>
 800bf2e:	49ce      	ldr	r1, [pc, #824]	; (800c268 <d_exprlist+0x104c>)
 800bf30:	4618      	mov	r0, r3
 800bf32:	9301      	str	r3, [sp, #4]
 800bf34:	f002 fd54 	bl	800e9e0 <strcmp>
 800bf38:	b138      	cbz	r0, 800bf4a <d_exprlist+0xd2e>
 800bf3a:	9b01      	ldr	r3, [sp, #4]
 800bf3c:	49cb      	ldr	r1, [pc, #812]	; (800c26c <d_exprlist+0x1050>)
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f002 fd4e 	bl	800e9e0 <strcmp>
 800bf44:	2800      	cmp	r0, #0
 800bf46:	f040 84c8 	bne.w	800c8da <d_exprlist+0x16be>
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	f001 fc52 	bl	800d7f4 <d_unqualified_name>
 800bf50:	68e3      	ldr	r3, [r4, #12]
 800bf52:	4602      	mov	r2, r0
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	2b49      	cmp	r3, #73	; 0x49
 800bf58:	d10a      	bne.n	800bf70 <d_exprlist+0xd54>
 800bf5a:	9001      	str	r0, [sp, #4]
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	f7fe fae7 	bl	800a530 <d_template_args>
 800bf62:	9a01      	ldr	r2, [sp, #4]
 800bf64:	4603      	mov	r3, r0
 800bf66:	2104      	movs	r1, #4
 800bf68:	4620      	mov	r0, r4
 800bf6a:	f7fa fbe1 	bl	8006730 <d_make_comp>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	4613      	mov	r3, r2
 800bf72:	2137      	movs	r1, #55	; 0x37
 800bf74:	9a00      	ldr	r2, [sp, #0]
 800bf76:	4620      	mov	r0, r4
 800bf78:	f7fa fbda 	bl	8006730 <d_make_comp>
 800bf7c:	465a      	mov	r2, fp
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2136      	movs	r1, #54	; 0x36
 800bf82:	4620      	mov	r0, r4
 800bf84:	f7fa fbd4 	bl	8006730 <d_make_comp>
 800bf88:	4683      	mov	fp, r0
 800bf8a:	f7ff ba37 	b.w	800b3fc <d_exprlist+0x1e0>
 800bf8e:	7843      	ldrb	r3, [r0, #1]
 800bf90:	2b72      	cmp	r3, #114	; 0x72
 800bf92:	f000 82a7 	beq.w	800c4e4 <d_exprlist+0x12c8>
 800bf96:	2b70      	cmp	r3, #112	; 0x70
 800bf98:	f47f ac06 	bne.w	800b7a8 <d_exprlist+0x58c>
 800bf9c:	1c82      	adds	r2, r0, #2
 800bf9e:	60e2      	str	r2, [r4, #12]
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	f000 fdd9 	bl	800cb58 <d_expression_1>
 800bfa6:	465b      	mov	r3, fp
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	2149      	movs	r1, #73	; 0x49
 800bfac:	e556      	b.n	800ba5c <d_exprlist+0x840>
 800bfae:	7853      	ldrb	r3, [r2, #1]
 800bfb0:	2b70      	cmp	r3, #112	; 0x70
 800bfb2:	f47f af34 	bne.w	800be1e <d_exprlist+0xc02>
 800bfb6:	1c93      	adds	r3, r2, #2
 800bfb8:	60e3      	str	r3, [r4, #12]
 800bfba:	7893      	ldrb	r3, [r2, #2]
 800bfbc:	2b54      	cmp	r3, #84	; 0x54
 800bfbe:	f040 82cc 	bne.w	800c55a <d_exprlist+0x133e>
 800bfc2:	3203      	adds	r2, #3
 800bfc4:	60e2      	str	r2, [r4, #12]
 800bfc6:	2000      	movs	r0, #0
 800bfc8:	6963      	ldr	r3, [r4, #20]
 800bfca:	69a2      	ldr	r2, [r4, #24]
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	da61      	bge.n	800c094 <d_exprlist+0xe78>
 800bfd0:	6922      	ldr	r2, [r4, #16]
 800bfd2:	1c59      	adds	r1, r3, #1
 800bfd4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bfd8:	eb12 0b83 	adds.w	fp, r2, r3, lsl #2
 800bfdc:	6161      	str	r1, [r4, #20]
 800bfde:	f43f aa0d 	beq.w	800b3fc <d_exprlist+0x1e0>
 800bfe2:	2106      	movs	r1, #6
 800bfe4:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800bfe8:	f8cb 0004 	str.w	r0, [fp, #4]
 800bfec:	f7ff ba06 	b.w	800b3fc <d_exprlist+0x1e0>
 800bff0:	2b33      	cmp	r3, #51	; 0x33
 800bff2:	f47f aedb 	bne.w	800bdac <d_exprlist+0xb90>
 800bff6:	68e3      	ldr	r3, [r4, #12]
 800bff8:	781a      	ldrb	r2, [r3, #0]
 800bffa:	2a5f      	cmp	r2, #95	; 0x5f
 800bffc:	f000 83b6 	beq.w	800c76c <d_exprlist+0x1550>
 800c000:	f04f 0900 	mov.w	r9, #0
 800c004:	4620      	mov	r0, r4
 800c006:	f000 fda7 	bl	800cb58 <d_expression_1>
 800c00a:	4603      	mov	r3, r0
 800c00c:	f1b9 0f00 	cmp.w	r9, #0
 800c010:	d005      	beq.n	800c01e <d_exprlist+0xe02>
 800c012:	4602      	mov	r2, r0
 800c014:	2137      	movs	r1, #55	; 0x37
 800c016:	4620      	mov	r0, r4
 800c018:	f7fa fb8a 	bl	8006730 <d_make_comp>
 800c01c:	4603      	mov	r3, r0
 800c01e:	4642      	mov	r2, r8
 800c020:	2135      	movs	r1, #53	; 0x35
 800c022:	4620      	mov	r0, r4
 800c024:	f7fa fb84 	bl	8006730 <d_make_comp>
 800c028:	4602      	mov	r2, r0
 800c02a:	f7ff bac8 	b.w	800b5be <d_exprlist+0x3a2>
 800c02e:	2b33      	cmp	r3, #51	; 0x33
 800c030:	f47f aec3 	bne.w	800bdba <d_exprlist+0xb9e>
 800c034:	68e3      	ldr	r3, [r4, #12]
 800c036:	781a      	ldrb	r2, [r3, #0]
 800c038:	2a5f      	cmp	r2, #95	; 0x5f
 800c03a:	f000 83e4 	beq.w	800c806 <d_exprlist+0x15ea>
 800c03e:	f04f 0b00 	mov.w	fp, #0
 800c042:	4620      	mov	r0, r4
 800c044:	f000 fd88 	bl	800cb58 <d_expression_1>
 800c048:	4603      	mov	r3, r0
 800c04a:	f1bb 0f00 	cmp.w	fp, #0
 800c04e:	d005      	beq.n	800c05c <d_exprlist+0xe40>
 800c050:	4602      	mov	r2, r0
 800c052:	2137      	movs	r1, #55	; 0x37
 800c054:	4620      	mov	r0, r4
 800c056:	f7fa fb6b 	bl	8006730 <d_make_comp>
 800c05a:	4603      	mov	r3, r0
 800c05c:	4652      	mov	r2, sl
 800c05e:	2135      	movs	r1, #53	; 0x35
 800c060:	4620      	mov	r0, r4
 800c062:	f7fa fb65 	bl	8006730 <d_make_comp>
 800c066:	4682      	mov	sl, r0
 800c068:	f7ff ba04 	b.w	800b474 <d_exprlist+0x258>
 800c06c:	784b      	ldrb	r3, [r1, #1]
 800c06e:	2b6e      	cmp	r3, #110	; 0x6e
 800c070:	f47f abbd 	bne.w	800b7ee <d_exprlist+0x5d2>
 800c074:	3102      	adds	r1, #2
 800c076:	60e1      	str	r1, [r4, #12]
 800c078:	f7ff b9f0 	b.w	800b45c <d_exprlist+0x240>
 800c07c:	4620      	mov	r0, r4
 800c07e:	f002 fa35 	bl	800e4ec <d_expr_primary>
 800c082:	4682      	mov	sl, r0
 800c084:	f7ff b9f6 	b.w	800b474 <d_exprlist+0x258>
 800c088:	4620      	mov	r0, r4
 800c08a:	f7fa fcf3 	bl	8006a74 <d_template_param>
 800c08e:	4602      	mov	r2, r0
 800c090:	f7ff ba95 	b.w	800b5be <d_exprlist+0x3a2>
 800c094:	f04f 0b00 	mov.w	fp, #0
 800c098:	f7ff b9b0 	b.w	800b3fc <d_exprlist+0x1e0>
 800c09c:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800c0a0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800c0a2:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c0a6:	f8da 9000 	ldr.w	r9, [sl]
 800c0aa:	3b02      	subs	r3, #2
 800c0ac:	4413      	add	r3, r2
 800c0ae:	6323      	str	r3, [r4, #48]	; 0x30
 800c0b0:	4648      	mov	r0, r9
 800c0b2:	496f      	ldr	r1, [pc, #444]	; (800c270 <d_exprlist+0x1054>)
 800c0b4:	f002 fc94 	bl	800e9e0 <strcmp>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	f000 8281 	beq.w	800c5c0 <d_exprlist+0x13a4>
 800c0be:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c0c2:	2b03      	cmp	r3, #3
 800c0c4:	f63f ae72 	bhi.w	800bdac <d_exprlist+0xb90>
 800c0c8:	a201      	add	r2, pc, #4	; (adr r2, 800c0d0 <d_exprlist+0xeb4>)
 800c0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0ce:	bf00      	nop
 800c0d0:	0800bbb5 	.word	0x0800bbb5
 800c0d4:	0800c39d 	.word	0x0800c39d
 800c0d8:	0800bc51 	.word	0x0800bc51
 800c0dc:	0800bbc9 	.word	0x0800bbc9
 800c0e0:	68e2      	ldr	r2, [r4, #12]
 800c0e2:	f04f 0900 	mov.w	r9, #0
 800c0e6:	7813      	ldrb	r3, [r2, #0]
 800c0e8:	f7ff babd 	b.w	800b666 <d_exprlist+0x44a>
 800c0ec:	6843      	ldr	r3, [r0, #4]
 800c0ee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c0f0:	689a      	ldr	r2, [r3, #8]
 800c0f2:	f8d3 b000 	ldr.w	fp, [r3]
 800c0f6:	3a02      	subs	r2, #2
 800c0f8:	440a      	add	r2, r1
 800c0fa:	6322      	str	r2, [r4, #48]	; 0x30
 800c0fc:	4658      	mov	r0, fp
 800c0fe:	495c      	ldr	r1, [pc, #368]	; (800c270 <d_exprlist+0x1054>)
 800c100:	9300      	str	r3, [sp, #0]
 800c102:	f002 fc6d 	bl	800e9e0 <strcmp>
 800c106:	9b00      	ldr	r3, [sp, #0]
 800c108:	2800      	cmp	r0, #0
 800c10a:	f000 8272 	beq.w	800c5f2 <d_exprlist+0x13d6>
 800c10e:	68da      	ldr	r2, [r3, #12]
 800c110:	2a03      	cmp	r2, #3
 800c112:	f63f ae52 	bhi.w	800bdba <d_exprlist+0xb9e>
 800c116:	a301      	add	r3, pc, #4	; (adr r3, 800c11c <d_exprlist+0xf00>)
 800c118:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c11c:	0800b951 	.word	0x0800b951
 800c120:	0800c3e7 	.word	0x0800c3e7
 800c124:	0800b9ed 	.word	0x0800b9ed
 800c128:	0800b965 	.word	0x0800b965
 800c12c:	3301      	adds	r3, #1
 800c12e:	60e3      	str	r3, [r4, #12]
 800c130:	f04f 0b00 	mov.w	fp, #0
 800c134:	4620      	mov	r0, r4
 800c136:	f000 fd0f 	bl	800cb58 <d_expression_1>
 800c13a:	4603      	mov	r3, r0
 800c13c:	f1bb 0f00 	cmp.w	fp, #0
 800c140:	d005      	beq.n	800c14e <d_exprlist+0xf32>
 800c142:	4602      	mov	r2, r0
 800c144:	2137      	movs	r1, #55	; 0x37
 800c146:	4620      	mov	r0, r4
 800c148:	f7fa faf2 	bl	8006730 <d_make_comp>
 800c14c:	4603      	mov	r3, r0
 800c14e:	464a      	mov	r2, r9
 800c150:	2135      	movs	r1, #53	; 0x35
 800c152:	4620      	mov	r0, r4
 800c154:	f7fa faec 	bl	8006730 <d_make_comp>
 800c158:	4681      	mov	r9, r0
 800c15a:	f7ff b9e1 	b.w	800b520 <d_exprlist+0x304>
 800c15e:	3101      	adds	r1, #1
 800c160:	60e1      	str	r1, [r4, #12]
 800c162:	f7ff b9bf 	b.w	800b4e4 <d_exprlist+0x2c8>
 800c166:	2b33      	cmp	r3, #51	; 0x33
 800c168:	d1ba      	bne.n	800c0e0 <d_exprlist+0xec4>
 800c16a:	68e3      	ldr	r3, [r4, #12]
 800c16c:	781a      	ldrb	r2, [r3, #0]
 800c16e:	2a5f      	cmp	r2, #95	; 0x5f
 800c170:	f000 8286 	beq.w	800c680 <d_exprlist+0x1464>
 800c174:	f04f 0b00 	mov.w	fp, #0
 800c178:	4620      	mov	r0, r4
 800c17a:	f000 fced 	bl	800cb58 <d_expression_1>
 800c17e:	4603      	mov	r3, r0
 800c180:	f1bb 0f00 	cmp.w	fp, #0
 800c184:	f000 8283 	beq.w	800c68e <d_exprlist+0x1472>
 800c188:	4602      	mov	r2, r0
 800c18a:	2137      	movs	r1, #55	; 0x37
 800c18c:	4620      	mov	r0, r4
 800c18e:	f7fa facf 	bl	8006730 <d_make_comp>
 800c192:	464a      	mov	r2, r9
 800c194:	4603      	mov	r3, r0
 800c196:	2135      	movs	r1, #53	; 0x35
 800c198:	e460      	b.n	800ba5c <d_exprlist+0x840>
 800c19a:	3102      	adds	r1, #2
 800c19c:	60e1      	str	r1, [r4, #12]
 800c19e:	4620      	mov	r0, r4
 800c1a0:	f000 feac 	bl	800cefc <d_type>
 800c1a4:	4681      	mov	r9, r0
 800c1a6:	4620      	mov	r0, r4
 800c1a8:	f001 fb24 	bl	800d7f4 <d_unqualified_name>
 800c1ac:	68e3      	ldr	r3, [r4, #12]
 800c1ae:	4683      	mov	fp, r0
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	2b49      	cmp	r3, #73	; 0x49
 800c1b4:	f000 81e1 	beq.w	800c57a <d_exprlist+0x135e>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	464a      	mov	r2, r9
 800c1bc:	2101      	movs	r1, #1
 800c1be:	4620      	mov	r0, r4
 800c1c0:	f7fa fab6 	bl	8006730 <d_make_comp>
 800c1c4:	4681      	mov	r9, r0
 800c1c6:	f7ff b9ab 	b.w	800b520 <d_exprlist+0x304>
 800c1ca:	2b33      	cmp	r3, #51	; 0x33
 800c1cc:	f47f af62 	bne.w	800c094 <d_exprlist+0xe78>
 800c1d0:	68e3      	ldr	r3, [r4, #12]
 800c1d2:	781a      	ldrb	r2, [r3, #0]
 800c1d4:	2a5f      	cmp	r2, #95	; 0x5f
 800c1d6:	f000 83b7 	beq.w	800c948 <d_exprlist+0x172c>
 800c1da:	2200      	movs	r2, #0
 800c1dc:	4620      	mov	r0, r4
 800c1de:	9200      	str	r2, [sp, #0]
 800c1e0:	f000 fcba 	bl	800cb58 <d_expression_1>
 800c1e4:	9a00      	ldr	r2, [sp, #0]
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	b12a      	cbz	r2, 800c1f6 <d_exprlist+0xfda>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	2137      	movs	r1, #55	; 0x37
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	f7fa fa9e 	bl	8006730 <d_make_comp>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	465a      	mov	r2, fp
 800c1f8:	2135      	movs	r1, #53	; 0x35
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f7fa fa98 	bl	8006730 <d_make_comp>
 800c200:	4683      	mov	fp, r0
 800c202:	f7ff b8fb 	b.w	800b3fc <d_exprlist+0x1e0>
 800c206:	f1bb 0f00 	cmp.w	fp, #0
 800c20a:	d091      	beq.n	800c130 <d_exprlist+0xf14>
 800c20c:	f89b 2000 	ldrb.w	r2, [fp]
 800c210:	2a70      	cmp	r2, #112	; 0x70
 800c212:	d001      	beq.n	800c218 <d_exprlist+0xffc>
 800c214:	2a6d      	cmp	r2, #109	; 0x6d
 800c216:	d18b      	bne.n	800c130 <d_exprlist+0xf14>
 800c218:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d187      	bne.n	800c130 <d_exprlist+0xf14>
 800c220:	68e3      	ldr	r3, [r4, #12]
 800c222:	781a      	ldrb	r2, [r3, #0]
 800c224:	2a5f      	cmp	r2, #95	; 0x5f
 800c226:	d081      	beq.n	800c12c <d_exprlist+0xf10>
 800c228:	f04f 0b01 	mov.w	fp, #1
 800c22c:	e782      	b.n	800c134 <d_exprlist+0xf18>
 800c22e:	4620      	mov	r0, r4
 800c230:	f7fe f97e 	bl	800a530 <d_template_args>
 800c234:	4642      	mov	r2, r8
 800c236:	4603      	mov	r3, r0
 800c238:	2104      	movs	r1, #4
 800c23a:	4620      	mov	r0, r4
 800c23c:	f7fa fa78 	bl	8006730 <d_make_comp>
 800c240:	4602      	mov	r2, r0
 800c242:	f7ff b9bc 	b.w	800b5be <d_exprlist+0x3a2>
 800c246:	4620      	mov	r0, r4
 800c248:	f002 f950 	bl	800e4ec <d_expr_primary>
 800c24c:	4683      	mov	fp, r0
 800c24e:	f7ff b8d5 	b.w	800b3fc <d_exprlist+0x1e0>
 800c252:	4620      	mov	r0, r4
 800c254:	f7fa fbf6 	bl	8006a44 <d_compact_number>
 800c258:	3001      	adds	r0, #1
 800c25a:	f47f aa7a 	bne.w	800b752 <d_exprlist+0x536>
 800c25e:	4681      	mov	r9, r0
 800c260:	f7ff b95e 	b.w	800b520 <d_exprlist+0x304>
 800c264:	08012f28 	.word	0x08012f28
 800c268:	08013044 	.word	0x08013044
 800c26c:	08013048 	.word	0x08013048
 800c270:	08013238 	.word	0x08013238
 800c274:	4620      	mov	r0, r4
 800c276:	f002 f939 	bl	800e4ec <d_expr_primary>
 800c27a:	68e2      	ldr	r2, [r4, #12]
 800c27c:	4681      	mov	r9, r0
 800c27e:	7813      	ldrb	r3, [r2, #0]
 800c280:	f7ff b9f1 	b.w	800b666 <d_exprlist+0x44a>
 800c284:	4620      	mov	r0, r4
 800c286:	f7fa fbf5 	bl	8006a74 <d_template_param>
 800c28a:	4683      	mov	fp, r0
 800c28c:	f7ff b8b6 	b.w	800b3fc <d_exprlist+0x1e0>
 800c290:	4620      	mov	r0, r4
 800c292:	f7fe f94d 	bl	800a530 <d_template_args>
 800c296:	4652      	mov	r2, sl
 800c298:	4603      	mov	r3, r0
 800c29a:	2104      	movs	r1, #4
 800c29c:	4620      	mov	r0, r4
 800c29e:	f7fa fa47 	bl	8006730 <d_make_comp>
 800c2a2:	4682      	mov	sl, r0
 800c2a4:	f7ff b8e6 	b.w	800b474 <d_exprlist+0x258>
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	f7fa fbe3 	bl	8006a74 <d_template_param>
 800c2ae:	68e2      	ldr	r2, [r4, #12]
 800c2b0:	4681      	mov	r9, r0
 800c2b2:	7813      	ldrb	r3, [r2, #0]
 800c2b4:	f7ff b9d7 	b.w	800b666 <d_exprlist+0x44a>
 800c2b8:	6842      	ldr	r2, [r0, #4]
 800c2ba:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800c2bc:	6891      	ldr	r1, [r2, #8]
 800c2be:	6813      	ldr	r3, [r2, #0]
 800c2c0:	3902      	subs	r1, #2
 800c2c2:	4401      	add	r1, r0
 800c2c4:	6321      	str	r1, [r4, #48]	; 0x30
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	49d2      	ldr	r1, [pc, #840]	; (800c614 <d_exprlist+0x13f8>)
 800c2ca:	9201      	str	r2, [sp, #4]
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	f002 fb87 	bl	800e9e0 <strcmp>
 800c2d2:	9b00      	ldr	r3, [sp, #0]
 800c2d4:	9a01      	ldr	r2, [sp, #4]
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	f000 8190 	beq.w	800c5fc <d_exprlist+0x13e0>
 800c2dc:	68d2      	ldr	r2, [r2, #12]
 800c2de:	2a03      	cmp	r2, #3
 800c2e0:	f63f aed8 	bhi.w	800c094 <d_exprlist+0xe78>
 800c2e4:	a101      	add	r1, pc, #4	; (adr r1, 800c2ec <d_exprlist+0x10d0>)
 800c2e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c2ea:	bf00      	nop
 800c2ec:	0800be51 	.word	0x0800be51
 800c2f0:	0800c5cb 	.word	0x0800c5cb
 800c2f4:	0800bf03 	.word	0x0800bf03
 800c2f8:	0800be65 	.word	0x0800be65
 800c2fc:	6843      	ldrne	r3, [r0, #4]
 800c2fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c300:	689a      	ldr	r2, [r3, #8]
 800c302:	f8d3 b000 	ldr.w	fp, [r3]
 800c306:	3a02      	subs	r2, #2
 800c308:	440a      	add	r2, r1
 800c30a:	6322      	str	r2, [r4, #48]	; 0x30
 800c30c:	4658      	mov	r0, fp
 800c30e:	49c1      	ldr	r1, [pc, #772]	; (800c614 <d_exprlist+0x13f8>)
 800c310:	9300      	str	r3, [sp, #0]
 800c312:	f002 fb65 	bl	800e9e0 <strcmp>
 800c316:	9b00      	ldr	r3, [sp, #0]
 800c318:	2800      	cmp	r0, #0
 800c31a:	f000 81fd 	beq.w	800c718 <d_exprlist+0x14fc>
 800c31e:	68da      	ldr	r2, [r3, #12]
 800c320:	2a03      	cmp	r2, #3
 800c322:	f63f aedd 	bhi.w	800c0e0 <d_exprlist+0xec4>
 800c326:	a301      	add	r3, pc, #4	; (adr r3, 800c32c <d_exprlist+0x1110>)
 800c328:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c32c:	0800ba57 	.word	0x0800ba57
 800c330:	0800c591 	.word	0x0800c591
 800c334:	0800baef 	.word	0x0800baef
 800c338:	0800ba6f 	.word	0x0800ba6f
 800c33c:	3102      	adds	r1, #2
 800c33e:	60e1      	str	r1, [r4, #12]
 800c340:	4620      	mov	r0, r4
 800c342:	f000 fc09 	bl	800cb58 <d_expression_1>
 800c346:	2300      	movs	r3, #0
 800c348:	4602      	mov	r2, r0
 800c34a:	2149      	movs	r1, #73	; 0x49
 800c34c:	4620      	mov	r0, r4
 800c34e:	f7fa f9ef 	bl	8006730 <d_make_comp>
 800c352:	4681      	mov	r9, r0
 800c354:	f7ff b8e4 	b.w	800b520 <d_exprlist+0x304>
 800c358:	1c83      	adds	r3, r0, #2
 800c35a:	60e3      	str	r3, [r4, #12]
 800c35c:	7883      	ldrb	r3, [r0, #2]
 800c35e:	2b54      	cmp	r3, #84	; 0x54
 800c360:	f040 80d9 	bne.w	800c516 <d_exprlist+0x12fa>
 800c364:	1cc2      	adds	r2, r0, #3
 800c366:	4658      	mov	r0, fp
 800c368:	60e2      	str	r2, [r4, #12]
 800c36a:	6963      	ldr	r3, [r4, #20]
 800c36c:	69a1      	ldr	r1, [r4, #24]
 800c36e:	428b      	cmp	r3, r1
 800c370:	f280 80cc 	bge.w	800c50c <d_exprlist+0x12f0>
 800c374:	6921      	ldr	r1, [r4, #16]
 800c376:	f103 0e01 	add.w	lr, r3, #1
 800c37a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c37e:	eb11 0983 	adds.w	r9, r1, r3, lsl #2
 800c382:	f8c4 e014 	str.w	lr, [r4, #20]
 800c386:	f43f ab6e 	beq.w	800ba66 <d_exprlist+0x84a>
 800c38a:	f04f 0e06 	mov.w	lr, #6
 800c38e:	f801 e023 	strb.w	lr, [r1, r3, lsl #2]
 800c392:	f8c9 0004 	str.w	r0, [r9, #4]
 800c396:	7813      	ldrb	r3, [r2, #0]
 800c398:	f7ff b965 	b.w	800b666 <d_exprlist+0x44a>
 800c39c:	f1b9 0f00 	cmp.w	r9, #0
 800c3a0:	f43f ae2e 	beq.w	800c000 <d_exprlist+0xde4>
 800c3a4:	f899 3000 	ldrb.w	r3, [r9]
 800c3a8:	2b70      	cmp	r3, #112	; 0x70
 800c3aa:	d002      	beq.n	800c3b2 <d_exprlist+0x1196>
 800c3ac:	2b6d      	cmp	r3, #109	; 0x6d
 800c3ae:	f47f ae27 	bne.w	800c000 <d_exprlist+0xde4>
 800c3b2:	f899 2001 	ldrb.w	r2, [r9, #1]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	f47f ae22 	bne.w	800c000 <d_exprlist+0xde4>
 800c3bc:	68e3      	ldr	r3, [r4, #12]
 800c3be:	781a      	ldrb	r2, [r3, #0]
 800c3c0:	2a5f      	cmp	r2, #95	; 0x5f
 800c3c2:	f000 8376 	beq.w	800cab2 <d_exprlist+0x1896>
 800c3c6:	f04f 0901 	mov.w	r9, #1
 800c3ca:	e61b      	b.n	800c004 <d_exprlist+0xde8>
 800c3cc:	68e3      	ldr	r3, [r4, #12]
 800c3ce:	781a      	ldrb	r2, [r3, #0]
 800c3d0:	2a5f      	cmp	r2, #95	; 0x5f
 800c3d2:	f47f aead 	bne.w	800c130 <d_exprlist+0xf14>
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	60e3      	str	r3, [r4, #12]
 800c3da:	2145      	movs	r1, #69	; 0x45
 800c3dc:	4620      	mov	r0, r4
 800c3de:	f7fe ff1d 	bl	800b21c <d_exprlist>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	e6b3      	b.n	800c14e <d_exprlist+0xf32>
 800c3e6:	f1bb 0f00 	cmp.w	fp, #0
 800c3ea:	f43f ae28 	beq.w	800c03e <d_exprlist+0xe22>
 800c3ee:	f89b 2000 	ldrb.w	r2, [fp]
 800c3f2:	2a70      	cmp	r2, #112	; 0x70
 800c3f4:	d002      	beq.n	800c3fc <d_exprlist+0x11e0>
 800c3f6:	2a6d      	cmp	r2, #109	; 0x6d
 800c3f8:	f47f ae21 	bne.w	800c03e <d_exprlist+0xe22>
 800c3fc:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c400:	4293      	cmp	r3, r2
 800c402:	f47f ae1c 	bne.w	800c03e <d_exprlist+0xe22>
 800c406:	68e3      	ldr	r3, [r4, #12]
 800c408:	781a      	ldrb	r2, [r3, #0]
 800c40a:	2a5f      	cmp	r2, #95	; 0x5f
 800c40c:	f000 82f7 	beq.w	800c9fe <d_exprlist+0x17e2>
 800c410:	f04f 0b01 	mov.w	fp, #1
 800c414:	e615      	b.n	800c042 <d_exprlist+0xe26>
 800c416:	3204      	adds	r2, #4
 800c418:	60e2      	str	r2, [r4, #12]
 800c41a:	4620      	mov	r0, r4
 800c41c:	f000 fd6e 	bl	800cefc <d_type>
 800c420:	4680      	mov	r8, r0
 800c422:	4620      	mov	r0, r4
 800c424:	f001 f9e6 	bl	800d7f4 <d_unqualified_name>
 800c428:	68e3      	ldr	r3, [r4, #12]
 800c42a:	4681      	mov	r9, r0
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	2b49      	cmp	r3, #73	; 0x49
 800c430:	f000 810c 	beq.w	800c64c <d_exprlist+0x1430>
 800c434:	4603      	mov	r3, r0
 800c436:	4642      	mov	r2, r8
 800c438:	2101      	movs	r1, #1
 800c43a:	4620      	mov	r0, r4
 800c43c:	f7fa f978 	bl	8006730 <d_make_comp>
 800c440:	4602      	mov	r2, r0
 800c442:	f7ff b8bc 	b.w	800b5be <d_exprlist+0x3a2>
 800c446:	4620      	mov	r0, r4
 800c448:	f000 fd58 	bl	800cefc <d_type>
 800c44c:	4603      	mov	r3, r0
 800c44e:	e67e      	b.n	800c14e <d_exprlist+0xf32>
 800c450:	4620      	mov	r0, r4
 800c452:	f7fe f86d 	bl	800a530 <d_template_args>
 800c456:	464a      	mov	r2, r9
 800c458:	4603      	mov	r3, r0
 800c45a:	2104      	movs	r1, #4
 800c45c:	f7ff bafe 	b.w	800ba5c <d_exprlist+0x840>
 800c460:	3102      	adds	r1, #2
 800c462:	60e1      	str	r1, [r4, #12]
 800c464:	4620      	mov	r0, r4
 800c466:	f000 fd49 	bl	800cefc <d_type>
 800c46a:	4682      	mov	sl, r0
 800c46c:	4620      	mov	r0, r4
 800c46e:	f001 f9c1 	bl	800d7f4 <d_unqualified_name>
 800c472:	68e3      	ldr	r3, [r4, #12]
 800c474:	4683      	mov	fp, r0
 800c476:	781b      	ldrb	r3, [r3, #0]
 800c478:	2b49      	cmp	r3, #73	; 0x49
 800c47a:	f000 80dc 	beq.w	800c636 <d_exprlist+0x141a>
 800c47e:	4603      	mov	r3, r0
 800c480:	4652      	mov	r2, sl
 800c482:	2101      	movs	r1, #1
 800c484:	4620      	mov	r0, r4
 800c486:	f7fa f953 	bl	8006730 <d_make_comp>
 800c48a:	4682      	mov	sl, r0
 800c48c:	f7fe bff2 	b.w	800b474 <d_exprlist+0x258>
 800c490:	7812      	ldrb	r2, [r2, #0]
 800c492:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c496:	2901      	cmp	r1, #1
 800c498:	d903      	bls.n	800c4a2 <d_exprlist+0x1286>
 800c49a:	3a72      	subs	r2, #114	; 0x72
 800c49c:	2a01      	cmp	r2, #1
 800c49e:	f63f aa29 	bhi.w	800b8f4 <d_exprlist+0x6d8>
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f000 fd2a 	bl	800cefc <d_type>
 800c4a8:	9000      	str	r0, [sp, #0]
 800c4aa:	f7ff ba27 	b.w	800b8fc <d_exprlist+0x6e0>
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	f000 fb52 	bl	800cb58 <d_expression_1>
 800c4b4:	9000      	str	r0, [sp, #0]
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f000 fb4e 	bl	800cb58 <d_expression_1>
 800c4bc:	4683      	mov	fp, r0
 800c4be:	4620      	mov	r0, r4
 800c4c0:	f000 fb4a 	bl	800cb58 <d_expression_1>
 800c4c4:	f7ff b9f9 	b.w	800b8ba <d_exprlist+0x69e>
 800c4c8:	3204      	adds	r2, #4
 800c4ca:	60e2      	str	r2, [r4, #12]
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f000 fb43 	bl	800cb58 <d_expression_1>
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	2149      	movs	r1, #73	; 0x49
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f7fa f929 	bl	8006730 <d_make_comp>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	f7ff b86d 	b.w	800b5be <d_exprlist+0x3a2>
 800c4e4:	1c82      	adds	r2, r0, #2
 800c4e6:	60e2      	str	r2, [r4, #12]
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	f000 fd07 	bl	800cefc <d_type>
 800c4ee:	4681      	mov	r9, r0
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f001 f97f 	bl	800d7f4 <d_unqualified_name>
 800c4f6:	68e3      	ldr	r3, [r4, #12]
 800c4f8:	4683      	mov	fp, r0
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	2b49      	cmp	r3, #73	; 0x49
 800c4fe:	f000 818a 	beq.w	800c816 <d_exprlist+0x15fa>
 800c502:	4603      	mov	r3, r0
 800c504:	464a      	mov	r2, r9
 800c506:	2101      	movs	r1, #1
 800c508:	f7ff baa8 	b.w	800ba5c <d_exprlist+0x840>
 800c50c:	7813      	ldrb	r3, [r2, #0]
 800c50e:	f04f 0900 	mov.w	r9, #0
 800c512:	f7ff b8a8 	b.w	800b666 <d_exprlist+0x44a>
 800c516:	4620      	mov	r0, r4
 800c518:	f7fa fa94 	bl	8006a44 <d_compact_number>
 800c51c:	3001      	adds	r0, #1
 800c51e:	68e2      	ldr	r2, [r4, #12]
 800c520:	f47f af23 	bne.w	800c36a <d_exprlist+0x114e>
 800c524:	4681      	mov	r9, r0
 800c526:	7813      	ldrb	r3, [r2, #0]
 800c528:	f7ff b89d 	b.w	800b666 <d_exprlist+0x44a>
 800c52c:	3202      	adds	r2, #2
 800c52e:	60e2      	str	r2, [r4, #12]
 800c530:	4620      	mov	r0, r4
 800c532:	f000 fce3 	bl	800cefc <d_type>
 800c536:	4683      	mov	fp, r0
 800c538:	4620      	mov	r0, r4
 800c53a:	f001 f95b 	bl	800d7f4 <d_unqualified_name>
 800c53e:	68e3      	ldr	r3, [r4, #12]
 800c540:	781b      	ldrb	r3, [r3, #0]
 800c542:	2b49      	cmp	r3, #73	; 0x49
 800c544:	f000 8198 	beq.w	800c878 <d_exprlist+0x165c>
 800c548:	4603      	mov	r3, r0
 800c54a:	465a      	mov	r2, fp
 800c54c:	2101      	movs	r1, #1
 800c54e:	4620      	mov	r0, r4
 800c550:	f7fa f8ee 	bl	8006730 <d_make_comp>
 800c554:	4683      	mov	fp, r0
 800c556:	f7fe bf51 	b.w	800b3fc <d_exprlist+0x1e0>
 800c55a:	4620      	mov	r0, r4
 800c55c:	f7fa fa72 	bl	8006a44 <d_compact_number>
 800c560:	3001      	adds	r0, #1
 800c562:	f47f ad31 	bne.w	800bfc8 <d_exprlist+0xdac>
 800c566:	4683      	mov	fp, r0
 800c568:	f7fe bf48 	b.w	800b3fc <d_exprlist+0x1e0>
 800c56c:	2145      	movs	r1, #69	; 0x45
 800c56e:	4620      	mov	r0, r4
 800c570:	f7fe fe54 	bl	800b21c <d_exprlist>
 800c574:	4683      	mov	fp, r0
 800c576:	f7ff b9dd 	b.w	800b934 <d_exprlist+0x718>
 800c57a:	4620      	mov	r0, r4
 800c57c:	f7fd ffd8 	bl	800a530 <d_template_args>
 800c580:	465a      	mov	r2, fp
 800c582:	4603      	mov	r3, r0
 800c584:	2104      	movs	r1, #4
 800c586:	4620      	mov	r0, r4
 800c588:	f7fa f8d2 	bl	8006730 <d_make_comp>
 800c58c:	4603      	mov	r3, r0
 800c58e:	e614      	b.n	800c1ba <d_exprlist+0xf9e>
 800c590:	f1bb 0f00 	cmp.w	fp, #0
 800c594:	f43f adee 	beq.w	800c174 <d_exprlist+0xf58>
 800c598:	f89b 2000 	ldrb.w	r2, [fp]
 800c59c:	2a70      	cmp	r2, #112	; 0x70
 800c59e:	d002      	beq.n	800c5a6 <d_exprlist+0x138a>
 800c5a0:	2a6d      	cmp	r2, #109	; 0x6d
 800c5a2:	f47f ade7 	bne.w	800c174 <d_exprlist+0xf58>
 800c5a6:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	f47f ade2 	bne.w	800c174 <d_exprlist+0xf58>
 800c5b0:	68e3      	ldr	r3, [r4, #12]
 800c5b2:	781a      	ldrb	r2, [r3, #0]
 800c5b4:	2a5f      	cmp	r2, #95	; 0x5f
 800c5b6:	f000 81cf 	beq.w	800c958 <d_exprlist+0x173c>
 800c5ba:	f04f 0b01 	mov.w	fp, #1
 800c5be:	e5db      	b.n	800c178 <d_exprlist+0xf5c>
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 fc9b 	bl	800cefc <d_type>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	e529      	b.n	800c01e <d_exprlist+0xe02>
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f43f ae05 	beq.w	800c1da <d_exprlist+0xfbe>
 800c5d0:	781a      	ldrb	r2, [r3, #0]
 800c5d2:	2a70      	cmp	r2, #112	; 0x70
 800c5d4:	d002      	beq.n	800c5dc <d_exprlist+0x13c0>
 800c5d6:	2a6d      	cmp	r2, #109	; 0x6d
 800c5d8:	f47f adff 	bne.w	800c1da <d_exprlist+0xfbe>
 800c5dc:	785b      	ldrb	r3, [r3, #1]
 800c5de:	4293      	cmp	r3, r2
 800c5e0:	f47f adfb 	bne.w	800c1da <d_exprlist+0xfbe>
 800c5e4:	68e3      	ldr	r3, [r4, #12]
 800c5e6:	781a      	ldrb	r2, [r3, #0]
 800c5e8:	2a5f      	cmp	r2, #95	; 0x5f
 800c5ea:	f000 81b8 	beq.w	800c95e <d_exprlist+0x1742>
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	e5f4      	b.n	800c1dc <d_exprlist+0xfc0>
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f000 fc82 	bl	800cefc <d_type>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	e52f      	b.n	800c05c <d_exprlist+0xe40>
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f000 fc7d 	bl	800cefc <d_type>
 800c602:	4603      	mov	r3, r0
 800c604:	e5f7      	b.n	800c1f6 <d_exprlist+0xfda>
 800c606:	2145      	movs	r1, #69	; 0x45
 800c608:	4620      	mov	r0, r4
 800c60a:	f7fe fe07 	bl	800b21c <d_exprlist>
 800c60e:	4681      	mov	r9, r0
 800c610:	f7ff bb45 	b.w	800bc9e <d_exprlist+0xa82>
 800c614:	08013238 	.word	0x08013238
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800c61e:	2a01      	cmp	r2, #1
 800c620:	d903      	bls.n	800c62a <d_exprlist+0x140e>
 800c622:	3b72      	subs	r3, #114	; 0x72
 800c624:	2b01      	cmp	r3, #1
 800c626:	f63f ab1a 	bhi.w	800bc5e <d_exprlist+0xa42>
 800c62a:	4620      	mov	r0, r4
 800c62c:	f000 fc66 	bl	800cefc <d_type>
 800c630:	4682      	mov	sl, r0
 800c632:	f7ff bb18 	b.w	800bc66 <d_exprlist+0xa4a>
 800c636:	4620      	mov	r0, r4
 800c638:	f7fd ff7a 	bl	800a530 <d_template_args>
 800c63c:	465a      	mov	r2, fp
 800c63e:	4603      	mov	r3, r0
 800c640:	2104      	movs	r1, #4
 800c642:	4620      	mov	r0, r4
 800c644:	f7fa f874 	bl	8006730 <d_make_comp>
 800c648:	4603      	mov	r3, r0
 800c64a:	e719      	b.n	800c480 <d_exprlist+0x1264>
 800c64c:	4620      	mov	r0, r4
 800c64e:	f7fd ff6f 	bl	800a530 <d_template_args>
 800c652:	464a      	mov	r2, r9
 800c654:	4603      	mov	r3, r0
 800c656:	2104      	movs	r1, #4
 800c658:	4620      	mov	r0, r4
 800c65a:	f7fa f869 	bl	8006730 <d_make_comp>
 800c65e:	4603      	mov	r3, r0
 800c660:	e6e9      	b.n	800c436 <d_exprlist+0x121a>
 800c662:	7812      	ldrb	r2, [r2, #0]
 800c664:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c668:	2901      	cmp	r1, #1
 800c66a:	d903      	bls.n	800c674 <d_exprlist+0x1458>
 800c66c:	3a72      	subs	r2, #114	; 0x72
 800c66e:	2a01      	cmp	r2, #1
 800c670:	f63f a9c3 	bhi.w	800b9fa <d_exprlist+0x7de>
 800c674:	4620      	mov	r0, r4
 800c676:	f000 fc41 	bl	800cefc <d_type>
 800c67a:	9000      	str	r0, [sp, #0]
 800c67c:	f7ff b9c1 	b.w	800ba02 <d_exprlist+0x7e6>
 800c680:	3301      	adds	r3, #1
 800c682:	60e3      	str	r3, [r4, #12]
 800c684:	2145      	movs	r1, #69	; 0x45
 800c686:	4620      	mov	r0, r4
 800c688:	f7fe fdc8 	bl	800b21c <d_exprlist>
 800c68c:	4603      	mov	r3, r0
 800c68e:	464a      	mov	r2, r9
 800c690:	2135      	movs	r1, #53	; 0x35
 800c692:	f7ff b9e3 	b.w	800ba5c <d_exprlist+0x840>
 800c696:	2145      	movs	r1, #69	; 0x45
 800c698:	4620      	mov	r0, r4
 800c69a:	f7fe fdbf 	bl	800b21c <d_exprlist>
 800c69e:	4683      	mov	fp, r0
 800c6a0:	f7ff b9cb 	b.w	800ba3a <d_exprlist+0x81e>
 800c6a4:	3202      	adds	r2, #2
 800c6a6:	60e2      	str	r2, [r4, #12]
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	f000 fa55 	bl	800cb58 <d_expression_1>
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	4602      	mov	r2, r0
 800c6b2:	2149      	movs	r1, #73	; 0x49
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	f7fa f83b 	bl	8006730 <d_make_comp>
 800c6ba:	4683      	mov	fp, r0
 800c6bc:	f7fe be9e 	b.w	800b3fc <d_exprlist+0x1e0>
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	f000 fa49 	bl	800cb58 <d_expression_1>
 800c6c6:	4681      	mov	r9, r0
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f000 fa45 	bl	800cb58 <d_expression_1>
 800c6ce:	4682      	mov	sl, r0
 800c6d0:	4620      	mov	r0, r4
 800c6d2:	f000 fa41 	bl	800cb58 <d_expression_1>
 800c6d6:	f7ff baa5 	b.w	800bc24 <d_exprlist+0xa08>
 800c6da:	4620      	mov	r0, r4
 800c6dc:	f000 fa3c 	bl	800cb58 <d_expression_1>
 800c6e0:	4683      	mov	fp, r0
 800c6e2:	f7ff b927 	b.w	800b934 <d_exprlist+0x718>
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	f7fd ff22 	bl	800a530 <d_template_args>
 800c6ec:	465a      	mov	r2, fp
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2104      	movs	r1, #4
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f7fa f81c 	bl	8006730 <d_make_comp>
 800c6f8:	4683      	mov	fp, r0
 800c6fa:	f7ff b91b 	b.w	800b934 <d_exprlist+0x718>
 800c6fe:	4620      	mov	r0, r4
 800c700:	f000 fa2a 	bl	800cb58 <d_expression_1>
 800c704:	9000      	str	r0, [sp, #0]
 800c706:	4620      	mov	r0, r4
 800c708:	f000 fa26 	bl	800cb58 <d_expression_1>
 800c70c:	4683      	mov	fp, r0
 800c70e:	4620      	mov	r0, r4
 800c710:	f000 fa22 	bl	800cb58 <d_expression_1>
 800c714:	f7ff b954 	b.w	800b9c0 <d_exprlist+0x7a4>
 800c718:	4620      	mov	r0, r4
 800c71a:	f000 fbef 	bl	800cefc <d_type>
 800c71e:	464a      	mov	r2, r9
 800c720:	4603      	mov	r3, r0
 800c722:	2135      	movs	r1, #53	; 0x35
 800c724:	f7ff b99a 	b.w	800ba5c <d_exprlist+0x840>
 800c728:	3301      	adds	r3, #1
 800c72a:	60e3      	str	r3, [r4, #12]
 800c72c:	2000      	movs	r0, #0
 800c72e:	f7ff b8c4 	b.w	800b8ba <d_exprlist+0x69e>
 800c732:	785a      	ldrb	r2, [r3, #1]
 800c734:	2a69      	cmp	r2, #105	; 0x69
 800c736:	f47f ab40 	bne.w	800bdba <d_exprlist+0xb9e>
 800c73a:	3302      	adds	r3, #2
 800c73c:	60e3      	str	r3, [r4, #12]
 800c73e:	2145      	movs	r1, #69	; 0x45
 800c740:	4620      	mov	r0, r4
 800c742:	f7fe fd6b 	bl	800b21c <d_exprlist>
 800c746:	f7ff b93b 	b.w	800b9c0 <d_exprlist+0x7a4>
 800c74a:	3301      	adds	r3, #1
 800c74c:	60e3      	str	r3, [r4, #12]
 800c74e:	2000      	movs	r0, #0
 800c750:	f7ff b936 	b.w	800b9c0 <d_exprlist+0x7a4>
 800c754:	4620      	mov	r0, r4
 800c756:	f000 f9ff 	bl	800cb58 <d_expression_1>
 800c75a:	4683      	mov	fp, r0
 800c75c:	f7ff b96d 	b.w	800ba3a <d_exprlist+0x81e>
 800c760:	4620      	mov	r0, r4
 800c762:	f000 f9f9 	bl	800cb58 <d_expression_1>
 800c766:	4683      	mov	fp, r0
 800c768:	f7ff b9f1 	b.w	800bb4e <d_exprlist+0x932>
 800c76c:	3301      	adds	r3, #1
 800c76e:	60e3      	str	r3, [r4, #12]
 800c770:	2145      	movs	r1, #69	; 0x45
 800c772:	4620      	mov	r0, r4
 800c774:	f7fe fd52 	bl	800b21c <d_exprlist>
 800c778:	4603      	mov	r3, r0
 800c77a:	e450      	b.n	800c01e <d_exprlist+0xe02>
 800c77c:	4620      	mov	r0, r4
 800c77e:	f000 f9eb 	bl	800cb58 <d_expression_1>
 800c782:	4681      	mov	r9, r0
 800c784:	f7ff ba8b 	b.w	800bc9e <d_exprlist+0xa82>
 800c788:	785a      	ldrb	r2, [r3, #1]
 800c78a:	2a69      	cmp	r2, #105	; 0x69
 800c78c:	f47f ab0e 	bne.w	800bdac <d_exprlist+0xb90>
 800c790:	3302      	adds	r3, #2
 800c792:	60e3      	str	r3, [r4, #12]
 800c794:	2145      	movs	r1, #69	; 0x45
 800c796:	4620      	mov	r0, r4
 800c798:	f7fe fd40 	bl	800b21c <d_exprlist>
 800c79c:	f7ff ba42 	b.w	800bc24 <d_exprlist+0xa08>
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	60e3      	str	r3, [r4, #12]
 800c7a4:	2000      	movs	r0, #0
 800c7a6:	f7ff ba3d 	b.w	800bc24 <d_exprlist+0xa08>
 800c7aa:	2145      	movs	r1, #69	; 0x45
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	f7fe fd35 	bl	800b21c <d_exprlist>
 800c7b2:	4683      	mov	fp, r0
 800c7b4:	f7ff b9cb 	b.w	800bb4e <d_exprlist+0x932>
 800c7b8:	7812      	ldrb	r2, [r2, #0]
 800c7ba:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c7be:	2901      	cmp	r1, #1
 800c7c0:	d903      	bls.n	800c7ca <d_exprlist+0x15ae>
 800c7c2:	3a72      	subs	r2, #114	; 0x72
 800c7c4:	2a01      	cmp	r2, #1
 800c7c6:	f63f a999 	bhi.w	800bafc <d_exprlist+0x8e0>
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f000 fb96 	bl	800cefc <d_type>
 800c7d0:	9000      	str	r0, [sp, #0]
 800c7d2:	f7ff b997 	b.w	800bb04 <d_exprlist+0x8e8>
 800c7d6:	785a      	ldrb	r2, [r3, #1]
 800c7d8:	2a69      	cmp	r2, #105	; 0x69
 800c7da:	f47e afab 	bne.w	800b734 <d_exprlist+0x518>
 800c7de:	3302      	adds	r3, #2
 800c7e0:	60e3      	str	r3, [r4, #12]
 800c7e2:	2145      	movs	r1, #69	; 0x45
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	f7fe fd19 	bl	800b21c <d_exprlist>
 800c7ea:	f7ff b866 	b.w	800b8ba <d_exprlist+0x69e>
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f7fd fe9e 	bl	800a530 <d_template_args>
 800c7f4:	465a      	mov	r2, fp
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2104      	movs	r1, #4
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	f7f9 ff98 	bl	8006730 <d_make_comp>
 800c800:	4683      	mov	fp, r0
 800c802:	f7ff b91a 	b.w	800ba3a <d_exprlist+0x81e>
 800c806:	3301      	adds	r3, #1
 800c808:	60e3      	str	r3, [r4, #12]
 800c80a:	2145      	movs	r1, #69	; 0x45
 800c80c:	4620      	mov	r0, r4
 800c80e:	f7fe fd05 	bl	800b21c <d_exprlist>
 800c812:	4603      	mov	r3, r0
 800c814:	e422      	b.n	800c05c <d_exprlist+0xe40>
 800c816:	4620      	mov	r0, r4
 800c818:	f7fd fe8a 	bl	800a530 <d_template_args>
 800c81c:	465a      	mov	r2, fp
 800c81e:	4603      	mov	r3, r0
 800c820:	2104      	movs	r1, #4
 800c822:	4620      	mov	r0, r4
 800c824:	f7f9 ff84 	bl	8006730 <d_make_comp>
 800c828:	464a      	mov	r2, r9
 800c82a:	4603      	mov	r3, r0
 800c82c:	2101      	movs	r1, #1
 800c82e:	f7ff b915 	b.w	800ba5c <d_exprlist+0x840>
 800c832:	4620      	mov	r0, r4
 800c834:	f7fd fe7c 	bl	800a530 <d_template_args>
 800c838:	464a      	mov	r2, r9
 800c83a:	4603      	mov	r3, r0
 800c83c:	2104      	movs	r1, #4
 800c83e:	4620      	mov	r0, r4
 800c840:	f7f9 ff76 	bl	8006730 <d_make_comp>
 800c844:	4681      	mov	r9, r0
 800c846:	f7ff ba2a 	b.w	800bc9e <d_exprlist+0xa82>
 800c84a:	4620      	mov	r0, r4
 800c84c:	f000 f984 	bl	800cb58 <d_expression_1>
 800c850:	9000      	str	r0, [sp, #0]
 800c852:	4620      	mov	r0, r4
 800c854:	f000 f980 	bl	800cb58 <d_expression_1>
 800c858:	4683      	mov	fp, r0
 800c85a:	4620      	mov	r0, r4
 800c85c:	f000 f97c 	bl	800cb58 <d_expression_1>
 800c860:	f7ff b933 	b.w	800baca <d_exprlist+0x8ae>
 800c864:	3201      	adds	r2, #1
 800c866:	60e2      	str	r2, [r4, #12]
 800c868:	2000      	movs	r0, #0
 800c86a:	f7ff b92e 	b.w	800baca <d_exprlist+0x8ae>
 800c86e:	3301      	adds	r3, #1
 800c870:	60e3      	str	r3, [r4, #12]
 800c872:	2000      	movs	r0, #0
 800c874:	f7ff bb24 	b.w	800bec0 <d_exprlist+0xca4>
 800c878:	9000      	str	r0, [sp, #0]
 800c87a:	4620      	mov	r0, r4
 800c87c:	f7fd fe58 	bl	800a530 <d_template_args>
 800c880:	9a00      	ldr	r2, [sp, #0]
 800c882:	4603      	mov	r3, r0
 800c884:	2104      	movs	r1, #4
 800c886:	4620      	mov	r0, r4
 800c888:	f7f9 ff52 	bl	8006730 <d_make_comp>
 800c88c:	4603      	mov	r3, r0
 800c88e:	e65c      	b.n	800c54a <d_exprlist+0x132e>
 800c890:	4620      	mov	r0, r4
 800c892:	f000 f961 	bl	800cb58 <d_expression_1>
 800c896:	9000      	str	r0, [sp, #0]
 800c898:	4620      	mov	r0, r4
 800c89a:	f000 f95d 	bl	800cb58 <d_expression_1>
 800c89e:	9001      	str	r0, [sp, #4]
 800c8a0:	4620      	mov	r0, r4
 800c8a2:	f000 f959 	bl	800cb58 <d_expression_1>
 800c8a6:	f7ff bb0b 	b.w	800bec0 <d_exprlist+0xca4>
 800c8aa:	2145      	movs	r1, #69	; 0x45
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	f7fe fcb5 	bl	800b21c <d_exprlist>
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	f7ff bb5c 	b.w	800bf70 <d_exprlist+0xd54>
 800c8b8:	7812      	ldrb	r2, [r2, #0]
 800c8ba:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c8be:	2901      	cmp	r1, #1
 800c8c0:	d903      	bls.n	800c8ca <d_exprlist+0x16ae>
 800c8c2:	3a72      	subs	r2, #114	; 0x72
 800c8c4:	2a01      	cmp	r2, #1
 800c8c6:	f63f ab23 	bhi.w	800bf10 <d_exprlist+0xcf4>
 800c8ca:	4620      	mov	r0, r4
 800c8cc:	9301      	str	r3, [sp, #4]
 800c8ce:	f000 fb15 	bl	800cefc <d_type>
 800c8d2:	9b01      	ldr	r3, [sp, #4]
 800c8d4:	9000      	str	r0, [sp, #0]
 800c8d6:	f7ff bb21 	b.w	800bf1c <d_exprlist+0xd00>
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 f93c 	bl	800cb58 <d_expression_1>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	f7ff bb45 	b.w	800bf70 <d_exprlist+0xd54>
 800c8e6:	2b6f      	cmp	r3, #111	; 0x6f
 800c8e8:	d017      	beq.n	800c91a <d_exprlist+0x16fe>
 800c8ea:	2b69      	cmp	r3, #105	; 0x69
 800c8ec:	d11d      	bne.n	800c92a <d_exprlist+0x170e>
 800c8ee:	7853      	ldrb	r3, [r2, #1]
 800c8f0:	2b6c      	cmp	r3, #108	; 0x6c
 800c8f2:	f47f aa94 	bne.w	800be1e <d_exprlist+0xc02>
 800c8f6:	f04f 0b00 	mov.w	fp, #0
 800c8fa:	68e3      	ldr	r3, [r4, #12]
 800c8fc:	2145      	movs	r1, #69	; 0x45
 800c8fe:	3302      	adds	r3, #2
 800c900:	60e3      	str	r3, [r4, #12]
 800c902:	4620      	mov	r0, r4
 800c904:	f7fe fc8a 	bl	800b21c <d_exprlist>
 800c908:	465a      	mov	r2, fp
 800c90a:	4603      	mov	r3, r0
 800c90c:	2130      	movs	r1, #48	; 0x30
 800c90e:	4620      	mov	r0, r4
 800c910:	f7f9 ff0e 	bl	8006730 <d_make_comp>
 800c914:	4683      	mov	fp, r0
 800c916:	f7fe bd71 	b.w	800b3fc <d_exprlist+0x1e0>
 800c91a:	7853      	ldrb	r3, [r2, #1]
 800c91c:	2b6e      	cmp	r3, #110	; 0x6e
 800c91e:	f47f aa7e 	bne.w	800be1e <d_exprlist+0xc02>
 800c922:	3202      	adds	r2, #2
 800c924:	60e2      	str	r2, [r4, #12]
 800c926:	f7fe beaf 	b.w	800b688 <d_exprlist+0x46c>
 800c92a:	2b74      	cmp	r3, #116	; 0x74
 800c92c:	f47f aa77 	bne.w	800be1e <d_exprlist+0xc02>
 800c930:	7853      	ldrb	r3, [r2, #1]
 800c932:	2b6c      	cmp	r3, #108	; 0x6c
 800c934:	f47f aa73 	bne.w	800be1e <d_exprlist+0xc02>
 800c938:	4620      	mov	r0, r4
 800c93a:	f000 fadf 	bl	800cefc <d_type>
 800c93e:	4683      	mov	fp, r0
 800c940:	e7db      	b.n	800c8fa <d_exprlist+0x16de>
 800c942:	460a      	mov	r2, r1
 800c944:	f7fe be3b 	b.w	800b5be <d_exprlist+0x3a2>
 800c948:	3301      	adds	r3, #1
 800c94a:	60e3      	str	r3, [r4, #12]
 800c94c:	2145      	movs	r1, #69	; 0x45
 800c94e:	4620      	mov	r0, r4
 800c950:	f7fe fc64 	bl	800b21c <d_exprlist>
 800c954:	4603      	mov	r3, r0
 800c956:	e44e      	b.n	800c1f6 <d_exprlist+0xfda>
 800c958:	3301      	adds	r3, #1
 800c95a:	60e3      	str	r3, [r4, #12]
 800c95c:	e40a      	b.n	800c174 <d_exprlist+0xf58>
 800c95e:	3301      	adds	r3, #1
 800c960:	60e3      	str	r3, [r4, #12]
 800c962:	e43a      	b.n	800c1da <d_exprlist+0xfbe>
 800c964:	f04f 0a00 	mov.w	sl, #0
 800c968:	3102      	adds	r1, #2
 800c96a:	60e1      	str	r1, [r4, #12]
 800c96c:	4620      	mov	r0, r4
 800c96e:	2145      	movs	r1, #69	; 0x45
 800c970:	f7fe fc54 	bl	800b21c <d_exprlist>
 800c974:	4652      	mov	r2, sl
 800c976:	4603      	mov	r3, r0
 800c978:	2130      	movs	r1, #48	; 0x30
 800c97a:	4620      	mov	r0, r4
 800c97c:	f7f9 fed8 	bl	8006730 <d_make_comp>
 800c980:	4682      	mov	sl, r0
 800c982:	f7fe bd77 	b.w	800b474 <d_exprlist+0x258>
 800c986:	2b6f      	cmp	r3, #111	; 0x6f
 800c988:	d010      	beq.n	800c9ac <d_exprlist+0x1790>
 800c98a:	2b69      	cmp	r3, #105	; 0x69
 800c98c:	d13b      	bne.n	800ca06 <d_exprlist+0x17ea>
 800c98e:	7843      	ldrb	r3, [r0, #1]
 800c990:	2b6c      	cmp	r3, #108	; 0x6c
 800c992:	f47e af09 	bne.w	800b7a8 <d_exprlist+0x58c>
 800c996:	1c82      	adds	r2, r0, #2
 800c998:	60e2      	str	r2, [r4, #12]
 800c99a:	2145      	movs	r1, #69	; 0x45
 800c99c:	4620      	mov	r0, r4
 800c99e:	f7fe fc3d 	bl	800b21c <d_exprlist>
 800c9a2:	465a      	mov	r2, fp
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2130      	movs	r1, #48	; 0x30
 800c9a8:	f7ff b858 	b.w	800ba5c <d_exprlist+0x840>
 800c9ac:	7843      	ldrb	r3, [r0, #1]
 800c9ae:	2b6e      	cmp	r3, #110	; 0x6e
 800c9b0:	f47e aefa 	bne.w	800b7a8 <d_exprlist+0x58c>
 800c9b4:	1c82      	adds	r2, r0, #2
 800c9b6:	60e2      	str	r2, [r4, #12]
 800c9b8:	f7fe be4b 	b.w	800b652 <d_exprlist+0x436>
 800c9bc:	2b6f      	cmp	r3, #111	; 0x6f
 800c9be:	d016      	beq.n	800c9ee <d_exprlist+0x17d2>
 800c9c0:	2b69      	cmp	r3, #105	; 0x69
 800c9c2:	d12d      	bne.n	800ca20 <d_exprlist+0x1804>
 800c9c4:	78d3      	ldrb	r3, [r2, #3]
 800c9c6:	2b6c      	cmp	r3, #108	; 0x6c
 800c9c8:	f47f a8d2 	bne.w	800bb70 <d_exprlist+0x954>
 800c9cc:	f04f 0800 	mov.w	r8, #0
 800c9d0:	3102      	adds	r1, #2
 800c9d2:	60e1      	str	r1, [r4, #12]
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	2145      	movs	r1, #69	; 0x45
 800c9d8:	f7fe fc20 	bl	800b21c <d_exprlist>
 800c9dc:	4642      	mov	r2, r8
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2130      	movs	r1, #48	; 0x30
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	f7f9 fea4 	bl	8006730 <d_make_comp>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	f7fe bde8 	b.w	800b5be <d_exprlist+0x3a2>
 800c9ee:	78d3      	ldrb	r3, [r2, #3]
 800c9f0:	2b6e      	cmp	r3, #110	; 0x6e
 800c9f2:	f47f a8bd 	bne.w	800bb70 <d_exprlist+0x954>
 800c9f6:	3204      	adds	r2, #4
 800c9f8:	60e2      	str	r2, [r4, #12]
 800c9fa:	f7fe bdd3 	b.w	800b5a4 <d_exprlist+0x388>
 800c9fe:	3301      	adds	r3, #1
 800ca00:	60e3      	str	r3, [r4, #12]
 800ca02:	f7ff bb1c 	b.w	800c03e <d_exprlist+0xe22>
 800ca06:	2b74      	cmp	r3, #116	; 0x74
 800ca08:	f47e aece 	bne.w	800b7a8 <d_exprlist+0x58c>
 800ca0c:	7843      	ldrb	r3, [r0, #1]
 800ca0e:	2b6c      	cmp	r3, #108	; 0x6c
 800ca10:	f47e aeca 	bne.w	800b7a8 <d_exprlist+0x58c>
 800ca14:	4620      	mov	r0, r4
 800ca16:	f000 fa71 	bl	800cefc <d_type>
 800ca1a:	4683      	mov	fp, r0
 800ca1c:	68e0      	ldr	r0, [r4, #12]
 800ca1e:	e7ba      	b.n	800c996 <d_exprlist+0x177a>
 800ca20:	2b74      	cmp	r3, #116	; 0x74
 800ca22:	f47f a8a5 	bne.w	800bb70 <d_exprlist+0x954>
 800ca26:	78d3      	ldrb	r3, [r2, #3]
 800ca28:	2b6c      	cmp	r3, #108	; 0x6c
 800ca2a:	f47f a8a1 	bne.w	800bb70 <d_exprlist+0x954>
 800ca2e:	4620      	mov	r0, r4
 800ca30:	f000 fa64 	bl	800cefc <d_type>
 800ca34:	68e1      	ldr	r1, [r4, #12]
 800ca36:	4680      	mov	r8, r0
 800ca38:	e7ca      	b.n	800c9d0 <d_exprlist+0x17b4>
 800ca3a:	7853      	ldrb	r3, [r2, #1]
 800ca3c:	2b69      	cmp	r3, #105	; 0x69
 800ca3e:	d00f      	beq.n	800ca60 <d_exprlist+0x1844>
 800ca40:	f04f 0900 	mov.w	r9, #0
 800ca44:	f7ff b9eb 	b.w	800be1e <d_exprlist+0xc02>
 800ca48:	785a      	ldrb	r2, [r3, #1]
 800ca4a:	2a69      	cmp	r2, #105	; 0x69
 800ca4c:	f47f ab22 	bne.w	800c094 <d_exprlist+0xe78>
 800ca50:	3302      	adds	r3, #2
 800ca52:	60e3      	str	r3, [r4, #12]
 800ca54:	2145      	movs	r1, #69	; 0x45
 800ca56:	4620      	mov	r0, r4
 800ca58:	f7fe fbe0 	bl	800b21c <d_exprlist>
 800ca5c:	f7ff ba30 	b.w	800bec0 <d_exprlist+0xca4>
 800ca60:	3202      	adds	r2, #2
 800ca62:	60e2      	str	r2, [r4, #12]
 800ca64:	2145      	movs	r1, #69	; 0x45
 800ca66:	4620      	mov	r0, r4
 800ca68:	f7fe fbd8 	bl	800b21c <d_exprlist>
 800ca6c:	f7ff b82d 	b.w	800baca <d_exprlist+0x8ae>
 800ca70:	2b6f      	cmp	r3, #111	; 0x6f
 800ca72:	d016      	beq.n	800caa2 <d_exprlist+0x1886>
 800ca74:	2b69      	cmp	r3, #105	; 0x69
 800ca76:	d120      	bne.n	800caba <d_exprlist+0x189e>
 800ca78:	784b      	ldrb	r3, [r1, #1]
 800ca7a:	2b6c      	cmp	r3, #108	; 0x6c
 800ca7c:	f47e ae4a 	bne.w	800b714 <d_exprlist+0x4f8>
 800ca80:	f04f 0900 	mov.w	r9, #0
 800ca84:	3102      	adds	r1, #2
 800ca86:	60e1      	str	r1, [r4, #12]
 800ca88:	4620      	mov	r0, r4
 800ca8a:	2145      	movs	r1, #69	; 0x45
 800ca8c:	f7fe fbc6 	bl	800b21c <d_exprlist>
 800ca90:	464a      	mov	r2, r9
 800ca92:	4603      	mov	r3, r0
 800ca94:	2130      	movs	r1, #48	; 0x30
 800ca96:	4620      	mov	r0, r4
 800ca98:	f7f9 fe4a 	bl	8006730 <d_make_comp>
 800ca9c:	4681      	mov	r9, r0
 800ca9e:	f7fe bd3f 	b.w	800b520 <d_exprlist+0x304>
 800caa2:	784b      	ldrb	r3, [r1, #1]
 800caa4:	2b6e      	cmp	r3, #110	; 0x6e
 800caa6:	f47e ae35 	bne.w	800b714 <d_exprlist+0x4f8>
 800caaa:	3102      	adds	r1, #2
 800caac:	60e1      	str	r1, [r4, #12]
 800caae:	f7fe bd2d 	b.w	800b50c <d_exprlist+0x2f0>
 800cab2:	3301      	adds	r3, #1
 800cab4:	60e3      	str	r3, [r4, #12]
 800cab6:	f7ff baa3 	b.w	800c000 <d_exprlist+0xde4>
 800caba:	2b74      	cmp	r3, #116	; 0x74
 800cabc:	f47e ae2a 	bne.w	800b714 <d_exprlist+0x4f8>
 800cac0:	784b      	ldrb	r3, [r1, #1]
 800cac2:	2b6c      	cmp	r3, #108	; 0x6c
 800cac4:	f47e ae26 	bne.w	800b714 <d_exprlist+0x4f8>
 800cac8:	4620      	mov	r0, r4
 800caca:	f000 fa17 	bl	800cefc <d_type>
 800cace:	68e1      	ldr	r1, [r4, #12]
 800cad0:	4681      	mov	r9, r0
 800cad2:	e7d7      	b.n	800ca84 <d_exprlist+0x1868>
 800cad4:	2b74      	cmp	r3, #116	; 0x74
 800cad6:	f47e ae8a 	bne.w	800b7ee <d_exprlist+0x5d2>
 800cada:	784b      	ldrb	r3, [r1, #1]
 800cadc:	2b6c      	cmp	r3, #108	; 0x6c
 800cade:	f47e ae86 	bne.w	800b7ee <d_exprlist+0x5d2>
 800cae2:	4620      	mov	r0, r4
 800cae4:	f000 fa0a 	bl	800cefc <d_type>
 800cae8:	68e1      	ldr	r1, [r4, #12]
 800caea:	4682      	mov	sl, r0
 800caec:	e73c      	b.n	800c968 <d_exprlist+0x174c>
 800caee:	2b6f      	cmp	r3, #111	; 0x6f
 800caf0:	d016      	beq.n	800cb20 <d_exprlist+0x1904>
 800caf2:	2b69      	cmp	r3, #105	; 0x69
 800caf4:	d11c      	bne.n	800cb30 <d_exprlist+0x1914>
 800caf6:	7853      	ldrb	r3, [r2, #1]
 800caf8:	2b6c      	cmp	r3, #108	; 0x6c
 800cafa:	f47e abd3 	bne.w	800b2a4 <d_exprlist+0x88>
 800cafe:	f04f 0800 	mov.w	r8, #0
 800cb02:	3202      	adds	r2, #2
 800cb04:	60e2      	str	r2, [r4, #12]
 800cb06:	2145      	movs	r1, #69	; 0x45
 800cb08:	4620      	mov	r0, r4
 800cb0a:	f7fe fb87 	bl	800b21c <d_exprlist>
 800cb0e:	4642      	mov	r2, r8
 800cb10:	4603      	mov	r3, r0
 800cb12:	2130      	movs	r1, #48	; 0x30
 800cb14:	4620      	mov	r0, r4
 800cb16:	f7f9 fe0b 	bl	8006730 <d_make_comp>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	f7fe bc07 	b.w	800b32e <d_exprlist+0x112>
 800cb20:	7853      	ldrb	r3, [r2, #1]
 800cb22:	2b6e      	cmp	r3, #110	; 0x6e
 800cb24:	f47e abbe 	bne.w	800b2a4 <d_exprlist+0x88>
 800cb28:	3202      	adds	r2, #2
 800cb2a:	60e2      	str	r2, [r4, #12]
 800cb2c:	f7fe bb8b 	b.w	800b246 <d_exprlist+0x2a>
 800cb30:	2b74      	cmp	r3, #116	; 0x74
 800cb32:	f47e abb7 	bne.w	800b2a4 <d_exprlist+0x88>
 800cb36:	7853      	ldrb	r3, [r2, #1]
 800cb38:	2b6c      	cmp	r3, #108	; 0x6c
 800cb3a:	f47e abb3 	bne.w	800b2a4 <d_exprlist+0x88>
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f000 f9dc 	bl	800cefc <d_type>
 800cb44:	68e2      	ldr	r2, [r4, #12]
 800cb46:	4680      	mov	r8, r0
 800cb48:	e7db      	b.n	800cb02 <d_exprlist+0x18e6>
 800cb4a:	f04f 0900 	mov.w	r9, #0
 800cb4e:	e6ce      	b.n	800c8ee <d_exprlist+0x16d2>
 800cb50:	f04f 0900 	mov.w	r9, #0
 800cb54:	f7fe bd87 	b.w	800b666 <d_exprlist+0x44a>

0800cb58 <d_expression_1>:
 800cb58:	68c2      	ldr	r2, [r0, #12]
 800cb5a:	7813      	ldrb	r3, [r2, #0]
 800cb5c:	2b4c      	cmp	r3, #76	; 0x4c
 800cb5e:	d060      	beq.n	800cc22 <d_expression_1+0xca>
 800cb60:	2b54      	cmp	r3, #84	; 0x54
 800cb62:	d060      	beq.n	800cc26 <d_expression_1+0xce>
 800cb64:	2b73      	cmp	r3, #115	; 0x73
 800cb66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	d024      	beq.n	800cbb8 <d_expression_1+0x60>
 800cb6e:	2b66      	cmp	r3, #102	; 0x66
 800cb70:	d00f      	beq.n	800cb92 <d_expression_1+0x3a>
 800cb72:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cb76:	2909      	cmp	r1, #9
 800cb78:	f200 818b 	bhi.w	800ce92 <d_expression_1+0x33a>
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	f000 fe39 	bl	800d7f4 <d_unqualified_name>
 800cb82:	4605      	mov	r5, r0
 800cb84:	b1a8      	cbz	r0, 800cbb2 <d_expression_1+0x5a>
 800cb86:	68e3      	ldr	r3, [r4, #12]
 800cb88:	781b      	ldrb	r3, [r3, #0]
 800cb8a:	2b49      	cmp	r3, #73	; 0x49
 800cb8c:	d062      	beq.n	800cc54 <d_expression_1+0xfc>
 800cb8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb92:	7853      	ldrb	r3, [r2, #1]
 800cb94:	2b70      	cmp	r3, #112	; 0x70
 800cb96:	d029      	beq.n	800cbec <d_expression_1+0x94>
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f000 fd6b 	bl	800d674 <d_operator_name>
 800cb9e:	4605      	mov	r5, r0
 800cba0:	b138      	cbz	r0, 800cbb2 <d_expression_1+0x5a>
 800cba2:	7803      	ldrb	r3, [r0, #0]
 800cba4:	2b31      	cmp	r3, #49	; 0x31
 800cba6:	d040      	beq.n	800cc2a <d_expression_1+0xd2>
 800cba8:	2b32      	cmp	r3, #50	; 0x32
 800cbaa:	d016      	beq.n	800cbda <d_expression_1+0x82>
 800cbac:	2b33      	cmp	r3, #51	; 0x33
 800cbae:	f000 8115 	beq.w	800cddc <d_expression_1+0x284>
 800cbb2:	2000      	movs	r0, #0
 800cbb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbb8:	7853      	ldrb	r3, [r2, #1]
 800cbba:	2b72      	cmp	r3, #114	; 0x72
 800cbbc:	d055      	beq.n	800cc6a <d_expression_1+0x112>
 800cbbe:	2b70      	cmp	r3, #112	; 0x70
 800cbc0:	d1ea      	bne.n	800cb98 <d_expression_1+0x40>
 800cbc2:	3202      	adds	r2, #2
 800cbc4:	60c2      	str	r2, [r0, #12]
 800cbc6:	f7ff ffc7 	bl	800cb58 <d_expression_1>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	4602      	mov	r2, r0
 800cbce:	2149      	movs	r1, #73	; 0x49
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd6:	f7f9 bdab 	b.w	8006730 <d_make_comp>
 800cbda:	686b      	ldr	r3, [r5, #4]
 800cbdc:	2b03      	cmp	r3, #3
 800cbde:	d8e8      	bhi.n	800cbb2 <d_expression_1+0x5a>
 800cbe0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cbe4:	00d9005d 	.word	0x00d9005d
 800cbe8:	006500a6 	.word	0x006500a6
 800cbec:	1c93      	adds	r3, r2, #2
 800cbee:	60c3      	str	r3, [r0, #12]
 800cbf0:	7893      	ldrb	r3, [r2, #2]
 800cbf2:	2b54      	cmp	r3, #84	; 0x54
 800cbf4:	d04f      	beq.n	800cc96 <d_expression_1+0x13e>
 800cbf6:	f7f9 ff25 	bl	8006a44 <d_compact_number>
 800cbfa:	1c45      	adds	r5, r0, #1
 800cbfc:	d0d9      	beq.n	800cbb2 <d_expression_1+0x5a>
 800cbfe:	6963      	ldr	r3, [r4, #20]
 800cc00:	69a2      	ldr	r2, [r4, #24]
 800cc02:	4293      	cmp	r3, r2
 800cc04:	dad5      	bge.n	800cbb2 <d_expression_1+0x5a>
 800cc06:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800cc0a:	6921      	ldr	r1, [r4, #16]
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	0092      	lsls	r2, r2, #2
 800cc10:	6163      	str	r3, [r4, #20]
 800cc12:	188b      	adds	r3, r1, r2
 800cc14:	d0cd      	beq.n	800cbb2 <d_expression_1+0x5a>
 800cc16:	2006      	movs	r0, #6
 800cc18:	5488      	strb	r0, [r1, r2]
 800cc1a:	605d      	str	r5, [r3, #4]
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc22:	f001 bc63 	b.w	800e4ec <d_expr_primary>
 800cc26:	f7f9 bf25 	b.w	8006a74 <d_template_param>
 800cc2a:	6847      	ldr	r7, [r0, #4]
 800cc2c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	683e      	ldr	r6, [r7, #0]
 800cc32:	3b02      	subs	r3, #2
 800cc34:	4413      	add	r3, r2
 800cc36:	6323      	str	r3, [r4, #48]	; 0x30
 800cc38:	4630      	mov	r0, r6
 800cc3a:	49ab      	ldr	r1, [pc, #684]	; (800cee8 <d_expression_1+0x390>)
 800cc3c:	f001 fed0 	bl	800e9e0 <strcmp>
 800cc40:	2800      	cmp	r0, #0
 800cc42:	f000 80d7 	beq.w	800cdf4 <d_expression_1+0x29c>
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	2b03      	cmp	r3, #3
 800cc4a:	d8b2      	bhi.n	800cbb2 <d_expression_1+0x5a>
 800cc4c:	e8df f003 	tbb	[pc, r3]
 800cc50:	3071b627 	.word	0x3071b627
 800cc54:	4620      	mov	r0, r4
 800cc56:	f7fd fc6b 	bl	800a530 <d_template_args>
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2104      	movs	r1, #4
 800cc60:	4620      	mov	r0, r4
 800cc62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc66:	f7f9 bd63 	b.w	8006730 <d_make_comp>
 800cc6a:	3202      	adds	r2, #2
 800cc6c:	60c2      	str	r2, [r0, #12]
 800cc6e:	f000 f945 	bl	800cefc <d_type>
 800cc72:	4605      	mov	r5, r0
 800cc74:	4620      	mov	r0, r4
 800cc76:	f000 fdbd 	bl	800d7f4 <d_unqualified_name>
 800cc7a:	68e3      	ldr	r3, [r4, #12]
 800cc7c:	4606      	mov	r6, r0
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	2b49      	cmp	r3, #73	; 0x49
 800cc82:	f000 80db 	beq.w	800ce3c <d_expression_1+0x2e4>
 800cc86:	4603      	mov	r3, r0
 800cc88:	462a      	mov	r2, r5
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc90:	2101      	movs	r1, #1
 800cc92:	f7f9 bd4d 	b.w	8006730 <d_make_comp>
 800cc96:	3203      	adds	r2, #3
 800cc98:	60c2      	str	r2, [r0, #12]
 800cc9a:	2500      	movs	r5, #0
 800cc9c:	e7af      	b.n	800cbfe <d_expression_1+0xa6>
 800cc9e:	462a      	mov	r2, r5
 800cca0:	4620      	mov	r0, r4
 800cca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cca6:	2300      	movs	r3, #0
 800cca8:	2134      	movs	r1, #52	; 0x34
 800ccaa:	f7f9 bd41 	b.w	8006730 <d_make_comp>
 800ccae:	2600      	movs	r6, #0
 800ccb0:	498e      	ldr	r1, [pc, #568]	; (800ceec <d_expression_1+0x394>)
 800ccb2:	4630      	mov	r0, r6
 800ccb4:	f001 fe94 	bl	800e9e0 <strcmp>
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	f000 809f 	beq.w	800cdfc <d_expression_1+0x2a4>
 800ccbe:	7833      	ldrb	r3, [r6, #0]
 800ccc0:	2b6e      	cmp	r3, #110	; 0x6e
 800ccc2:	f47f af76 	bne.w	800cbb2 <d_expression_1+0x5a>
 800ccc6:	7873      	ldrb	r3, [r6, #1]
 800ccc8:	2b77      	cmp	r3, #119	; 0x77
 800ccca:	d002      	beq.n	800ccd2 <d_expression_1+0x17a>
 800cccc:	2b61      	cmp	r3, #97	; 0x61
 800ccce:	f47f af70 	bne.w	800cbb2 <d_expression_1+0x5a>
 800ccd2:	215f      	movs	r1, #95	; 0x5f
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f7fe faa1 	bl	800b21c <d_exprlist>
 800ccda:	4606      	mov	r6, r0
 800ccdc:	4620      	mov	r0, r4
 800ccde:	f000 f90d 	bl	800cefc <d_type>
 800cce2:	68e3      	ldr	r3, [r4, #12]
 800cce4:	4607      	mov	r7, r0
 800cce6:	7819      	ldrb	r1, [r3, #0]
 800cce8:	2945      	cmp	r1, #69	; 0x45
 800ccea:	f000 80b7 	beq.w	800ce5c <d_expression_1+0x304>
 800ccee:	2970      	cmp	r1, #112	; 0x70
 800ccf0:	f000 80c3 	beq.w	800ce7a <d_expression_1+0x322>
 800ccf4:	2969      	cmp	r1, #105	; 0x69
 800ccf6:	f47f af5c 	bne.w	800cbb2 <d_expression_1+0x5a>
 800ccfa:	785b      	ldrb	r3, [r3, #1]
 800ccfc:	2b6c      	cmp	r3, #108	; 0x6c
 800ccfe:	f47f af58 	bne.w	800cbb2 <d_expression_1+0x5a>
 800cd02:	4620      	mov	r0, r4
 800cd04:	f7ff ff28 	bl	800cb58 <d_expression_1>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	463a      	mov	r2, r7
 800cd0c:	213a      	movs	r1, #58	; 0x3a
 800cd0e:	4620      	mov	r0, r4
 800cd10:	f7f9 fd0e 	bl	8006730 <d_make_comp>
 800cd14:	4632      	mov	r2, r6
 800cd16:	4603      	mov	r3, r0
 800cd18:	2139      	movs	r1, #57	; 0x39
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f7f9 fd08 	bl	8006730 <d_make_comp>
 800cd20:	462a      	mov	r2, r5
 800cd22:	4603      	mov	r3, r0
 800cd24:	2138      	movs	r1, #56	; 0x38
 800cd26:	4620      	mov	r0, r4
 800cd28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd2c:	f7f9 bd00 	b.w	8006730 <d_make_comp>
 800cd30:	2600      	movs	r6, #0
 800cd32:	686b      	ldr	r3, [r5, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	785a      	ldrb	r2, [r3, #1]
 800cd38:	2a63      	cmp	r2, #99	; 0x63
 800cd3a:	d072      	beq.n	800ce22 <d_expression_1+0x2ca>
 800cd3c:	4620      	mov	r0, r4
 800cd3e:	f7ff ff0b 	bl	800cb58 <d_expression_1>
 800cd42:	4607      	mov	r7, r0
 800cd44:	496a      	ldr	r1, [pc, #424]	; (800cef0 <d_expression_1+0x398>)
 800cd46:	4630      	mov	r0, r6
 800cd48:	f001 fe4a 	bl	800e9e0 <strcmp>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	d062      	beq.n	800ce16 <d_expression_1+0x2be>
 800cd50:	4968      	ldr	r1, [pc, #416]	; (800cef4 <d_expression_1+0x39c>)
 800cd52:	4630      	mov	r0, r6
 800cd54:	f001 fe44 	bl	800e9e0 <strcmp>
 800cd58:	b128      	cbz	r0, 800cd66 <d_expression_1+0x20e>
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	4966      	ldr	r1, [pc, #408]	; (800cef8 <d_expression_1+0x3a0>)
 800cd5e:	f001 fe3f 	bl	800e9e0 <strcmp>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	d175      	bne.n	800ce52 <d_expression_1+0x2fa>
 800cd66:	4620      	mov	r0, r4
 800cd68:	f000 fd44 	bl	800d7f4 <d_unqualified_name>
 800cd6c:	68e3      	ldr	r3, [r4, #12]
 800cd6e:	4606      	mov	r6, r0
 800cd70:	781b      	ldrb	r3, [r3, #0]
 800cd72:	2b49      	cmp	r3, #73	; 0x49
 800cd74:	d076      	beq.n	800ce64 <d_expression_1+0x30c>
 800cd76:	4633      	mov	r3, r6
 800cd78:	463a      	mov	r2, r7
 800cd7a:	2137      	movs	r1, #55	; 0x37
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f7f9 fcd7 	bl	8006730 <d_make_comp>
 800cd82:	462a      	mov	r2, r5
 800cd84:	4603      	mov	r3, r0
 800cd86:	2136      	movs	r1, #54	; 0x36
 800cd88:	4620      	mov	r0, r4
 800cd8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd8e:	f7f9 bccf 	b.w	8006730 <d_make_comp>
 800cd92:	3301      	adds	r3, #1
 800cd94:	60e3      	str	r3, [r4, #12]
 800cd96:	2600      	movs	r6, #0
 800cd98:	4620      	mov	r0, r4
 800cd9a:	f7ff fedd 	bl	800cb58 <d_expression_1>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	b12e      	cbz	r6, 800cdae <d_expression_1+0x256>
 800cda2:	4602      	mov	r2, r0
 800cda4:	2137      	movs	r1, #55	; 0x37
 800cda6:	4620      	mov	r0, r4
 800cda8:	f7f9 fcc2 	bl	8006730 <d_make_comp>
 800cdac:	4603      	mov	r3, r0
 800cdae:	462a      	mov	r2, r5
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdb6:	2135      	movs	r1, #53	; 0x35
 800cdb8:	f7f9 bcba 	b.w	8006730 <d_make_comp>
 800cdbc:	2e00      	cmp	r6, #0
 800cdbe:	d0ea      	beq.n	800cd96 <d_expression_1+0x23e>
 800cdc0:	7833      	ldrb	r3, [r6, #0]
 800cdc2:	2b70      	cmp	r3, #112	; 0x70
 800cdc4:	d001      	beq.n	800cdca <d_expression_1+0x272>
 800cdc6:	2b6d      	cmp	r3, #109	; 0x6d
 800cdc8:	d1e5      	bne.n	800cd96 <d_expression_1+0x23e>
 800cdca:	7872      	ldrb	r2, [r6, #1]
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d1e2      	bne.n	800cd96 <d_expression_1+0x23e>
 800cdd0:	68e3      	ldr	r3, [r4, #12]
 800cdd2:	781a      	ldrb	r2, [r3, #0]
 800cdd4:	2a5f      	cmp	r2, #95	; 0x5f
 800cdd6:	d0dc      	beq.n	800cd92 <d_expression_1+0x23a>
 800cdd8:	2601      	movs	r6, #1
 800cdda:	e7dd      	b.n	800cd98 <d_expression_1+0x240>
 800cddc:	68e3      	ldr	r3, [r4, #12]
 800cdde:	781a      	ldrb	r2, [r3, #0]
 800cde0:	2a5f      	cmp	r2, #95	; 0x5f
 800cde2:	d1d8      	bne.n	800cd96 <d_expression_1+0x23e>
 800cde4:	3301      	adds	r3, #1
 800cde6:	60e3      	str	r3, [r4, #12]
 800cde8:	2145      	movs	r1, #69	; 0x45
 800cdea:	4620      	mov	r0, r4
 800cdec:	f7fe fa16 	bl	800b21c <d_exprlist>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	e7dc      	b.n	800cdae <d_expression_1+0x256>
 800cdf4:	4620      	mov	r0, r4
 800cdf6:	f000 f881 	bl	800cefc <d_type>
 800cdfa:	e7d7      	b.n	800cdac <d_expression_1+0x254>
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f7ff feab 	bl	800cb58 <d_expression_1>
 800ce02:	4606      	mov	r6, r0
 800ce04:	4620      	mov	r0, r4
 800ce06:	f7ff fea7 	bl	800cb58 <d_expression_1>
 800ce0a:	4607      	mov	r7, r0
 800ce0c:	4620      	mov	r0, r4
 800ce0e:	f7ff fea3 	bl	800cb58 <d_expression_1>
 800ce12:	4603      	mov	r3, r0
 800ce14:	e779      	b.n	800cd0a <d_expression_1+0x1b2>
 800ce16:	2145      	movs	r1, #69	; 0x45
 800ce18:	4620      	mov	r0, r4
 800ce1a:	f7fe f9ff 	bl	800b21c <d_exprlist>
 800ce1e:	4606      	mov	r6, r0
 800ce20:	e7a9      	b.n	800cd76 <d_expression_1+0x21e>
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800ce28:	2a01      	cmp	r2, #1
 800ce2a:	d902      	bls.n	800ce32 <d_expression_1+0x2da>
 800ce2c:	3b72      	subs	r3, #114	; 0x72
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d884      	bhi.n	800cd3c <d_expression_1+0x1e4>
 800ce32:	4620      	mov	r0, r4
 800ce34:	f000 f862 	bl	800cefc <d_type>
 800ce38:	4607      	mov	r7, r0
 800ce3a:	e783      	b.n	800cd44 <d_expression_1+0x1ec>
 800ce3c:	4620      	mov	r0, r4
 800ce3e:	f7fd fb77 	bl	800a530 <d_template_args>
 800ce42:	4632      	mov	r2, r6
 800ce44:	4603      	mov	r3, r0
 800ce46:	2104      	movs	r1, #4
 800ce48:	4620      	mov	r0, r4
 800ce4a:	f7f9 fc71 	bl	8006730 <d_make_comp>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	e71a      	b.n	800cc88 <d_expression_1+0x130>
 800ce52:	4620      	mov	r0, r4
 800ce54:	f7ff fe80 	bl	800cb58 <d_expression_1>
 800ce58:	4606      	mov	r6, r0
 800ce5a:	e78c      	b.n	800cd76 <d_expression_1+0x21e>
 800ce5c:	3301      	adds	r3, #1
 800ce5e:	60e3      	str	r3, [r4, #12]
 800ce60:	2300      	movs	r3, #0
 800ce62:	e752      	b.n	800cd0a <d_expression_1+0x1b2>
 800ce64:	4620      	mov	r0, r4
 800ce66:	f7fd fb63 	bl	800a530 <d_template_args>
 800ce6a:	4632      	mov	r2, r6
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	2104      	movs	r1, #4
 800ce70:	4620      	mov	r0, r4
 800ce72:	f7f9 fc5d 	bl	8006730 <d_make_comp>
 800ce76:	4606      	mov	r6, r0
 800ce78:	e77d      	b.n	800cd76 <d_expression_1+0x21e>
 800ce7a:	785a      	ldrb	r2, [r3, #1]
 800ce7c:	2a69      	cmp	r2, #105	; 0x69
 800ce7e:	f47f ae98 	bne.w	800cbb2 <d_expression_1+0x5a>
 800ce82:	3302      	adds	r3, #2
 800ce84:	60e3      	str	r3, [r4, #12]
 800ce86:	2145      	movs	r1, #69	; 0x45
 800ce88:	4620      	mov	r0, r4
 800ce8a:	f7fe f9c7 	bl	800b21c <d_exprlist>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	e73b      	b.n	800cd0a <d_expression_1+0x1b2>
 800ce92:	2b6f      	cmp	r3, #111	; 0x6f
 800ce94:	d014      	beq.n	800cec0 <d_expression_1+0x368>
 800ce96:	2b69      	cmp	r3, #105	; 0x69
 800ce98:	d119      	bne.n	800cece <d_expression_1+0x376>
 800ce9a:	7853      	ldrb	r3, [r2, #1]
 800ce9c:	2b6c      	cmp	r3, #108	; 0x6c
 800ce9e:	f47f ae7b 	bne.w	800cb98 <d_expression_1+0x40>
 800cea2:	2500      	movs	r5, #0
 800cea4:	3202      	adds	r2, #2
 800cea6:	60e2      	str	r2, [r4, #12]
 800cea8:	2145      	movs	r1, #69	; 0x45
 800ceaa:	4620      	mov	r0, r4
 800ceac:	f7fe f9b6 	bl	800b21c <d_exprlist>
 800ceb0:	462a      	mov	r2, r5
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2130      	movs	r1, #48	; 0x30
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cebc:	f7f9 bc38 	b.w	8006730 <d_make_comp>
 800cec0:	7853      	ldrb	r3, [r2, #1]
 800cec2:	2b6e      	cmp	r3, #110	; 0x6e
 800cec4:	f47f ae68 	bne.w	800cb98 <d_expression_1+0x40>
 800cec8:	3202      	adds	r2, #2
 800ceca:	60c2      	str	r2, [r0, #12]
 800cecc:	e656      	b.n	800cb7c <d_expression_1+0x24>
 800cece:	2b74      	cmp	r3, #116	; 0x74
 800ced0:	f47f ae62 	bne.w	800cb98 <d_expression_1+0x40>
 800ced4:	7853      	ldrb	r3, [r2, #1]
 800ced6:	2b6c      	cmp	r3, #108	; 0x6c
 800ced8:	f47f ae5e 	bne.w	800cb98 <d_expression_1+0x40>
 800cedc:	f000 f80e 	bl	800cefc <d_type>
 800cee0:	68e2      	ldr	r2, [r4, #12]
 800cee2:	4605      	mov	r5, r0
 800cee4:	e7de      	b.n	800cea4 <d_expression_1+0x34c>
 800cee6:	bf00      	nop
 800cee8:	08013238 	.word	0x08013238
 800ceec:	08012f30 	.word	0x08012f30
 800cef0:	08012f28 	.word	0x08012f28
 800cef4:	08013044 	.word	0x08013044
 800cef8:	08013048 	.word	0x08013048

0800cefc <d_type>:
 800cefc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf00:	68c1      	ldr	r1, [r0, #12]
 800cf02:	b083      	sub	sp, #12
 800cf04:	780b      	ldrb	r3, [r1, #0]
 800cf06:	4604      	mov	r4, r0
 800cf08:	2b72      	cmp	r3, #114	; 0x72
 800cf0a:	d055      	beq.n	800cfb8 <d_type+0xbc>
 800cf0c:	2b56      	cmp	r3, #86	; 0x56
 800cf0e:	d053      	beq.n	800cfb8 <d_type+0xbc>
 800cf10:	2b4b      	cmp	r3, #75	; 0x4b
 800cf12:	d051      	beq.n	800cfb8 <d_type+0xbc>
 800cf14:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800cf18:	2a4a      	cmp	r2, #74	; 0x4a
 800cf1a:	f200 808a 	bhi.w	800d032 <d_type+0x136>
 800cf1e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800cf22:	00b2      	.short	0x00b2
 800cf24:	00b200b2 	.word	0x00b200b2
 800cf28:	00b200b2 	.word	0x00b200b2
 800cf2c:	00b200b2 	.word	0x00b200b2
 800cf30:	00b200b2 	.word	0x00b200b2
 800cf34:	008800b2 	.word	0x008800b2
 800cf38:	00880088 	.word	0x00880088
 800cf3c:	00880088 	.word	0x00880088
 800cf40:	00880088 	.word	0x00880088
 800cf44:	008800b8 	.word	0x008800b8
 800cf48:	010300e1 	.word	0x010300e1
 800cf4c:	00ef0088 	.word	0x00ef0088
 800cf50:	008800f5 	.word	0x008800f5
 800cf54:	00880088 	.word	0x00880088
 800cf58:	00880088 	.word	0x00880088
 800cf5c:	00b20175 	.word	0x00b20175
 800cf60:	019b018d 	.word	0x019b018d
 800cf64:	01a90088 	.word	0x01a90088
 800cf68:	020f01b7 	.word	0x020f01b7
 800cf6c:	008801d8 	.word	0x008801d8
 800cf70:	00880088 	.word	0x00880088
 800cf74:	00b20088 	.word	0x00b20088
 800cf78:	00880088 	.word	0x00880088
 800cf7c:	00880088 	.word	0x00880088
 800cf80:	00880088 	.word	0x00880088
 800cf84:	01ea01ea 	.word	0x01ea01ea
 800cf88:	01ea01ea 	.word	0x01ea01ea
 800cf8c:	01ea01ea 	.word	0x01ea01ea
 800cf90:	01ea01ea 	.word	0x01ea01ea
 800cf94:	01ea01ea 	.word	0x01ea01ea
 800cf98:	01ea0088 	.word	0x01ea0088
 800cf9c:	01ea01ea 	.word	0x01ea01ea
 800cfa0:	008801ea 	.word	0x008801ea
 800cfa4:	00880088 	.word	0x00880088
 800cfa8:	01ea01ea 	.word	0x01ea01ea
 800cfac:	01ea0098 	.word	0x01ea0098
 800cfb0:	01ea01ea 	.word	0x01ea01ea
 800cfb4:	01ea01ea 	.word	0x01ea01ea
 800cfb8:	2200      	movs	r2, #0
 800cfba:	a901      	add	r1, sp, #4
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f7f9 fc03 	bl	80067c8 <d_cv_qualifiers>
 800cfc2:	4605      	mov	r5, r0
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	d034      	beq.n	800d032 <d_type+0x136>
 800cfc8:	68e3      	ldr	r3, [r4, #12]
 800cfca:	4620      	mov	r0, r4
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	2b46      	cmp	r3, #70	; 0x46
 800cfd0:	d034      	beq.n	800d03c <d_type+0x140>
 800cfd2:	f7ff ff93 	bl	800cefc <d_type>
 800cfd6:	6028      	str	r0, [r5, #0]
 800cfd8:	b358      	cbz	r0, 800d032 <d_type+0x136>
 800cfda:	7803      	ldrb	r3, [r0, #0]
 800cfdc:	3b1f      	subs	r3, #31
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	d930      	bls.n	800d044 <d_type+0x148>
 800cfe2:	9a01      	ldr	r2, [sp, #4]
 800cfe4:	b32a      	cbz	r2, 800d032 <d_type+0x136>
 800cfe6:	6a23      	ldr	r3, [r4, #32]
 800cfe8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cfea:	428b      	cmp	r3, r1
 800cfec:	da21      	bge.n	800d032 <d_type+0x136>
 800cfee:	69e0      	ldr	r0, [r4, #28]
 800cff0:	1c59      	adds	r1, r3, #1
 800cff2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800cff6:	9d01      	ldr	r5, [sp, #4]
 800cff8:	6221      	str	r1, [r4, #32]
 800cffa:	4628      	mov	r0, r5
 800cffc:	b003      	add	sp, #12
 800cffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d002:	2301      	movs	r3, #1
 800d004:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800d006:	4620      	mov	r0, r4
 800d008:	6363      	str	r3, [r4, #52]	; 0x34
 800d00a:	f7ff fda5 	bl	800cb58 <d_expression_1>
 800d00e:	6365      	str	r5, [r4, #52]	; 0x34
 800d010:	4602      	mov	r2, r0
 800d012:	2300      	movs	r3, #0
 800d014:	2141      	movs	r1, #65	; 0x41
 800d016:	4620      	mov	r0, r4
 800d018:	f7f9 fb8a 	bl	8006730 <d_make_comp>
 800d01c:	4605      	mov	r5, r0
 800d01e:	9001      	str	r0, [sp, #4]
 800d020:	b138      	cbz	r0, 800d032 <d_type+0x136>
 800d022:	68e3      	ldr	r3, [r4, #12]
 800d024:	781a      	ldrb	r2, [r3, #0]
 800d026:	b122      	cbz	r2, 800d032 <d_type+0x136>
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	60e2      	str	r2, [r4, #12]
 800d02c:	781b      	ldrb	r3, [r3, #0]
 800d02e:	2b45      	cmp	r3, #69	; 0x45
 800d030:	d01e      	beq.n	800d070 <d_type+0x174>
 800d032:	2500      	movs	r5, #0
 800d034:	4628      	mov	r0, r5
 800d036:	b003      	add	sp, #12
 800d038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d03c:	f000 fd30 	bl	800daa0 <d_function_type>
 800d040:	6028      	str	r0, [r5, #0]
 800d042:	e7c9      	b.n	800cfd8 <d_type+0xdc>
 800d044:	9a01      	ldr	r2, [sp, #4]
 800d046:	6843      	ldr	r3, [r0, #4]
 800d048:	6042      	str	r2, [r0, #4]
 800d04a:	682a      	ldr	r2, [r5, #0]
 800d04c:	9201      	str	r2, [sp, #4]
 800d04e:	602b      	str	r3, [r5, #0]
 800d050:	e7c7      	b.n	800cfe2 <d_type+0xe6>
 800d052:	3101      	adds	r1, #1
 800d054:	60e1      	str	r1, [r4, #12]
 800d056:	4620      	mov	r0, r4
 800d058:	f7f9 fd2e 	bl	8006ab8 <d_source_name>
 800d05c:	2300      	movs	r3, #0
 800d05e:	4602      	mov	r2, r0
 800d060:	2128      	movs	r1, #40	; 0x28
 800d062:	4620      	mov	r0, r4
 800d064:	f7f9 fb64 	bl	8006730 <d_make_comp>
 800d068:	4605      	mov	r5, r0
 800d06a:	9001      	str	r0, [sp, #4]
 800d06c:	2d00      	cmp	r5, #0
 800d06e:	d0e0      	beq.n	800d032 <d_type+0x136>
 800d070:	6a23      	ldr	r3, [r4, #32]
 800d072:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d074:	4293      	cmp	r3, r2
 800d076:	dadc      	bge.n	800d032 <d_type+0x136>
 800d078:	69e1      	ldr	r1, [r4, #28]
 800d07a:	1c5a      	adds	r2, r3, #1
 800d07c:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800d080:	9d01      	ldr	r5, [sp, #4]
 800d082:	6222      	str	r2, [r4, #32]
 800d084:	e7d6      	b.n	800d034 <d_type+0x138>
 800d086:	4620      	mov	r0, r4
 800d088:	f000 fd2a 	bl	800dae0 <d_name>
 800d08c:	4605      	mov	r5, r0
 800d08e:	9001      	str	r0, [sp, #4]
 800d090:	e7ec      	b.n	800d06c <d_type+0x170>
 800d092:	1c48      	adds	r0, r1, #1
 800d094:	60e0      	str	r0, [r4, #12]
 800d096:	784b      	ldrb	r3, [r1, #1]
 800d098:	2b5f      	cmp	r3, #95	; 0x5f
 800d09a:	f000 8273 	beq.w	800d584 <d_type+0x688>
 800d09e:	3b30      	subs	r3, #48	; 0x30
 800d0a0:	2b09      	cmp	r3, #9
 800d0a2:	f200 827d 	bhi.w	800d5a0 <d_type+0x6a4>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	60e3      	str	r3, [r4, #12]
 800d0ac:	781a      	ldrb	r2, [r3, #0]
 800d0ae:	3a30      	subs	r2, #48	; 0x30
 800d0b0:	2a09      	cmp	r2, #9
 800d0b2:	d9f9      	bls.n	800d0a8 <d_type+0x1ac>
 800d0b4:	6962      	ldr	r2, [r4, #20]
 800d0b6:	69a1      	ldr	r1, [r4, #24]
 800d0b8:	428a      	cmp	r2, r1
 800d0ba:	da11      	bge.n	800d0e0 <d_type+0x1e4>
 800d0bc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800d0c0:	6926      	ldr	r6, [r4, #16]
 800d0c2:	0089      	lsls	r1, r1, #2
 800d0c4:	3201      	adds	r2, #1
 800d0c6:	1875      	adds	r5, r6, r1
 800d0c8:	6162      	str	r2, [r4, #20]
 800d0ca:	d009      	beq.n	800d0e0 <d_type+0x1e4>
 800d0cc:	1a1a      	subs	r2, r3, r0
 800d0ce:	d007      	beq.n	800d0e0 <d_type+0x1e4>
 800d0d0:	2700      	movs	r7, #0
 800d0d2:	5477      	strb	r7, [r6, r1]
 800d0d4:	6068      	str	r0, [r5, #4]
 800d0d6:	60aa      	str	r2, [r5, #8]
 800d0d8:	781a      	ldrb	r2, [r3, #0]
 800d0da:	2a5f      	cmp	r2, #95	; 0x5f
 800d0dc:	f000 82c7 	beq.w	800d66e <d_type+0x772>
 800d0e0:	2500      	movs	r5, #0
 800d0e2:	e0a9      	b.n	800d238 <d_type+0x33c>
 800d0e4:	3101      	adds	r1, #1
 800d0e6:	60e1      	str	r1, [r4, #12]
 800d0e8:	4620      	mov	r0, r4
 800d0ea:	f7ff ff07 	bl	800cefc <d_type>
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	4602      	mov	r2, r0
 800d0f2:	2125      	movs	r1, #37	; 0x25
 800d0f4:	4620      	mov	r0, r4
 800d0f6:	f7f9 fb1b 	bl	8006730 <d_make_comp>
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	9001      	str	r0, [sp, #4]
 800d0fe:	e7b5      	b.n	800d06c <d_type+0x170>
 800d100:	4620      	mov	r0, r4
 800d102:	f000 fccd 	bl	800daa0 <d_function_type>
 800d106:	4605      	mov	r5, r0
 800d108:	9001      	str	r0, [sp, #4]
 800d10a:	e7af      	b.n	800d06c <d_type+0x170>
 800d10c:	3101      	adds	r1, #1
 800d10e:	60e1      	str	r1, [r4, #12]
 800d110:	4620      	mov	r0, r4
 800d112:	f7ff fef3 	bl	800cefc <d_type>
 800d116:	2300      	movs	r3, #0
 800d118:	4602      	mov	r2, r0
 800d11a:	2126      	movs	r1, #38	; 0x26
 800d11c:	4620      	mov	r0, r4
 800d11e:	f7f9 fb07 	bl	8006730 <d_make_comp>
 800d122:	4605      	mov	r5, r0
 800d124:	9001      	str	r0, [sp, #4]
 800d126:	e7a1      	b.n	800d06c <d_type+0x170>
 800d128:	1c4b      	adds	r3, r1, #1
 800d12a:	60e3      	str	r3, [r4, #12]
 800d12c:	784b      	ldrb	r3, [r1, #1]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	f43f af7f 	beq.w	800d032 <d_type+0x136>
 800d134:	1c8b      	adds	r3, r1, #2
 800d136:	60e3      	str	r3, [r4, #12]
 800d138:	784b      	ldrb	r3, [r1, #1]
 800d13a:	3b46      	subs	r3, #70	; 0x46
 800d13c:	2b30      	cmp	r3, #48	; 0x30
 800d13e:	f63f af78 	bhi.w	800d032 <d_type+0x136>
 800d142:	a201      	add	r2, pc, #4	; (adr r2, 800d148 <d_type+0x24c>)
 800d144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d148:	0800d515 	.word	0x0800d515
 800d14c:	0800d033 	.word	0x0800d033
 800d150:	0800d033 	.word	0x0800d033
 800d154:	0800d033 	.word	0x0800d033
 800d158:	0800d033 	.word	0x0800d033
 800d15c:	0800d033 	.word	0x0800d033
 800d160:	0800d033 	.word	0x0800d033
 800d164:	0800d033 	.word	0x0800d033
 800d168:	0800d033 	.word	0x0800d033
 800d16c:	0800d033 	.word	0x0800d033
 800d170:	0800d033 	.word	0x0800d033
 800d174:	0800d033 	.word	0x0800d033
 800d178:	0800d033 	.word	0x0800d033
 800d17c:	0800d033 	.word	0x0800d033
 800d180:	0800d003 	.word	0x0800d003
 800d184:	0800d033 	.word	0x0800d033
 800d188:	0800d033 	.word	0x0800d033
 800d18c:	0800d033 	.word	0x0800d033
 800d190:	0800d033 	.word	0x0800d033
 800d194:	0800d033 	.word	0x0800d033
 800d198:	0800d033 	.word	0x0800d033
 800d19c:	0800d033 	.word	0x0800d033
 800d1a0:	0800d033 	.word	0x0800d033
 800d1a4:	0800d033 	.word	0x0800d033
 800d1a8:	0800d033 	.word	0x0800d033
 800d1ac:	0800d033 	.word	0x0800d033
 800d1b0:	0800d033 	.word	0x0800d033
 800d1b4:	0800d4e9 	.word	0x0800d4e9
 800d1b8:	0800d033 	.word	0x0800d033
 800d1bc:	0800d033 	.word	0x0800d033
 800d1c0:	0800d4cd 	.word	0x0800d4cd
 800d1c4:	0800d409 	.word	0x0800d409
 800d1c8:	0800d3dd 	.word	0x0800d3dd
 800d1cc:	0800d033 	.word	0x0800d033
 800d1d0:	0800d3b1 	.word	0x0800d3b1
 800d1d4:	0800d385 	.word	0x0800d385
 800d1d8:	0800d033 	.word	0x0800d033
 800d1dc:	0800d033 	.word	0x0800d033
 800d1e0:	0800d033 	.word	0x0800d033
 800d1e4:	0800d033 	.word	0x0800d033
 800d1e8:	0800d4a5 	.word	0x0800d4a5
 800d1ec:	0800d033 	.word	0x0800d033
 800d1f0:	0800d48d 	.word	0x0800d48d
 800d1f4:	0800d033 	.word	0x0800d033
 800d1f8:	0800d033 	.word	0x0800d033
 800d1fc:	0800d46f 	.word	0x0800d46f
 800d200:	0800d003 	.word	0x0800d003
 800d204:	0800d033 	.word	0x0800d033
 800d208:	0800d435 	.word	0x0800d435
 800d20c:	3101      	adds	r1, #1
 800d20e:	60e1      	str	r1, [r4, #12]
 800d210:	4620      	mov	r0, r4
 800d212:	f7ff fe73 	bl	800cefc <d_type>
 800d216:	4605      	mov	r5, r0
 800d218:	2800      	cmp	r0, #0
 800d21a:	f43f af61 	beq.w	800d0e0 <d_type+0x1e4>
 800d21e:	4620      	mov	r0, r4
 800d220:	f7ff fe6c 	bl	800cefc <d_type>
 800d224:	2800      	cmp	r0, #0
 800d226:	f43f af5b 	beq.w	800d0e0 <d_type+0x1e4>
 800d22a:	4603      	mov	r3, r0
 800d22c:	462a      	mov	r2, r5
 800d22e:	212b      	movs	r1, #43	; 0x2b
 800d230:	4620      	mov	r0, r4
 800d232:	f7f9 fa7d 	bl	8006730 <d_make_comp>
 800d236:	4605      	mov	r5, r0
 800d238:	9501      	str	r5, [sp, #4]
 800d23a:	e717      	b.n	800d06c <d_type+0x170>
 800d23c:	3101      	adds	r1, #1
 800d23e:	60e1      	str	r1, [r4, #12]
 800d240:	4620      	mov	r0, r4
 800d242:	f7ff fe5b 	bl	800cefc <d_type>
 800d246:	2300      	movs	r3, #0
 800d248:	4602      	mov	r2, r0
 800d24a:	2124      	movs	r1, #36	; 0x24
 800d24c:	4620      	mov	r0, r4
 800d24e:	f7f9 fa6f 	bl	8006730 <d_make_comp>
 800d252:	4605      	mov	r5, r0
 800d254:	9001      	str	r0, [sp, #4]
 800d256:	e709      	b.n	800d06c <d_type+0x170>
 800d258:	3101      	adds	r1, #1
 800d25a:	60e1      	str	r1, [r4, #12]
 800d25c:	4620      	mov	r0, r4
 800d25e:	f7ff fe4d 	bl	800cefc <d_type>
 800d262:	2300      	movs	r3, #0
 800d264:	4602      	mov	r2, r0
 800d266:	2122      	movs	r1, #34	; 0x22
 800d268:	4620      	mov	r0, r4
 800d26a:	f7f9 fa61 	bl	8006730 <d_make_comp>
 800d26e:	4605      	mov	r5, r0
 800d270:	9001      	str	r0, [sp, #4]
 800d272:	e6fb      	b.n	800d06c <d_type+0x170>
 800d274:	3101      	adds	r1, #1
 800d276:	60e1      	str	r1, [r4, #12]
 800d278:	4620      	mov	r0, r4
 800d27a:	f7ff fe3f 	bl	800cefc <d_type>
 800d27e:	2300      	movs	r3, #0
 800d280:	4602      	mov	r2, r0
 800d282:	2123      	movs	r1, #35	; 0x23
 800d284:	4620      	mov	r0, r4
 800d286:	f7f9 fa53 	bl	8006730 <d_make_comp>
 800d28a:	4605      	mov	r5, r0
 800d28c:	9001      	str	r0, [sp, #4]
 800d28e:	e6ed      	b.n	800d06c <d_type+0x170>
 800d290:	784b      	ldrb	r3, [r1, #1]
 800d292:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d296:	2a09      	cmp	r2, #9
 800d298:	d905      	bls.n	800d2a6 <d_type+0x3aa>
 800d29a:	2b5f      	cmp	r3, #95	; 0x5f
 800d29c:	d003      	beq.n	800d2a6 <d_type+0x3aa>
 800d29e:	3b41      	subs	r3, #65	; 0x41
 800d2a0:	2b19      	cmp	r3, #25
 800d2a2:	f200 818a 	bhi.w	800d5ba <d_type+0x6be>
 800d2a6:	2100      	movs	r1, #0
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f7f9 fc7d 	bl	8006ba8 <d_substitution>
 800d2ae:	68e3      	ldr	r3, [r4, #12]
 800d2b0:	9001      	str	r0, [sp, #4]
 800d2b2:	781b      	ldrb	r3, [r3, #0]
 800d2b4:	4605      	mov	r5, r0
 800d2b6:	2b49      	cmp	r3, #73	; 0x49
 800d2b8:	f47f aebc 	bne.w	800d034 <d_type+0x138>
 800d2bc:	4620      	mov	r0, r4
 800d2be:	f7fd f937 	bl	800a530 <d_template_args>
 800d2c2:	462a      	mov	r2, r5
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	2104      	movs	r1, #4
 800d2c8:	4620      	mov	r0, r4
 800d2ca:	f7f9 fa31 	bl	8006730 <d_make_comp>
 800d2ce:	4605      	mov	r5, r0
 800d2d0:	e7b2      	b.n	800d238 <d_type+0x33c>
 800d2d2:	3101      	adds	r1, #1
 800d2d4:	60e1      	str	r1, [r4, #12]
 800d2d6:	4620      	mov	r0, r4
 800d2d8:	f7f9 fbee 	bl	8006ab8 <d_source_name>
 800d2dc:	9001      	str	r0, [sp, #4]
 800d2de:	4620      	mov	r0, r4
 800d2e0:	f7ff fe0c 	bl	800cefc <d_type>
 800d2e4:	9b01      	ldr	r3, [sp, #4]
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	2121      	movs	r1, #33	; 0x21
 800d2ea:	4620      	mov	r0, r4
 800d2ec:	f7f9 fa20 	bl	8006730 <d_make_comp>
 800d2f0:	4605      	mov	r5, r0
 800d2f2:	9001      	str	r0, [sp, #4]
 800d2f4:	e6ba      	b.n	800d06c <d_type+0x170>
 800d2f6:	3b61      	subs	r3, #97	; 0x61
 800d2f8:	4fb6      	ldr	r7, [pc, #728]	; (800d5d4 <d_type+0x6d8>)
 800d2fa:	6962      	ldr	r2, [r4, #20]
 800d2fc:	69a5      	ldr	r5, [r4, #24]
 800d2fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d302:	009b      	lsls	r3, r3, #2
 800d304:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 800d308:	42aa      	cmp	r2, r5
 800d30a:	4418      	add	r0, r3
 800d30c:	f280 8136 	bge.w	800d57c <d_type+0x680>
 800d310:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 800d314:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800d318:	00b6      	lsls	r6, r6, #2
 800d31a:	3201      	adds	r2, #1
 800d31c:	eb1e 0506 	adds.w	r5, lr, r6
 800d320:	6162      	str	r2, [r4, #20]
 800d322:	f000 812b 	beq.w	800d57c <d_type+0x680>
 800d326:	2227      	movs	r2, #39	; 0x27
 800d328:	f80e 2006 	strb.w	r2, [lr, r6]
 800d32c:	443b      	add	r3, r7
 800d32e:	6068      	str	r0, [r5, #4]
 800d330:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800d332:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800d336:	3101      	adds	r1, #1
 800d338:	4413      	add	r3, r2
 800d33a:	60e1      	str	r1, [r4, #12]
 800d33c:	6323      	str	r3, [r4, #48]	; 0x30
 800d33e:	e679      	b.n	800d034 <d_type+0x138>
 800d340:	4620      	mov	r0, r4
 800d342:	f7f9 fb97 	bl	8006a74 <d_template_param>
 800d346:	68e6      	ldr	r6, [r4, #12]
 800d348:	9001      	str	r0, [sp, #4]
 800d34a:	7833      	ldrb	r3, [r6, #0]
 800d34c:	4605      	mov	r5, r0
 800d34e:	2b49      	cmp	r3, #73	; 0x49
 800d350:	f47f ae8c 	bne.w	800d06c <d_type+0x170>
 800d354:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d356:	2b00      	cmp	r3, #0
 800d358:	f040 814e 	bne.w	800d5f8 <d_type+0x6fc>
 800d35c:	2800      	cmp	r0, #0
 800d35e:	f43f ae68 	beq.w	800d032 <d_type+0x136>
 800d362:	6a23      	ldr	r3, [r4, #32]
 800d364:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d366:	4293      	cmp	r3, r2
 800d368:	f6bf ae63 	bge.w	800d032 <d_type+0x136>
 800d36c:	69e1      	ldr	r1, [r4, #28]
 800d36e:	1c5a      	adds	r2, r3, #1
 800d370:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800d374:	6222      	str	r2, [r4, #32]
 800d376:	4620      	mov	r0, r4
 800d378:	9d01      	ldr	r5, [sp, #4]
 800d37a:	f7fd f8d9 	bl	800a530 <d_template_args>
 800d37e:	462a      	mov	r2, r5
 800d380:	4603      	mov	r3, r0
 800d382:	e7a0      	b.n	800d2c6 <d_type+0x3ca>
 800d384:	6963      	ldr	r3, [r4, #20]
 800d386:	69a2      	ldr	r2, [r4, #24]
 800d388:	4293      	cmp	r3, r2
 800d38a:	f280 80f7 	bge.w	800d57c <d_type+0x680>
 800d38e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d392:	6922      	ldr	r2, [r4, #16]
 800d394:	0089      	lsls	r1, r1, #2
 800d396:	3301      	adds	r3, #1
 800d398:	1855      	adds	r5, r2, r1
 800d39a:	6163      	str	r3, [r4, #20]
 800d39c:	f000 80ee 	beq.w	800d57c <d_type+0x680>
 800d3a0:	4b8d      	ldr	r3, [pc, #564]	; (800d5d8 <d_type+0x6dc>)
 800d3a2:	2027      	movs	r0, #39	; 0x27
 800d3a4:	5450      	strb	r0, [r2, r1]
 800d3a6:	606b      	str	r3, [r5, #4]
 800d3a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d3aa:	3308      	adds	r3, #8
 800d3ac:	6323      	str	r3, [r4, #48]	; 0x30
 800d3ae:	e641      	b.n	800d034 <d_type+0x138>
 800d3b0:	6963      	ldr	r3, [r4, #20]
 800d3b2:	69a2      	ldr	r2, [r4, #24]
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	f280 80e1 	bge.w	800d57c <d_type+0x680>
 800d3ba:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d3be:	6922      	ldr	r2, [r4, #16]
 800d3c0:	0089      	lsls	r1, r1, #2
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	1855      	adds	r5, r2, r1
 800d3c6:	6163      	str	r3, [r4, #20]
 800d3c8:	f000 80d8 	beq.w	800d57c <d_type+0x680>
 800d3cc:	4b83      	ldr	r3, [pc, #524]	; (800d5dc <d_type+0x6e0>)
 800d3ce:	2027      	movs	r0, #39	; 0x27
 800d3d0:	5450      	strb	r0, [r2, r1]
 800d3d2:	606b      	str	r3, [r5, #4]
 800d3d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d3d6:	3304      	adds	r3, #4
 800d3d8:	6323      	str	r3, [r4, #48]	; 0x30
 800d3da:	e62b      	b.n	800d034 <d_type+0x138>
 800d3dc:	6963      	ldr	r3, [r4, #20]
 800d3de:	69a2      	ldr	r2, [r4, #24]
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	f280 80cb 	bge.w	800d57c <d_type+0x680>
 800d3e6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d3ea:	6922      	ldr	r2, [r4, #16]
 800d3ec:	0089      	lsls	r1, r1, #2
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	1855      	adds	r5, r2, r1
 800d3f2:	6163      	str	r3, [r4, #20]
 800d3f4:	f000 80c2 	beq.w	800d57c <d_type+0x680>
 800d3f8:	4b79      	ldr	r3, [pc, #484]	; (800d5e0 <d_type+0x6e4>)
 800d3fa:	2027      	movs	r0, #39	; 0x27
 800d3fc:	5450      	strb	r0, [r2, r1]
 800d3fe:	606b      	str	r3, [r5, #4]
 800d400:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d402:	3309      	adds	r3, #9
 800d404:	6323      	str	r3, [r4, #48]	; 0x30
 800d406:	e615      	b.n	800d034 <d_type+0x138>
 800d408:	6963      	ldr	r3, [r4, #20]
 800d40a:	69a2      	ldr	r2, [r4, #24]
 800d40c:	4293      	cmp	r3, r2
 800d40e:	f280 80b5 	bge.w	800d57c <d_type+0x680>
 800d412:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d416:	6922      	ldr	r2, [r4, #16]
 800d418:	0089      	lsls	r1, r1, #2
 800d41a:	3301      	adds	r3, #1
 800d41c:	1855      	adds	r5, r2, r1
 800d41e:	6163      	str	r3, [r4, #20]
 800d420:	f000 80ac 	beq.w	800d57c <d_type+0x680>
 800d424:	4b6f      	ldr	r3, [pc, #444]	; (800d5e4 <d_type+0x6e8>)
 800d426:	2027      	movs	r0, #39	; 0x27
 800d428:	5450      	strb	r0, [r2, r1]
 800d42a:	606b      	str	r3, [r5, #4]
 800d42c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d42e:	330a      	adds	r3, #10
 800d430:	6323      	str	r3, [r4, #48]	; 0x30
 800d432:	e5ff      	b.n	800d034 <d_type+0x138>
 800d434:	788b      	ldrb	r3, [r1, #2]
 800d436:	2b5f      	cmp	r3, #95	; 0x5f
 800d438:	f000 80fd 	beq.w	800d636 <d_type+0x73a>
 800d43c:	4620      	mov	r0, r4
 800d43e:	f7f9 fae5 	bl	8006a0c <d_number_component>
 800d442:	4605      	mov	r5, r0
 800d444:	2d00      	cmp	r5, #0
 800d446:	f43f aef7 	beq.w	800d238 <d_type+0x33c>
 800d44a:	68e3      	ldr	r3, [r4, #12]
 800d44c:	781a      	ldrb	r2, [r3, #0]
 800d44e:	2a5f      	cmp	r2, #95	; 0x5f
 800d450:	f47f ae46 	bne.w	800d0e0 <d_type+0x1e4>
 800d454:	3301      	adds	r3, #1
 800d456:	60e3      	str	r3, [r4, #12]
 800d458:	4620      	mov	r0, r4
 800d45a:	f7ff fd4f 	bl	800cefc <d_type>
 800d45e:	462a      	mov	r2, r5
 800d460:	4603      	mov	r3, r0
 800d462:	212d      	movs	r1, #45	; 0x2d
 800d464:	4620      	mov	r0, r4
 800d466:	f7f9 f963 	bl	8006730 <d_make_comp>
 800d46a:	4605      	mov	r5, r0
 800d46c:	e6e4      	b.n	800d238 <d_type+0x33c>
 800d46e:	6963      	ldr	r3, [r4, #20]
 800d470:	69a2      	ldr	r2, [r4, #24]
 800d472:	4293      	cmp	r3, r2
 800d474:	f280 8082 	bge.w	800d57c <d_type+0x680>
 800d478:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d47c:	6922      	ldr	r2, [r4, #16]
 800d47e:	0089      	lsls	r1, r1, #2
 800d480:	3301      	adds	r3, #1
 800d482:	1855      	adds	r5, r2, r1
 800d484:	6163      	str	r3, [r4, #20]
 800d486:	d079      	beq.n	800d57c <d_type+0x680>
 800d488:	4b57      	ldr	r3, [pc, #348]	; (800d5e8 <d_type+0x6ec>)
 800d48a:	e78a      	b.n	800d3a2 <d_type+0x4a6>
 800d48c:	4620      	mov	r0, r4
 800d48e:	f7ff fd35 	bl	800cefc <d_type>
 800d492:	2300      	movs	r3, #0
 800d494:	4602      	mov	r2, r0
 800d496:	2149      	movs	r1, #73	; 0x49
 800d498:	4620      	mov	r0, r4
 800d49a:	f7f9 f949 	bl	8006730 <d_make_comp>
 800d49e:	4605      	mov	r5, r0
 800d4a0:	9001      	str	r0, [sp, #4]
 800d4a2:	e5e3      	b.n	800d06c <d_type+0x170>
 800d4a4:	6963      	ldr	r3, [r4, #20]
 800d4a6:	69a2      	ldr	r2, [r4, #24]
 800d4a8:	4293      	cmp	r3, r2
 800d4aa:	da67      	bge.n	800d57c <d_type+0x680>
 800d4ac:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d4b0:	6922      	ldr	r2, [r4, #16]
 800d4b2:	0089      	lsls	r1, r1, #2
 800d4b4:	3301      	adds	r3, #1
 800d4b6:	1855      	adds	r5, r2, r1
 800d4b8:	6163      	str	r3, [r4, #20]
 800d4ba:	d05f      	beq.n	800d57c <d_type+0x680>
 800d4bc:	4b4b      	ldr	r3, [pc, #300]	; (800d5ec <d_type+0x6f0>)
 800d4be:	2027      	movs	r0, #39	; 0x27
 800d4c0:	5450      	strb	r0, [r2, r1]
 800d4c2:	606b      	str	r3, [r5, #4]
 800d4c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d4c6:	3311      	adds	r3, #17
 800d4c8:	6323      	str	r3, [r4, #48]	; 0x30
 800d4ca:	e5b3      	b.n	800d034 <d_type+0x138>
 800d4cc:	6963      	ldr	r3, [r4, #20]
 800d4ce:	69a2      	ldr	r2, [r4, #24]
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	da53      	bge.n	800d57c <d_type+0x680>
 800d4d4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d4d8:	6922      	ldr	r2, [r4, #16]
 800d4da:	0089      	lsls	r1, r1, #2
 800d4dc:	3301      	adds	r3, #1
 800d4de:	1855      	adds	r5, r2, r1
 800d4e0:	6163      	str	r3, [r4, #20]
 800d4e2:	d04b      	beq.n	800d57c <d_type+0x680>
 800d4e4:	4b42      	ldr	r3, [pc, #264]	; (800d5f0 <d_type+0x6f4>)
 800d4e6:	e788      	b.n	800d3fa <d_type+0x4fe>
 800d4e8:	6963      	ldr	r3, [r4, #20]
 800d4ea:	69a2      	ldr	r2, [r4, #24]
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	f6bf ada0 	bge.w	800d032 <d_type+0x136>
 800d4f2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d4f6:	6921      	ldr	r1, [r4, #16]
 800d4f8:	3301      	adds	r3, #1
 800d4fa:	0092      	lsls	r2, r2, #2
 800d4fc:	6163      	str	r3, [r4, #20]
 800d4fe:	188b      	adds	r3, r1, r2
 800d500:	f43f ad97 	beq.w	800d032 <d_type+0x136>
 800d504:	4c3b      	ldr	r4, [pc, #236]	; (800d5f4 <d_type+0x6f8>)
 800d506:	2500      	movs	r5, #0
 800d508:	2004      	movs	r0, #4
 800d50a:	548d      	strb	r5, [r1, r2]
 800d50c:	461d      	mov	r5, r3
 800d50e:	605c      	str	r4, [r3, #4]
 800d510:	6098      	str	r0, [r3, #8]
 800d512:	e58f      	b.n	800d034 <d_type+0x138>
 800d514:	6963      	ldr	r3, [r4, #20]
 800d516:	69a2      	ldr	r2, [r4, #24]
 800d518:	4293      	cmp	r3, r2
 800d51a:	f280 8083 	bge.w	800d624 <d_type+0x728>
 800d51e:	6925      	ldr	r5, [r4, #16]
 800d520:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800d524:	0080      	lsls	r0, r0, #2
 800d526:	3301      	adds	r3, #1
 800d528:	182a      	adds	r2, r5, r0
 800d52a:	262c      	movs	r6, #44	; 0x2c
 800d52c:	6163      	str	r3, [r4, #20]
 800d52e:	9201      	str	r2, [sp, #4]
 800d530:	542e      	strb	r6, [r5, r0]
 800d532:	788b      	ldrb	r3, [r1, #2]
 800d534:	3b30      	subs	r3, #48	; 0x30
 800d536:	b2db      	uxtb	r3, r3
 800d538:	2b09      	cmp	r3, #9
 800d53a:	bf94      	ite	ls
 800d53c:	2301      	movls	r3, #1
 800d53e:	2300      	movhi	r3, #0
 800d540:	8113      	strh	r3, [r2, #8]
 800d542:	d972      	bls.n	800d62a <d_type+0x72e>
 800d544:	4615      	mov	r5, r2
 800d546:	4620      	mov	r0, r4
 800d548:	f7ff fcd8 	bl	800cefc <d_type>
 800d54c:	9b01      	ldr	r3, [sp, #4]
 800d54e:	6068      	str	r0, [r5, #4]
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	2b00      	cmp	r3, #0
 800d554:	f43f ad6d 	beq.w	800d032 <d_type+0x136>
 800d558:	f104 000c 	add.w	r0, r4, #12
 800d55c:	f7f9 fa2e 	bl	80069bc <d_number.isra.0>
 800d560:	68e2      	ldr	r2, [r4, #12]
 800d562:	7813      	ldrb	r3, [r2, #0]
 800d564:	b13b      	cbz	r3, 800d576 <d_type+0x67a>
 800d566:	1c53      	adds	r3, r2, #1
 800d568:	60e3      	str	r3, [r4, #12]
 800d56a:	7813      	ldrb	r3, [r2, #0]
 800d56c:	f1a3 0373 	sub.w	r3, r3, #115	; 0x73
 800d570:	fab3 f383 	clz	r3, r3
 800d574:	095b      	lsrs	r3, r3, #5
 800d576:	9d01      	ldr	r5, [sp, #4]
 800d578:	816b      	strh	r3, [r5, #10]
 800d57a:	e55b      	b.n	800d034 <d_type+0x138>
 800d57c:	2300      	movs	r3, #0
 800d57e:	9301      	str	r3, [sp, #4]
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	deff      	udf	#255	; 0xff
 800d584:	2500      	movs	r5, #0
 800d586:	3001      	adds	r0, #1
 800d588:	60e0      	str	r0, [r4, #12]
 800d58a:	4620      	mov	r0, r4
 800d58c:	f7ff fcb6 	bl	800cefc <d_type>
 800d590:	462a      	mov	r2, r5
 800d592:	4603      	mov	r3, r0
 800d594:	212a      	movs	r1, #42	; 0x2a
 800d596:	4620      	mov	r0, r4
 800d598:	f7f9 f8ca 	bl	8006730 <d_make_comp>
 800d59c:	4605      	mov	r5, r0
 800d59e:	e64b      	b.n	800d238 <d_type+0x33c>
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800d5a4:	4620      	mov	r0, r4
 800d5a6:	6363      	str	r3, [r4, #52]	; 0x34
 800d5a8:	f7ff fad6 	bl	800cb58 <d_expression_1>
 800d5ac:	6365      	str	r5, [r4, #52]	; 0x34
 800d5ae:	4605      	mov	r5, r0
 800d5b0:	2800      	cmp	r0, #0
 800d5b2:	f43f ad95 	beq.w	800d0e0 <d_type+0x1e4>
 800d5b6:	68e3      	ldr	r3, [r4, #12]
 800d5b8:	e58e      	b.n	800d0d8 <d_type+0x1dc>
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f000 fa90 	bl	800dae0 <d_name>
 800d5c0:	4605      	mov	r5, r0
 800d5c2:	9001      	str	r0, [sp, #4]
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	f43f ad34 	beq.w	800d032 <d_type+0x136>
 800d5ca:	7803      	ldrb	r3, [r0, #0]
 800d5cc:	2b18      	cmp	r3, #24
 800d5ce:	f47f ad4f 	bne.w	800d070 <d_type+0x174>
 800d5d2:	e52f      	b.n	800d034 <d_type+0x138>
 800d5d4:	08011db0 	.word	0x08011db0
 800d5d8:	080120e0 	.word	0x080120e0
 800d5dc:	080120b8 	.word	0x080120b8
 800d5e0:	0801207c 	.word	0x0801207c
 800d5e4:	080120a4 	.word	0x080120a4
 800d5e8:	080120cc 	.word	0x080120cc
 800d5ec:	080120f4 	.word	0x080120f4
 800d5f0:	08012090 	.word	0x08012090
 800d5f4:	0801304c 	.word	0x0801304c
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	f8d4 9014 	ldr.w	r9, [r4, #20]
 800d5fe:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800d602:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800d604:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800d606:	f7fc ff93 	bl	800a530 <d_template_args>
 800d60a:	68e2      	ldr	r2, [r4, #12]
 800d60c:	7812      	ldrb	r2, [r2, #0]
 800d60e:	2a49      	cmp	r2, #73	; 0x49
 800d610:	d01c      	beq.n	800d64c <d_type+0x750>
 800d612:	6325      	str	r5, [r4, #48]	; 0x30
 800d614:	60e6      	str	r6, [r4, #12]
 800d616:	f8c4 9014 	str.w	r9, [r4, #20]
 800d61a:	f8c4 8020 	str.w	r8, [r4, #32]
 800d61e:	62a7      	str	r7, [r4, #40]	; 0x28
 800d620:	9d01      	ldr	r5, [sp, #4]
 800d622:	e523      	b.n	800d06c <d_type+0x170>
 800d624:	2300      	movs	r3, #0
 800d626:	701b      	strb	r3, [r3, #0]
 800d628:	deff      	udf	#255	; 0xff
 800d62a:	f104 000c 	add.w	r0, r4, #12
 800d62e:	f7f9 f9c5 	bl	80069bc <d_number.isra.0>
 800d632:	9d01      	ldr	r5, [sp, #4]
 800d634:	e787      	b.n	800d546 <d_type+0x64a>
 800d636:	3103      	adds	r1, #3
 800d638:	2301      	movs	r3, #1
 800d63a:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800d63c:	60e1      	str	r1, [r4, #12]
 800d63e:	6363      	str	r3, [r4, #52]	; 0x34
 800d640:	4620      	mov	r0, r4
 800d642:	f7ff fa89 	bl	800cb58 <d_expression_1>
 800d646:	6366      	str	r6, [r4, #52]	; 0x34
 800d648:	4605      	mov	r5, r0
 800d64a:	e6fb      	b.n	800d444 <d_type+0x548>
 800d64c:	9b01      	ldr	r3, [sp, #4]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	f43f acef 	beq.w	800d032 <d_type+0x136>
 800d654:	6a22      	ldr	r2, [r4, #32]
 800d656:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d658:	428a      	cmp	r2, r1
 800d65a:	f6bf acea 	bge.w	800d032 <d_type+0x136>
 800d65e:	69e5      	ldr	r5, [r4, #28]
 800d660:	1c51      	adds	r1, r2, #1
 800d662:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
 800d666:	9a01      	ldr	r2, [sp, #4]
 800d668:	4603      	mov	r3, r0
 800d66a:	6221      	str	r1, [r4, #32]
 800d66c:	e62b      	b.n	800d2c6 <d_type+0x3ca>
 800d66e:	4618      	mov	r0, r3
 800d670:	e789      	b.n	800d586 <d_type+0x68a>
 800d672:	bf00      	nop

0800d674 <d_operator_name>:
 800d674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d678:	68c3      	ldr	r3, [r0, #12]
 800d67a:	4684      	mov	ip, r0
 800d67c:	781f      	ldrb	r7, [r3, #0]
 800d67e:	b317      	cbz	r7, 800d6c6 <d_operator_name+0x52>
 800d680:	1c5a      	adds	r2, r3, #1
 800d682:	60c2      	str	r2, [r0, #12]
 800d684:	785a      	ldrb	r2, [r3, #1]
 800d686:	781f      	ldrb	r7, [r3, #0]
 800d688:	2a00      	cmp	r2, #0
 800d68a:	d059      	beq.n	800d740 <d_operator_name+0xcc>
 800d68c:	1c9a      	adds	r2, r3, #2
 800d68e:	60c2      	str	r2, [r0, #12]
 800d690:	2f76      	cmp	r7, #118	; 0x76
 800d692:	4604      	mov	r4, r0
 800d694:	f893 e001 	ldrb.w	lr, [r3, #1]
 800d698:	d043      	beq.n	800d722 <d_operator_name+0xae>
 800d69a:	2f63      	cmp	r7, #99	; 0x63
 800d69c:	d114      	bne.n	800d6c8 <d_operator_name+0x54>
 800d69e:	f1be 0f76 	cmp.w	lr, #118	; 0x76
 800d6a2:	d111      	bne.n	800d6c8 <d_operator_name+0x54>
 800d6a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d6a6:	6b85      	ldr	r5, [r0, #56]	; 0x38
 800d6a8:	fab3 f383 	clz	r3, r3
 800d6ac:	095b      	lsrs	r3, r3, #5
 800d6ae:	6383      	str	r3, [r0, #56]	; 0x38
 800d6b0:	f7ff fc24 	bl	800cefc <d_type>
 800d6b4:	63a5      	str	r5, [r4, #56]	; 0x38
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6c0:	2133      	movs	r1, #51	; 0x33
 800d6c2:	f7f9 b835 	b.w	8006730 <d_make_comp>
 800d6c6:	46be      	mov	lr, r7
 800d6c8:	4d28      	ldr	r5, [pc, #160]	; (800d76c <d_operator_name+0xf8>)
 800d6ca:	203d      	movs	r0, #61	; 0x3d
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	e004      	b.n	800d6da <d_operator_name+0x66>
 800d6d0:	bf8c      	ite	hi
 800d6d2:	4618      	movhi	r0, r3
 800d6d4:	1c5a      	addls	r2, r3, #1
 800d6d6:	4282      	cmp	r2, r0
 800d6d8:	d02f      	beq.n	800d73a <d_operator_name+0xc6>
 800d6da:	1a83      	subs	r3, r0, r2
 800d6dc:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800d6e0:	eb02 0363 	add.w	r3, r2, r3, asr #1
 800d6e4:	0119      	lsls	r1, r3, #4
 800d6e6:	586c      	ldr	r4, [r5, r1]
 800d6e8:	4429      	add	r1, r5
 800d6ea:	7826      	ldrb	r6, [r4, #0]
 800d6ec:	42be      	cmp	r6, r7
 800d6ee:	d1ef      	bne.n	800d6d0 <d_operator_name+0x5c>
 800d6f0:	7864      	ldrb	r4, [r4, #1]
 800d6f2:	4574      	cmp	r4, lr
 800d6f4:	d1ec      	bne.n	800d6d0 <d_operator_name+0x5c>
 800d6f6:	f8dc 3014 	ldr.w	r3, [ip, #20]
 800d6fa:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800d6fe:	4293      	cmp	r3, r2
 800d700:	da1b      	bge.n	800d73a <d_operator_name+0xc6>
 800d702:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d706:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800d70a:	3301      	adds	r3, #1
 800d70c:	0092      	lsls	r2, r2, #2
 800d70e:	f8cc 3014 	str.w	r3, [ip, #20]
 800d712:	1883      	adds	r3, r0, r2
 800d714:	d027      	beq.n	800d766 <d_operator_name+0xf2>
 800d716:	2431      	movs	r4, #49	; 0x31
 800d718:	5484      	strb	r4, [r0, r2]
 800d71a:	6059      	str	r1, [r3, #4]
 800d71c:	4618      	mov	r0, r3
 800d71e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d722:	f1ae 0530 	sub.w	r5, lr, #48	; 0x30
 800d726:	b2eb      	uxtb	r3, r5
 800d728:	2b09      	cmp	r3, #9
 800d72a:	d8cd      	bhi.n	800d6c8 <d_operator_name+0x54>
 800d72c:	f7f9 f9c4 	bl	8006ab8 <d_source_name>
 800d730:	6963      	ldr	r3, [r4, #20]
 800d732:	69a2      	ldr	r2, [r4, #24]
 800d734:	4601      	mov	r1, r0
 800d736:	4293      	cmp	r3, r2
 800d738:	db04      	blt.n	800d744 <d_operator_name+0xd0>
 800d73a:	2000      	movs	r0, #0
 800d73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d740:	4696      	mov	lr, r2
 800d742:	e7c1      	b.n	800d6c8 <d_operator_name+0x54>
 800d744:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d748:	6920      	ldr	r0, [r4, #16]
 800d74a:	3301      	adds	r3, #1
 800d74c:	0092      	lsls	r2, r2, #2
 800d74e:	6163      	str	r3, [r4, #20]
 800d750:	1883      	adds	r3, r0, r2
 800d752:	d0f2      	beq.n	800d73a <d_operator_name+0xc6>
 800d754:	2900      	cmp	r1, #0
 800d756:	d0f0      	beq.n	800d73a <d_operator_name+0xc6>
 800d758:	2432      	movs	r4, #50	; 0x32
 800d75a:	5484      	strb	r4, [r0, r2]
 800d75c:	605d      	str	r5, [r3, #4]
 800d75e:	6099      	str	r1, [r3, #8]
 800d760:	4618      	mov	r0, r3
 800d762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d766:	4618      	mov	r0, r3
 800d768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d76c:	08012108 	.word	0x08012108

0800d770 <d_parmlist>:
 800d770:	b530      	push	{r4, r5, lr}
 800d772:	68c2      	ldr	r2, [r0, #12]
 800d774:	b083      	sub	sp, #12
 800d776:	7813      	ldrb	r3, [r2, #0]
 800d778:	2100      	movs	r1, #0
 800d77a:	9101      	str	r1, [sp, #4]
 800d77c:	b343      	cbz	r3, 800d7d0 <d_parmlist+0x60>
 800d77e:	2b45      	cmp	r3, #69	; 0x45
 800d780:	d026      	beq.n	800d7d0 <d_parmlist+0x60>
 800d782:	2b2e      	cmp	r3, #46	; 0x2e
 800d784:	d024      	beq.n	800d7d0 <d_parmlist+0x60>
 800d786:	4604      	mov	r4, r0
 800d788:	ad01      	add	r5, sp, #4
 800d78a:	e016      	b.n	800d7ba <d_parmlist+0x4a>
 800d78c:	2b4f      	cmp	r3, #79	; 0x4f
 800d78e:	d016      	beq.n	800d7be <d_parmlist+0x4e>
 800d790:	4620      	mov	r0, r4
 800d792:	f7ff fbb3 	bl	800cefc <d_type>
 800d796:	2300      	movs	r3, #0
 800d798:	212e      	movs	r1, #46	; 0x2e
 800d79a:	b1c8      	cbz	r0, 800d7d0 <d_parmlist+0x60>
 800d79c:	4602      	mov	r2, r0
 800d79e:	4620      	mov	r0, r4
 800d7a0:	f7f8 ffc6 	bl	8006730 <d_make_comp>
 800d7a4:	6028      	str	r0, [r5, #0]
 800d7a6:	b198      	cbz	r0, 800d7d0 <d_parmlist+0x60>
 800d7a8:	68e2      	ldr	r2, [r4, #12]
 800d7aa:	f100 0508 	add.w	r5, r0, #8
 800d7ae:	7813      	ldrb	r3, [r2, #0]
 800d7b0:	b143      	cbz	r3, 800d7c4 <d_parmlist+0x54>
 800d7b2:	2b45      	cmp	r3, #69	; 0x45
 800d7b4:	d006      	beq.n	800d7c4 <d_parmlist+0x54>
 800d7b6:	2b2e      	cmp	r3, #46	; 0x2e
 800d7b8:	d004      	beq.n	800d7c4 <d_parmlist+0x54>
 800d7ba:	2b52      	cmp	r3, #82	; 0x52
 800d7bc:	d1e6      	bne.n	800d78c <d_parmlist+0x1c>
 800d7be:	7853      	ldrb	r3, [r2, #1]
 800d7c0:	2b45      	cmp	r3, #69	; 0x45
 800d7c2:	d1e5      	bne.n	800d790 <d_parmlist+0x20>
 800d7c4:	9801      	ldr	r0, [sp, #4]
 800d7c6:	b118      	cbz	r0, 800d7d0 <d_parmlist+0x60>
 800d7c8:	6883      	ldr	r3, [r0, #8]
 800d7ca:	b123      	cbz	r3, 800d7d6 <d_parmlist+0x66>
 800d7cc:	b003      	add	sp, #12
 800d7ce:	bd30      	pop	{r4, r5, pc}
 800d7d0:	2000      	movs	r0, #0
 800d7d2:	b003      	add	sp, #12
 800d7d4:	bd30      	pop	{r4, r5, pc}
 800d7d6:	6842      	ldr	r2, [r0, #4]
 800d7d8:	7811      	ldrb	r1, [r2, #0]
 800d7da:	2927      	cmp	r1, #39	; 0x27
 800d7dc:	d1f6      	bne.n	800d7cc <d_parmlist+0x5c>
 800d7de:	6852      	ldr	r2, [r2, #4]
 800d7e0:	7c11      	ldrb	r1, [r2, #16]
 800d7e2:	2909      	cmp	r1, #9
 800d7e4:	d1f2      	bne.n	800d7cc <d_parmlist+0x5c>
 800d7e6:	6851      	ldr	r1, [r2, #4]
 800d7e8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800d7ea:	1a52      	subs	r2, r2, r1
 800d7ec:	6322      	str	r2, [r4, #48]	; 0x30
 800d7ee:	6043      	str	r3, [r0, #4]
 800d7f0:	e7ec      	b.n	800d7cc <d_parmlist+0x5c>
 800d7f2:	bf00      	nop

0800d7f4 <d_unqualified_name>:
 800d7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7f6:	68c2      	ldr	r2, [r0, #12]
 800d7f8:	4604      	mov	r4, r0
 800d7fa:	7813      	ldrb	r3, [r2, #0]
 800d7fc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d800:	2909      	cmp	r1, #9
 800d802:	d920      	bls.n	800d846 <d_unqualified_name+0x52>
 800d804:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
 800d808:	2919      	cmp	r1, #25
 800d80a:	d933      	bls.n	800d874 <d_unqualified_name+0x80>
 800d80c:	f1a3 0143 	sub.w	r1, r3, #67	; 0x43
 800d810:	2901      	cmp	r1, #1
 800d812:	d921      	bls.n	800d858 <d_unqualified_name+0x64>
 800d814:	2b4c      	cmp	r3, #76	; 0x4c
 800d816:	f000 8089 	beq.w	800d92c <d_unqualified_name+0x138>
 800d81a:	2b55      	cmp	r3, #85	; 0x55
 800d81c:	d128      	bne.n	800d870 <d_unqualified_name+0x7c>
 800d81e:	7853      	ldrb	r3, [r2, #1]
 800d820:	2b6c      	cmp	r3, #108	; 0x6c
 800d822:	d032      	beq.n	800d88a <d_unqualified_name+0x96>
 800d824:	2b74      	cmp	r3, #116	; 0x74
 800d826:	d123      	bne.n	800d870 <d_unqualified_name+0x7c>
 800d828:	1c53      	adds	r3, r2, #1
 800d82a:	60c3      	str	r3, [r0, #12]
 800d82c:	7853      	ldrb	r3, [r2, #1]
 800d82e:	2b74      	cmp	r3, #116	; 0x74
 800d830:	d05b      	beq.n	800d8ea <d_unqualified_name+0xf6>
 800d832:	2b42      	cmp	r3, #66	; 0x42
 800d834:	f04f 0500 	mov.w	r5, #0
 800d838:	d10c      	bne.n	800d854 <d_unqualified_name+0x60>
 800d83a:	4629      	mov	r1, r5
 800d83c:	4620      	mov	r0, r4
 800d83e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d842:	f7f9 b997 	b.w	8006b74 <d_abi_tags>
 800d846:	f7f9 f937 	bl	8006ab8 <d_source_name>
 800d84a:	4605      	mov	r5, r0
 800d84c:	68e3      	ldr	r3, [r4, #12]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	2b42      	cmp	r3, #66	; 0x42
 800d852:	d0f2      	beq.n	800d83a <d_unqualified_name+0x46>
 800d854:	4628      	mov	r0, r5
 800d856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d858:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800d85a:	b121      	cbz	r1, 800d866 <d_unqualified_name+0x72>
 800d85c:	7808      	ldrb	r0, [r1, #0]
 800d85e:	2800      	cmp	r0, #0
 800d860:	d078      	beq.n	800d954 <d_unqualified_name+0x160>
 800d862:	2818      	cmp	r0, #24
 800d864:	d076      	beq.n	800d954 <d_unqualified_name+0x160>
 800d866:	2b43      	cmp	r3, #67	; 0x43
 800d868:	f000 80cd 	beq.w	800da06 <d_unqualified_name+0x212>
 800d86c:	2b44      	cmp	r3, #68	; 0x44
 800d86e:	d07b      	beq.n	800d968 <d_unqualified_name+0x174>
 800d870:	2000      	movs	r0, #0
 800d872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d874:	f7ff fefe 	bl	800d674 <d_operator_name>
 800d878:	4605      	mov	r5, r0
 800d87a:	b118      	cbz	r0, 800d884 <d_unqualified_name+0x90>
 800d87c:	7803      	ldrb	r3, [r0, #0]
 800d87e:	2b31      	cmp	r3, #49	; 0x31
 800d880:	f000 80a4 	beq.w	800d9cc <d_unqualified_name+0x1d8>
 800d884:	68e3      	ldr	r3, [r4, #12]
 800d886:	781b      	ldrb	r3, [r3, #0]
 800d888:	e7e2      	b.n	800d850 <d_unqualified_name+0x5c>
 800d88a:	1c53      	adds	r3, r2, #1
 800d88c:	60c3      	str	r3, [r0, #12]
 800d88e:	7853      	ldrb	r3, [r2, #1]
 800d890:	2b6c      	cmp	r3, #108	; 0x6c
 800d892:	d1ce      	bne.n	800d832 <d_unqualified_name+0x3e>
 800d894:	3202      	adds	r2, #2
 800d896:	60c2      	str	r2, [r0, #12]
 800d898:	f7ff ff6a 	bl	800d770 <d_parmlist>
 800d89c:	4606      	mov	r6, r0
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	f000 80da 	beq.w	800da58 <d_unqualified_name+0x264>
 800d8a4:	68e2      	ldr	r2, [r4, #12]
 800d8a6:	7813      	ldrb	r3, [r2, #0]
 800d8a8:	2b45      	cmp	r3, #69	; 0x45
 800d8aa:	d1c2      	bne.n	800d832 <d_unqualified_name+0x3e>
 800d8ac:	3201      	adds	r2, #1
 800d8ae:	60e2      	str	r2, [r4, #12]
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	f7f9 f8c7 	bl	8006a44 <d_compact_number>
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	db13      	blt.n	800d8e2 <d_unqualified_name+0xee>
 800d8ba:	6963      	ldr	r3, [r4, #20]
 800d8bc:	69a2      	ldr	r2, [r4, #24]
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	da0f      	bge.n	800d8e2 <d_unqualified_name+0xee>
 800d8c2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d8c6:	6921      	ldr	r1, [r4, #16]
 800d8c8:	0092      	lsls	r2, r2, #2
 800d8ca:	3301      	adds	r3, #1
 800d8cc:	188d      	adds	r5, r1, r2
 800d8ce:	6163      	str	r3, [r4, #20]
 800d8d0:	d007      	beq.n	800d8e2 <d_unqualified_name+0xee>
 800d8d2:	2344      	movs	r3, #68	; 0x44
 800d8d4:	548b      	strb	r3, [r1, r2]
 800d8d6:	606e      	str	r6, [r5, #4]
 800d8d8:	60a8      	str	r0, [r5, #8]
 800d8da:	6a23      	ldr	r3, [r4, #32]
 800d8dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	db1c      	blt.n	800d91c <d_unqualified_name+0x128>
 800d8e2:	68e3      	ldr	r3, [r4, #12]
 800d8e4:	2500      	movs	r5, #0
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	e7b2      	b.n	800d850 <d_unqualified_name+0x5c>
 800d8ea:	3202      	adds	r2, #2
 800d8ec:	60c2      	str	r2, [r0, #12]
 800d8ee:	f7f9 f8a9 	bl	8006a44 <d_compact_number>
 800d8f2:	2800      	cmp	r0, #0
 800d8f4:	dbf5      	blt.n	800d8e2 <d_unqualified_name+0xee>
 800d8f6:	6963      	ldr	r3, [r4, #20]
 800d8f8:	69a2      	ldr	r2, [r4, #24]
 800d8fa:	4293      	cmp	r3, r2
 800d8fc:	daf1      	bge.n	800d8e2 <d_unqualified_name+0xee>
 800d8fe:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d902:	6921      	ldr	r1, [r4, #16]
 800d904:	0092      	lsls	r2, r2, #2
 800d906:	3301      	adds	r3, #1
 800d908:	188d      	adds	r5, r1, r2
 800d90a:	6163      	str	r3, [r4, #20]
 800d90c:	d0e9      	beq.n	800d8e2 <d_unqualified_name+0xee>
 800d90e:	2346      	movs	r3, #70	; 0x46
 800d910:	548b      	strb	r3, [r1, r2]
 800d912:	6068      	str	r0, [r5, #4]
 800d914:	6a23      	ldr	r3, [r4, #32]
 800d916:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d918:	4293      	cmp	r3, r2
 800d91a:	dae2      	bge.n	800d8e2 <d_unqualified_name+0xee>
 800d91c:	69e1      	ldr	r1, [r4, #28]
 800d91e:	1c5a      	adds	r2, r3, #1
 800d920:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800d924:	68e3      	ldr	r3, [r4, #12]
 800d926:	6222      	str	r2, [r4, #32]
 800d928:	781b      	ldrb	r3, [r3, #0]
 800d92a:	e791      	b.n	800d850 <d_unqualified_name+0x5c>
 800d92c:	3201      	adds	r2, #1
 800d92e:	60c2      	str	r2, [r0, #12]
 800d930:	f7f9 f8c2 	bl	8006ab8 <d_source_name>
 800d934:	4605      	mov	r5, r0
 800d936:	2800      	cmp	r0, #0
 800d938:	d09a      	beq.n	800d870 <d_unqualified_name+0x7c>
 800d93a:	68e2      	ldr	r2, [r4, #12]
 800d93c:	7813      	ldrb	r3, [r2, #0]
 800d93e:	2b5f      	cmp	r3, #95	; 0x5f
 800d940:	d186      	bne.n	800d850 <d_unqualified_name+0x5c>
 800d942:	4620      	mov	r0, r4
 800d944:	3201      	adds	r2, #1
 800d946:	f840 2f0c 	str.w	r2, [r0, #12]!
 800d94a:	f7f9 f837 	bl	80069bc <d_number.isra.0>
 800d94e:	2800      	cmp	r0, #0
 800d950:	da98      	bge.n	800d884 <d_unqualified_name+0x90>
 800d952:	e78d      	b.n	800d870 <d_unqualified_name+0x7c>
 800d954:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800d956:	688b      	ldr	r3, [r1, #8]
 800d958:	4403      	add	r3, r0
 800d95a:	6323      	str	r3, [r4, #48]	; 0x30
 800d95c:	7813      	ldrb	r3, [r2, #0]
 800d95e:	2b43      	cmp	r3, #67	; 0x43
 800d960:	d051      	beq.n	800da06 <d_unqualified_name+0x212>
 800d962:	2b44      	cmp	r3, #68	; 0x44
 800d964:	f47f af65 	bne.w	800d832 <d_unqualified_name+0x3e>
 800d968:	7853      	ldrb	r3, [r2, #1]
 800d96a:	3b30      	subs	r3, #48	; 0x30
 800d96c:	2b05      	cmp	r3, #5
 800d96e:	f63f af7f 	bhi.w	800d870 <d_unqualified_name+0x7c>
 800d972:	a001      	add	r0, pc, #4	; (adr r0, 800d978 <d_unqualified_name+0x184>)
 800d974:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d978:	0800d9c1 	.word	0x0800d9c1
 800d97c:	0800d991 	.word	0x0800d991
 800d980:	0800d9bd 	.word	0x0800d9bd
 800d984:	0800d871 	.word	0x0800d871
 800d988:	0800d9c9 	.word	0x0800d9c9
 800d98c:	0800d9c5 	.word	0x0800d9c5
 800d990:	2702      	movs	r7, #2
 800d992:	6963      	ldr	r3, [r4, #20]
 800d994:	69a0      	ldr	r0, [r4, #24]
 800d996:	1c95      	adds	r5, r2, #2
 800d998:	4283      	cmp	r3, r0
 800d99a:	60e5      	str	r5, [r4, #12]
 800d99c:	da30      	bge.n	800da00 <d_unqualified_name+0x20c>
 800d99e:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800d9a2:	6926      	ldr	r6, [r4, #16]
 800d9a4:	0080      	lsls	r0, r0, #2
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	1835      	adds	r5, r6, r0
 800d9aa:	6163      	str	r3, [r4, #20]
 800d9ac:	d028      	beq.n	800da00 <d_unqualified_name+0x20c>
 800d9ae:	b339      	cbz	r1, 800da00 <d_unqualified_name+0x20c>
 800d9b0:	2308      	movs	r3, #8
 800d9b2:	5433      	strb	r3, [r6, r0]
 800d9b4:	712f      	strb	r7, [r5, #4]
 800d9b6:	60a9      	str	r1, [r5, #8]
 800d9b8:	7893      	ldrb	r3, [r2, #2]
 800d9ba:	e749      	b.n	800d850 <d_unqualified_name+0x5c>
 800d9bc:	2703      	movs	r7, #3
 800d9be:	e7e8      	b.n	800d992 <d_unqualified_name+0x19e>
 800d9c0:	2701      	movs	r7, #1
 800d9c2:	e7e6      	b.n	800d992 <d_unqualified_name+0x19e>
 800d9c4:	2705      	movs	r7, #5
 800d9c6:	e7e4      	b.n	800d992 <d_unqualified_name+0x19e>
 800d9c8:	2704      	movs	r7, #4
 800d9ca:	e7e2      	b.n	800d992 <d_unqualified_name+0x19e>
 800d9cc:	6842      	ldr	r2, [r0, #4]
 800d9ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d9d0:	6893      	ldr	r3, [r2, #8]
 800d9d2:	6810      	ldr	r0, [r2, #0]
 800d9d4:	440b      	add	r3, r1
 800d9d6:	3307      	adds	r3, #7
 800d9d8:	6323      	str	r3, [r4, #48]	; 0x30
 800d9da:	4921      	ldr	r1, [pc, #132]	; (800da60 <d_unqualified_name+0x26c>)
 800d9dc:	f001 f800 	bl	800e9e0 <strcmp>
 800d9e0:	2800      	cmp	r0, #0
 800d9e2:	f47f af4f 	bne.w	800d884 <d_unqualified_name+0x90>
 800d9e6:	4620      	mov	r0, r4
 800d9e8:	f7f9 f866 	bl	8006ab8 <d_source_name>
 800d9ec:	462a      	mov	r2, r5
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2135      	movs	r1, #53	; 0x35
 800d9f2:	4620      	mov	r0, r4
 800d9f4:	f7f8 fe9c 	bl	8006730 <d_make_comp>
 800d9f8:	68e3      	ldr	r3, [r4, #12]
 800d9fa:	4605      	mov	r5, r0
 800d9fc:	781b      	ldrb	r3, [r3, #0]
 800d9fe:	e727      	b.n	800d850 <d_unqualified_name+0x5c>
 800da00:	7893      	ldrb	r3, [r2, #2]
 800da02:	2500      	movs	r5, #0
 800da04:	e724      	b.n	800d850 <d_unqualified_name+0x5c>
 800da06:	7853      	ldrb	r3, [r2, #1]
 800da08:	3b31      	subs	r3, #49	; 0x31
 800da0a:	2b04      	cmp	r3, #4
 800da0c:	f63f af30 	bhi.w	800d870 <d_unqualified_name+0x7c>
 800da10:	e8df f003 	tbb	[pc, r3]
 800da14:	1e20031a 	.word	0x1e20031a
 800da18:	1c          	.byte	0x1c
 800da19:	00          	.byte	0x00
 800da1a:	2702      	movs	r7, #2
 800da1c:	6963      	ldr	r3, [r4, #20]
 800da1e:	69a0      	ldr	r0, [r4, #24]
 800da20:	1c95      	adds	r5, r2, #2
 800da22:	4283      	cmp	r3, r0
 800da24:	60e5      	str	r5, [r4, #12]
 800da26:	daeb      	bge.n	800da00 <d_unqualified_name+0x20c>
 800da28:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800da2c:	6926      	ldr	r6, [r4, #16]
 800da2e:	0080      	lsls	r0, r0, #2
 800da30:	3301      	adds	r3, #1
 800da32:	1835      	adds	r5, r6, r0
 800da34:	6163      	str	r3, [r4, #20]
 800da36:	d0e3      	beq.n	800da00 <d_unqualified_name+0x20c>
 800da38:	2900      	cmp	r1, #0
 800da3a:	d0e1      	beq.n	800da00 <d_unqualified_name+0x20c>
 800da3c:	2307      	movs	r3, #7
 800da3e:	5433      	strb	r3, [r6, r0]
 800da40:	712f      	strb	r7, [r5, #4]
 800da42:	60a9      	str	r1, [r5, #8]
 800da44:	7893      	ldrb	r3, [r2, #2]
 800da46:	e703      	b.n	800d850 <d_unqualified_name+0x5c>
 800da48:	2701      	movs	r7, #1
 800da4a:	e7e7      	b.n	800da1c <d_unqualified_name+0x228>
 800da4c:	2705      	movs	r7, #5
 800da4e:	e7e5      	b.n	800da1c <d_unqualified_name+0x228>
 800da50:	2704      	movs	r7, #4
 800da52:	e7e3      	b.n	800da1c <d_unqualified_name+0x228>
 800da54:	2703      	movs	r7, #3
 800da56:	e7e1      	b.n	800da1c <d_unqualified_name+0x228>
 800da58:	68e3      	ldr	r3, [r4, #12]
 800da5a:	4605      	mov	r5, r0
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	e6f7      	b.n	800d850 <d_unqualified_name+0x5c>
 800da60:	08013054 	.word	0x08013054

0800da64 <d_bare_function_type>:
 800da64:	b570      	push	{r4, r5, r6, lr}
 800da66:	68c3      	ldr	r3, [r0, #12]
 800da68:	4604      	mov	r4, r0
 800da6a:	781a      	ldrb	r2, [r3, #0]
 800da6c:	2a4a      	cmp	r2, #74	; 0x4a
 800da6e:	d00d      	beq.n	800da8c <d_bare_function_type+0x28>
 800da70:	b971      	cbnz	r1, 800da90 <d_bare_function_type+0x2c>
 800da72:	460d      	mov	r5, r1
 800da74:	4620      	mov	r0, r4
 800da76:	f7ff fe7b 	bl	800d770 <d_parmlist>
 800da7a:	b178      	cbz	r0, 800da9c <d_bare_function_type+0x38>
 800da7c:	4603      	mov	r3, r0
 800da7e:	462a      	mov	r2, r5
 800da80:	4620      	mov	r0, r4
 800da82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800da86:	2129      	movs	r1, #41	; 0x29
 800da88:	f7f8 be52 	b.w	8006730 <d_make_comp>
 800da8c:	3301      	adds	r3, #1
 800da8e:	60c3      	str	r3, [r0, #12]
 800da90:	4620      	mov	r0, r4
 800da92:	f7ff fa33 	bl	800cefc <d_type>
 800da96:	4605      	mov	r5, r0
 800da98:	2800      	cmp	r0, #0
 800da9a:	d1eb      	bne.n	800da74 <d_bare_function_type+0x10>
 800da9c:	2000      	movs	r0, #0
 800da9e:	bd70      	pop	{r4, r5, r6, pc}

0800daa0 <d_function_type>:
 800daa0:	68c3      	ldr	r3, [r0, #12]
 800daa2:	781a      	ldrb	r2, [r3, #0]
 800daa4:	2a46      	cmp	r2, #70	; 0x46
 800daa6:	d001      	beq.n	800daac <d_function_type+0xc>
 800daa8:	2000      	movs	r0, #0
 800daaa:	4770      	bx	lr
 800daac:	b510      	push	{r4, lr}
 800daae:	1c5a      	adds	r2, r3, #1
 800dab0:	60c2      	str	r2, [r0, #12]
 800dab2:	785a      	ldrb	r2, [r3, #1]
 800dab4:	2101      	movs	r1, #1
 800dab6:	2a59      	cmp	r2, #89	; 0x59
 800dab8:	bf04      	itt	eq
 800daba:	3302      	addeq	r3, #2
 800dabc:	60c3      	streq	r3, [r0, #12]
 800dabe:	4604      	mov	r4, r0
 800dac0:	f7ff ffd0 	bl	800da64 <d_bare_function_type>
 800dac4:	4601      	mov	r1, r0
 800dac6:	4620      	mov	r0, r4
 800dac8:	f7f8 feda 	bl	8006880 <d_ref_qualifier>
 800dacc:	68e3      	ldr	r3, [r4, #12]
 800dace:	781a      	ldrb	r2, [r3, #0]
 800dad0:	2a45      	cmp	r2, #69	; 0x45
 800dad2:	d001      	beq.n	800dad8 <d_function_type+0x38>
 800dad4:	2000      	movs	r0, #0
 800dad6:	bd10      	pop	{r4, pc}
 800dad8:	3301      	adds	r3, #1
 800dada:	60e3      	str	r3, [r4, #12]
 800dadc:	bd10      	pop	{r4, pc}
 800dade:	bf00      	nop

0800dae0 <d_name>:
 800dae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dae4:	68c2      	ldr	r2, [r0, #12]
 800dae6:	b083      	sub	sp, #12
 800dae8:	7813      	ldrb	r3, [r2, #0]
 800daea:	4605      	mov	r5, r0
 800daec:	3b4e      	subs	r3, #78	; 0x4e
 800daee:	2b0c      	cmp	r3, #12
 800daf0:	d869      	bhi.n	800dbc6 <d_name+0xe6>
 800daf2:	e8df f003 	tbb	[pc, r3]
 800daf6:	681b      	.short	0x681b
 800daf8:	59686868 	.word	0x59686868
 800dafc:	68681668 	.word	0x68681668
 800db00:	6868      	.short	0x6868
 800db02:	07          	.byte	0x07
 800db03:	00          	.byte	0x00
 800db04:	3201      	adds	r2, #1
 800db06:	2100      	movs	r1, #0
 800db08:	60c2      	str	r2, [r0, #12]
 800db0a:	f000 f9af 	bl	800de6c <d_encoding>
 800db0e:	68eb      	ldr	r3, [r5, #12]
 800db10:	4606      	mov	r6, r0
 800db12:	7819      	ldrb	r1, [r3, #0]
 800db14:	2945      	cmp	r1, #69	; 0x45
 800db16:	f000 809c 	beq.w	800dc52 <d_name+0x172>
 800db1a:	2000      	movs	r0, #0
 800db1c:	b003      	add	sp, #12
 800db1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db22:	f7ff fe67 	bl	800d7f4 <d_unqualified_name>
 800db26:	b003      	add	sp, #12
 800db28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db2c:	3201      	adds	r2, #1
 800db2e:	60c2      	str	r2, [r0, #12]
 800db30:	a901      	add	r1, sp, #4
 800db32:	2201      	movs	r2, #1
 800db34:	f7f8 fe48 	bl	80067c8 <d_cv_qualifiers>
 800db38:	4681      	mov	r9, r0
 800db3a:	2800      	cmp	r0, #0
 800db3c:	d0ed      	beq.n	800db1a <d_name+0x3a>
 800db3e:	2100      	movs	r1, #0
 800db40:	4628      	mov	r0, r5
 800db42:	f7f8 fe9d 	bl	8006880 <d_ref_qualifier>
 800db46:	4680      	mov	r8, r0
 800db48:	68ea      	ldr	r2, [r5, #12]
 800db4a:	4eba      	ldr	r6, [pc, #744]	; (800de34 <d_name+0x354>)
 800db4c:	7814      	ldrb	r4, [r2, #0]
 800db4e:	2700      	movs	r7, #0
 800db50:	2c00      	cmp	r4, #0
 800db52:	f000 80f1 	beq.w	800dd38 <d_name+0x258>
 800db56:	2c44      	cmp	r4, #68	; 0x44
 800db58:	f000 80d8 	beq.w	800dd0c <d_name+0x22c>
 800db5c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800db60:	b2db      	uxtb	r3, r3
 800db62:	2b1c      	cmp	r3, #28
 800db64:	f240 80ae 	bls.w	800dcc4 <d_name+0x1e4>
 800db68:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	2b19      	cmp	r3, #25
 800db70:	f240 80ad 	bls.w	800dcce <d_name+0x1ee>
 800db74:	2c55      	cmp	r4, #85	; 0x55
 800db76:	f000 80e5 	beq.w	800dd44 <d_name+0x264>
 800db7a:	2c53      	cmp	r4, #83	; 0x53
 800db7c:	f000 80f0 	beq.w	800dd60 <d_name+0x280>
 800db80:	2c49      	cmp	r4, #73	; 0x49
 800db82:	f000 80e6 	beq.w	800dd52 <d_name+0x272>
 800db86:	2c54      	cmp	r4, #84	; 0x54
 800db88:	f000 8122 	beq.w	800ddd0 <d_name+0x2f0>
 800db8c:	2c45      	cmp	r4, #69	; 0x45
 800db8e:	f000 8157 	beq.w	800de40 <d_name+0x360>
 800db92:	2c4d      	cmp	r4, #77	; 0x4d
 800db94:	f040 80d0 	bne.w	800dd38 <d_name+0x258>
 800db98:	2f00      	cmp	r7, #0
 800db9a:	f000 80cd 	beq.w	800dd38 <d_name+0x258>
 800db9e:	1c53      	adds	r3, r2, #1
 800dba0:	60eb      	str	r3, [r5, #12]
 800dba2:	7854      	ldrb	r4, [r2, #1]
 800dba4:	461a      	mov	r2, r3
 800dba6:	e7d3      	b.n	800db50 <d_name+0x70>
 800dba8:	7853      	ldrb	r3, [r2, #1]
 800dbaa:	2b74      	cmp	r3, #116	; 0x74
 800dbac:	d029      	beq.n	800dc02 <d_name+0x122>
 800dbae:	2100      	movs	r1, #0
 800dbb0:	f7f8 fffa 	bl	8006ba8 <d_substitution>
 800dbb4:	68eb      	ldr	r3, [r5, #12]
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	2b49      	cmp	r3, #73	; 0x49
 800dbbc:	d047      	beq.n	800dc4e <d_name+0x16e>
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	b003      	add	sp, #12
 800dbc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dbc6:	f7ff fe15 	bl	800d7f4 <d_unqualified_name>
 800dbca:	68eb      	ldr	r3, [r5, #12]
 800dbcc:	4604      	mov	r4, r0
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	2b49      	cmp	r3, #73	; 0x49
 800dbd2:	d1f4      	bne.n	800dbbe <d_name+0xde>
 800dbd4:	2800      	cmp	r0, #0
 800dbd6:	d0a0      	beq.n	800db1a <d_name+0x3a>
 800dbd8:	6a2b      	ldr	r3, [r5, #32]
 800dbda:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	da9c      	bge.n	800db1a <d_name+0x3a>
 800dbe0:	69e9      	ldr	r1, [r5, #28]
 800dbe2:	1c5a      	adds	r2, r3, #1
 800dbe4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800dbe8:	4628      	mov	r0, r5
 800dbea:	622a      	str	r2, [r5, #32]
 800dbec:	f7fc fca0 	bl	800a530 <d_template_args>
 800dbf0:	4622      	mov	r2, r4
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	2104      	movs	r1, #4
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	f7f8 fd9a 	bl	8006730 <d_make_comp>
 800dbfc:	b003      	add	sp, #12
 800dbfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc02:	6943      	ldr	r3, [r0, #20]
 800dc04:	6981      	ldr	r1, [r0, #24]
 800dc06:	3202      	adds	r2, #2
 800dc08:	428b      	cmp	r3, r1
 800dc0a:	60c2      	str	r2, [r0, #12]
 800dc0c:	f2c0 80b2 	blt.w	800dd74 <d_name+0x294>
 800dc10:	2400      	movs	r4, #0
 800dc12:	4628      	mov	r0, r5
 800dc14:	f7ff fdee 	bl	800d7f4 <d_unqualified_name>
 800dc18:	4622      	mov	r2, r4
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	2101      	movs	r1, #1
 800dc1e:	4628      	mov	r0, r5
 800dc20:	f7f8 fd86 	bl	8006730 <d_make_comp>
 800dc24:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800dc26:	68ea      	ldr	r2, [r5, #12]
 800dc28:	3303      	adds	r3, #3
 800dc2a:	632b      	str	r3, [r5, #48]	; 0x30
 800dc2c:	7813      	ldrb	r3, [r2, #0]
 800dc2e:	4604      	mov	r4, r0
 800dc30:	2b49      	cmp	r3, #73	; 0x49
 800dc32:	d1c4      	bne.n	800dbbe <d_name+0xde>
 800dc34:	2800      	cmp	r0, #0
 800dc36:	f43f af70 	beq.w	800db1a <d_name+0x3a>
 800dc3a:	6a2b      	ldr	r3, [r5, #32]
 800dc3c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	f6bf af6b 	bge.w	800db1a <d_name+0x3a>
 800dc44:	69e9      	ldr	r1, [r5, #28]
 800dc46:	1c5a      	adds	r2, r3, #1
 800dc48:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800dc4c:	622a      	str	r2, [r5, #32]
 800dc4e:	4628      	mov	r0, r5
 800dc50:	e7cc      	b.n	800dbec <d_name+0x10c>
 800dc52:	1c5a      	adds	r2, r3, #1
 800dc54:	60ea      	str	r2, [r5, #12]
 800dc56:	7859      	ldrb	r1, [r3, #1]
 800dc58:	2973      	cmp	r1, #115	; 0x73
 800dc5a:	f000 80a0 	beq.w	800dd9e <d_name+0x2be>
 800dc5e:	2964      	cmp	r1, #100	; 0x64
 800dc60:	f000 80bd 	beq.w	800ddde <d_name+0x2fe>
 800dc64:	4628      	mov	r0, r5
 800dc66:	f7ff ff3b 	bl	800dae0 <d_name>
 800dc6a:	4604      	mov	r4, r0
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	f000 8092 	beq.w	800dd96 <d_name+0x2b6>
 800dc72:	7803      	ldrb	r3, [r0, #0]
 800dc74:	2b44      	cmp	r3, #68	; 0x44
 800dc76:	f000 808e 	beq.w	800dd96 <d_name+0x2b6>
 800dc7a:	2b46      	cmp	r3, #70	; 0x46
 800dc7c:	f000 808b 	beq.w	800dd96 <d_name+0x2b6>
 800dc80:	f04f 37ff 	mov.w	r7, #4294967295
 800dc84:	68eb      	ldr	r3, [r5, #12]
 800dc86:	781a      	ldrb	r2, [r3, #0]
 800dc88:	2a5f      	cmp	r2, #95	; 0x5f
 800dc8a:	f000 80bf 	beq.w	800de0c <d_name+0x32c>
 800dc8e:	1c7b      	adds	r3, r7, #1
 800dc90:	f000 8081 	beq.w	800dd96 <d_name+0x2b6>
 800dc94:	696b      	ldr	r3, [r5, #20]
 800dc96:	69aa      	ldr	r2, [r5, #24]
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	da7e      	bge.n	800dd9a <d_name+0x2ba>
 800dc9c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800dca0:	6929      	ldr	r1, [r5, #16]
 800dca2:	3301      	adds	r3, #1
 800dca4:	0092      	lsls	r2, r2, #2
 800dca6:	616b      	str	r3, [r5, #20]
 800dca8:	188b      	adds	r3, r1, r2
 800dcaa:	d003      	beq.n	800dcb4 <d_name+0x1d4>
 800dcac:	2045      	movs	r0, #69	; 0x45
 800dcae:	5488      	strb	r0, [r1, r2]
 800dcb0:	609f      	str	r7, [r3, #8]
 800dcb2:	605c      	str	r4, [r3, #4]
 800dcb4:	4632      	mov	r2, r6
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	2102      	movs	r1, #2
 800dcba:	f7f8 fd39 	bl	8006730 <d_make_comp>
 800dcbe:	b003      	add	sp, #12
 800dcc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcc4:	fa26 f303 	lsr.w	r3, r6, r3
 800dcc8:	07d9      	lsls	r1, r3, #31
 800dcca:	f57f af4d 	bpl.w	800db68 <d_name+0x88>
 800dcce:	4628      	mov	r0, r5
 800dcd0:	f7ff fd90 	bl	800d7f4 <d_unqualified_name>
 800dcd4:	b377      	cbz	r7, 800dd34 <d_name+0x254>
 800dcd6:	2101      	movs	r1, #1
 800dcd8:	4603      	mov	r3, r0
 800dcda:	463a      	mov	r2, r7
 800dcdc:	4628      	mov	r0, r5
 800dcde:	f7f8 fd27 	bl	8006730 <d_make_comp>
 800dce2:	4607      	mov	r7, r0
 800dce4:	2c53      	cmp	r4, #83	; 0x53
 800dce6:	d01d      	beq.n	800dd24 <d_name+0x244>
 800dce8:	68ea      	ldr	r2, [r5, #12]
 800dcea:	7814      	ldrb	r4, [r2, #0]
 800dcec:	2c45      	cmp	r4, #69	; 0x45
 800dcee:	f43f af35 	beq.w	800db5c <d_name+0x7c>
 800dcf2:	b30f      	cbz	r7, 800dd38 <d_name+0x258>
 800dcf4:	6a2b      	ldr	r3, [r5, #32]
 800dcf6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	da1d      	bge.n	800dd38 <d_name+0x258>
 800dcfc:	69ea      	ldr	r2, [r5, #28]
 800dcfe:	1c59      	adds	r1, r3, #1
 800dd00:	f842 7023 	str.w	r7, [r2, r3, lsl #2]
 800dd04:	68ea      	ldr	r2, [r5, #12]
 800dd06:	6229      	str	r1, [r5, #32]
 800dd08:	7814      	ldrb	r4, [r2, #0]
 800dd0a:	e721      	b.n	800db50 <d_name+0x70>
 800dd0c:	7853      	ldrb	r3, [r2, #1]
 800dd0e:	4628      	mov	r0, r5
 800dd10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dd14:	2b54      	cmp	r3, #84	; 0x54
 800dd16:	d008      	beq.n	800dd2a <d_name+0x24a>
 800dd18:	f7ff fd6c 	bl	800d7f4 <d_unqualified_name>
 800dd1c:	2f00      	cmp	r7, #0
 800dd1e:	d1da      	bne.n	800dcd6 <d_name+0x1f6>
 800dd20:	4607      	mov	r7, r0
 800dd22:	e7e1      	b.n	800dce8 <d_name+0x208>
 800dd24:	68ea      	ldr	r2, [r5, #12]
 800dd26:	7814      	ldrb	r4, [r2, #0]
 800dd28:	e712      	b.n	800db50 <d_name+0x70>
 800dd2a:	f7ff f8e7 	bl	800cefc <d_type>
 800dd2e:	2f00      	cmp	r7, #0
 800dd30:	d1d1      	bne.n	800dcd6 <d_name+0x1f6>
 800dd32:	e7f5      	b.n	800dd20 <d_name+0x240>
 800dd34:	4607      	mov	r7, r0
 800dd36:	e7d5      	b.n	800dce4 <d_name+0x204>
 800dd38:	2000      	movs	r0, #0
 800dd3a:	f8c9 0000 	str.w	r0, [r9]
 800dd3e:	b003      	add	sp, #12
 800dd40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd44:	4628      	mov	r0, r5
 800dd46:	f7ff fd55 	bl	800d7f4 <d_unqualified_name>
 800dd4a:	2f00      	cmp	r7, #0
 800dd4c:	d1c3      	bne.n	800dcd6 <d_name+0x1f6>
 800dd4e:	4607      	mov	r7, r0
 800dd50:	e7ca      	b.n	800dce8 <d_name+0x208>
 800dd52:	2f00      	cmp	r7, #0
 800dd54:	d0f0      	beq.n	800dd38 <d_name+0x258>
 800dd56:	4628      	mov	r0, r5
 800dd58:	f7fc fbea 	bl	800a530 <d_template_args>
 800dd5c:	2104      	movs	r1, #4
 800dd5e:	e7bb      	b.n	800dcd8 <d_name+0x1f8>
 800dd60:	2101      	movs	r1, #1
 800dd62:	4628      	mov	r0, r5
 800dd64:	f7f8 ff20 	bl	8006ba8 <d_substitution>
 800dd68:	2f00      	cmp	r7, #0
 800dd6a:	d1b4      	bne.n	800dcd6 <d_name+0x1f6>
 800dd6c:	68ea      	ldr	r2, [r5, #12]
 800dd6e:	4607      	mov	r7, r0
 800dd70:	7814      	ldrb	r4, [r2, #0]
 800dd72:	e6ed      	b.n	800db50 <d_name+0x70>
 800dd74:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800dd78:	6902      	ldr	r2, [r0, #16]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	0089      	lsls	r1, r1, #2
 800dd7e:	6143      	str	r3, [r0, #20]
 800dd80:	1853      	adds	r3, r2, r1
 800dd82:	f43f af45 	beq.w	800dc10 <d_name+0x130>
 800dd86:	4e2c      	ldr	r6, [pc, #176]	; (800de38 <d_name+0x358>)
 800dd88:	2700      	movs	r7, #0
 800dd8a:	2003      	movs	r0, #3
 800dd8c:	5457      	strb	r7, [r2, r1]
 800dd8e:	461c      	mov	r4, r3
 800dd90:	605e      	str	r6, [r3, #4]
 800dd92:	6098      	str	r0, [r3, #8]
 800dd94:	e73d      	b.n	800dc12 <d_name+0x132>
 800dd96:	4623      	mov	r3, r4
 800dd98:	e78c      	b.n	800dcb4 <d_name+0x1d4>
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	e78a      	b.n	800dcb4 <d_name+0x1d4>
 800dd9e:	1c9a      	adds	r2, r3, #2
 800dda0:	60ea      	str	r2, [r5, #12]
 800dda2:	789a      	ldrb	r2, [r3, #2]
 800dda4:	2a5f      	cmp	r2, #95	; 0x5f
 800dda6:	d03b      	beq.n	800de20 <d_name+0x340>
 800dda8:	696b      	ldr	r3, [r5, #20]
 800ddaa:	69aa      	ldr	r2, [r5, #24]
 800ddac:	4293      	cmp	r3, r2
 800ddae:	daf4      	bge.n	800dd9a <d_name+0x2ba>
 800ddb0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800ddb4:	6928      	ldr	r0, [r5, #16]
 800ddb6:	0089      	lsls	r1, r1, #2
 800ddb8:	3301      	adds	r3, #1
 800ddba:	1842      	adds	r2, r0, r1
 800ddbc:	616b      	str	r3, [r5, #20]
 800ddbe:	d0ec      	beq.n	800dd9a <d_name+0x2ba>
 800ddc0:	4c1e      	ldr	r4, [pc, #120]	; (800de3c <d_name+0x35c>)
 800ddc2:	2700      	movs	r7, #0
 800ddc4:	5447      	strb	r7, [r0, r1]
 800ddc6:	210e      	movs	r1, #14
 800ddc8:	4613      	mov	r3, r2
 800ddca:	6054      	str	r4, [r2, #4]
 800ddcc:	6091      	str	r1, [r2, #8]
 800ddce:	e771      	b.n	800dcb4 <d_name+0x1d4>
 800ddd0:	4628      	mov	r0, r5
 800ddd2:	f7f8 fe4f 	bl	8006a74 <d_template_param>
 800ddd6:	2f00      	cmp	r7, #0
 800ddd8:	f47f af7d 	bne.w	800dcd6 <d_name+0x1f6>
 800dddc:	e7a0      	b.n	800dd20 <d_name+0x240>
 800ddde:	3302      	adds	r3, #2
 800dde0:	60eb      	str	r3, [r5, #12]
 800dde2:	4628      	mov	r0, r5
 800dde4:	f7f8 fe2e 	bl	8006a44 <d_compact_number>
 800dde8:	1e07      	subs	r7, r0, #0
 800ddea:	f6ff ae96 	blt.w	800db1a <d_name+0x3a>
 800ddee:	4628      	mov	r0, r5
 800ddf0:	f7ff fe76 	bl	800dae0 <d_name>
 800ddf4:	4604      	mov	r4, r0
 800ddf6:	2800      	cmp	r0, #0
 800ddf8:	f43f af4c 	beq.w	800dc94 <d_name+0x1b4>
 800ddfc:	7803      	ldrb	r3, [r0, #0]
 800ddfe:	2b44      	cmp	r3, #68	; 0x44
 800de00:	f43f af48 	beq.w	800dc94 <d_name+0x1b4>
 800de04:	2b46      	cmp	r3, #70	; 0x46
 800de06:	f43f af45 	beq.w	800dc94 <d_name+0x1b4>
 800de0a:	e73b      	b.n	800dc84 <d_name+0x1a4>
 800de0c:	4628      	mov	r0, r5
 800de0e:	3301      	adds	r3, #1
 800de10:	f840 3f0c 	str.w	r3, [r0, #12]!
 800de14:	f7f8 fdd2 	bl	80069bc <d_number.isra.0>
 800de18:	2800      	cmp	r0, #0
 800de1a:	f6bf af38 	bge.w	800dc8e <d_name+0x1ae>
 800de1e:	e67c      	b.n	800db1a <d_name+0x3a>
 800de20:	4628      	mov	r0, r5
 800de22:	3303      	adds	r3, #3
 800de24:	f840 3f0c 	str.w	r3, [r0, #12]!
 800de28:	f7f8 fdc8 	bl	80069bc <d_number.isra.0>
 800de2c:	2800      	cmp	r0, #0
 800de2e:	dabb      	bge.n	800dda8 <d_name+0x2c8>
 800de30:	e673      	b.n	800db1a <d_name+0x3a>
 800de32:	bf00      	nop
 800de34:	100803ff 	.word	0x100803ff
 800de38:	08013068 	.word	0x08013068
 800de3c:	08013058 	.word	0x08013058
 800de40:	f8c9 7000 	str.w	r7, [r9]
 800de44:	2f00      	cmp	r7, #0
 800de46:	f43f ae68 	beq.w	800db1a <d_name+0x3a>
 800de4a:	f1b8 0f00 	cmp.w	r8, #0
 800de4e:	d004      	beq.n	800de5a <d_name+0x37a>
 800de50:	9b01      	ldr	r3, [sp, #4]
 800de52:	f8cd 8004 	str.w	r8, [sp, #4]
 800de56:	f8c8 3004 	str.w	r3, [r8, #4]
 800de5a:	68eb      	ldr	r3, [r5, #12]
 800de5c:	781a      	ldrb	r2, [r3, #0]
 800de5e:	2a45      	cmp	r2, #69	; 0x45
 800de60:	f47f ae5b 	bne.w	800db1a <d_name+0x3a>
 800de64:	3301      	adds	r3, #1
 800de66:	60eb      	str	r3, [r5, #12]
 800de68:	9801      	ldr	r0, [sp, #4]
 800de6a:	e65c      	b.n	800db26 <d_name+0x46>

0800de6c <d_encoding>:
 800de6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de70:	68c3      	ldr	r3, [r0, #12]
 800de72:	4605      	mov	r5, r0
 800de74:	781a      	ldrb	r2, [r3, #0]
 800de76:	2a47      	cmp	r2, #71	; 0x47
 800de78:	d029      	beq.n	800dece <d_encoding+0x62>
 800de7a:	2a54      	cmp	r2, #84	; 0x54
 800de7c:	d027      	beq.n	800dece <d_encoding+0x62>
 800de7e:	460e      	mov	r6, r1
 800de80:	f7ff fe2e 	bl	800dae0 <d_name>
 800de84:	4604      	mov	r4, r0
 800de86:	b360      	cbz	r0, 800dee2 <d_encoding+0x76>
 800de88:	b116      	cbz	r6, 800de90 <d_encoding+0x24>
 800de8a:	68ab      	ldr	r3, [r5, #8]
 800de8c:	07db      	lsls	r3, r3, #31
 800de8e:	d52c      	bpl.n	800deea <d_encoding+0x7e>
 800de90:	68eb      	ldr	r3, [r5, #12]
 800de92:	781b      	ldrb	r3, [r3, #0]
 800de94:	b38b      	cbz	r3, 800defa <d_encoding+0x8e>
 800de96:	2b45      	cmp	r3, #69	; 0x45
 800de98:	d02f      	beq.n	800defa <d_encoding+0x8e>
 800de9a:	4621      	mov	r1, r4
 800de9c:	780b      	ldrb	r3, [r1, #0]
 800de9e:	2b04      	cmp	r3, #4
 800dea0:	f1a3 021c 	sub.w	r2, r3, #28
 800dea4:	f000 8118 	beq.w	800e0d8 <d_encoding+0x26c>
 800dea8:	f0c0 8114 	bcc.w	800e0d4 <d_encoding+0x268>
 800deac:	2a04      	cmp	r2, #4
 800deae:	f200 8111 	bhi.w	800e0d4 <d_encoding+0x268>
 800deb2:	6849      	ldr	r1, [r1, #4]
 800deb4:	2900      	cmp	r1, #0
 800deb6:	d1f1      	bne.n	800de9c <d_encoding+0x30>
 800deb8:	4628      	mov	r0, r5
 800deba:	f7ff fdd3 	bl	800da64 <d_bare_function_type>
 800debe:	4622      	mov	r2, r4
 800dec0:	4603      	mov	r3, r0
 800dec2:	2103      	movs	r1, #3
 800dec4:	4628      	mov	r0, r5
 800dec6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deca:	f7f8 bc31 	b.w	8006730 <d_make_comp>
 800dece:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800ded0:	f101 0214 	add.w	r2, r1, #20
 800ded4:	632a      	str	r2, [r5, #48]	; 0x30
 800ded6:	781a      	ldrb	r2, [r3, #0]
 800ded8:	2a54      	cmp	r2, #84	; 0x54
 800deda:	d011      	beq.n	800df00 <d_encoding+0x94>
 800dedc:	2a47      	cmp	r2, #71	; 0x47
 800dede:	f000 8085 	beq.w	800dfec <d_encoding+0x180>
 800dee2:	2000      	movs	r0, #0
 800dee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dee8:	6864      	ldr	r4, [r4, #4]
 800deea:	7823      	ldrb	r3, [r4, #0]
 800deec:	f1a3 021c 	sub.w	r2, r3, #28
 800def0:	2a04      	cmp	r2, #4
 800def2:	d9f9      	bls.n	800dee8 <d_encoding+0x7c>
 800def4:	2b02      	cmp	r3, #2
 800def6:	f000 815f 	beq.w	800e1b8 <d_encoding+0x34c>
 800defa:	4620      	mov	r0, r4
 800defc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df00:	1c5a      	adds	r2, r3, #1
 800df02:	60ea      	str	r2, [r5, #12]
 800df04:	785a      	ldrb	r2, [r3, #1]
 800df06:	2a00      	cmp	r2, #0
 800df08:	d0eb      	beq.n	800dee2 <d_encoding+0x76>
 800df0a:	1c9a      	adds	r2, r3, #2
 800df0c:	60ea      	str	r2, [r5, #12]
 800df0e:	785b      	ldrb	r3, [r3, #1]
 800df10:	3b43      	subs	r3, #67	; 0x43
 800df12:	2b33      	cmp	r3, #51	; 0x33
 800df14:	d8e5      	bhi.n	800dee2 <d_encoding+0x76>
 800df16:	a201      	add	r2, pc, #4	; (adr r2, 800df1c <d_encoding+0xb0>)
 800df18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df1c:	0800e439 	.word	0x0800e439
 800df20:	0800dee3 	.word	0x0800dee3
 800df24:	0800dee3 	.word	0x0800dee3
 800df28:	0800e423 	.word	0x0800e423
 800df2c:	0800dee3 	.word	0x0800dee3
 800df30:	0800e40d 	.word	0x0800e40d
 800df34:	0800e3f7 	.word	0x0800e3f7
 800df38:	0800e3e1 	.word	0x0800e3e1
 800df3c:	0800dee3 	.word	0x0800dee3
 800df40:	0800dee3 	.word	0x0800dee3
 800df44:	0800dee3 	.word	0x0800dee3
 800df48:	0800dee3 	.word	0x0800dee3
 800df4c:	0800dee3 	.word	0x0800dee3
 800df50:	0800dee3 	.word	0x0800dee3
 800df54:	0800dee3 	.word	0x0800dee3
 800df58:	0800dee3 	.word	0x0800dee3
 800df5c:	0800e3cb 	.word	0x0800e3cb
 800df60:	0800e3b1 	.word	0x0800e3b1
 800df64:	0800dee3 	.word	0x0800dee3
 800df68:	0800e397 	.word	0x0800e397
 800df6c:	0800e35b 	.word	0x0800e35b
 800df70:	0800dee3 	.word	0x0800dee3
 800df74:	0800dee3 	.word	0x0800dee3
 800df78:	0800dee3 	.word	0x0800dee3
 800df7c:	0800dee3 	.word	0x0800dee3
 800df80:	0800dee3 	.word	0x0800dee3
 800df84:	0800dee3 	.word	0x0800dee3
 800df88:	0800dee3 	.word	0x0800dee3
 800df8c:	0800dee3 	.word	0x0800dee3
 800df90:	0800dee3 	.word	0x0800dee3
 800df94:	0800dee3 	.word	0x0800dee3
 800df98:	0800dee3 	.word	0x0800dee3
 800df9c:	0800e327 	.word	0x0800e327
 800dfa0:	0800dee3 	.word	0x0800dee3
 800dfa4:	0800dee3 	.word	0x0800dee3
 800dfa8:	0800dee3 	.word	0x0800dee3
 800dfac:	0800dee3 	.word	0x0800dee3
 800dfb0:	0800e371 	.word	0x0800e371
 800dfb4:	0800dee3 	.word	0x0800dee3
 800dfb8:	0800dee3 	.word	0x0800dee3
 800dfbc:	0800dee3 	.word	0x0800dee3
 800dfc0:	0800dee3 	.word	0x0800dee3
 800dfc4:	0800dee3 	.word	0x0800dee3
 800dfc8:	0800dee3 	.word	0x0800dee3
 800dfcc:	0800dee3 	.word	0x0800dee3
 800dfd0:	0800dee3 	.word	0x0800dee3
 800dfd4:	0800dee3 	.word	0x0800dee3
 800dfd8:	0800dee3 	.word	0x0800dee3
 800dfdc:	0800dee3 	.word	0x0800dee3
 800dfe0:	0800dee3 	.word	0x0800dee3
 800dfe4:	0800dee3 	.word	0x0800dee3
 800dfe8:	0800e301 	.word	0x0800e301
 800dfec:	1c5a      	adds	r2, r3, #1
 800dfee:	60ea      	str	r2, [r5, #12]
 800dff0:	785a      	ldrb	r2, [r3, #1]
 800dff2:	2a00      	cmp	r2, #0
 800dff4:	f43f af75 	beq.w	800dee2 <d_encoding+0x76>
 800dff8:	1c9a      	adds	r2, r3, #2
 800dffa:	60ea      	str	r2, [r5, #12]
 800dffc:	785a      	ldrb	r2, [r3, #1]
 800dffe:	3a41      	subs	r2, #65	; 0x41
 800e000:	2a31      	cmp	r2, #49	; 0x31
 800e002:	f63f af6e 	bhi.w	800dee2 <d_encoding+0x76>
 800e006:	a101      	add	r1, pc, #4	; (adr r1, 800e00c <d_encoding+0x1a0>)
 800e008:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e00c:	0800e2bd 	.word	0x0800e2bd
 800e010:	0800dee3 	.word	0x0800dee3
 800e014:	0800dee3 	.word	0x0800dee3
 800e018:	0800dee3 	.word	0x0800dee3
 800e01c:	0800dee3 	.word	0x0800dee3
 800e020:	0800dee3 	.word	0x0800dee3
 800e024:	0800dee3 	.word	0x0800dee3
 800e028:	0800dee3 	.word	0x0800dee3
 800e02c:	0800dee3 	.word	0x0800dee3
 800e030:	0800dee3 	.word	0x0800dee3
 800e034:	0800dee3 	.word	0x0800dee3
 800e038:	0800dee3 	.word	0x0800dee3
 800e03c:	0800dee3 	.word	0x0800dee3
 800e040:	0800dee3 	.word	0x0800dee3
 800e044:	0800dee3 	.word	0x0800dee3
 800e048:	0800dee3 	.word	0x0800dee3
 800e04c:	0800dee3 	.word	0x0800dee3
 800e050:	0800e29f 	.word	0x0800e29f
 800e054:	0800dee3 	.word	0x0800dee3
 800e058:	0800e2d5 	.word	0x0800e2d5
 800e05c:	0800dee3 	.word	0x0800dee3
 800e060:	0800e289 	.word	0x0800e289
 800e064:	0800dee3 	.word	0x0800dee3
 800e068:	0800dee3 	.word	0x0800dee3
 800e06c:	0800dee3 	.word	0x0800dee3
 800e070:	0800dee3 	.word	0x0800dee3
 800e074:	0800dee3 	.word	0x0800dee3
 800e078:	0800dee3 	.word	0x0800dee3
 800e07c:	0800dee3 	.word	0x0800dee3
 800e080:	0800dee3 	.word	0x0800dee3
 800e084:	0800dee3 	.word	0x0800dee3
 800e088:	0800dee3 	.word	0x0800dee3
 800e08c:	0800dee3 	.word	0x0800dee3
 800e090:	0800dee3 	.word	0x0800dee3
 800e094:	0800dee3 	.word	0x0800dee3
 800e098:	0800dee3 	.word	0x0800dee3
 800e09c:	0800dee3 	.word	0x0800dee3
 800e0a0:	0800dee3 	.word	0x0800dee3
 800e0a4:	0800dee3 	.word	0x0800dee3
 800e0a8:	0800dee3 	.word	0x0800dee3
 800e0ac:	0800dee3 	.word	0x0800dee3
 800e0b0:	0800dee3 	.word	0x0800dee3
 800e0b4:	0800dee3 	.word	0x0800dee3
 800e0b8:	0800dee3 	.word	0x0800dee3
 800e0bc:	0800dee3 	.word	0x0800dee3
 800e0c0:	0800dee3 	.word	0x0800dee3
 800e0c4:	0800dee3 	.word	0x0800dee3
 800e0c8:	0800dee3 	.word	0x0800dee3
 800e0cc:	0800dee3 	.word	0x0800dee3
 800e0d0:	0800e1df 	.word	0x0800e1df
 800e0d4:	2100      	movs	r1, #0
 800e0d6:	e6ef      	b.n	800deb8 <d_encoding+0x4c>
 800e0d8:	684a      	ldr	r2, [r1, #4]
 800e0da:	2a00      	cmp	r2, #0
 800e0dc:	d07d      	beq.n	800e1da <d_encoding+0x36e>
 800e0de:	7813      	ldrb	r3, [r2, #0]
 800e0e0:	3b01      	subs	r3, #1
 800e0e2:	2b32      	cmp	r3, #50	; 0x32
 800e0e4:	d879      	bhi.n	800e1da <d_encoding+0x36e>
 800e0e6:	a101      	add	r1, pc, #4	; (adr r1, 800e0ec <d_encoding+0x280>)
 800e0e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e0ec:	0800e1d5 	.word	0x0800e1d5
 800e0f0:	0800e1d5 	.word	0x0800e1d5
 800e0f4:	0800e1db 	.word	0x0800e1db
 800e0f8:	0800e1db 	.word	0x0800e1db
 800e0fc:	0800e1db 	.word	0x0800e1db
 800e100:	0800e1db 	.word	0x0800e1db
 800e104:	0800e0d5 	.word	0x0800e0d5
 800e108:	0800e0d5 	.word	0x0800e0d5
 800e10c:	0800e1db 	.word	0x0800e1db
 800e110:	0800e1db 	.word	0x0800e1db
 800e114:	0800e1db 	.word	0x0800e1db
 800e118:	0800e1db 	.word	0x0800e1db
 800e11c:	0800e1db 	.word	0x0800e1db
 800e120:	0800e1db 	.word	0x0800e1db
 800e124:	0800e1db 	.word	0x0800e1db
 800e128:	0800e1db 	.word	0x0800e1db
 800e12c:	0800e1db 	.word	0x0800e1db
 800e130:	0800e1db 	.word	0x0800e1db
 800e134:	0800e1db 	.word	0x0800e1db
 800e138:	0800e1db 	.word	0x0800e1db
 800e13c:	0800e1db 	.word	0x0800e1db
 800e140:	0800e1db 	.word	0x0800e1db
 800e144:	0800e1db 	.word	0x0800e1db
 800e148:	0800e1db 	.word	0x0800e1db
 800e14c:	0800e1db 	.word	0x0800e1db
 800e150:	0800e1db 	.word	0x0800e1db
 800e154:	0800e1db 	.word	0x0800e1db
 800e158:	0800e1db 	.word	0x0800e1db
 800e15c:	0800e1db 	.word	0x0800e1db
 800e160:	0800e1db 	.word	0x0800e1db
 800e164:	0800e1db 	.word	0x0800e1db
 800e168:	0800e1db 	.word	0x0800e1db
 800e16c:	0800e1db 	.word	0x0800e1db
 800e170:	0800e1db 	.word	0x0800e1db
 800e174:	0800e1db 	.word	0x0800e1db
 800e178:	0800e1db 	.word	0x0800e1db
 800e17c:	0800e1db 	.word	0x0800e1db
 800e180:	0800e1db 	.word	0x0800e1db
 800e184:	0800e1db 	.word	0x0800e1db
 800e188:	0800e1db 	.word	0x0800e1db
 800e18c:	0800e1db 	.word	0x0800e1db
 800e190:	0800e1db 	.word	0x0800e1db
 800e194:	0800e1db 	.word	0x0800e1db
 800e198:	0800e1db 	.word	0x0800e1db
 800e19c:	0800e1db 	.word	0x0800e1db
 800e1a0:	0800e1db 	.word	0x0800e1db
 800e1a4:	0800e1db 	.word	0x0800e1db
 800e1a8:	0800e1db 	.word	0x0800e1db
 800e1ac:	0800e1db 	.word	0x0800e1db
 800e1b0:	0800e1db 	.word	0x0800e1db
 800e1b4:	0800e0d5 	.word	0x0800e0d5
 800e1b8:	68a2      	ldr	r2, [r4, #8]
 800e1ba:	7813      	ldrb	r3, [r2, #0]
 800e1bc:	3b1c      	subs	r3, #28
 800e1be:	2b04      	cmp	r3, #4
 800e1c0:	d804      	bhi.n	800e1cc <d_encoding+0x360>
 800e1c2:	6852      	ldr	r2, [r2, #4]
 800e1c4:	7813      	ldrb	r3, [r2, #0]
 800e1c6:	3b1c      	subs	r3, #28
 800e1c8:	2b04      	cmp	r3, #4
 800e1ca:	d9fa      	bls.n	800e1c2 <d_encoding+0x356>
 800e1cc:	60a2      	str	r2, [r4, #8]
 800e1ce:	4620      	mov	r0, r4
 800e1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1d4:	6892      	ldr	r2, [r2, #8]
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	d181      	bne.n	800e0de <d_encoding+0x272>
 800e1da:	2101      	movs	r1, #1
 800e1dc:	e66c      	b.n	800deb8 <d_encoding+0x4c>
 800e1de:	f105 000c 	add.w	r0, r5, #12
 800e1e2:	f7f8 fbeb 	bl	80069bc <d_number.isra.0>
 800e1e6:	2801      	cmp	r0, #1
 800e1e8:	f77f ae7b 	ble.w	800dee2 <d_encoding+0x76>
 800e1ec:	68eb      	ldr	r3, [r5, #12]
 800e1ee:	781a      	ldrb	r2, [r3, #0]
 800e1f0:	2a00      	cmp	r2, #0
 800e1f2:	f43f ae76 	beq.w	800dee2 <d_encoding+0x76>
 800e1f6:	1c5f      	adds	r7, r3, #1
 800e1f8:	60ef      	str	r7, [r5, #12]
 800e1fa:	781b      	ldrb	r3, [r3, #0]
 800e1fc:	2b5f      	cmp	r3, #95	; 0x5f
 800e1fe:	f47f ae70 	bne.w	800dee2 <d_encoding+0x76>
 800e202:	2200      	movs	r2, #0
 800e204:	4690      	mov	r8, r2
 800e206:	1e46      	subs	r6, r0, #1
 800e208:	f04f 093f 	mov.w	r9, #63	; 0x3f
 800e20c:	783b      	ldrb	r3, [r7, #0]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	f43f ae67 	beq.w	800dee2 <d_encoding+0x76>
 800e214:	2b24      	cmp	r3, #36	; 0x24
 800e216:	f000 8135 	beq.w	800e484 <d_encoding+0x618>
 800e21a:	463c      	mov	r4, r7
 800e21c:	2100      	movs	r1, #0
 800e21e:	e004      	b.n	800e22a <d_encoding+0x3be>
 800e220:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e224:	b123      	cbz	r3, 800e230 <d_encoding+0x3c4>
 800e226:	2b24      	cmp	r3, #36	; 0x24
 800e228:	d002      	beq.n	800e230 <d_encoding+0x3c4>
 800e22a:	3101      	adds	r1, #1
 800e22c:	42b1      	cmp	r1, r6
 800e22e:	dbf7      	blt.n	800e220 <d_encoding+0x3b4>
 800e230:	696b      	ldr	r3, [r5, #20]
 800e232:	69a8      	ldr	r0, [r5, #24]
 800e234:	4283      	cmp	r3, r0
 800e236:	f280 811f 	bge.w	800e478 <d_encoding+0x60c>
 800e23a:	6928      	ldr	r0, [r5, #16]
 800e23c:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800e240:	f103 0e01 	add.w	lr, r3, #1
 800e244:	eb10 0384 	adds.w	r3, r0, r4, lsl #2
 800e248:	f8c5 e014 	str.w	lr, [r5, #20]
 800e24c:	f000 8114 	beq.w	800e478 <d_encoding+0x60c>
 800e250:	f800 8024 	strb.w	r8, [r0, r4, lsl #2]
 800e254:	605f      	str	r7, [r3, #4]
 800e256:	6099      	str	r1, [r3, #8]
 800e258:	68ef      	ldr	r7, [r5, #12]
 800e25a:	1a76      	subs	r6, r6, r1
 800e25c:	440f      	add	r7, r1
 800e25e:	60ef      	str	r7, [r5, #12]
 800e260:	2a00      	cmp	r2, #0
 800e262:	f000 812c 	beq.w	800e4be <d_encoding+0x652>
 800e266:	213e      	movs	r1, #62	; 0x3e
 800e268:	4628      	mov	r0, r5
 800e26a:	f7f8 fa61 	bl	8006730 <d_make_comp>
 800e26e:	4602      	mov	r2, r0
 800e270:	2800      	cmp	r0, #0
 800e272:	f43f ae36 	beq.w	800dee2 <d_encoding+0x76>
 800e276:	2e00      	cmp	r6, #0
 800e278:	dcc8      	bgt.n	800e20c <d_encoding+0x3a0>
 800e27a:	4628      	mov	r0, r5
 800e27c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e280:	2300      	movs	r3, #0
 800e282:	213d      	movs	r1, #61	; 0x3d
 800e284:	f7f8 ba54 	b.w	8006730 <d_make_comp>
 800e288:	4628      	mov	r0, r5
 800e28a:	f7ff fc29 	bl	800dae0 <d_name>
 800e28e:	2300      	movs	r3, #0
 800e290:	4602      	mov	r2, r0
 800e292:	2113      	movs	r1, #19
 800e294:	4628      	mov	r0, r5
 800e296:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e29a:	f7f8 ba49 	b.w	8006730 <d_make_comp>
 800e29e:	4628      	mov	r0, r5
 800e2a0:	f7ff fc1e 	bl	800dae0 <d_name>
 800e2a4:	4604      	mov	r4, r0
 800e2a6:	4628      	mov	r0, r5
 800e2a8:	f7f8 fbb0 	bl	8006a0c <d_number_component>
 800e2ac:	4622      	mov	r2, r4
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	2116      	movs	r1, #22
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2b8:	f7f8 ba3a 	b.w	8006730 <d_make_comp>
 800e2bc:	2100      	movs	r1, #0
 800e2be:	4628      	mov	r0, r5
 800e2c0:	f7ff fdd4 	bl	800de6c <d_encoding>
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	2117      	movs	r1, #23
 800e2ca:	4628      	mov	r0, r5
 800e2cc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2d0:	f7f8 ba2e 	b.w	8006730 <d_make_comp>
 800e2d4:	789a      	ldrb	r2, [r3, #2]
 800e2d6:	2100      	movs	r1, #0
 800e2d8:	4628      	mov	r0, r5
 800e2da:	2a00      	cmp	r2, #0
 800e2dc:	f000 80f1 	beq.w	800e4c2 <d_encoding+0x656>
 800e2e0:	1cda      	adds	r2, r3, #3
 800e2e2:	60ea      	str	r2, [r5, #12]
 800e2e4:	789b      	ldrb	r3, [r3, #2]
 800e2e6:	2b6e      	cmp	r3, #110	; 0x6e
 800e2e8:	f040 80eb 	bne.w	800e4c2 <d_encoding+0x656>
 800e2ec:	f7ff fdbe 	bl	800de6c <d_encoding>
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	4602      	mov	r2, r0
 800e2f4:	2148      	movs	r1, #72	; 0x48
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2fc:	f7f8 ba18 	b.w	8006730 <d_make_comp>
 800e300:	2176      	movs	r1, #118	; 0x76
 800e302:	4628      	mov	r0, r5
 800e304:	f7f8 fd16 	bl	8006d34 <d_call_offset>
 800e308:	2800      	cmp	r0, #0
 800e30a:	f43f adea 	beq.w	800dee2 <d_encoding+0x76>
 800e30e:	2100      	movs	r1, #0
 800e310:	4628      	mov	r0, r5
 800e312:	f7ff fdab 	bl	800de6c <d_encoding>
 800e316:	2300      	movs	r3, #0
 800e318:	4602      	mov	r2, r0
 800e31a:	2110      	movs	r1, #16
 800e31c:	4628      	mov	r0, r5
 800e31e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e322:	f7f8 ba05 	b.w	8006730 <d_make_comp>
 800e326:	2100      	movs	r1, #0
 800e328:	4628      	mov	r0, r5
 800e32a:	f7f8 fd03 	bl	8006d34 <d_call_offset>
 800e32e:	2800      	cmp	r0, #0
 800e330:	f43f add7 	beq.w	800dee2 <d_encoding+0x76>
 800e334:	2100      	movs	r1, #0
 800e336:	4628      	mov	r0, r5
 800e338:	f7f8 fcfc 	bl	8006d34 <d_call_offset>
 800e33c:	2800      	cmp	r0, #0
 800e33e:	f43f add0 	beq.w	800dee2 <d_encoding+0x76>
 800e342:	2100      	movs	r1, #0
 800e344:	4628      	mov	r0, r5
 800e346:	f7ff fd91 	bl	800de6c <d_encoding>
 800e34a:	2300      	movs	r3, #0
 800e34c:	4602      	mov	r2, r0
 800e34e:	2111      	movs	r1, #17
 800e350:	4628      	mov	r0, r5
 800e352:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e356:	f7f8 b9eb 	b.w	8006730 <d_make_comp>
 800e35a:	4628      	mov	r0, r5
 800e35c:	f7ff fbc0 	bl	800dae0 <d_name>
 800e360:	2300      	movs	r3, #0
 800e362:	4602      	mov	r2, r0
 800e364:	2115      	movs	r1, #21
 800e366:	4628      	mov	r0, r5
 800e368:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e36c:	f7f8 b9e0 	b.w	8006730 <d_make_comp>
 800e370:	2168      	movs	r1, #104	; 0x68
 800e372:	4628      	mov	r0, r5
 800e374:	f7f8 fcde 	bl	8006d34 <d_call_offset>
 800e378:	2800      	cmp	r0, #0
 800e37a:	f43f adb2 	beq.w	800dee2 <d_encoding+0x76>
 800e37e:	2100      	movs	r1, #0
 800e380:	4628      	mov	r0, r5
 800e382:	f7ff fd73 	bl	800de6c <d_encoding>
 800e386:	2300      	movs	r3, #0
 800e388:	4602      	mov	r2, r0
 800e38a:	210f      	movs	r1, #15
 800e38c:	4628      	mov	r0, r5
 800e38e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e392:	f7f8 b9cd 	b.w	8006730 <d_make_comp>
 800e396:	310f      	adds	r1, #15
 800e398:	6329      	str	r1, [r5, #48]	; 0x30
 800e39a:	4628      	mov	r0, r5
 800e39c:	f7fe fdae 	bl	800cefc <d_type>
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	2109      	movs	r1, #9
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3ac:	f7f8 b9c0 	b.w	8006730 <d_make_comp>
 800e3b0:	310a      	adds	r1, #10
 800e3b2:	6329      	str	r1, [r5, #48]	; 0x30
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	f7fe fda1 	bl	800cefc <d_type>
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	4602      	mov	r2, r0
 800e3be:	210a      	movs	r1, #10
 800e3c0:	4628      	mov	r0, r5
 800e3c2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3c6:	f7f8 b9b3 	b.w	8006730 <d_make_comp>
 800e3ca:	4628      	mov	r0, r5
 800e3cc:	f7fe fd96 	bl	800cefc <d_type>
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	210d      	movs	r1, #13
 800e3d6:	4628      	mov	r0, r5
 800e3d8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3dc:	f7f8 b9a8 	b.w	8006730 <d_make_comp>
 800e3e0:	4628      	mov	r0, r5
 800e3e2:	f7fe fd8b 	bl	800cefc <d_type>
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	2112      	movs	r1, #18
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3f2:	f7f8 b99d 	b.w	8006730 <d_make_comp>
 800e3f6:	4628      	mov	r0, r5
 800e3f8:	f7fe fd80 	bl	800cefc <d_type>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	4602      	mov	r2, r0
 800e400:	210c      	movs	r1, #12
 800e402:	4628      	mov	r0, r5
 800e404:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e408:	f7f8 b992 	b.w	8006730 <d_make_comp>
 800e40c:	4628      	mov	r0, r5
 800e40e:	f7ff fb67 	bl	800dae0 <d_name>
 800e412:	2300      	movs	r3, #0
 800e414:	4602      	mov	r2, r0
 800e416:	2114      	movs	r1, #20
 800e418:	4628      	mov	r0, r5
 800e41a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e41e:	f7f8 b987 	b.w	8006730 <d_make_comp>
 800e422:	4628      	mov	r0, r5
 800e424:	f7fe fd6a 	bl	800cefc <d_type>
 800e428:	2300      	movs	r3, #0
 800e42a:	4602      	mov	r2, r0
 800e42c:	210e      	movs	r1, #14
 800e42e:	4628      	mov	r0, r5
 800e430:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e434:	f7f8 b97c 	b.w	8006730 <d_make_comp>
 800e438:	4628      	mov	r0, r5
 800e43a:	f7fe fd5f 	bl	800cefc <d_type>
 800e43e:	4604      	mov	r4, r0
 800e440:	f105 000c 	add.w	r0, r5, #12
 800e444:	f7f8 faba 	bl	80069bc <d_number.isra.0>
 800e448:	2800      	cmp	r0, #0
 800e44a:	f6ff ad4a 	blt.w	800dee2 <d_encoding+0x76>
 800e44e:	68eb      	ldr	r3, [r5, #12]
 800e450:	781a      	ldrb	r2, [r3, #0]
 800e452:	2a5f      	cmp	r2, #95	; 0x5f
 800e454:	f47f ad45 	bne.w	800dee2 <d_encoding+0x76>
 800e458:	3301      	adds	r3, #1
 800e45a:	60eb      	str	r3, [r5, #12]
 800e45c:	4628      	mov	r0, r5
 800e45e:	f7fe fd4d 	bl	800cefc <d_type>
 800e462:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e464:	4602      	mov	r2, r0
 800e466:	1d59      	adds	r1, r3, #5
 800e468:	6329      	str	r1, [r5, #48]	; 0x30
 800e46a:	4623      	mov	r3, r4
 800e46c:	4628      	mov	r0, r5
 800e46e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e472:	210b      	movs	r1, #11
 800e474:	f7f8 b95c 	b.w	8006730 <d_make_comp>
 800e478:	68eb      	ldr	r3, [r5, #12]
 800e47a:	2000      	movs	r0, #0
 800e47c:	4419      	add	r1, r3
 800e47e:	60e9      	str	r1, [r5, #12]
 800e480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e484:	787b      	ldrb	r3, [r7, #1]
 800e486:	2b53      	cmp	r3, #83	; 0x53
 800e488:	d027      	beq.n	800e4da <d_encoding+0x66e>
 800e48a:	2b5f      	cmp	r3, #95	; 0x5f
 800e48c:	d023      	beq.n	800e4d6 <d_encoding+0x66a>
 800e48e:	2b24      	cmp	r3, #36	; 0x24
 800e490:	f47f ad27 	bne.w	800dee2 <d_encoding+0x76>
 800e494:	4618      	mov	r0, r3
 800e496:	696b      	ldr	r3, [r5, #20]
 800e498:	69a9      	ldr	r1, [r5, #24]
 800e49a:	428b      	cmp	r3, r1
 800e49c:	da1f      	bge.n	800e4de <d_encoding+0x672>
 800e49e:	692c      	ldr	r4, [r5, #16]
 800e4a0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800e4a4:	1c5f      	adds	r7, r3, #1
 800e4a6:	eb14 0381 	adds.w	r3, r4, r1, lsl #2
 800e4aa:	616f      	str	r7, [r5, #20]
 800e4ac:	d017      	beq.n	800e4de <d_encoding+0x672>
 800e4ae:	f804 9021 	strb.w	r9, [r4, r1, lsl #2]
 800e4b2:	6058      	str	r0, [r3, #4]
 800e4b4:	68ef      	ldr	r7, [r5, #12]
 800e4b6:	3e02      	subs	r6, #2
 800e4b8:	3702      	adds	r7, #2
 800e4ba:	60ef      	str	r7, [r5, #12]
 800e4bc:	e6d0      	b.n	800e260 <d_encoding+0x3f4>
 800e4be:	461a      	mov	r2, r3
 800e4c0:	e6d9      	b.n	800e276 <d_encoding+0x40a>
 800e4c2:	f7ff fcd3 	bl	800de6c <d_encoding>
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	4602      	mov	r2, r0
 800e4ca:	2147      	movs	r1, #71	; 0x47
 800e4cc:	4628      	mov	r0, r5
 800e4ce:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4d2:	f7f8 b92d 	b.w	8006730 <d_make_comp>
 800e4d6:	202e      	movs	r0, #46	; 0x2e
 800e4d8:	e7dd      	b.n	800e496 <d_encoding+0x62a>
 800e4da:	202f      	movs	r0, #47	; 0x2f
 800e4dc:	e7db      	b.n	800e496 <d_encoding+0x62a>
 800e4de:	68eb      	ldr	r3, [r5, #12]
 800e4e0:	2000      	movs	r0, #0
 800e4e2:	3302      	adds	r3, #2
 800e4e4:	60eb      	str	r3, [r5, #12]
 800e4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ea:	bf00      	nop

0800e4ec <d_expr_primary>:
 800e4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ee:	68c2      	ldr	r2, [r0, #12]
 800e4f0:	7813      	ldrb	r3, [r2, #0]
 800e4f2:	2b4c      	cmp	r3, #76	; 0x4c
 800e4f4:	d001      	beq.n	800e4fa <d_expr_primary+0xe>
 800e4f6:	2000      	movs	r0, #0
 800e4f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4fa:	1c53      	adds	r3, r2, #1
 800e4fc:	60c3      	str	r3, [r0, #12]
 800e4fe:	7851      	ldrb	r1, [r2, #1]
 800e500:	4605      	mov	r5, r0
 800e502:	295f      	cmp	r1, #95	; 0x5f
 800e504:	d03e      	beq.n	800e584 <d_expr_primary+0x98>
 800e506:	295a      	cmp	r1, #90	; 0x5a
 800e508:	d043      	beq.n	800e592 <d_expr_primary+0xa6>
 800e50a:	f7fe fcf7 	bl	800cefc <d_type>
 800e50e:	2800      	cmp	r0, #0
 800e510:	d0f1      	beq.n	800e4f6 <d_expr_primary+0xa>
 800e512:	7803      	ldrb	r3, [r0, #0]
 800e514:	2b27      	cmp	r3, #39	; 0x27
 800e516:	d04a      	beq.n	800e5ae <d_expr_primary+0xc2>
 800e518:	68ee      	ldr	r6, [r5, #12]
 800e51a:	7833      	ldrb	r3, [r6, #0]
 800e51c:	2b6e      	cmp	r3, #110	; 0x6e
 800e51e:	d04f      	beq.n	800e5c0 <d_expr_primary+0xd4>
 800e520:	213b      	movs	r1, #59	; 0x3b
 800e522:	2b45      	cmp	r3, #69	; 0x45
 800e524:	d052      	beq.n	800e5cc <d_expr_primary+0xe0>
 800e526:	2b00      	cmp	r3, #0
 800e528:	d0e5      	beq.n	800e4f6 <d_expr_primary+0xa>
 800e52a:	4633      	mov	r3, r6
 800e52c:	e001      	b.n	800e532 <d_expr_primary+0x46>
 800e52e:	2c00      	cmp	r4, #0
 800e530:	d0e1      	beq.n	800e4f6 <d_expr_primary+0xa>
 800e532:	3301      	adds	r3, #1
 800e534:	60eb      	str	r3, [r5, #12]
 800e536:	781c      	ldrb	r4, [r3, #0]
 800e538:	2c45      	cmp	r4, #69	; 0x45
 800e53a:	d1f8      	bne.n	800e52e <d_expr_primary+0x42>
 800e53c:	1b9c      	subs	r4, r3, r6
 800e53e:	696b      	ldr	r3, [r5, #20]
 800e540:	69aa      	ldr	r2, [r5, #24]
 800e542:	4293      	cmp	r3, r2
 800e544:	da31      	bge.n	800e5aa <d_expr_primary+0xbe>
 800e546:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800e54a:	692f      	ldr	r7, [r5, #16]
 800e54c:	0092      	lsls	r2, r2, #2
 800e54e:	3301      	adds	r3, #1
 800e550:	eb17 0e02 	adds.w	lr, r7, r2
 800e554:	616b      	str	r3, [r5, #20]
 800e556:	d028      	beq.n	800e5aa <d_expr_primary+0xbe>
 800e558:	b33e      	cbz	r6, 800e5aa <d_expr_primary+0xbe>
 800e55a:	b334      	cbz	r4, 800e5aa <d_expr_primary+0xbe>
 800e55c:	4673      	mov	r3, lr
 800e55e:	f04f 0c00 	mov.w	ip, #0
 800e562:	f807 c002 	strb.w	ip, [r7, r2]
 800e566:	f8ce 6004 	str.w	r6, [lr, #4]
 800e56a:	f8ce 4008 	str.w	r4, [lr, #8]
 800e56e:	4602      	mov	r2, r0
 800e570:	4628      	mov	r0, r5
 800e572:	f7f8 f8dd 	bl	8006730 <d_make_comp>
 800e576:	68eb      	ldr	r3, [r5, #12]
 800e578:	781a      	ldrb	r2, [r3, #0]
 800e57a:	2a45      	cmp	r2, #69	; 0x45
 800e57c:	d1bb      	bne.n	800e4f6 <d_expr_primary+0xa>
 800e57e:	3301      	adds	r3, #1
 800e580:	60eb      	str	r3, [r5, #12]
 800e582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e584:	1c93      	adds	r3, r2, #2
 800e586:	60c3      	str	r3, [r0, #12]
 800e588:	7892      	ldrb	r2, [r2, #2]
 800e58a:	2a5a      	cmp	r2, #90	; 0x5a
 800e58c:	bf18      	it	ne
 800e58e:	2000      	movne	r0, #0
 800e590:	d107      	bne.n	800e5a2 <d_expr_primary+0xb6>
 800e592:	3301      	adds	r3, #1
 800e594:	60eb      	str	r3, [r5, #12]
 800e596:	2100      	movs	r1, #0
 800e598:	4628      	mov	r0, r5
 800e59a:	f7ff fc67 	bl	800de6c <d_encoding>
 800e59e:	68eb      	ldr	r3, [r5, #12]
 800e5a0:	781a      	ldrb	r2, [r3, #0]
 800e5a2:	2a45      	cmp	r2, #69	; 0x45
 800e5a4:	d0eb      	beq.n	800e57e <d_expr_primary+0x92>
 800e5a6:	2000      	movs	r0, #0
 800e5a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	e7df      	b.n	800e56e <d_expr_primary+0x82>
 800e5ae:	6843      	ldr	r3, [r0, #4]
 800e5b0:	7c1a      	ldrb	r2, [r3, #16]
 800e5b2:	2a00      	cmp	r2, #0
 800e5b4:	d0b0      	beq.n	800e518 <d_expr_primary+0x2c>
 800e5b6:	685a      	ldr	r2, [r3, #4]
 800e5b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e5ba:	1a9b      	subs	r3, r3, r2
 800e5bc:	632b      	str	r3, [r5, #48]	; 0x30
 800e5be:	e7ab      	b.n	800e518 <d_expr_primary+0x2c>
 800e5c0:	1c72      	adds	r2, r6, #1
 800e5c2:	60ea      	str	r2, [r5, #12]
 800e5c4:	7873      	ldrb	r3, [r6, #1]
 800e5c6:	213c      	movs	r1, #60	; 0x3c
 800e5c8:	4616      	mov	r6, r2
 800e5ca:	e7aa      	b.n	800e522 <d_expr_primary+0x36>
 800e5cc:	2400      	movs	r4, #0
 800e5ce:	e7b6      	b.n	800e53e <d_expr_primary+0x52>

0800e5d0 <d_demangle_callback.constprop.15>:
 800e5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d4:	b0e5      	sub	sp, #404	; 0x194
 800e5d6:	f890 9000 	ldrb.w	r9, [r0]
 800e5da:	af00      	add	r7, sp, #0
 800e5dc:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800e5e0:	4605      	mov	r5, r0
 800e5e2:	460e      	mov	r6, r1
 800e5e4:	607a      	str	r2, [r7, #4]
 800e5e6:	f000 80ec 	beq.w	800e7c2 <d_demangle_callback.constprop.15+0x1f2>
 800e5ea:	2208      	movs	r2, #8
 800e5ec:	49c3      	ldr	r1, [pc, #780]	; (800e8fc <d_demangle_callback.constprop.15+0x32c>)
 800e5ee:	4628      	mov	r0, r5
 800e5f0:	f002 fb42 	bl	8010c78 <strncmp>
 800e5f4:	b978      	cbnz	r0, 800e616 <d_demangle_callback.constprop.15+0x46>
 800e5f6:	7a2b      	ldrb	r3, [r5, #8]
 800e5f8:	2b2e      	cmp	r3, #46	; 0x2e
 800e5fa:	d005      	beq.n	800e608 <d_demangle_callback.constprop.15+0x38>
 800e5fc:	2b5f      	cmp	r3, #95	; 0x5f
 800e5fe:	d003      	beq.n	800e608 <d_demangle_callback.constprop.15+0x38>
 800e600:	2b24      	cmp	r3, #36	; 0x24
 800e602:	d001      	beq.n	800e608 <d_demangle_callback.constprop.15+0x38>
 800e604:	4680      	mov	r8, r0
 800e606:	e008      	b.n	800e61a <d_demangle_callback.constprop.15+0x4a>
 800e608:	7a6b      	ldrb	r3, [r5, #9]
 800e60a:	2b44      	cmp	r3, #68	; 0x44
 800e60c:	f000 80e9 	beq.w	800e7e2 <d_demangle_callback.constprop.15+0x212>
 800e610:	2b49      	cmp	r3, #73	; 0x49
 800e612:	f000 80e6 	beq.w	800e7e2 <d_demangle_callback.constprop.15+0x212>
 800e616:	f04f 0800 	mov.w	r8, #0
 800e61a:	4628      	mov	r0, r5
 800e61c:	f000 f9ea 	bl	800e9f4 <strlen>
 800e620:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 800e624:	0083      	lsls	r3, r0, #2
 800e626:	eb03 020a 	add.w	r2, r3, sl
 800e62a:	0092      	lsls	r2, r2, #2
 800e62c:	3208      	adds	r2, #8
 800e62e:	ebad 0d02 	sub.w	sp, sp, r2
 800e632:	46eb      	mov	fp, sp
 800e634:	330a      	adds	r3, #10
 800e636:	f023 0307 	bic.w	r3, r3, #7
 800e63a:	2400      	movs	r4, #0
 800e63c:	ebad 0d03 	sub.w	sp, sp, r3
 800e640:	182a      	adds	r2, r5, r0
 800e642:	2311      	movs	r3, #17
 800e644:	f1b8 0f01 	cmp.w	r8, #1
 800e648:	f8c7 b020 	str.w	fp, [r7, #32]
 800e64c:	f8c7 d02c 	str.w	sp, [r7, #44]	; 0x2c
 800e650:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 800e654:	613d      	str	r5, [r7, #16]
 800e656:	61fd      	str	r5, [r7, #28]
 800e658:	6378      	str	r0, [r7, #52]	; 0x34
 800e65a:	617a      	str	r2, [r7, #20]
 800e65c:	61bb      	str	r3, [r7, #24]
 800e65e:	627c      	str	r4, [r7, #36]	; 0x24
 800e660:	633c      	str	r4, [r7, #48]	; 0x30
 800e662:	63bc      	str	r4, [r7, #56]	; 0x38
 800e664:	63fc      	str	r4, [r7, #60]	; 0x3c
 800e666:	643c      	str	r4, [r7, #64]	; 0x40
 800e668:	647c      	str	r4, [r7, #68]	; 0x44
 800e66a:	64bc      	str	r4, [r7, #72]	; 0x48
 800e66c:	f000 80b0 	beq.w	800e7d0 <d_demangle_callback.constprop.15+0x200>
 800e670:	f0c0 80cf 	bcc.w	800e812 <d_demangle_callback.constprop.15+0x242>
 800e674:	f1b8 0f03 	cmp.w	r8, #3
 800e678:	f200 80cb 	bhi.w	800e812 <d_demangle_callback.constprop.15+0x242>
 800e67c:	7aea      	ldrb	r2, [r5, #11]
 800e67e:	f1b8 0f02 	cmp.w	r8, #2
 800e682:	f105 030b 	add.w	r3, r5, #11
 800e686:	bf14      	ite	ne
 800e688:	f04f 0943 	movne.w	r9, #67	; 0x43
 800e68c:	f04f 0942 	moveq.w	r9, #66	; 0x42
 800e690:	2a5f      	cmp	r2, #95	; 0x5f
 800e692:	61fb      	str	r3, [r7, #28]
 800e694:	f000 80b0 	beq.w	800e7f8 <d_demangle_callback.constprop.15+0x228>
 800e698:	4618      	mov	r0, r3
 800e69a:	603b      	str	r3, [r7, #0]
 800e69c:	f000 f9aa 	bl	800e9f4 <strlen>
 800e6a0:	f1ba 0f00 	cmp.w	sl, #0
 800e6a4:	f340 80be 	ble.w	800e824 <d_demangle_callback.constprop.15+0x254>
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	627a      	str	r2, [r7, #36]	; 0x24
 800e6ac:	f1bb 0f00 	cmp.w	fp, #0
 800e6b0:	f000 80b8 	beq.w	800e824 <d_demangle_callback.constprop.15+0x254>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	f000 80b5 	beq.w	800e824 <d_demangle_callback.constprop.15+0x254>
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	f88b 2000 	strb.w	r2, [fp]
 800e6c0:	465a      	mov	r2, fp
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	f8cb 0008 	str.w	r0, [fp, #8]
 800e6c8:	f8cb 3004 	str.w	r3, [fp, #4]
 800e6cc:	4649      	mov	r1, r9
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	f107 0010 	add.w	r0, r7, #16
 800e6d4:	f7f8 f82c 	bl	8006730 <d_make_comp>
 800e6d8:	69fc      	ldr	r4, [r7, #28]
 800e6da:	4605      	mov	r5, r0
 800e6dc:	4620      	mov	r0, r4
 800e6de:	f000 f989 	bl	800e9f4 <strlen>
 800e6e2:	1823      	adds	r3, r4, r0
 800e6e4:	61fb      	str	r3, [r7, #28]
 800e6e6:	f814 9000 	ldrb.w	r9, [r4, r0]
 800e6ea:	f1b9 0f00 	cmp.w	r9, #0
 800e6ee:	d172      	bne.n	800e7d6 <d_demangle_callback.constprop.15+0x206>
 800e6f0:	2d00      	cmp	r5, #0
 800e6f2:	d070      	beq.n	800e7d6 <d_demangle_callback.constprop.15+0x206>
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800e6fa:	462a      	mov	r2, r5
 800e6fc:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 800e700:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 800e704:	f8c4 6108 	str.w	r6, [r4, #264]	; 0x108
 800e708:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
 800e70c:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 800e710:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800e714:	f8c4 9110 	str.w	r9, [r4, #272]	; 0x110
 800e718:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 800e71c:	f8c4 911c 	str.w	r9, [r4, #284]	; 0x11c
 800e720:	f8c4 9120 	str.w	r9, [r4, #288]	; 0x120
 800e724:	f8c4 9118 	str.w	r9, [r4, #280]	; 0x118
 800e728:	f8c4 9124 	str.w	r9, [r4, #292]	; 0x124
 800e72c:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 800e730:	f8c4 912c 	str.w	r9, [r4, #300]	; 0x12c
 800e734:	f8c4 9130 	str.w	r9, [r4, #304]	; 0x130
 800e738:	f8c4 9134 	str.w	r9, [r4, #308]	; 0x134
 800e73c:	f8c4 9138 	str.w	r9, [r4, #312]	; 0x138
 800e740:	f8c4 913c 	str.w	r9, [r4, #316]	; 0x13c
 800e744:	f7f8 f8b6 	bl	80068b4 <d_count_templates_scopes>
 800e748:	f8d4 1130 	ldr.w	r1, [r4, #304]	; 0x130
 800e74c:	466e      	mov	r6, sp
 800e74e:	00cb      	lsls	r3, r1, #3
 800e750:	3308      	adds	r3, #8
 800e752:	ebad 0d03 	sub.w	sp, sp, r3
 800e756:	4668      	mov	r0, sp
 800e758:	f8d4 213c 	ldr.w	r2, [r4, #316]	; 0x13c
 800e75c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800e760:	fb02 f101 	mul.w	r1, r2, r1
 800e764:	00ca      	lsls	r2, r1, #3
 800e766:	3208      	adds	r2, #8
 800e768:	ebad 0d02 	sub.w	sp, sp, r2
 800e76c:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 800e770:	462a      	mov	r2, r5
 800e772:	4620      	mov	r0, r4
 800e774:	f8c4 113c 	str.w	r1, [r4, #316]	; 0x13c
 800e778:	60fb      	str	r3, [r7, #12]
 800e77a:	2111      	movs	r1, #17
 800e77c:	f107 0308 	add.w	r3, r7, #8
 800e780:	f8c4 d134 	str.w	sp, [r4, #308]	; 0x134
 800e784:	60bd      	str	r5, [r7, #8]
 800e786:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800e78a:	f8c4 9140 	str.w	r9, [r4, #320]	; 0x140
 800e78e:	f7f8 fba1 	bl	8006ed4 <d_print_comp_inner>
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	4620      	mov	r0, r4
 800e796:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800e79a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800e79e:	46b5      	mov	sp, r6
 800e7a0:	f804 9001 	strb.w	r9, [r4, r1]
 800e7a4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800e7a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800e7ac:	4798      	blx	r3
 800e7ae:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 800e7b2:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 800e7b6:	fab0 f080 	clz	r0, r0
 800e7ba:	0940      	lsrs	r0, r0, #5
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7c2:	7843      	ldrb	r3, [r0, #1]
 800e7c4:	2b5a      	cmp	r3, #90	; 0x5a
 800e7c6:	f47f af10 	bne.w	800e5ea <d_demangle_callback.constprop.15+0x1a>
 800e7ca:	f04f 0801 	mov.w	r8, #1
 800e7ce:	e724      	b.n	800e61a <d_demangle_callback.constprop.15+0x4a>
 800e7d0:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800e7d4:	d028      	beq.n	800e828 <d_demangle_callback.constprop.15+0x258>
 800e7d6:	2000      	movs	r0, #0
 800e7d8:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 800e7dc:	46bd      	mov	sp, r7
 800e7de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7e2:	7aaa      	ldrb	r2, [r5, #10]
 800e7e4:	2a5f      	cmp	r2, #95	; 0x5f
 800e7e6:	f47f af16 	bne.w	800e616 <d_demangle_callback.constprop.15+0x46>
 800e7ea:	2b49      	cmp	r3, #73	; 0x49
 800e7ec:	bf14      	ite	ne
 800e7ee:	f04f 0803 	movne.w	r8, #3
 800e7f2:	f04f 0802 	moveq.w	r8, #2
 800e7f6:	e710      	b.n	800e61a <d_demangle_callback.constprop.15+0x4a>
 800e7f8:	7b2a      	ldrb	r2, [r5, #12]
 800e7fa:	2a5a      	cmp	r2, #90	; 0x5a
 800e7fc:	f47f af4c 	bne.w	800e698 <d_demangle_callback.constprop.15+0xc8>
 800e800:	350d      	adds	r5, #13
 800e802:	4621      	mov	r1, r4
 800e804:	f107 0010 	add.w	r0, r7, #16
 800e808:	61fd      	str	r5, [r7, #28]
 800e80a:	f7ff fb2f 	bl	800de6c <d_encoding>
 800e80e:	4602      	mov	r2, r0
 800e810:	e75c      	b.n	800e6cc <d_demangle_callback.constprop.15+0xfc>
 800e812:	f107 0010 	add.w	r0, r7, #16
 800e816:	f7fe fb71 	bl	800cefc <d_type>
 800e81a:	69fb      	ldr	r3, [r7, #28]
 800e81c:	4605      	mov	r5, r0
 800e81e:	f893 9000 	ldrb.w	r9, [r3]
 800e822:	e762      	b.n	800e6ea <d_demangle_callback.constprop.15+0x11a>
 800e824:	2200      	movs	r2, #0
 800e826:	e751      	b.n	800e6cc <d_demangle_callback.constprop.15+0xfc>
 800e828:	786b      	ldrb	r3, [r5, #1]
 800e82a:	2b5a      	cmp	r3, #90	; 0x5a
 800e82c:	d1d3      	bne.n	800e7d6 <d_demangle_callback.constprop.15+0x206>
 800e82e:	3502      	adds	r5, #2
 800e830:	4641      	mov	r1, r8
 800e832:	f107 0010 	add.w	r0, r7, #16
 800e836:	61fd      	str	r5, [r7, #28]
 800e838:	f7ff fb18 	bl	800de6c <d_encoding>
 800e83c:	69bb      	ldr	r3, [r7, #24]
 800e83e:	4605      	mov	r5, r0
 800e840:	07db      	lsls	r3, r3, #31
 800e842:	d556      	bpl.n	800e8f2 <d_demangle_callback.constprop.15+0x322>
 800e844:	69f8      	ldr	r0, [r7, #28]
 800e846:	f890 9000 	ldrb.w	r9, [r0]
 800e84a:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
 800e84e:	f47f af4c 	bne.w	800e6ea <d_demangle_callback.constprop.15+0x11a>
 800e852:	7843      	ldrb	r3, [r0, #1]
 800e854:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e858:	2a19      	cmp	r2, #25
 800e85a:	d93d      	bls.n	800e8d8 <d_demangle_callback.constprop.15+0x308>
 800e85c:	2b5f      	cmp	r3, #95	; 0x5f
 800e85e:	d03b      	beq.n	800e8d8 <d_demangle_callback.constprop.15+0x308>
 800e860:	3b30      	subs	r3, #48	; 0x30
 800e862:	2b09      	cmp	r3, #9
 800e864:	d845      	bhi.n	800e8f2 <d_demangle_callback.constprop.15+0x322>
 800e866:	4603      	mov	r3, r0
 800e868:	7802      	ldrb	r2, [r0, #0]
 800e86a:	2a2e      	cmp	r2, #46	; 0x2e
 800e86c:	d111      	bne.n	800e892 <d_demangle_callback.constprop.15+0x2c2>
 800e86e:	785a      	ldrb	r2, [r3, #1]
 800e870:	3a30      	subs	r2, #48	; 0x30
 800e872:	2a09      	cmp	r2, #9
 800e874:	d80d      	bhi.n	800e892 <d_demangle_callback.constprop.15+0x2c2>
 800e876:	789a      	ldrb	r2, [r3, #2]
 800e878:	3302      	adds	r3, #2
 800e87a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e87e:	2909      	cmp	r1, #9
 800e880:	d8f3      	bhi.n	800e86a <d_demangle_callback.constprop.15+0x29a>
 800e882:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800e886:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e88a:	2909      	cmp	r1, #9
 800e88c:	d9f9      	bls.n	800e882 <d_demangle_callback.constprop.15+0x2b2>
 800e88e:	2a2e      	cmp	r2, #46	; 0x2e
 800e890:	d0ed      	beq.n	800e86e <d_demangle_callback.constprop.15+0x29e>
 800e892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e894:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e896:	61fb      	str	r3, [r7, #28]
 800e898:	428a      	cmp	r2, r1
 800e89a:	da1b      	bge.n	800e8d4 <d_demangle_callback.constprop.15+0x304>
 800e89c:	6a39      	ldr	r1, [r7, #32]
 800e89e:	f102 0e01 	add.w	lr, r2, #1
 800e8a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800e8a6:	f8c7 e024 	str.w	lr, [r7, #36]	; 0x24
 800e8aa:	eb11 0e82 	adds.w	lr, r1, r2, lsl #2
 800e8ae:	d011      	beq.n	800e8d4 <d_demangle_callback.constprop.15+0x304>
 800e8b0:	ebb3 0c00 	subs.w	ip, r3, r0
 800e8b4:	d00e      	beq.n	800e8d4 <d_demangle_callback.constprop.15+0x304>
 800e8b6:	4673      	mov	r3, lr
 800e8b8:	f801 4022 	strb.w	r4, [r1, r2, lsl #2]
 800e8bc:	f8ce 0004 	str.w	r0, [lr, #4]
 800e8c0:	f8ce c008 	str.w	ip, [lr, #8]
 800e8c4:	462a      	mov	r2, r5
 800e8c6:	214b      	movs	r1, #75	; 0x4b
 800e8c8:	f107 0010 	add.w	r0, r7, #16
 800e8cc:	f7f7 ff30 	bl	8006730 <d_make_comp>
 800e8d0:	4605      	mov	r5, r0
 800e8d2:	e7b7      	b.n	800e844 <d_demangle_callback.constprop.15+0x274>
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	e7f5      	b.n	800e8c4 <d_demangle_callback.constprop.15+0x2f4>
 800e8d8:	1c81      	adds	r1, r0, #2
 800e8da:	780a      	ldrb	r2, [r1, #0]
 800e8dc:	460b      	mov	r3, r1
 800e8de:	f1a2 0e61 	sub.w	lr, r2, #97	; 0x61
 800e8e2:	f1be 0f19 	cmp.w	lr, #25
 800e8e6:	f101 0101 	add.w	r1, r1, #1
 800e8ea:	d9f6      	bls.n	800e8da <d_demangle_callback.constprop.15+0x30a>
 800e8ec:	2a5f      	cmp	r2, #95	; 0x5f
 800e8ee:	d0f4      	beq.n	800e8da <d_demangle_callback.constprop.15+0x30a>
 800e8f0:	e7bb      	b.n	800e86a <d_demangle_callback.constprop.15+0x29a>
 800e8f2:	69fb      	ldr	r3, [r7, #28]
 800e8f4:	f893 9000 	ldrb.w	r9, [r3]
 800e8f8:	e6f7      	b.n	800e6ea <d_demangle_callback.constprop.15+0x11a>
 800e8fa:	bf00      	nop
 800e8fc:	08012d4c 	.word	0x08012d4c

0800e900 <__cxa_demangle>:
 800e900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e904:	b084      	sub	sp, #16
 800e906:	b370      	cbz	r0, 800e966 <__cxa_demangle+0x66>
 800e908:	b101      	cbz	r1, 800e90c <__cxa_demangle+0xc>
 800e90a:	b362      	cbz	r2, 800e966 <__cxa_demangle+0x66>
 800e90c:	2400      	movs	r4, #0
 800e90e:	4617      	mov	r7, r2
 800e910:	460d      	mov	r5, r1
 800e912:	466a      	mov	r2, sp
 800e914:	4928      	ldr	r1, [pc, #160]	; (800e9b8 <__cxa_demangle+0xb8>)
 800e916:	461e      	mov	r6, r3
 800e918:	9400      	str	r4, [sp, #0]
 800e91a:	9401      	str	r4, [sp, #4]
 800e91c:	9402      	str	r4, [sp, #8]
 800e91e:	9403      	str	r4, [sp, #12]
 800e920:	f7ff fe56 	bl	800e5d0 <d_demangle_callback.constprop.15>
 800e924:	b368      	cbz	r0, 800e982 <__cxa_demangle+0x82>
 800e926:	9b03      	ldr	r3, [sp, #12]
 800e928:	b1d3      	cbz	r3, 800e960 <__cxa_demangle+0x60>
 800e92a:	f04f 0801 	mov.w	r8, #1
 800e92e:	9c00      	ldr	r4, [sp, #0]
 800e930:	b3ac      	cbz	r4, 800e99e <__cxa_demangle+0x9e>
 800e932:	b38d      	cbz	r5, 800e998 <__cxa_demangle+0x98>
 800e934:	4620      	mov	r0, r4
 800e936:	f000 f85d 	bl	800e9f4 <strlen>
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	4298      	cmp	r0, r3
 800e93e:	d21a      	bcs.n	800e976 <__cxa_demangle+0x76>
 800e940:	1c42      	adds	r2, r0, #1
 800e942:	4621      	mov	r1, r4
 800e944:	4628      	mov	r0, r5
 800e946:	f001 ffe0 	bl	801090a <memcpy>
 800e94a:	4620      	mov	r0, r4
 800e94c:	f001 ffc6 	bl	80108dc <free>
 800e950:	462c      	mov	r4, r5
 800e952:	b376      	cbz	r6, 800e9b2 <__cxa_demangle+0xb2>
 800e954:	4620      	mov	r0, r4
 800e956:	2300      	movs	r3, #0
 800e958:	6033      	str	r3, [r6, #0]
 800e95a:	b004      	add	sp, #16
 800e95c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e960:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e964:	e7e3      	b.n	800e92e <__cxa_demangle+0x2e>
 800e966:	b19b      	cbz	r3, 800e990 <__cxa_demangle+0x90>
 800e968:	f06f 0202 	mvn.w	r2, #2
 800e96c:	2000      	movs	r0, #0
 800e96e:	601a      	str	r2, [r3, #0]
 800e970:	b004      	add	sp, #16
 800e972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e976:	4628      	mov	r0, r5
 800e978:	f001 ffb0 	bl	80108dc <free>
 800e97c:	f8c7 8000 	str.w	r8, [r7]
 800e980:	e7e7      	b.n	800e952 <__cxa_demangle+0x52>
 800e982:	9800      	ldr	r0, [sp, #0]
 800e984:	f001 ffaa 	bl	80108dc <free>
 800e988:	b116      	cbz	r6, 800e990 <__cxa_demangle+0x90>
 800e98a:	f06f 0301 	mvn.w	r3, #1
 800e98e:	6033      	str	r3, [r6, #0]
 800e990:	2000      	movs	r0, #0
 800e992:	b004      	add	sp, #16
 800e994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e998:	2f00      	cmp	r7, #0
 800e99a:	d1ef      	bne.n	800e97c <__cxa_demangle+0x7c>
 800e99c:	e7d9      	b.n	800e952 <__cxa_demangle+0x52>
 800e99e:	2e00      	cmp	r6, #0
 800e9a0:	d0f6      	beq.n	800e990 <__cxa_demangle+0x90>
 800e9a2:	f1b8 0f01 	cmp.w	r8, #1
 800e9a6:	d1f0      	bne.n	800e98a <__cxa_demangle+0x8a>
 800e9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e9ac:	4620      	mov	r0, r4
 800e9ae:	6033      	str	r3, [r6, #0]
 800e9b0:	e7d3      	b.n	800e95a <__cxa_demangle+0x5a>
 800e9b2:	4620      	mov	r0, r4
 800e9b4:	e7d1      	b.n	800e95a <__cxa_demangle+0x5a>
 800e9b6:	bf00      	nop
 800e9b8:	08006e59 	.word	0x08006e59

0800e9bc <__gcclibcxx_demangle_callback>:
 800e9bc:	b160      	cbz	r0, 800e9d8 <__gcclibcxx_demangle_callback+0x1c>
 800e9be:	b508      	push	{r3, lr}
 800e9c0:	b139      	cbz	r1, 800e9d2 <__gcclibcxx_demangle_callback+0x16>
 800e9c2:	f7ff fe05 	bl	800e5d0 <d_demangle_callback.constprop.15>
 800e9c6:	2800      	cmp	r0, #0
 800e9c8:	bf0c      	ite	eq
 800e9ca:	f06f 0001 	mvneq.w	r0, #1
 800e9ce:	2000      	movne	r0, #0
 800e9d0:	bd08      	pop	{r3, pc}
 800e9d2:	f06f 0002 	mvn.w	r0, #2
 800e9d6:	bd08      	pop	{r3, pc}
 800e9d8:	f06f 0002 	mvn.w	r0, #2
 800e9dc:	4770      	bx	lr
 800e9de:	bf00      	nop

0800e9e0 <strcmp>:
 800e9e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9e8:	2a01      	cmp	r2, #1
 800e9ea:	bf28      	it	cs
 800e9ec:	429a      	cmpcs	r2, r3
 800e9ee:	d0f7      	beq.n	800e9e0 <strcmp>
 800e9f0:	1ad0      	subs	r0, r2, r3
 800e9f2:	4770      	bx	lr

0800e9f4 <strlen>:
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9fa:	2a00      	cmp	r2, #0
 800e9fc:	d1fb      	bne.n	800e9f6 <strlen+0x2>
 800e9fe:	1a18      	subs	r0, r3, r0
 800ea00:	3801      	subs	r0, #1
 800ea02:	4770      	bx	lr

0800ea04 <Reset_Handler>:
 800ea04:	2100      	movs	r1, #0
 800ea06:	e003      	b.n	800ea10 <LoopCopyDataInit>

0800ea08 <CopyDataInit>:
 800ea08:	4b0b      	ldr	r3, [pc, #44]	; (800ea38 <LoopFillZerobss+0x14>)
 800ea0a:	585b      	ldr	r3, [r3, r1]
 800ea0c:	5043      	str	r3, [r0, r1]
 800ea0e:	3104      	adds	r1, #4

0800ea10 <LoopCopyDataInit>:
 800ea10:	480a      	ldr	r0, [pc, #40]	; (800ea3c <LoopFillZerobss+0x18>)
 800ea12:	4b0b      	ldr	r3, [pc, #44]	; (800ea40 <LoopFillZerobss+0x1c>)
 800ea14:	1842      	adds	r2, r0, r1
 800ea16:	429a      	cmp	r2, r3
 800ea18:	d3f6      	bcc.n	800ea08 <CopyDataInit>
 800ea1a:	4a0a      	ldr	r2, [pc, #40]	; (800ea44 <LoopFillZerobss+0x20>)
 800ea1c:	e002      	b.n	800ea24 <LoopFillZerobss>

0800ea1e <FillZerobss>:
 800ea1e:	2300      	movs	r3, #0
 800ea20:	f842 3b04 	str.w	r3, [r2], #4

0800ea24 <LoopFillZerobss>:
 800ea24:	4b08      	ldr	r3, [pc, #32]	; (800ea48 <LoopFillZerobss+0x24>)
 800ea26:	429a      	cmp	r2, r3
 800ea28:	d3f9      	bcc.n	800ea1e <FillZerobss>
 800ea2a:	f7f1 fc07 	bl	800023c <SystemInit>
 800ea2e:	f001 ff27 	bl	8010880 <__libc_init_array>
 800ea32:	f000 fdff 	bl	800f634 <main>
 800ea36:	4770      	bx	lr
 800ea38:	080137a8 	.word	0x080137a8
 800ea3c:	20000000 	.word	0x20000000
 800ea40:	20000098 	.word	0x20000098
 800ea44:	2000009c 	.word	0x2000009c
 800ea48:	20000b68 	.word	0x20000b68

0800ea4c <ADC1_2_IRQHandler>:
 800ea4c:	e7fe      	b.n	800ea4c <ADC1_2_IRQHandler>

0800ea4e <std_msgs::Time::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800ea4e:	6843      	ldr	r3, [r0, #4]
 800ea50:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 800ea52:	6843      	ldr	r3, [r0, #4]
 800ea54:	0a1b      	lsrs	r3, r3, #8
 800ea56:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 800ea58:	88c3      	ldrh	r3, [r0, #6]
 800ea5a:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 800ea5c:	79c3      	ldrb	r3, [r0, #7]
 800ea5e:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->data.sec);
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 800ea60:	6883      	ldr	r3, [r0, #8]
 800ea62:	710b      	strb	r3, [r1, #4]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800ea64:	6883      	ldr	r3, [r0, #8]
 800ea66:	0a1b      	lsrs	r3, r3, #8
 800ea68:	714b      	strb	r3, [r1, #5]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 800ea6a:	8943      	ldrh	r3, [r0, #10]
 800ea6c:	718b      	strb	r3, [r1, #6]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800ea6e:	7ac3      	ldrb	r3, [r0, #11]
      offset += sizeof(this->data.nsec);
      return offset;
    }
 800ea70:	2008      	movs	r0, #8
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
      offset += sizeof(this->data.sec);
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800ea72:	71cb      	strb	r3, [r1, #7]
      offset += sizeof(this->data.nsec);
      return offset;
    }
 800ea74:	4770      	bx	lr

0800ea76 <std_msgs::Time::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800ea76:	780b      	ldrb	r3, [r1, #0]
 800ea78:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ea7a:	784a      	ldrb	r2, [r1, #1]
 800ea7c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ea80:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ea82:	788a      	ldrb	r2, [r1, #2]
 800ea84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea88:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ea8a:	78ca      	ldrb	r2, [r1, #3]
 800ea8c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ea90:	6043      	str	r3, [r0, #4]
      offset += sizeof(this->data.sec);
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800ea92:	790b      	ldrb	r3, [r1, #4]
 800ea94:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ea96:	794a      	ldrb	r2, [r1, #5]
 800ea98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ea9c:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ea9e:	798a      	ldrb	r2, [r1, #6]
 800eaa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eaa4:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800eaa6:	79ca      	ldrb	r2, [r1, #7]
 800eaa8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eaac:	6083      	str	r3, [r0, #8]
      offset += sizeof(this->data.nsec);
     return offset;
    }
 800eaae:	2008      	movs	r0, #8
 800eab0:	4770      	bx	lr
	...

0800eab4 <std_msgs::Time::getType()>:

    const char * getType(){ return "std_msgs/Time"; };
 800eab4:	4800      	ldr	r0, [pc, #0]	; (800eab8 <std_msgs::Time::getType()+0x4>)
 800eab6:	4770      	bx	lr
 800eab8:	08012830 	.word	0x08012830

0800eabc <std_msgs::Time::getMD5()>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800eabc:	4800      	ldr	r0, [pc, #0]	; (800eac0 <std_msgs::Time::getMD5()+0x4>)
 800eabe:	4770      	bx	lr
 800eac0:	0801283e 	.word	0x0801283e

0800eac4 <rosserial_msgs::TopicInfo::getType()>:
      this->buffer_size = u_buffer_size.real;
      offset += sizeof(this->buffer_size);
     return offset;
    }

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 800eac4:	4800      	ldr	r0, [pc, #0]	; (800eac8 <rosserial_msgs::TopicInfo::getType()+0x4>)
 800eac6:	4770      	bx	lr
 800eac8:	0801285f 	.word	0x0801285f

0800eacc <rosserial_msgs::TopicInfo::getMD5()>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 800eacc:	4800      	ldr	r0, [pc, #0]	; (800ead0 <rosserial_msgs::TopicInfo::getMD5()+0x4>)
 800eace:	4770      	bx	lr
 800ead0:	08012878 	.word	0x08012878

0800ead4 <rosserial_msgs::Log::getType()>:
      this->msg = (char *)(inbuffer + offset-1);
      offset += length_msg;
     return offset;
    }

    const char * getType(){ return "rosserial_msgs/Log"; };
 800ead4:	4800      	ldr	r0, [pc, #0]	; (800ead8 <rosserial_msgs::Log::getType()+0x4>)
 800ead6:	4770      	bx	lr
 800ead8:	08012899 	.word	0x08012899

0800eadc <rosserial_msgs::Log::getMD5()>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 800eadc:	4800      	ldr	r0, [pc, #0]	; (800eae0 <rosserial_msgs::Log::getMD5()+0x4>)
 800eade:	4770      	bx	lr
 800eae0:	080128ac 	.word	0x080128ac

0800eae4 <rosserial_msgs::RequestParamResponse::getType()>:
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
      }
     return offset;
    }

    const char * getType(){ return REQUESTPARAM; };
 800eae4:	4800      	ldr	r0, [pc, #0]	; (800eae8 <rosserial_msgs::RequestParamResponse::getType()+0x4>)
 800eae6:	4770      	bx	lr
 800eae8:	08011ce0 	.word	0x08011ce0

0800eaec <rosserial_msgs::RequestParamResponse::getMD5()>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 800eaec:	4800      	ldr	r0, [pc, #0]	; (800eaf0 <rosserial_msgs::RequestParamResponse::getMD5()+0x4>)
 800eaee:	4770      	bx	lr
 800eaf0:	080128cd 	.word	0x080128cd

0800eaf4 <std_msgs::Float32::serialize(unsigned char*) const>:
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 800eaf4:	6843      	ldr	r3, [r0, #4]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->data);
      return offset;
    }
 800eaf6:	2004      	movs	r0, #4
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 800eaf8:	0a1a      	lsrs	r2, r3, #8
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 800eafa:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 800eafc:	704a      	strb	r2, [r1, #1]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 800eafe:	0c1a      	lsrs	r2, r3, #16
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 800eb00:	0e1b      	lsrs	r3, r3, #24
        uint32_t base;
      } u_data;
      u_data.real = this->data;
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 800eb02:	708a      	strb	r2, [r1, #2]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 800eb04:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->data);
      return offset;
    }
 800eb06:	4770      	bx	lr

0800eb08 <std_msgs::Float32::deserialize(unsigned char*)>:
      u_data.base = 0;
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->data = u_data.real;
 800eb08:	680b      	ldr	r3, [r1, #0]
 800eb0a:	6043      	str	r3, [r0, #4]
      offset += sizeof(this->data);
     return offset;
    }
 800eb0c:	2004      	movs	r0, #4
 800eb0e:	4770      	bx	lr

0800eb10 <std_msgs::Float32::getType()>:

    const char * getType(){ return "std_msgs/Float32"; };
 800eb10:	4800      	ldr	r0, [pc, #0]	; (800eb14 <std_msgs::Float32::getType()+0x4>)
 800eb12:	4770      	bx	lr
 800eb14:	080128ee 	.word	0x080128ee

0800eb18 <std_msgs::Float32::getMD5()>:
    const char * getMD5(){ return "73fcbf46b49191e672908e50842a83d4"; };
 800eb18:	4800      	ldr	r0, [pc, #0]	; (800eb1c <std_msgs::Float32::getMD5()+0x4>)
 800eb1a:	4770      	bx	lr
 800eb1c:	080128ff 	.word	0x080128ff

0800eb20 <std_msgs::UInt8::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 800eb20:	7903      	ldrb	r3, [r0, #4]
      offset += sizeof(this->data);
      return offset;
    }
 800eb22:	2001      	movs	r0, #1
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 800eb24:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->data);
      return offset;
    }
 800eb26:	4770      	bx	lr

0800eb28 <std_msgs::UInt8::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data =  ((uint8_t) (*(inbuffer + offset)));
 800eb28:	780b      	ldrb	r3, [r1, #0]
 800eb2a:	7103      	strb	r3, [r0, #4]
      offset += sizeof(this->data);
     return offset;
    }
 800eb2c:	2001      	movs	r0, #1
 800eb2e:	4770      	bx	lr

0800eb30 <std_msgs::UInt8::getType()>:

    const char * getType(){ return "std_msgs/UInt8"; };
 800eb30:	4800      	ldr	r0, [pc, #0]	; (800eb34 <std_msgs::UInt8::getType()+0x4>)
 800eb32:	4770      	bx	lr
 800eb34:	08012920 	.word	0x08012920

0800eb38 <std_msgs::UInt8::getMD5()>:
    const char * getMD5(){ return "7c8164229e7d2c17eb95e9231617fdee"; };
 800eb38:	4800      	ldr	r0, [pc, #0]	; (800eb3c <std_msgs::UInt8::getMD5()+0x4>)
 800eb3a:	4770      	bx	lr
 800eb3c:	0801292f 	.word	0x0801292f

0800eb40 <std_msgs::Header::getType()>:
      this->frame_id = (char *)(inbuffer + offset-1);
      offset += length_frame_id;
     return offset;
    }

    const char * getType(){ return "std_msgs/Header"; };
 800eb40:	4800      	ldr	r0, [pc, #0]	; (800eb44 <std_msgs::Header::getType()+0x4>)
 800eb42:	4770      	bx	lr
 800eb44:	08012950 	.word	0x08012950

0800eb48 <std_msgs::Header::getMD5()>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 800eb48:	4800      	ldr	r0, [pc, #0]	; (800eb4c <std_msgs::Header::getMD5()+0x4>)
 800eb4a:	4770      	bx	lr
 800eb4c:	08012960 	.word	0x08012960

0800eb50 <roberto_msgs::MotorState::getType()>:
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
      offset += sizeof(this->mode);
     return offset;
    }

    const char * getType(){ return "roberto_msgs/MotorState"; };
 800eb50:	4800      	ldr	r0, [pc, #0]	; (800eb54 <roberto_msgs::MotorState::getType()+0x4>)
 800eb52:	4770      	bx	lr
 800eb54:	08012981 	.word	0x08012981

0800eb58 <roberto_msgs::MotorState::getMD5()>:
    const char * getMD5(){ return "e8b5d1162b85151c49e02b8224796c0e"; };
 800eb58:	4800      	ldr	r0, [pc, #0]	; (800eb5c <roberto_msgs::MotorState::getMD5()+0x4>)
 800eb5a:	4770      	bx	lr
 800eb5c:	08012999 	.word	0x08012999

0800eb60 <ros::Subscriber<std_msgs::UInt8>::callback(unsigned char*)>:
    }

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data =  ((uint8_t) (*(inbuffer + offset)));
 800eb60:	780b      	ldrb	r3, [r1, #0]
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
 800eb62:	300c      	adds	r0, #12
 800eb64:	7103      	strb	r3, [r0, #4]
 800eb66:	6883      	ldr	r3, [r0, #8]
 800eb68:	4718      	bx	r3

0800eb6a <ros::Subscriber<std_msgs::UInt8>::getEndpointType()>:
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
      virtual int getEndpointType(){ return endpoint_; }
 800eb6a:	6980      	ldr	r0, [r0, #24]
 800eb6c:	4770      	bx	lr
	...

0800eb70 <ros::Subscriber<std_msgs::UInt8>::getMsgType()>:
      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
 800eb70:	4800      	ldr	r0, [pc, #0]	; (800eb74 <ros::Subscriber<std_msgs::UInt8>::getMsgType()+0x4>)
 800eb72:	4770      	bx	lr
 800eb74:	08012920 	.word	0x08012920

0800eb78 <ros::Subscriber<std_msgs::UInt8>::getMsgMD5()>:
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
 800eb78:	4800      	ldr	r0, [pc, #0]	; (800eb7c <ros::Subscriber<std_msgs::UInt8>::getMsgMD5()+0x4>)
 800eb7a:	4770      	bx	lr
 800eb7c:	0801292f 	.word	0x0801292f

0800eb80 <ros::Subscriber<roberto_msgs::MotorState>::getEndpointType()>:
      virtual int getEndpointType(){ return endpoint_; }
 800eb80:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800eb82:	4770      	bx	lr

0800eb84 <ros::Subscriber<roberto_msgs::MotorState>::getMsgType()>:
      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
 800eb84:	4800      	ldr	r0, [pc, #0]	; (800eb88 <ros::Subscriber<roberto_msgs::MotorState>::getMsgType()+0x4>)
 800eb86:	4770      	bx	lr
 800eb88:	08012981 	.word	0x08012981

0800eb8c <ros::Subscriber<roberto_msgs::MotorState>::getMsgMD5()>:
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
 800eb8c:	4800      	ldr	r0, [pc, #0]	; (800eb90 <ros::Subscriber<roberto_msgs::MotorState>::getMsgMD5()+0x4>)
 800eb8e:	4770      	bx	lr
 800eb90:	08012999 	.word	0x08012999

0800eb94 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::connected()>:


      /* Are we connected to the PC? */
      virtual bool connected() {
        return configured_;
      };
 800eb94:	f890 04f4 	ldrb.w	r0, [r0, #1268]	; 0x4f4
 800eb98:	4770      	bx	lr

0800eb9a <std_msgs::Header::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800eb9a:	6843      	ldr	r3, [r0, #4]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb9c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800eb9e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800eba0:	6843      	ldr	r3, [r0, #4]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eba2:	4605      	mov	r5, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800eba4:	0a1b      	lsrs	r3, r3, #8
 800eba6:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800eba8:	88c3      	ldrh	r3, [r0, #6]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ebaa:	460c      	mov	r4, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800ebac:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 800ebae:	79c3      	ldrb	r3, [r0, #7]
 800ebb0:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->seq);
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 800ebb2:	6883      	ldr	r3, [r0, #8]
 800ebb4:	710b      	strb	r3, [r1, #4]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 800ebb6:	6883      	ldr	r3, [r0, #8]
 800ebb8:	0a1b      	lsrs	r3, r3, #8
 800ebba:	714b      	strb	r3, [r1, #5]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 800ebbc:	8943      	ldrh	r3, [r0, #10]
 800ebbe:	718b      	strb	r3, [r1, #6]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 800ebc0:	7ac3      	ldrb	r3, [r0, #11]
 800ebc2:	71cb      	strb	r3, [r1, #7]
      offset += sizeof(this->stamp.sec);
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 800ebc4:	68c3      	ldr	r3, [r0, #12]
 800ebc6:	720b      	strb	r3, [r1, #8]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 800ebc8:	68c3      	ldr	r3, [r0, #12]
 800ebca:	0a1b      	lsrs	r3, r3, #8
 800ebcc:	724b      	strb	r3, [r1, #9]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 800ebce:	89c3      	ldrh	r3, [r0, #14]
 800ebd0:	728b      	strb	r3, [r1, #10]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 800ebd2:	7bc3      	ldrb	r3, [r0, #15]
 800ebd4:	72cb      	strb	r3, [r1, #11]
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id = strlen(this->frame_id);
 800ebd6:	6900      	ldr	r0, [r0, #16]
 800ebd8:	f7ff ff0c 	bl	800e9f4 <strlen>
 800ebdc:	4606      	mov	r6, r0
 800ebde:	ab02      	add	r3, sp, #8
 800ebe0:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_frame_id, sizeof(uint32_t));
 800ebe4:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800ebe6:	4632      	mov	r2, r6
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id = strlen(this->frame_id);
      memcpy(outbuffer + offset, &length_frame_id, sizeof(uint32_t));
 800ebe8:	60e0      	str	r0, [r4, #12]
      offset += 4;
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800ebea:	6929      	ldr	r1, [r5, #16]
 800ebec:	f104 0010 	add.w	r0, r4, #16
 800ebf0:	f001 fe8b 	bl	801090a <memcpy>
      offset += length_frame_id;
      return offset;
    }
 800ebf4:	f106 0010 	add.w	r0, r6, #16
 800ebf8:	b002      	add	sp, #8
 800ebfa:	bd70      	pop	{r4, r5, r6, pc}

0800ebfc <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const>:
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ebfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
 800ec00:	7903      	ldrb	r3, [r0, #4]
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec02:	4607      	mov	r7, r0
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
 800ec04:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset++) = 0;
 800ec06:	2300      	movs	r3, #0
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
 800ec08:	461a      	mov	r2, r3
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec0a:	460c      	mov	r4, r1
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
      *(outbuffer + offset++) = 0;
 800ec0c:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset++) = 0;
 800ec0e:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset++) = 0;
 800ec10:	70cb      	strb	r3, [r1, #3]
 800ec12:	3104      	adds	r1, #4
      for( uint8_t i = 0; i < ints_length; i++){
 800ec14:	793d      	ldrb	r5, [r7, #4]
 800ec16:	1c50      	adds	r0, r2, #1
 800ec18:	b2d2      	uxtb	r2, r2
 800ec1a:	4295      	cmp	r5, r2
 800ec1c:	eba1 0304 	sub.w	r3, r1, r4
 800ec20:	f101 0104 	add.w	r1, r1, #4
 800ec24:	d90f      	bls.n	800ec46 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x4a>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800ec2c:	0a1a      	lsrs	r2, r3, #8
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 800ec2e:	f801 3c04 	strb.w	r3, [r1, #-4]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800ec32:	f801 2c03 	strb.w	r2, [r1, #-3]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800ec36:	0c1a      	lsrs	r2, r3, #16
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800ec38:	0e1b      	lsrs	r3, r3, #24
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800ec3a:	f801 2c02 	strb.w	r2, [r1, #-2]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800ec3e:	f801 3c01 	strb.w	r3, [r1, #-1]
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < ints_length; i++){
 800ec42:	4602      	mov	r2, r0
 800ec44:	e7e6      	b.n	800ec14 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x18>
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->ints[i]);
      }
      *(outbuffer + offset++) = floats_length;
 800ec46:	7c3a      	ldrb	r2, [r7, #16]
      *(outbuffer + offset++) = 0;
 800ec48:	18e1      	adds	r1, r4, r3
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->ints[i]);
      }
      *(outbuffer + offset++) = floats_length;
 800ec4a:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset++) = 0;
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	3304      	adds	r3, #4
 800ec50:	704a      	strb	r2, [r1, #1]
      *(outbuffer + offset++) = 0;
 800ec52:	708a      	strb	r2, [r1, #2]
      *(outbuffer + offset++) = 0;
 800ec54:	70ca      	strb	r2, [r1, #3]
 800ec56:	4423      	add	r3, r4
      for( uint8_t i = 0; i < floats_length; i++){
 800ec58:	7c38      	ldrb	r0, [r7, #16]
 800ec5a:	1c51      	adds	r1, r2, #1
 800ec5c:	b2d2      	uxtb	r2, r2
 800ec5e:	4290      	cmp	r0, r2
 800ec60:	eba3 0604 	sub.w	r6, r3, r4
 800ec64:	f103 0304 	add.w	r3, r3, #4
 800ec68:	d90f      	bls.n	800ec8a <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x8e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 800ec6a:	69b8      	ldr	r0, [r7, #24]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800ec6c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800ec70:	0a10      	lsrs	r0, r2, #8
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800ec72:	f803 2c04 	strb.w	r2, [r3, #-4]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800ec76:	f803 0c03 	strb.w	r0, [r3, #-3]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800ec7a:	0c10      	lsrs	r0, r2, #16
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800ec7c:	0e12      	lsrs	r2, r2, #24
 800ec7e:	f803 2c01 	strb.w	r2, [r3, #-1]
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800ec82:	f803 0c02 	strb.w	r0, [r3, #-2]
      }
      *(outbuffer + offset++) = floats_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < floats_length; i++){
 800ec86:	460a      	mov	r2, r1
 800ec88:	e7e6      	b.n	800ec58 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x5c>
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->floats[i]);
      }
      *(outbuffer + offset++) = strings_length;
 800ec8a:	7f3b      	ldrb	r3, [r7, #28]
      *(outbuffer + offset++) = 0;
 800ec8c:	19a2      	adds	r2, r4, r6
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->floats[i]);
      }
      *(outbuffer + offset++) = strings_length;
 800ec8e:	55a3      	strb	r3, [r4, r6]
      *(outbuffer + offset++) = 0;
 800ec90:	2300      	movs	r3, #0
 800ec92:	7053      	strb	r3, [r2, #1]
      *(outbuffer + offset++) = 0;
 800ec94:	7093      	strb	r3, [r2, #2]
      *(outbuffer + offset++) = 0;
 800ec96:	3604      	adds	r6, #4
 800ec98:	70d3      	strb	r3, [r2, #3]
      for( uint8_t i = 0; i < strings_length; i++){
 800ec9a:	7f3a      	ldrb	r2, [r7, #28]
 800ec9c:	b2dd      	uxtb	r5, r3
 800ec9e:	42aa      	cmp	r2, r5
 800eca0:	f103 0901 	add.w	r9, r3, #1
 800eca4:	d915      	bls.n	800ecd2 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0xd6>
      uint32_t length_stringsi = strlen(this->strings[i]);
 800eca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ecac:	f7ff fea2 	bl	800e9f4 <strlen>
 800ecb0:	4680      	mov	r8, r0
 800ecb2:	ab02      	add	r3, sp, #8
 800ecb4:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_stringsi, sizeof(uint32_t));
 800ecb8:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800ecba:	4642      	mov	r2, r8
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_stringsi = strlen(this->strings[i]);
      memcpy(outbuffer + offset, &length_stringsi, sizeof(uint32_t));
 800ecbc:	51a0      	str	r0, [r4, r6]
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800ecbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc0:	3604      	adds	r6, #4
 800ecc2:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 800ecc6:	19a0      	adds	r0, r4, r6
 800ecc8:	f001 fe1f 	bl	801090a <memcpy>
      offset += length_stringsi;
 800eccc:	4446      	add	r6, r8
      }
      *(outbuffer + offset++) = strings_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < strings_length; i++){
 800ecce:	464b      	mov	r3, r9
 800ecd0:	e7e3      	b.n	800ec9a <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x9e>
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
      offset += length_stringsi;
      }
      return offset;
    }
 800ecd2:	4630      	mov	r0, r6
 800ecd4:	b003      	add	sp, #12
 800ecd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ecda <rosserial_msgs::Log::serialize(unsigned char*) const>:
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ecda:	b573      	push	{r0, r1, r4, r5, r6, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800ecdc:	7903      	ldrb	r3, [r0, #4]
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ecde:	4606      	mov	r6, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800ece0:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
 800ece2:	6880      	ldr	r0, [r0, #8]
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ece4:	460d      	mov	r5, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
 800ece6:	f7ff fe85 	bl	800e9f4 <strlen>
 800ecea:	4604      	mov	r4, r0
 800ecec:	ab02      	add	r3, sp, #8
 800ecee:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_msg, sizeof(uint32_t));
 800ecf2:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->msg, length_msg);
 800ecf4:	4622      	mov	r2, r4
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
      memcpy(outbuffer + offset, &length_msg, sizeof(uint32_t));
 800ecf6:	f8c5 0001 	str.w	r0, [r5, #1]
      offset += 4;
      memcpy(outbuffer + offset, this->msg, length_msg);
 800ecfa:	68b1      	ldr	r1, [r6, #8]
 800ecfc:	1d68      	adds	r0, r5, #5
 800ecfe:	f001 fe04 	bl	801090a <memcpy>
      offset += length_msg;
      return offset;
    }
 800ed02:	1d60      	adds	r0, r4, #5
 800ed04:	b002      	add	sp, #8
 800ed06:	bd70      	pop	{r4, r5, r6, pc}

0800ed08 <rosserial_msgs::TopicInfo::serialize(unsigned char*) const>:
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ed08:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800ed0c:	8883      	ldrh	r3, [r0, #4]
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ed0e:	4606      	mov	r6, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800ed10:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800ed12:	8883      	ldrh	r3, [r0, #4]
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ed14:	460d      	mov	r5, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800ed16:	0a1b      	lsrs	r3, r3, #8
 800ed18:	704b      	strb	r3, [r1, #1]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
 800ed1a:	6880      	ldr	r0, [r0, #8]
 800ed1c:	f7ff fe6a 	bl	800e9f4 <strlen>
 800ed20:	4604      	mov	r4, r0
 800ed22:	ab04      	add	r3, sp, #16
 800ed24:	f843 0d0c 	str.w	r0, [r3, #-12]!
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
 800ed28:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800ed2a:	4622      	mov	r2, r4
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
 800ed2c:	f8c5 0002 	str.w	r0, [r5, #2]
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800ed30:	68b1      	ldr	r1, [r6, #8]
 800ed32:	1da8      	adds	r0, r5, #6
 800ed34:	f001 fde9 	bl	801090a <memcpy>
      offset += length_topic_name;
      uint32_t length_message_type = strlen(this->message_type);
 800ed38:	68f0      	ldr	r0, [r6, #12]
 800ed3a:	f7ff fe5b 	bl	800e9f4 <strlen>
 800ed3e:	4607      	mov	r7, r0
 800ed40:	ab04      	add	r3, sp, #16
 800ed42:	f843 0d08 	str.w	r0, [r3, #-8]!
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
 800ed46:	6818      	ldr	r0, [r3, #0]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
      offset += length_topic_name;
 800ed48:	f104 0806 	add.w	r8, r4, #6
      uint32_t length_message_type = strlen(this->message_type);
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
 800ed4c:	f845 0008 	str.w	r0, [r5, r8]
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800ed50:	340a      	adds	r4, #10
 800ed52:	463a      	mov	r2, r7
 800ed54:	68f1      	ldr	r1, [r6, #12]
 800ed56:	1928      	adds	r0, r5, r4
 800ed58:	f001 fdd7 	bl	801090a <memcpy>
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
 800ed5c:	6930      	ldr	r0, [r6, #16]
 800ed5e:	f7ff fe49 	bl	800e9f4 <strlen>
      offset += length_topic_name;
      uint32_t length_message_type = strlen(this->message_type);
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
      offset += length_message_type;
 800ed62:	443c      	add	r4, r7
      uint32_t length_md5sum = strlen(this->md5sum);
 800ed64:	4607      	mov	r7, r0
 800ed66:	ab04      	add	r3, sp, #16
 800ed68:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
 800ed6c:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800ed6e:	463a      	mov	r2, r7
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
 800ed70:	5128      	str	r0, [r5, r4]
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800ed72:	3404      	adds	r4, #4
 800ed74:	1928      	adds	r0, r5, r4
 800ed76:	6931      	ldr	r1, [r6, #16]
 800ed78:	f001 fdc7 	bl	801090a <memcpy>
      offset += length_md5sum;
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800ed7c:	6973      	ldr	r3, [r6, #20]
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
      offset += length_md5sum;
 800ed7e:	1938      	adds	r0, r7, r4
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800ed80:	542b      	strb	r3, [r5, r0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800ed82:	0a1a      	lsrs	r2, r3, #8
 800ed84:	4405      	add	r5, r0
 800ed86:	706a      	strb	r2, [r5, #1]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }
 800ed88:	3004      	adds	r0, #4
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800ed8a:	0c1a      	lsrs	r2, r3, #16
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800ed8c:	0e1b      	lsrs	r3, r3, #24
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800ed8e:	70aa      	strb	r2, [r5, #2]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800ed90:	70eb      	strb	r3, [r5, #3]
      offset += sizeof(this->buffer_size);
      return offset;
    }
 800ed92:	b004      	add	sp, #16
 800ed94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ed98 <rosserial_msgs::Log::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800ed98:	460b      	mov	r3, r1
      memcpy(outbuffer + offset, this->msg, length_msg);
      offset += length_msg;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ed9a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800ed9c:	f813 2b01 	ldrb.w	r2, [r3], #1
      memcpy(outbuffer + offset, this->msg, length_msg);
      offset += length_msg;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800eda0:	4604      	mov	r4, r0
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800eda2:	7102      	strb	r2, [r0, #4]
      offset += sizeof(this->level);
      uint32_t length_msg;
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
 800eda4:	6818      	ldr	r0, [r3, #0]
 800eda6:	1d4a      	adds	r2, r1, #5
 800eda8:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800edaa:	9b01      	ldr	r3, [sp, #4]
 800edac:	1d58      	adds	r0, r3, #5
 800edae:	1a55      	subs	r5, r2, r1
 800edb0:	42a8      	cmp	r0, r5
 800edb2:	d904      	bls.n	800edbe <rosserial_msgs::Log::deserialize(unsigned char*)+0x26>
          inbuffer[k-1]=inbuffer[k];
 800edb4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800edb8:	f802 5c02 	strb.w	r5, [r2, #-2]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
      offset += sizeof(this->level);
      uint32_t length_msg;
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800edbc:	e7f7      	b.n	800edae <rosserial_msgs::Log::deserialize(unsigned char*)+0x16>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_msg-1]=0;
 800edbe:	440b      	add	r3, r1
 800edc0:	2200      	movs	r2, #0
      this->msg = (char *)(inbuffer + offset-1);
 800edc2:	3104      	adds	r1, #4
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_msg-1]=0;
 800edc4:	711a      	strb	r2, [r3, #4]
      this->msg = (char *)(inbuffer + offset-1);
 800edc6:	60a1      	str	r1, [r4, #8]
      offset += length_msg;
     return offset;
    }
 800edc8:	b003      	add	sp, #12
 800edca:	bd30      	pop	{r4, r5, pc}

0800edcc <std_msgs::Header::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800edcc:	4603      	mov	r3, r0
 800edce:	b537      	push	{r0, r1, r2, r4, r5, lr}
    {
      int offset = 0;
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 800edd0:	780a      	ldrb	r2, [r1, #0]
 800edd2:	f101 0410 	add.w	r4, r1, #16
 800edd6:	6042      	str	r2, [r0, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800edd8:	7848      	ldrb	r0, [r1, #1]
 800edda:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800edde:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ede0:	7888      	ldrb	r0, [r1, #2]
 800ede2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ede6:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ede8:	78c8      	ldrb	r0, [r1, #3]
 800edea:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800edee:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 800edf0:	790a      	ldrb	r2, [r1, #4]
 800edf2:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800edf4:	7948      	ldrb	r0, [r1, #5]
 800edf6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800edfa:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800edfc:	7988      	ldrb	r0, [r1, #6]
 800edfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ee02:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ee04:	79c8      	ldrb	r0, [r1, #7]
 800ee06:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800ee0a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800ee0c:	7a0a      	ldrb	r2, [r1, #8]
 800ee0e:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ee10:	7a48      	ldrb	r0, [r1, #9]
 800ee12:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800ee16:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ee18:	7a88      	ldrb	r0, [r1, #10]
 800ee1a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ee1e:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ee20:	7ac8      	ldrb	r0, [r1, #11]
 800ee22:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800ee26:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id;
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
 800ee28:	68c8      	ldr	r0, [r1, #12]
 800ee2a:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800ee2c:	9a01      	ldr	r2, [sp, #4]
 800ee2e:	f102 0010 	add.w	r0, r2, #16
 800ee32:	1a65      	subs	r5, r4, r1
 800ee34:	42a8      	cmp	r0, r5
 800ee36:	d904      	bls.n	800ee42 <std_msgs::Header::deserialize(unsigned char*)+0x76>
          inbuffer[k-1]=inbuffer[k];
 800ee38:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ee3c:	f804 5c02 	strb.w	r5, [r4, #-2]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id;
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800ee40:	e7f7      	b.n	800ee32 <std_msgs::Header::deserialize(unsigned char*)+0x66>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_frame_id-1]=0;
 800ee42:	440a      	add	r2, r1
 800ee44:	2400      	movs	r4, #0
      this->frame_id = (char *)(inbuffer + offset-1);
 800ee46:	310f      	adds	r1, #15
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_frame_id-1]=0;
 800ee48:	73d4      	strb	r4, [r2, #15]
      this->frame_id = (char *)(inbuffer + offset-1);
 800ee4a:	6119      	str	r1, [r3, #16]
      offset += length_frame_id;
     return offset;
    }
 800ee4c:	b003      	add	sp, #12
 800ee4e:	bd30      	pop	{r4, r5, pc}

0800ee50 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800ee50:	780b      	ldrb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee52:	b530      	push	{r4, r5, lr}
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800ee54:	8083      	strh	r3, [r0, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ee56:	784a      	ldrb	r2, [r1, #1]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee58:	4604      	mov	r4, r0
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ee5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ee5e:	8083      	strh	r3, [r0, #4]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
 800ee60:	f8d1 0002 	ldr.w	r0, [r1, #2]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee64:	b085      	sub	sp, #20
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
 800ee66:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800ee68:	9d01      	ldr	r5, [sp, #4]
 800ee6a:	1d8a      	adds	r2, r1, #6
 800ee6c:	1dab      	adds	r3, r5, #6
 800ee6e:	1a50      	subs	r0, r2, r1
 800ee70:	4283      	cmp	r3, r0
 800ee72:	d904      	bls.n	800ee7e <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x2e>
          inbuffer[k-1]=inbuffer[k];
 800ee74:	f812 0b01 	ldrb.w	r0, [r2], #1
 800ee78:	f802 0c02 	strb.w	r0, [r2, #-2]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800ee7c:	e7f7      	b.n	800ee6e <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x1e>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_topic_name-1]=0;
 800ee7e:	194a      	adds	r2, r1, r5
 800ee80:	2000      	movs	r0, #0
 800ee82:	7150      	strb	r0, [r2, #5]
      this->topic_name = (char *)(inbuffer + offset-1);
 800ee84:	1d4a      	adds	r2, r1, #5
 800ee86:	60a2      	str	r2, [r4, #8]
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
 800ee88:	58c8      	ldr	r0, [r1, r3]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800ee8a:	1d1a      	adds	r2, r3, #4
      }
      inbuffer[offset+length_topic_name-1]=0;
      this->topic_name = (char *)(inbuffer + offset-1);
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
 800ee8c:	9002      	str	r0, [sp, #8]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800ee8e:	9b02      	ldr	r3, [sp, #8]
 800ee90:	f105 000a 	add.w	r0, r5, #10
 800ee94:	4413      	add	r3, r2
 800ee96:	4408      	add	r0, r1
 800ee98:	1a45      	subs	r5, r0, r1
 800ee9a:	42ab      	cmp	r3, r5
 800ee9c:	d904      	bls.n	800eea8 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x58>
          inbuffer[k-1]=inbuffer[k];
 800ee9e:	f810 5b01 	ldrb.w	r5, [r0], #1
 800eea2:	f800 5c02 	strb.w	r5, [r0, #-2]
      this->topic_name = (char *)(inbuffer + offset-1);
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800eea6:	e7f7      	b.n	800ee98 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x48>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
      this->message_type = (char *)(inbuffer + offset-1);
 800eea8:	3a01      	subs	r2, #1
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
 800eeaa:	18c8      	adds	r0, r1, r3
      this->message_type = (char *)(inbuffer + offset-1);
 800eeac:	440a      	add	r2, r1
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
 800eeae:	2500      	movs	r5, #0
 800eeb0:	f800 5c01 	strb.w	r5, [r0, #-1]
      this->message_type = (char *)(inbuffer + offset-1);
 800eeb4:	60e2      	str	r2, [r4, #12]
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
 800eeb6:	6800      	ldr	r0, [r0, #0]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800eeb8:	3304      	adds	r3, #4
      }
      inbuffer[offset+length_message_type-1]=0;
      this->message_type = (char *)(inbuffer + offset-1);
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
 800eeba:	9003      	str	r0, [sp, #12]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800eebc:	9803      	ldr	r0, [sp, #12]
 800eebe:	18ca      	adds	r2, r1, r3
 800eec0:	4418      	add	r0, r3
 800eec2:	1a55      	subs	r5, r2, r1
 800eec4:	42a8      	cmp	r0, r5
 800eec6:	d904      	bls.n	800eed2 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x82>
          inbuffer[k-1]=inbuffer[k];
 800eec8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800eecc:	f802 5c02 	strb.w	r5, [r2, #-2]
      this->message_type = (char *)(inbuffer + offset-1);
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800eed0:	e7f7      	b.n	800eec2 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x72>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
      this->md5sum = (char *)(inbuffer + offset-1);
 800eed2:	3b01      	subs	r3, #1
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
 800eed4:	180d      	adds	r5, r1, r0
      this->md5sum = (char *)(inbuffer + offset-1);
 800eed6:	440b      	add	r3, r1
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
 800eed8:	2200      	movs	r2, #0
 800eeda:	f805 2c01 	strb.w	r2, [r5, #-1]
      this->md5sum = (char *)(inbuffer + offset-1);
 800eede:	6123      	str	r3, [r4, #16]
      u_buffer_size.base = 0;
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->buffer_size = u_buffer_size.real;
 800eee0:	78ab      	ldrb	r3, [r5, #2]
 800eee2:	786a      	ldrb	r2, [r5, #1]
 800eee4:	041b      	lsls	r3, r3, #16
 800eee6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eeea:	5c0a      	ldrb	r2, [r1, r0]
      offset += sizeof(this->buffer_size);
     return offset;
    }
 800eeec:	3004      	adds	r0, #4
      u_buffer_size.base = 0;
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->buffer_size = u_buffer_size.real;
 800eeee:	4313      	orrs	r3, r2
 800eef0:	78ea      	ldrb	r2, [r5, #3]
 800eef2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eef6:	6163      	str	r3, [r4, #20]
      offset += sizeof(this->buffer_size);
     return offset;
    }
 800eef8:	b005      	add	sp, #20
 800eefa:	bd30      	pop	{r4, r5, pc}

0800eefc <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800eefc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
 800eefe:	780d      	ldrb	r5, [r1, #0]
      if(ints_lengthT > ints_length)
 800ef00:	7903      	ldrb	r3, [r0, #4]
      offset += length_stringsi;
      }
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ef02:	4604      	mov	r4, r0
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
 800ef04:	42ab      	cmp	r3, r5
      offset += length_stringsi;
      }
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ef06:	460e      	mov	r6, r1
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
 800ef08:	d204      	bcs.n	800ef14 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x18>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 800ef0a:	00a9      	lsls	r1, r5, #2
 800ef0c:	68c0      	ldr	r0, [r0, #12]
 800ef0e:	f001 fda7 	bl	8010a60 <realloc>
 800ef12:	60e0      	str	r0, [r4, #12]
      offset += 3;
      ints_length = ints_lengthT;
 800ef14:	7125      	strb	r5, [r4, #4]
 800ef16:	1d32      	adds	r2, r6, #4
 800ef18:	2100      	movs	r1, #0
      for( uint8_t i = 0; i < ints_length; i++){
 800ef1a:	7923      	ldrb	r3, [r4, #4]
 800ef1c:	1c4f      	adds	r7, r1, #1
 800ef1e:	b2c9      	uxtb	r1, r1
 800ef20:	428b      	cmp	r3, r1
 800ef22:	eba2 0506 	sub.w	r5, r2, r6
 800ef26:	f102 0204 	add.w	r2, r2, #4
 800ef2a:	d914      	bls.n	800ef56 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x5a>
      u_st_ints.base = 0;
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_ints = u_st_ints.real;
 800ef2c:	f812 3c02 	ldrb.w	r3, [r2, #-2]
 800ef30:	f812 0c03 	ldrb.w	r0, [r2, #-3]
 800ef34:	041b      	lsls	r3, r3, #16
 800ef36:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800ef3a:	f812 0c04 	ldrb.w	r0, [r2, #-4]
 800ef3e:	4303      	orrs	r3, r0
 800ef40:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800ef44:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800ef48:	60a3      	str	r3, [r4, #8]
      offset += sizeof(this->st_ints);
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 800ef4a:	68a0      	ldr	r0, [r4, #8]
 800ef4c:	68e3      	ldr	r3, [r4, #12]
 800ef4e:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
      offset += 3;
      ints_length = ints_lengthT;
      for( uint8_t i = 0; i < ints_length; i++){
 800ef52:	4639      	mov	r1, r7
 800ef54:	e7e1      	b.n	800ef1a <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x1e>
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_ints = u_st_ints.real;
      offset += sizeof(this->st_ints);
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
      }
      uint8_t floats_lengthT = *(inbuffer + offset++);
 800ef56:	5d77      	ldrb	r7, [r6, r5]
      if(floats_lengthT > floats_length)
 800ef58:	7c23      	ldrb	r3, [r4, #16]
 800ef5a:	42bb      	cmp	r3, r7
 800ef5c:	d204      	bcs.n	800ef68 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x6c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800ef5e:	00b9      	lsls	r1, r7, #2
 800ef60:	69a0      	ldr	r0, [r4, #24]
 800ef62:	f001 fd7d 	bl	8010a60 <realloc>
 800ef66:	61a0      	str	r0, [r4, #24]
 800ef68:	1d2b      	adds	r3, r5, #4
      offset += 3;
      floats_length = floats_lengthT;
 800ef6a:	7427      	strb	r7, [r4, #16]
 800ef6c:	4433      	add	r3, r6
 800ef6e:	2200      	movs	r2, #0
      for( uint8_t i = 0; i < floats_length; i++){
 800ef70:	7c21      	ldrb	r1, [r4, #16]
 800ef72:	1c57      	adds	r7, r2, #1
 800ef74:	b2d2      	uxtb	r2, r2
 800ef76:	4291      	cmp	r1, r2
 800ef78:	eba3 0506 	sub.w	r5, r3, r6
 800ef7c:	f103 0304 	add.w	r3, r3, #4
 800ef80:	d914      	bls.n	800efac <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xb0>
      } u_st_floats;
      u_st_floats.base = 0;
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ef82:	f813 1c02 	ldrb.w	r1, [r3, #-2]
 800ef86:	f813 0c03 	ldrb.w	r0, [r3, #-3]
 800ef8a:	0409      	lsls	r1, r1, #16
 800ef8c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800ef90:	f813 0c04 	ldrb.w	r0, [r3, #-4]
 800ef94:	4301      	orrs	r1, r0
 800ef96:	f813 0c01 	ldrb.w	r0, [r3, #-1]
      this->st_floats = u_st_floats.real;
 800ef9a:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
 800ef9e:	6161      	str	r1, [r4, #20]
      offset += sizeof(this->st_floats);
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 800efa0:	6960      	ldr	r0, [r4, #20]
 800efa2:	69a1      	ldr	r1, [r4, #24]
 800efa4:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
      uint8_t floats_lengthT = *(inbuffer + offset++);
      if(floats_lengthT > floats_length)
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
      offset += 3;
      floats_length = floats_lengthT;
      for( uint8_t i = 0; i < floats_length; i++){
 800efa8:	463a      	mov	r2, r7
 800efaa:	e7e1      	b.n	800ef70 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x74>
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_floats = u_st_floats.real;
      offset += sizeof(this->st_floats);
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
      }
      uint8_t strings_lengthT = *(inbuffer + offset++);
 800efac:	5d77      	ldrb	r7, [r6, r5]
      if(strings_lengthT > strings_length)
 800efae:	7f23      	ldrb	r3, [r4, #28]
 800efb0:	42bb      	cmp	r3, r7
 800efb2:	d204      	bcs.n	800efbe <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xc2>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 800efb4:	00b9      	lsls	r1, r7, #2
 800efb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800efb8:	f001 fd52 	bl	8010a60 <realloc>
 800efbc:	6260      	str	r0, [r4, #36]	; 0x24
      offset += 3;
 800efbe:	1d2b      	adds	r3, r5, #4
      strings_length = strings_lengthT;
 800efc0:	2500      	movs	r5, #0
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800efc2:	46ae      	mov	lr, r5
      }
      uint8_t strings_lengthT = *(inbuffer + offset++);
      if(strings_lengthT > strings_length)
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
 800efc4:	7727      	strb	r7, [r4, #28]
      for( uint8_t i = 0; i < strings_length; i++){
 800efc6:	7f22      	ldrb	r2, [r4, #28]
 800efc8:	b2ef      	uxtb	r7, r5
 800efca:	42ba      	cmp	r2, r7
 800efcc:	d919      	bls.n	800f002 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x106>
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
 800efce:	58f0      	ldr	r0, [r6, r3]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800efd0:	1d1a      	adds	r2, r3, #4
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
 800efd2:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800efd4:	9b01      	ldr	r3, [sp, #4]
 800efd6:	18b1      	adds	r1, r6, r2
 800efd8:	4413      	add	r3, r2
 800efda:	1b88      	subs	r0, r1, r6
 800efdc:	4283      	cmp	r3, r0
 800efde:	d904      	bls.n	800efea <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xee>
          inbuffer[k-1]=inbuffer[k];
 800efe0:	f811 0b01 	ldrb.w	r0, [r1], #1
 800efe4:	f801 0c02 	strb.w	r0, [r1, #-2]
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800efe8:	e7f7      	b.n	800efda <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xde>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
      this->st_strings = (char *)(inbuffer + offset-1);
 800efea:	3a01      	subs	r2, #1
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800efec:	18f1      	adds	r1, r6, r3
      this->st_strings = (char *)(inbuffer + offset-1);
 800efee:	4432      	add	r2, r6
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800eff0:	f801 ec01 	strb.w	lr, [r1, #-1]
      this->st_strings = (char *)(inbuffer + offset-1);
 800eff4:	6222      	str	r2, [r4, #32]
      offset += length_st_strings;
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800eff6:	6a21      	ldr	r1, [r4, #32]
 800eff8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800effa:	3501      	adds	r5, #1
 800effc:	f842 1027 	str.w	r1, [r2, r7, lsl #2]
      uint8_t strings_lengthT = *(inbuffer + offset++);
      if(strings_lengthT > strings_length)
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
 800f000:	e7e1      	b.n	800efc6 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xca>
      this->st_strings = (char *)(inbuffer + offset-1);
      offset += length_st_strings;
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
      }
     return offset;
    }
 800f002:	4618      	mov	r0, r3
 800f004:	b003      	add	sp, #12
 800f006:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f008 <ros::Msg::serializeAvrFloat64(unsigned char*, float)>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800f008:	b538      	push	{r3, r4, r5, lr}
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
 800f00a:	f3c1 53c7 	ubfx	r3, r1, #23, #8
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800f00e:	4605      	mov	r5, r0
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
 800f010:	460a      	mov	r2, r1
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800f012:	4608      	mov	r0, r1
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
    if (exp != 0)
 800f014:	b10b      	cbz	r3, 800f01a <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x12>
    {
      exp += 1023 - 127;
 800f016:	f503 7360 	add.w	r3, r3, #896	; 0x380
    }

    int32_t sig = *val;
    *(outbuffer++) = 0;
 800f01a:	2100      	movs	r1, #0
 800f01c:	7029      	strb	r1, [r5, #0]
    *(outbuffer++) = 0;
 800f01e:	7069      	strb	r1, [r5, #1]
    *(outbuffer++) = 0;
 800f020:	70a9      	strb	r1, [r5, #2]
    *(outbuffer++) = (sig << 5) & 0xff;
 800f022:	0151      	lsls	r1, r2, #5
 800f024:	70e9      	strb	r1, [r5, #3]
    *(outbuffer++) = (sig >> 3) & 0xff;
 800f026:	10d1      	asrs	r1, r2, #3
 800f028:	7129      	strb	r1, [r5, #4]
    *(outbuffer++) = (sig >> 11) & 0xff;
 800f02a:	12d1      	asrs	r1, r2, #11
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 800f02c:	f3c2 42c3 	ubfx	r2, r2, #19, #4
 800f030:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    *(outbuffer++) = 0;
    *(outbuffer++) = 0;
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
 800f034:	7169      	strb	r1, [r5, #5]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 800f036:	71aa      	strb	r2, [r5, #6]
    *(outbuffer++) = (exp >> 4) & 0x7F;

    // Mark negative bit as necessary.
    if (f < 0)
 800f038:	2100      	movs	r1, #0
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
    *(outbuffer++) = (exp >> 4) & 0x7F;
 800f03a:	f3c3 1407 	ubfx	r4, r3, #4, #8

    // Mark negative bit as necessary.
    if (f < 0)
 800f03e:	f7f6 fbb7 	bl	80057b0 <__aeabi_fcmplt>
 800f042:	b908      	cbnz	r0, 800f048 <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x40>
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
    *(outbuffer++) = (exp >> 4) & 0x7F;
 800f044:	71ec      	strb	r4, [r5, #7]
 800f046:	e002      	b.n	800f04e <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x46>

    // Mark negative bit as necessary.
    if (f < 0)
    {
      *(outbuffer - 1) |= 0x80;
 800f048:	f064 037f 	orn	r3, r4, #127	; 0x7f
 800f04c:	71eb      	strb	r3, [r5, #7]
    }

    return 8;
  }
 800f04e:	2008      	movs	r0, #8
 800f050:	bd38      	pop	{r3, r4, r5, pc}

0800f052 <roberto_msgs::MotorState::serialize(unsigned char*) const>:
      acceleration(0),
      mode(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800f052:	b570      	push	{r4, r5, r6, lr}
 800f054:	4605      	mov	r5, r0
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800f056:	3004      	adds	r0, #4
      acceleration(0),
      mode(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800f058:	460e      	mov	r6, r1
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800f05a:	f7ff fd9e 	bl	800eb9a <std_msgs::Header::serialize(unsigned char*) const>
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_angle);
 800f05e:	69a9      	ldr	r1, [r5, #24]
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800f060:	4604      	mov	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_angle);
 800f062:	1830      	adds	r0, r6, r0
 800f064:	f7ff ffd0 	bl	800f008 <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800f068:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_velocity);
 800f06a:	69e9      	ldr	r1, [r5, #28]
 800f06c:	1930      	adds	r0, r6, r4
 800f06e:	f7ff ffcb 	bl	800f008 <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800f072:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->speed);
 800f074:	6a29      	ldr	r1, [r5, #32]
 800f076:	1930      	adds	r0, r6, r4
 800f078:	f7ff ffc6 	bl	800f008 <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800f07c:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->acceleration);
 800f07e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800f080:	1930      	adds	r0, r6, r4
 800f082:	f7ff ffc1 	bl	800f008 <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
      *(outbuffer + offset + 0) = (this->mode >> (8 * 0)) & 0xFF;
 800f086:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800f08a:	4420      	add	r0, r4
 800f08c:	5433      	strb	r3, [r6, r0]
      offset += sizeof(this->mode);
      return offset;
    }
 800f08e:	3001      	adds	r0, #1
 800f090:	bd70      	pop	{r4, r5, r6, pc}

0800f092 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 800f092:	b530      	push	{r4, r5, lr}
  {
    uint32_t* val = (uint32_t*)f;
    inbuffer += 3;

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 800f094:	78c3      	ldrb	r3, [r0, #3]
 800f096:	095b      	lsrs	r3, r3, #5
 800f098:	600b      	str	r3, [r1, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 800f09a:	7902      	ldrb	r2, [r0, #4]
 800f09c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800f0a0:	600b      	str	r3, [r1, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 800f0a2:	7942      	ldrb	r2, [r0, #5]
 800f0a4:	ea43 22c2 	orr.w	r2, r3, r2, lsl #11
 800f0a8:	600a      	str	r2, [r1, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 800f0aa:	7983      	ldrb	r3, [r0, #6]
 800f0ac:	04db      	lsls	r3, r3, #19
 800f0ae:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	600b      	str	r3, [r1, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0)>>4;
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 800f0b6:	79c4      	ldrb	r4, [r0, #7]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0)>>4;
 800f0b8:	7985      	ldrb	r5, [r0, #6]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 800f0ba:	0124      	lsls	r4, r4, #4
 800f0bc:	f404 62fe 	and.w	r2, r4, #2032	; 0x7f0
    if (exp != 0)
 800f0c0:	ea52 1215 	orrs.w	r2, r2, r5, lsr #4
    {
      *val |= ((exp) - 1023 + 127) << 23;
 800f0c4:	bf1e      	ittt	ne
 800f0c6:	f5a2 7260 	subne.w	r2, r2, #896	; 0x380
 800f0ca:	ea43 53c2 	orrne.w	r3, r3, r2, lsl #23
 800f0ce:	600b      	strne	r3, [r1, #0]
    }  

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 800f0d0:	79c3      	ldrb	r3, [r0, #7]

    return 8;
  }
 800f0d2:	2008      	movs	r0, #8
    {
      *val |= ((exp) - 1023 + 127) << 23;
    }  

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 800f0d4:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 800f0d8:	680b      	ldr	r3, [r1, #0]
 800f0da:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f0de:	600b      	str	r3, [r1, #0]

    return 8;
  }
 800f0e0:	bd30      	pop	{r4, r5, pc}

0800f0e2 <roberto_msgs::MotorState::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800f0e2:	b570      	push	{r4, r5, r6, lr}
 800f0e4:	4605      	mov	r5, r0
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f0e6:	3004      	adds	r0, #4
      *(outbuffer + offset + 0) = (this->mode >> (8 * 0)) & 0xFF;
      offset += sizeof(this->mode);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800f0e8:	460e      	mov	r6, r1
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f0ea:	f7ff fe6f 	bl	800edcc <std_msgs::Header::deserialize(unsigned char*)>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
 800f0ee:	f105 0118 	add.w	r1, r5, #24
    }

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f0f2:	4604      	mov	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
 800f0f4:	1830      	adds	r0, r6, r0
 800f0f6:	f7ff ffcc 	bl	800f092 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f0fa:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_velocity));
 800f0fc:	f105 011c 	add.w	r1, r5, #28
 800f100:	1930      	adds	r0, r6, r4
 800f102:	f7ff ffc6 	bl	800f092 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f106:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->speed));
 800f108:	f105 0120 	add.w	r1, r5, #32
 800f10c:	1930      	adds	r0, r6, r4
 800f10e:	f7ff ffc0 	bl	800f092 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f112:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->acceleration));
 800f114:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800f118:	1930      	adds	r0, r6, r4
 800f11a:	f7ff ffba 	bl	800f092 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
 800f11e:	4420      	add	r0, r4
 800f120:	5c33      	ldrb	r3, [r6, r0]
      offset += sizeof(this->mode);
     return offset;
    }
 800f122:	3001      	adds	r0, #1
      offset += this->header.deserialize(inbuffer + offset);
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_velocity));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->speed));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->acceleration));
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
 800f124:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
      offset += sizeof(this->mode);
     return offset;
    }
 800f128:	bd70      	pop	{r4, r5, r6, pc}

0800f12a <ros::Subscriber<roberto_msgs::MotorState>::callback(unsigned char*)>:
        endpoint_(endpoint)
      {
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
 800f12a:	b570      	push	{r4, r5, r6, lr}
 800f12c:	4605      	mov	r5, r0
        msg.deserialize(data);
 800f12e:	f100 040c 	add.w	r4, r0, #12
 800f132:	4620      	mov	r0, r4
 800f134:	f7ff ffd5 	bl	800f0e2 <roberto_msgs::MotorState::deserialize(unsigned char*)>
        this->cb_(msg);
 800f138:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f13a:	4620      	mov	r0, r4
      }
 800f13c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
 800f140:	4718      	bx	r3
	...

0800f144 <ArduinoHardware::init()>:
      this->baud_= baud;
    }
  
    int getBaud(){return baud_;}

    void init(){
 800f144:	b570      	push	{r4, r5, r6, lr}
 800f146:	4604      	mov	r4, r0
 800f148:	b086      	sub	sp, #24
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f14a:	4d21      	ldr	r5, [pc, #132]	; (800f1d0 <ArduinoHardware::init()+0x8c>)
      /* Bit configuration structure for GPIOA PIN9 and PIN10 */
      GPIO_InitTypeDef gpioa_init_struct;

      /* Enalbe clock for USART1, AFIO and GPIOA */
      RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | 
                           RCC_APB2Periph_GPIOA, ENABLE);
 800f14c:	2101      	movs	r1, #1
 800f14e:	f244 0005 	movw	r0, #16389	; 0x4005
 800f152:	f7f3 fc89 	bl	8002a68 <RCC_APB2PeriphClockCmd>
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
 800f156:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f15a:	f8ad 3004 	strh.w	r3, [sp, #4]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f15e:	2603      	movs	r6, #3
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
 800f160:	2318      	movs	r3, #24
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f162:	a901      	add	r1, sp, #4
 800f164:	4628      	mov	r0, r5
                           RCC_APB2Periph_GPIOA, ENABLE);
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
 800f166:	f88d 3007 	strb.w	r3, [sp, #7]
      RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | 
                           RCC_APB2Periph_GPIOA, ENABLE);
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f16a:	f88d 6006 	strb.w	r6, [sp, #6]
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f16e:	f7f3 f81c 	bl	80021aa <GPIO_Init>
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
 800f172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f176:	f8ad 3004 	strh.w	r3, [sp, #4]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800f17a:	2304      	movs	r3, #4
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f17c:	eb0d 0103 	add.w	r1, sp, r3
 800f180:	4628      	mov	r0, r5
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800f182:	f88d 3007 	strb.w	r3, [sp, #7]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f186:	f88d 6006 	strb.w	r6, [sp, #6]
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f18a:	f7f3 f80e 	bl	80021aa <GPIO_Init>

      /* Enable USART1 */
      USART_Cmd(iostream, ENABLE);  
 800f18e:	6820      	ldr	r0, [r4, #0]
 800f190:	2101      	movs	r1, #1
 800f192:	f7f3 ff12 	bl	8002fba <USART_Cmd>
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
 800f196:	6863      	ldr	r3, [r4, #4]
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800f198:	220c      	movs	r2, #12
      /* Enable USART1 */
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
 800f19a:	9302      	str	r3, [sp, #8]
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f19c:	a902      	add	r1, sp, #8
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
 800f19e:	2300      	movs	r3, #0
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f1a0:	6820      	ldr	r0, [r4, #0]
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
 800f1a2:	f8ad 300c 	strh.w	r3, [sp, #12]
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
 800f1a6:	f8ad 300e 	strh.w	r3, [sp, #14]
      usart1_init_struct.USART_Parity = USART_Parity_No ;
 800f1aa:	f8ad 3010 	strh.w	r3, [sp, #16]
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800f1ae:	f8ad 3014 	strh.w	r3, [sp, #20]
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800f1b2:	f8ad 2012 	strh.w	r2, [sp, #18]
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f1b6:	f7f3 fe8b 	bl	8002ed0 <USART_Init>
      /* Enable RXNE interrupt */
      USART_ITConfig(iostream, USART_IT_RXNE, ENABLE);
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	f240 5125 	movw	r1, #1317	; 0x525
 800f1c0:	6820      	ldr	r0, [r4, #0]
 800f1c2:	f7f3 ff06 	bl	8002fd2 <USART_ITConfig>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800f1c6:	4b03      	ldr	r3, [pc, #12]	; (800f1d4 <ArduinoHardware::init()+0x90>)
 800f1c8:	2220      	movs	r2, #32
 800f1ca:	605a      	str	r2, [r3, #4]
      /* Enable USART1 global interrupt */
      NVIC_EnableIRQ(USART1_IRQn);
    }
 800f1cc:	b006      	add	sp, #24
 800f1ce:	bd70      	pop	{r4, r5, r6, pc}
 800f1d0:	40010800 	.word	0x40010800
 800f1d4:	e000e100 	.word	0xe000e100

0800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>:
        log(rosserial_msgs::Log::INFO, msg);
      }
      void logwarn(const char *msg){
        log(rosserial_msgs::Log::WARN, msg);
      }
      void logerror(const char*msg){
 800f1d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
      level(0),
      msg("")
 800f1da:	4b07      	ldr	r3, [pc, #28]	; (800f1f8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)+0x20>)

    private:
      void log(char byte, const char * msg){
        rosserial_msgs::Log l;
        l.level= byte;
        l.msg = (char*)msg;
 800f1dc:	9103      	str	r1, [sp, #12]
 800f1de:	9301      	str	r3, [sp, #4]
       */

    private:
      void log(char byte, const char * msg){
        rosserial_msgs::Log l;
        l.level= byte;
 800f1e0:	2303      	movs	r3, #3
 800f1e2:	f88d 3008 	strb.w	r3, [sp, #8]
        l.msg = (char*)msg;
        publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800f1e6:	6803      	ldr	r3, [r0, #0]
 800f1e8:	aa01      	add	r2, sp, #4
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	2107      	movs	r1, #7
 800f1ee:	4798      	blx	r3
      void logwarn(const char *msg){
        log(rosserial_msgs::Log::WARN, msg);
      }
      void logerror(const char*msg){
        log(rosserial_msgs::Log::ERROR, msg);
      }
 800f1f0:	b005      	add	sp, #20
 800f1f2:	f85d fb04 	ldr.w	pc, [sp], #4
 800f1f6:	bf00      	nop
 800f1f8:	08012764 	.word	0x08012764

0800f1fc <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)>:
        configured_ = true;
      }

      virtual int publish(int id, const Msg * msg)
      {
        if(id >= 100 && !configured_)
 800f1fc:	2963      	cmp	r1, #99	; 0x63
          }
        }
        configured_ = true;
      }

      virtual int publish(int id, const Msg * msg)
 800f1fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f202:	4604      	mov	r4, r0
 800f204:	460e      	mov	r6, r1
      {
        if(id >= 100 && !configured_)
 800f206:	dd03      	ble.n	800f210 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x14>
 800f208:	f890 54f4 	ldrb.w	r5, [r0, #1268]	; 0x4f4
 800f20c:	2d00      	cmp	r5, #0
 800f20e:	d04f      	beq.n	800f2b0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xb4>
	  return 0;

        /* serialize message */
        uint16_t l = msg->serialize(message_out+7);
 800f210:	6813      	ldr	r3, [r2, #0]
 800f212:	f204 211f 	addw	r1, r4, #543	; 0x21f
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	4610      	mov	r0, r2
 800f21a:	4798      	blx	r3

        /* setup the header */
        message_out[0] = 0xff;
 800f21c:	22ff      	movs	r2, #255	; 0xff
 800f21e:	f884 2218 	strb.w	r2, [r4, #536]	; 0x218
        message_out[1] = PROTOCOL_VER;
 800f222:	22fe      	movs	r2, #254	; 0xfe
      {
        if(id >= 100 && !configured_)
	  return 0;

        /* serialize message */
        uint16_t l = msg->serialize(message_out+7);
 800f224:	b283      	uxth	r3, r0

        /* setup the header */
        message_out[0] = 0xff;
        message_out[1] = PROTOCOL_VER;
 800f226:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
        message_out[2] = (uint8_t) ((uint16_t)l&255);
 800f22a:	b2c2      	uxtb	r2, r0
        message_out[3] = (uint8_t) ((uint16_t)l>>8);
 800f22c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800f230:	f884 021b 	strb.w	r0, [r4, #539]	; 0x21b
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
 800f234:	4410      	add	r0, r2
 800f236:	43c0      	mvns	r0, r0
        message_out[5] = (uint8_t) ((int16_t)id&255);
 800f238:	f884 621d 	strb.w	r6, [r4, #541]	; 0x21d
        message_out[6] = (uint8_t) ((int16_t)id>>8);
 800f23c:	f346 2607 	sbfx	r6, r6, #8, #8
        uint16_t l = msg->serialize(message_out+7);

        /* setup the header */
        message_out[0] = 0xff;
        message_out[1] = PROTOCOL_VER;
        message_out[2] = (uint8_t) ((uint16_t)l&255);
 800f240:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
        message_out[3] = (uint8_t) ((uint16_t)l>>8);
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
 800f244:	f884 021c 	strb.w	r0, [r4, #540]	; 0x21c
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);
 800f248:	f884 621e 	strb.w	r6, [r4, #542]	; 0x21e
 800f24c:	f504 7007 	add.w	r0, r4, #540	; 0x21c

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f250:	2105      	movs	r1, #5
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
 800f252:	2200      	movs	r2, #0
        for(int i =5; i<l+7; i++)
 800f254:	1d9e      	adds	r6, r3, #6
 800f256:	42b1      	cmp	r1, r6
 800f258:	dc04      	bgt.n	800f264 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x68>
          chk += message_out[i];
 800f25a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f25e:	3101      	adds	r1, #1
          chk += message_out[i];
 800f260:	442a      	add	r2, r5
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f262:	e7f8      	b.n	800f256 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x5a>
          chk += message_out[i];
        l += 7;
        message_out[l++] = 255 - (chk%256);
 800f264:	43d2      	mvns	r2, r2
 800f266:	f103 0608 	add.w	r6, r3, #8
 800f26a:	3307      	adds	r3, #7
 800f26c:	b2b6      	uxth	r6, r6
 800f26e:	b29b      	uxth	r3, r3
 800f270:	4423      	add	r3, r4

        if( l <= OUTPUT_SIZE ){
 800f272:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
          chk += message_out[i];
        l += 7;
        message_out[l++] = 255 - (chk%256);
 800f276:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

        if( l <= OUTPUT_SIZE ){
 800f27a:	d813      	bhi.n	800f2a4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xa8>
          hardware_.write(message_out, l);
 800f27c:	f504 7806 	add.w	r8, r4, #536	; 0x218
 800f280:	4635      	mov	r5, r6
 800f282:	4647      	mov	r7, r8
      return returnVal;
    }

    void write(uint8_t* data, int length){
      for(int i=0; i<length; i++){
        while( !(USART1->SR & 0x00000040) );
 800f284:	f8df 9034 	ldr.w	r9, [pc, #52]	; 800f2bc <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xc0>
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
      return returnVal;
    }

    void write(uint8_t* data, int length){
      for(int i=0; i<length; i++){
 800f288:	ebc8 0307 	rsb	r3, r8, r7
 800f28c:	429e      	cmp	r6, r3
 800f28e:	dd0f      	ble.n	800f2b0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xb4>
        while( !(USART1->SR & 0x00000040) );
 800f290:	f8b9 3000 	ldrh.w	r3, [r9]
 800f294:	065b      	lsls	r3, r3, #25
 800f296:	d5fb      	bpl.n	800f290 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x94>
        USART_SendData(iostream, data[i]);
 800f298:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f29c:	6860      	ldr	r0, [r4, #4]
 800f29e:	f7f3 fef2 	bl	8003086 <USART_SendData>
 800f2a2:	e7f1      	b.n	800f288 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x8c>
          return l;
        }else{
          logerror("Message from device dropped: message larger than buffer.");
 800f2a4:	4904      	ldr	r1, [pc, #16]	; (800f2b8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xbc>)
 800f2a6:	4620      	mov	r0, r4
 800f2a8:	f7ff ff96 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
          return -1;
 800f2ac:	f04f 35ff 	mov.w	r5, #4294967295
        }
      }
 800f2b0:	4628      	mov	r0, r5
 800f2b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2b6:	bf00      	nop
 800f2b8:	080129ba 	.word	0x080129ba
 800f2bc:	40013800 	.word	0x40013800

0800f2c0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>:

      /********************************************************************
       * Time functions
       */

      void requestSyncTime()
 800f2c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  {
    public:
      ros::Time data;

    Time():
      data()
 800f2c2:	4b08      	ldr	r3, [pc, #32]	; (800f2e4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()+0x24>)
      {
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
 800f2c4:	aa01      	add	r2, sp, #4
 800f2c6:	9301      	str	r3, [sp, #4]
  class Time
  {
    public:
      uint32_t sec, nsec;

      Time() : sec(0), nsec(0) {}
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	9302      	str	r3, [sp, #8]
 800f2cc:	9303      	str	r3, [sp, #12]
 800f2ce:	6803      	ldr	r3, [r0, #0]
 800f2d0:	210a      	movs	r1, #10
 800f2d2:	681b      	ldr	r3, [r3, #0]

      /********************************************************************
       * Time functions
       */

      void requestSyncTime()
 800f2d4:	4604      	mov	r4, r0
      {
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
 800f2d6:	4798      	blx	r3
      }
    }

    uint32_t time(){
      return millis();
 800f2d8:	f7f1 f9fc 	bl	80006d4 <millis>
        rt_time = hardware_.time();
 800f2dc:	60e0      	str	r0, [r4, #12]
      }
 800f2de:	b004      	add	sp, #16
 800f2e0:	bd10      	pop	{r4, pc}
 800f2e2:	bf00      	nop
 800f2e4:	08012734 	.word	0x08012734

0800f2e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()>:
          }
        }
        return false;
      }

      void negotiateTopics()
 800f2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ec:	4604      	mov	r4, r0
    TopicInfo():
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 800f2ee:	4b2b      	ldr	r3, [pc, #172]	; (800f39c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xb4>)
 800f2f0:	b086      	sub	sp, #24
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	4b2a      	ldr	r3, [pc, #168]	; (800f3a0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xb8>)
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	f8ad 2004 	strh.w	r2, [sp, #4]
 800f2fc:	9302      	str	r3, [sp, #8]
 800f2fe:	9303      	str	r3, [sp, #12]
 800f300:	9304      	str	r3, [sp, #16]
 800f302:	9205      	str	r2, [sp, #20]
 800f304:	f200 4614 	addw	r6, r0, #1044	; 0x414
 800f308:	f500 658f 	add.w	r5, r0, #1144	; 0x478
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
            ti.buffer_size = OUTPUT_SIZE;
 800f30c:	f44f 7700 	mov.w	r7, #512	; 0x200
      {
        rosserial_msgs::TopicInfo ti;
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
 800f310:	f856 3f04 	ldr.w	r3, [r6, #4]!
 800f314:	b1bb      	cbz	r3, 800f346 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x5e>
          {
            ti.topic_id = publishers[i]->id_;
 800f316:	689a      	ldr	r2, [r3, #8]
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f318:	6858      	ldr	r0, [r3, #4]
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
 800f31a:	f8ad 2004 	strh.w	r2, [sp, #4]
            ti.topic_name = (char *) publishers[i]->topic_;
 800f31e:	681a      	ldr	r2, [r3, #0]
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f320:	6803      	ldr	r3, [r0, #0]
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
 800f322:	9202      	str	r2, [sp, #8]
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f324:	689b      	ldr	r3, [r3, #8]
 800f326:	4798      	blx	r3
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f328:	6833      	ldr	r3, [r6, #0]
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f32a:	9003      	str	r0, [sp, #12]
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f32c:	6858      	ldr	r0, [r3, #4]
 800f32e:	6803      	ldr	r3, [r0, #0]
 800f330:	68db      	ldr	r3, [r3, #12]
 800f332:	4798      	blx	r3
 800f334:	6831      	ldr	r1, [r6, #0]
            ti.buffer_size = OUTPUT_SIZE;
            publish( publishers[i]->getEndpointType(), &ti );
 800f336:	6823      	ldr	r3, [r4, #0]
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f338:	9004      	str	r0, [sp, #16]
            ti.buffer_size = OUTPUT_SIZE;
 800f33a:	9705      	str	r7, [sp, #20]
            publish( publishers[i]->getEndpointType(), &ti );
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	466a      	mov	r2, sp
 800f340:	6909      	ldr	r1, [r1, #16]
 800f342:	4620      	mov	r0, r4
 800f344:	4798      	blx	r3

      void negotiateTopics()
      {
        rosserial_msgs::TopicInfo ti;
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
 800f346:	42ae      	cmp	r6, r5
 800f348:	d1e2      	bne.n	800f310 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x28>
 800f34a:	f204 46dc 	addw	r6, r4, #1244	; 0x4dc
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
 800f34e:	f44f 7700 	mov.w	r7, #512	; 0x200
            publish( publishers[i]->getEndpointType(), &ti );
          }
        }
        for(i = 0; i < MAX_SUBSCRIBERS; i++)
        {
          if(subscribers[i] != 0) // non-empty slot
 800f352:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800f356:	b1c8      	cbz	r0, 800f38c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xa4>
          {
            ti.topic_id = subscribers[i]->id_;
 800f358:	6843      	ldr	r3, [r0, #4]
 800f35a:	f8ad 3004 	strh.w	r3, [sp, #4]
            ti.topic_name = (char *) subscribers[i]->topic_;
 800f35e:	6883      	ldr	r3, [r0, #8]
 800f360:	9302      	str	r3, [sp, #8]
            ti.message_type = (char *) subscribers[i]->getMsgType();
 800f362:	6803      	ldr	r3, [r0, #0]
 800f364:	689b      	ldr	r3, [r3, #8]
 800f366:	4798      	blx	r3
 800f368:	9003      	str	r0, [sp, #12]
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800f36a:	6828      	ldr	r0, [r5, #0]
 800f36c:	6803      	ldr	r3, [r0, #0]
 800f36e:	68db      	ldr	r3, [r3, #12]
 800f370:	4798      	blx	r3
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
 800f372:	6823      	ldr	r3, [r4, #0]
          if(subscribers[i] != 0) // non-empty slot
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800f374:	9004      	str	r0, [sp, #16]
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
 800f376:	6828      	ldr	r0, [r5, #0]
 800f378:	f8d3 8000 	ldr.w	r8, [r3]
 800f37c:	6803      	ldr	r3, [r0, #0]
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
 800f37e:	9705      	str	r7, [sp, #20]
            publish( subscribers[i]->getEndpointType(), &ti );
 800f380:	685b      	ldr	r3, [r3, #4]
 800f382:	4798      	blx	r3
 800f384:	466a      	mov	r2, sp
 800f386:	4601      	mov	r1, r0
 800f388:	4620      	mov	r0, r4
 800f38a:	47c0      	blx	r8
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
            ti.buffer_size = OUTPUT_SIZE;
            publish( publishers[i]->getEndpointType(), &ti );
          }
        }
        for(i = 0; i < MAX_SUBSCRIBERS; i++)
 800f38c:	42ae      	cmp	r6, r5
 800f38e:	d1e0      	bne.n	800f352 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x6a>
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
          }
        }
        configured_ = true;
 800f390:	2301      	movs	r3, #1
 800f392:	f884 34f4 	strb.w	r3, [r4, #1268]	; 0x4f4
      }
 800f396:	b006      	add	sp, #24
 800f398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f39c:	0801274c 	.word	0x0801274c
 800f3a0:	08012a5f 	.word	0x08012a5f

0800f3a4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)>:
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
        rt_time = hardware_.time();
      }

      void syncTime(uint8_t * data)
 800f3a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f3a6:	4b1c      	ldr	r3, [pc, #112]	; (800f418 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x74>)
 800f3a8:	4604      	mov	r4, r0
 800f3aa:	9301      	str	r3, [sp, #4]
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	9302      	str	r3, [sp, #8]
 800f3b0:	9303      	str	r3, [sp, #12]
 800f3b2:	460d      	mov	r5, r1
 800f3b4:	f7f1 f98e 	bl	80006d4 <millis>
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;
 800f3b8:	68e2      	ldr	r2, [r4, #12]

        t.deserialize(data);
 800f3ba:	4629      	mov	r1, r5
      }

      void syncTime(uint8_t * data)
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;
 800f3bc:	1a86      	subs	r6, r0, r2

        t.deserialize(data);
        t.data.sec += offset/1000;
 800f3be:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
      void syncTime(uint8_t * data)
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;

        t.deserialize(data);
 800f3c2:	a801      	add	r0, sp, #4
 800f3c4:	f7ff fb57 	bl	800ea76 <std_msgs::Time::deserialize(unsigned char*)>
        t.data.sec += offset/1000;
 800f3c8:	fbb6 f2f5 	udiv	r2, r6, r5
 800f3cc:	9b02      	ldr	r3, [sp, #8]
 800f3ce:	4413      	add	r3, r2
        t.data.nsec += (offset%1000)*1000000UL;
 800f3d0:	fb05 6212 	mls	r2, r5, r2, r6
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;

        t.deserialize(data);
        t.data.sec += offset/1000;
 800f3d4:	9302      	str	r3, [sp, #8]
        t.data.nsec += (offset%1000)*1000000UL;
 800f3d6:	4e11      	ldr	r6, [pc, #68]	; (800f41c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x78>)
 800f3d8:	9b03      	ldr	r3, [sp, #12]
 800f3da:	fb06 3202 	mla	r2, r6, r2, r3
 800f3de:	9203      	str	r2, [sp, #12]
 800f3e0:	f7f1 f978 	bl	80006d4 <millis>
      }

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
 800f3e4:	fbb0 f3f5 	udiv	r3, r0, r5
 800f3e8:	9a02      	ldr	r2, [sp, #8]
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f3ea:	9903      	ldr	r1, [sp, #12]
      }

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
 800f3ec:	3a01      	subs	r2, #1
 800f3ee:	1ad2      	subs	r2, r2, r3
 800f3f0:	6122      	str	r2, [r4, #16]
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f3f2:	4a0b      	ldr	r2, [pc, #44]	; (800f420 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x7c>)
 800f3f4:	fb05 0013 	mls	r0, r5, r3, r0
 800f3f8:	440a      	add	r2, r1
 800f3fa:	4621      	mov	r1, r4
 800f3fc:	fb06 2310 	mls	r3, r6, r0, r2
        normalizeSecNSec(sec_offset, nsec_offset);
 800f400:	f104 0010 	add.w	r0, r4, #16

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f404:	f841 3f14 	str.w	r3, [r1, #20]!
        normalizeSecNSec(sec_offset, nsec_offset);
 800f408:	f7f5 faaa 	bl	8004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
 800f40c:	f7f1 f962 	bl	80006d4 <millis>
        t.deserialize(data);
        t.data.sec += offset/1000;
        t.data.nsec += (offset%1000)*1000000UL;

        this->setNow(t.data);
        last_sync_receive_time = hardware_.time();
 800f410:	f8c4 04fc 	str.w	r0, [r4, #1276]	; 0x4fc
      }
 800f414:	b004      	add	sp, #16
 800f416:	bd70      	pop	{r4, r5, r6, pc}
 800f418:	08012734 	.word	0x08012734
 800f41c:	000f4240 	.word	0x000f4240
 800f420:	3b9aca00 	.word	0x3b9aca00

0800f424 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>:
      /* This function goes in your loop() function, it handles
       *  serial input and callbacks for subscribers.
       */


      virtual int spinOnce(){
 800f424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f428:	4604      	mov	r4, r0
 800f42a:	f7f1 f953 	bl	80006d4 <millis>

        /* restart if timed out */
        uint32_t c_time = hardware_.time();
        if( (c_time - last_sync_receive_time) > (SYNC_SECONDS*2200) ){
 800f42e:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800f432:	f8d4 34fc 	ldr.w	r3, [r4, #1276]	; 0x4fc
 800f436:	4606      	mov	r6, r0
 800f438:	1ac3      	subs	r3, r0, r3
 800f43a:	4293      	cmp	r3, r2
            configured_ = false;
 800f43c:	bf84      	itt	hi
 800f43e:	2300      	movhi	r3, #0
 800f440:	f884 34f4 	strbhi.w	r3, [r4, #1268]	; 0x4f4
         }

        /* reset if message has timed out */
        if ( mode_ != MODE_FIRST_FF){
 800f444:	f8d4 34e0 	ldr.w	r3, [r4, #1248]	; 0x4e0
 800f448:	b133      	cbz	r3, 800f458 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x34>
          if (c_time > last_msg_timeout_time){
 800f44a:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
 800f44e:	4283      	cmp	r3, r0
            mode_ = MODE_FIRST_FF;
 800f450:	bf3c      	itt	cc
 800f452:	2300      	movcc	r3, #0
 800f454:	f8c4 34e0 	strcc.w	r3, [r4, #1248]	; 0x4e0
      /* Enable USART1 global interrupt */
      NVIC_EnableIRQ(USART1_IRQn);
    }

    int read(){
      if(USART_CNTIN == USART_CNTOUT)
 800f458:	4f74      	ldr	r7, [pc, #464]	; (800f62c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x208>)
            topic_ += data<<8;
            mode_ = MODE_MESSAGE;
            if(bytes_ == 0)
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
            mode_ = MODE_FIRST_FF;
 800f45a:	f04f 0800 	mov.w	r8, #0
                  param_recieved= true;
              }else if(topic_ == TopicInfo::ID_TX_STOP){
                  configured_ = false;
              }else{
                if(subscribers[topic_-100])
                  subscribers[topic_-100]->callback( message_in );
 800f45e:	f104 0918 	add.w	r9, r4, #24
 800f462:	687a      	ldr	r2, [r7, #4]
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	429a      	cmp	r2, r3
 800f468:	f000 80cc 	beq.w	800f604 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1e0>
        return -1;
      
      int returnVal = USART_FIFO[USART_CNTOUT];
 800f46c:	683b      	ldr	r3, [r7, #0]
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f46e:	f8d4 54e0 	ldr.w	r5, [r4, #1248]	; 0x4e0
 800f472:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f476:	891b      	ldrh	r3, [r3, #8]
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
 800f478:	683a      	ldr	r2, [r7, #0]

    int read(){
      if(USART_CNTIN == USART_CNTOUT)
        return -1;
      
      int returnVal = USART_FIFO[USART_CNTOUT];
 800f47a:	b29b      	uxth	r3, r3
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
 800f47c:	3201      	adds	r2, #1
 800f47e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f482:	603a      	str	r2, [r7, #0]
        while( true )
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
 800f484:	f8d4 24f0 	ldr.w	r2, [r4, #1264]	; 0x4f0
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f488:	2d07      	cmp	r5, #7
        while( true )
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
 800f48a:	441a      	add	r2, r3
 800f48c:	f8c4 24f0 	str.w	r2, [r4, #1264]	; 0x4f0
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f490:	d10f      	bne.n	800f4b2 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x8e>
            message_in[index_++] = data;
 800f492:	f8d4 24ec 	ldr.w	r2, [r4, #1260]	; 0x4ec
 800f496:	1c51      	adds	r1, r2, #1
 800f498:	4422      	add	r2, r4
 800f49a:	f8c4 14ec 	str.w	r1, [r4, #1260]	; 0x4ec
 800f49e:	7613      	strb	r3, [r2, #24]
            bytes_--;
 800f4a0:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 800f4a4:	3b01      	subs	r3, #1
 800f4a6:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
            if(bytes_ == 0)                  /* is message complete? if so, checksum */
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d1d9      	bne.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              mode_ = MODE_MSG_CHECKSUM;
 800f4ae:	2308      	movs	r3, #8
 800f4b0:	e01a      	b.n	800f4e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
          }else if( mode_ == MODE_FIRST_FF ){
 800f4b2:	b9a5      	cbnz	r5, 800f4de <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xba>
            if(data == 0xff){
 800f4b4:	2bff      	cmp	r3, #255	; 0xff
 800f4b6:	d107      	bne.n	800f4c8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xa4>
              mode_++;
 800f4b8:	2301      	movs	r3, #1
 800f4ba:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
              last_msg_timeout_time = c_time + MSG_TIMEOUT;
 800f4be:	f106 0314 	add.w	r3, r6, #20
 800f4c2:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
 800f4c6:	e7cc      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
        USART_SendData(iostream, data[i]);
      }
    }

    uint32_t time(){
      return millis();
 800f4c8:	f7f1 f904 	bl	80006d4 <millis>
            }
            else if( hardware_.time() - c_time > (SYNC_SECONDS)){
 800f4cc:	1b80      	subs	r0, r0, r6
 800f4ce:	2805      	cmp	r0, #5
 800f4d0:	d9c7      	bls.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              /* We have been stuck in spinOnce too long, return error */
              configured_=false;
 800f4d2:	f884 54f4 	strb.w	r5, [r4, #1268]	; 0x4f4
              return -2;
 800f4d6:	f06f 0001 	mvn.w	r0, #1
 800f4da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            }
          }else if( mode_ == MODE_PROTOCOL_VER ){
 800f4de:	2d01      	cmp	r5, #1
 800f4e0:	d10f      	bne.n	800f502 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xde>
            if(data == PROTOCOL_VER){
 800f4e2:	2bfe      	cmp	r3, #254	; 0xfe
 800f4e4:	d103      	bne.n	800f4ee <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xca>
              mode_++;
 800f4e6:	2302      	movs	r3, #2
 800f4e8:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
 800f4ec:	e7b9      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }else{
              mode_ = MODE_FIRST_FF;
              if (configured_ == false)
 800f4ee:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
            }
          }else if( mode_ == MODE_PROTOCOL_VER ){
            if(data == PROTOCOL_VER){
              mode_++;
            }else{
              mode_ = MODE_FIRST_FF;
 800f4f2:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
              if (configured_ == false)
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d1b3      	bne.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
                  requestSyncTime(); 	/* send a msg back showing our protocol version */
 800f4fa:	4620      	mov	r0, r4
 800f4fc:	f7ff fee0 	bl	800f2c0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
 800f500:	e7af      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }
	  }else if( mode_ == MODE_SIZE_L ){   /* bottom half of message size */
 800f502:	2d02      	cmp	r5, #2
 800f504:	d105      	bne.n	800f512 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xee>
            bytes_ = data;
 800f506:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
            index_ = 0;
 800f50a:	f8c4 84ec 	str.w	r8, [r4, #1260]	; 0x4ec
            mode_++;
 800f50e:	2203      	movs	r2, #3
 800f510:	e020      	b.n	800f554 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x130>
            checksum_ = data;               /* first byte for calculating size checksum */
          }else if( mode_ == MODE_SIZE_H ){   /* top half of message size */
 800f512:	2d03      	cmp	r5, #3
 800f514:	d107      	bne.n	800f526 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x102>
            bytes_ += data<<8;
 800f516:	f8d4 24e4 	ldr.w	r2, [r4, #1252]	; 0x4e4
 800f51a:	eb02 2303 	add.w	r3, r2, r3, lsl #8
 800f51e:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
	    mode_++;
 800f522:	2304      	movs	r3, #4
 800f524:	e7e0      	b.n	800f4e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
          }else if( mode_ == MODE_SIZE_CHECKSUM ){
 800f526:	2d04      	cmp	r5, #4
 800f528:	d10f      	bne.n	800f54a <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x126>
            if( (checksum_%256) == 255)
 800f52a:	4b41      	ldr	r3, [pc, #260]	; (800f630 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x20c>)
 800f52c:	4013      	ands	r3, r2
 800f52e:	2b00      	cmp	r3, #0
 800f530:	bfbe      	ittt	lt
 800f532:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f536:	f063 03ff 	ornlt	r3, r3, #255	; 0xff
 800f53a:	3301      	addlt	r3, #1
 800f53c:	2bff      	cmp	r3, #255	; 0xff
 800f53e:	d101      	bne.n	800f544 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x120>
	      mode_++;
 800f540:	2305      	movs	r3, #5
 800f542:	e7d1      	b.n	800f4e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
	    else
	      mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800f544:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
 800f548:	e78b      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
	  }else if( mode_ == MODE_TOPIC_L ){  /* bottom half of topic id */
 800f54a:	2d05      	cmp	r5, #5
 800f54c:	d107      	bne.n	800f55e <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x13a>
            topic_ = data;
 800f54e:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
            mode_++;
 800f552:	2206      	movs	r2, #6
 800f554:	f8c4 24e0 	str.w	r2, [r4, #1248]	; 0x4e0
            checksum_ = data;               /* first byte included in checksum */
 800f558:	f8c4 34f0 	str.w	r3, [r4, #1264]	; 0x4f0
 800f55c:	e781      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
          }else if( mode_ == MODE_TOPIC_H ){  /* top half of topic id */
 800f55e:	2d06      	cmp	r5, #6
 800f560:	d10b      	bne.n	800f57a <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x156>
            topic_ += data<<8;
 800f562:	f8d4 24e8 	ldr.w	r2, [r4, #1256]	; 0x4e8
 800f566:	eb02 2303 	add.w	r3, r2, r3, lsl #8
 800f56a:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
            mode_ = MODE_MESSAGE;
 800f56e:	2307      	movs	r3, #7
 800f570:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
            if(bytes_ == 0)
 800f574:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 800f578:	e797      	b.n	800f4aa <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x86>
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
 800f57a:	2d08      	cmp	r5, #8
 800f57c:	f47f af71 	bne.w	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            mode_ = MODE_FIRST_FF;
            if( (checksum_%256) == 255){
 800f580:	4b2b      	ldr	r3, [pc, #172]	; (800f630 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x20c>)
            topic_ += data<<8;
            mode_ = MODE_MESSAGE;
            if(bytes_ == 0)
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
            mode_ = MODE_FIRST_FF;
 800f582:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
            if( (checksum_%256) == 255){
 800f586:	4013      	ands	r3, r2
 800f588:	2b00      	cmp	r3, #0
 800f58a:	bfbe      	ittt	lt
 800f58c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f590:	f063 03ff 	ornlt	r3, r3, #255	; 0xff
 800f594:	3301      	addlt	r3, #1
 800f596:	2bff      	cmp	r3, #255	; 0xff
 800f598:	f47f af63 	bne.w	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              if(topic_ == TopicInfo::ID_PUBLISHER){
 800f59c:	f8d4 34e8 	ldr.w	r3, [r4, #1256]	; 0x4e8
 800f5a0:	b96b      	cbnz	r3, 800f5be <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x19a>
                requestSyncTime();
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	f7ff fe8c 	bl	800f2c0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
                negotiateTopics();
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	f7ff fe9d 	bl	800f2e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()>
                last_sync_time = c_time;
 800f5ae:	f8c4 64f8 	str.w	r6, [r4, #1272]	; 0x4f8
                last_sync_receive_time = c_time;
 800f5b2:	f8c4 64fc 	str.w	r6, [r4, #1276]	; 0x4fc
                return -1;
 800f5b6:	f04f 30ff 	mov.w	r0, #4294967295
 800f5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
              }else if(topic_ == TopicInfo::ID_TIME){
 800f5be:	2b0a      	cmp	r3, #10
 800f5c0:	d104      	bne.n	800f5cc <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1a8>
                syncTime(message_in);
 800f5c2:	4649      	mov	r1, r9
 800f5c4:	4620      	mov	r0, r4
 800f5c6:	f7ff feed 	bl	800f3a4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)>
 800f5ca:	e74a      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST){
 800f5cc:	2b06      	cmp	r3, #6
 800f5ce:	d108      	bne.n	800f5e2 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1be>
                  req_param_resp.deserialize(message_in);
 800f5d0:	4649      	mov	r1, r9
 800f5d2:	f504 60a1 	add.w	r0, r4, #1288	; 0x508
 800f5d6:	f7ff fc91 	bl	800eefc <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)>
                  param_recieved= true;
 800f5da:	2301      	movs	r3, #1
 800f5dc:	f884 3504 	strb.w	r3, [r4, #1284]	; 0x504
 800f5e0:	e73f      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else if(topic_ == TopicInfo::ID_TX_STOP){
 800f5e2:	2b0b      	cmp	r3, #11
 800f5e4:	d102      	bne.n	800f5ec <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1c8>
                  configured_ = false;
 800f5e6:	f884 84f4 	strb.w	r8, [r4, #1268]	; 0x4f4
 800f5ea:	e73a      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else{
                if(subscribers[topic_-100])
 800f5ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f5f0:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800f5f4:	2800      	cmp	r0, #0
 800f5f6:	f43f af34 	beq.w	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
                  subscribers[topic_-100]->callback( message_in );
 800f5fa:	6803      	ldr	r3, [r0, #0]
 800f5fc:	4649      	mov	r1, r9
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	4798      	blx	r3
 800f602:	e72e      	b.n	800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }
          }
        }

        /* occasionally sync time */
        if( configured_ && ((c_time-last_sync_time) > (SYNC_SECONDS*500) )){
 800f604:	f894 04f4 	ldrb.w	r0, [r4, #1268]	; 0x4f4
 800f608:	b170      	cbz	r0, 800f628 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x204>
 800f60a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800f60e:	f8d4 34f8 	ldr.w	r3, [r4, #1272]	; 0x4f8
 800f612:	1af3      	subs	r3, r6, r3
 800f614:	4293      	cmp	r3, r2
 800f616:	d904      	bls.n	800f622 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1fe>
          requestSyncTime();
 800f618:	4620      	mov	r0, r4
 800f61a:	f7ff fe51 	bl	800f2c0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
          last_sync_time = c_time;
 800f61e:	f8c4 64f8 	str.w	r6, [r4, #1272]	; 0x4f8
        }

        return 0;
 800f622:	2000      	movs	r0, #0
 800f624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      }
 800f628:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f62c:	200000bc 	.word	0x200000bc
 800f630:	800000ff 	.word	0x800000ff

0800f634 <main>:

char hello[25];
char str[150];


int main(){
 800f634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        return &hardware_;
      }

      /* Start serial, initialize buffers */
      void initNode(){
        hardware_.init();
 800f638:	4c22      	ldr	r4, [pc, #136]	; (800f6c4 <main+0x90>)
 800f63a:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
  /* System Clocks Configuration */
  RCC_Configuration();
 800f63e:	f7f1 f84f 	bl	80006e0 <RCC_Configuration>
 800f642:	f204 400c 	addw	r0, r4, #1036	; 0x40c
 800f646:	f7ff fd7d 	bl	800f144 <ArduinoHardware::init()>
 800f64a:	f504 6208 	add.w	r2, r4, #2176	; 0x880
        mode_ = 0;
        bytes_ = 0;
        index_ = 0;
        topic_ = 0;
 800f64e:	4611      	mov	r1, r2
      }

      /* Start serial, initialize buffers */
      void initNode(){
        hardware_.init();
        mode_ = 0;
 800f650:	2300      	movs	r3, #0
 800f652:	f8c4 38e8 	str.w	r3, [r4, #2280]	; 0x8e8
        bytes_ = 0;
 800f656:	f8c4 38ec 	str.w	r3, [r4, #2284]	; 0x8ec
        index_ = 0;
 800f65a:	f8c4 38f4 	str.w	r3, [r4, #2292]	; 0x8f4
        topic_ = 0;
 800f65e:	f8c4 38f0 	str.w	r3, [r4, #2288]	; 0x8f0

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
 800f662:	f851 0f04 	ldr.w	r0, [r1, #4]!
 800f666:	b940      	cbnz	r0, 800f67a <main+0x46>
            subscribers[i] = (Subscriber_*) &s;
 800f668:	4817      	ldr	r0, [pc, #92]	; (800f6c8 <main+0x94>)
 800f66a:	eb04 0183 	add.w	r1, r4, r3, lsl #2
            s.id_ = i+100;
 800f66e:	3364      	adds	r3, #100	; 0x64
      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
            subscribers[i] = (Subscriber_*) &s;
 800f670:	f8c1 0884 	str.w	r0, [r1, #2180]	; 0x884
            s.id_ = i+100;
 800f674:	f8c4 393c 	str.w	r3, [r4, #2364]	; 0x93c
 800f678:	e002      	b.n	800f680 <main+0x4c>
      }

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
 800f67a:	3301      	adds	r3, #1
 800f67c:	2b19      	cmp	r3, #25
 800f67e:	d1f0      	bne.n	800f662 <main+0x2e>
 800f680:	2300      	movs	r3, #0
          if(subscribers[i] == 0){ // empty slot
 800f682:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800f686:	b941      	cbnz	r1, 800f69a <main+0x66>
            subscribers[i] = (Subscriber_*) &s;
 800f688:	4910      	ldr	r1, [pc, #64]	; (800f6cc <main+0x98>)
 800f68a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
            s.id_ = i+100;
 800f68e:	3364      	adds	r3, #100	; 0x64
      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
            subscribers[i] = (Subscriber_*) &s;
 800f690:	f8c2 1884 	str.w	r1, [r2, #2180]	; 0x884
            s.id_ = i+100;
 800f694:	f8c4 397c 	str.w	r3, [r4, #2428]	; 0x97c
 800f698:	e002      	b.n	800f6a0 <main+0x6c>
      }

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
 800f69a:	3301      	adds	r3, #1
 800f69c:	2b19      	cmp	r3, #25
 800f69e:	d1f0      	bne.n	800f682 <main+0x4e>
 800f6a0:	4a0b      	ldr	r2, [pc, #44]	; (800f6d0 <main+0x9c>)
       */

      /* Register a new publisher */
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
 800f6a2:	2300      	movs	r3, #0
          if(publishers[i] == 0){ // empty slot
 800f6a4:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800f6a8:	b9b1      	cbnz	r1, 800f6d8 <main+0xa4>
            publishers[i] = &p;
 800f6aa:	4a0a      	ldr	r2, [pc, #40]	; (800f6d4 <main+0xa0>)
 800f6ac:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 800f6b0:	f8c1 2820 	str.w	r2, [r1, #2080]	; 0x820
            p.id_ = i+100+MAX_SUBSCRIBERS;
 800f6b4:	337d      	adds	r3, #125	; 0x7d
            p.nh_ = this;
 800f6b6:	f2a2 528c 	subw	r2, r2, #1420	; 0x58c
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
          if(publishers[i] == 0){ // empty slot
            publishers[i] = &p;
            p.id_ = i+100+MAX_SUBSCRIBERS;
 800f6ba:	f8c4 399c 	str.w	r3, [r4, #2460]	; 0x99c
            p.nh_ = this;
 800f6be:	f8c4 29a0 	str.w	r2, [r4, #2464]	; 0x9a0
 800f6c2:	e00c      	b.n	800f6de <main+0xaa>
 800f6c4:	200000bc 	.word	0x200000bc
 800f6c8:	200009f4 	.word	0x200009f4
 800f6cc:	20000a34 	.word	0x20000a34
 800f6d0:	200008d8 	.word	0x200008d8
 800f6d4:	20000a50 	.word	0x20000a50
       */

      /* Register a new publisher */
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
 800f6d8:	3301      	adds	r3, #1
 800f6da:	2b19      	cmp	r3, #25
 800f6dc:	d1e2      	bne.n	800f6a4 <main+0x70>
  nh.initNode();
  nh.subscribe(motor_sub);
  nh.subscribe(led_sub);
  nh.advertise(chatter);

  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 800f6de:	2101      	movs	r1, #1
 800f6e0:	48aa      	ldr	r0, [pc, #680]	; (800f98c <main+0x358>)
 800f6e2:	f7f2 fdf5 	bl	80022d0 <GPIO_PinRemapConfig>
  DEBUG_Init();
  LED_Init();

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
 800f6e6:	2704      	movs	r7, #4
  nh.subscribe(motor_sub);
  nh.subscribe(led_sub);
  nh.advertise(chatter);

  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
  I2C1_Init();
 800f6e8:	f7f0 febe 	bl	8000468 <I2C1_Init>
  SysTick_Init();
 800f6ec:	f7f0 ffc8 	bl	8000680 <SysTick_Init>
  DEBUG_Init();
 800f6f0:	f7f0 fe93 	bl	800041a <DEBUG_Init>
  LED_Init();
 800f6f4:	f7f0 fe4e 	bl	8000394 <LED_Init>

  delay(1000);
 800f6f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f6fc:	f7f0 ffe0 	bl	80006c0 <delay>

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
 800f700:	9700      	str	r7, [sp, #0]
 800f702:	4ba3      	ldr	r3, [pc, #652]	; (800f990 <main+0x35c>)
 800f704:	4aa3      	ldr	r2, [pc, #652]	; (800f994 <main+0x360>)
 800f706:	2101      	movs	r1, #1
 800f708:	a808      	add	r0, sp, #32
 800f70a:	f7f5 f8b0 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  SL.m_ServoPin = GPIO_Pin_9;
 800f70e:	f44f 7300 	mov.w	r3, #512	; 0x200
  SL.m_ServoPort = GPIOB;
 800f712:	4da1      	ldr	r5, [pc, #644]	; (800f998 <main+0x364>)
  LED_Init();

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
 800f714:	930e      	str	r3, [sp, #56]	; 0x38
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f716:	2303      	movs	r3, #3
  SR.m_ServoPin = GPIO_Pin_8;
  SR.m_ServoPort = GPIOB;

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f718:	f04f 0801 	mov.w	r8, #1

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f71c:	9300      	str	r3, [sp, #0]
 800f71e:	4a9f      	ldr	r2, [pc, #636]	; (800f99c <main+0x368>)
 800f720:	4b9b      	ldr	r3, [pc, #620]	; (800f990 <main+0x35c>)
 800f722:	2101      	movs	r1, #1
 800f724:	a820      	add	r0, sp, #128	; 0x80
  SR.m_ServoPin = GPIO_Pin_8;
 800f726:	f44f 7980 	mov.w	r9, #256	; 0x100

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;
 800f72a:	950f      	str	r5, [sp, #60]	; 0x3c

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f72c:	f7f5 f89f 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  SR.m_ServoPin = GPIO_Pin_8;
  SR.m_ServoPort = GPIOB;

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f730:	f8cd 8000 	str.w	r8, [sp]
 800f734:	4b9a      	ldr	r3, [pc, #616]	; (800f9a0 <main+0x36c>)
 800f736:	4a9b      	ldr	r2, [pc, #620]	; (800f9a4 <main+0x370>)
 800f738:	2102      	movs	r1, #2
 800f73a:	a838      	add	r0, sp, #224	; 0xe0
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
 800f73c:	4e9a      	ldr	r6, [pc, #616]	; (800f9a8 <main+0x374>)
  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
  SR.m_ServoPin = GPIO_Pin_8;
 800f73e:	f8cd 9098 	str.w	r9, [sp, #152]	; 0x98
  SR.m_ServoPort = GPIOB;
 800f742:	9527      	str	r5, [sp, #156]	; 0x9c

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f744:	f7f5 f893 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
 800f748:	4a98      	ldr	r2, [pc, #608]	; (800f9ac <main+0x378>)
 800f74a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f74e:	f44f 4800 	mov.w	r8, #32768	; 0x8000
 800f752:	f8cd 9014 	str.w	r9, [sp, #20]
 800f756:	9202      	str	r2, [sp, #8]
 800f758:	e88d 0104 	stmia.w	sp, {r2, r8}
 800f75c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f760:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f764:	a838      	add	r0, sp, #224	; 0xe0
 800f766:	9606      	str	r6, [sp, #24]
 800f768:	9604      	str	r6, [sp, #16]
 800f76a:	f7f5 f886 	bl	800487a <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>
  FR.encoderAddr = (0x10 | 0x08);
 800f76e:	2318      	movs	r3, #24
  FR.setRegulator(5000,5000,2,100000);
 800f770:	4a8f      	ldr	r2, [pc, #572]	; (800f9b0 <main+0x37c>)

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
  FR.encoderAddr = (0x10 | 0x08);
 800f772:	f8ad 3128 	strh.w	r3, [sp, #296]	; 0x128
  FR.setRegulator(5000,5000,2,100000);
 800f776:	4b8f      	ldr	r3, [pc, #572]	; (800f9b4 <main+0x380>)
 800f778:	4611      	mov	r1, r2
 800f77a:	9300      	str	r3, [sp, #0]
 800f77c:	a838      	add	r0, sp, #224	; 0xe0
 800f77e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f782:	f7f5 f88c 	bl	800489e <motorSettings::setRegulator(float, float, float, float)>
  FR.wheelRadius = 0.04;
 800f786:	4b8c      	ldr	r3, [pc, #560]	; (800f9b8 <main+0x384>)

  motorSettings FL(MOTOR_TYPE_DC_MOTOR, "front_left", TIM3, 4);
 800f788:	9700      	str	r7, [sp, #0]
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
  FR.encoderAddr = (0x10 | 0x08);
  FR.setRegulator(5000,5000,2,100000);
  FR.wheelRadius = 0.04;
 800f78a:	934f      	str	r3, [sp, #316]	; 0x13c

  motorSettings FL(MOTOR_TYPE_DC_MOTOR, "front_left", TIM3, 4);
 800f78c:	4a8b      	ldr	r2, [pc, #556]	; (800f9bc <main+0x388>)
 800f78e:	4b8c      	ldr	r3, [pc, #560]	; (800f9c0 <main+0x38c>)
 800f790:	2102      	movs	r1, #2
 800f792:	a850      	add	r0, sp, #320	; 0x140
 800f794:	f7f5 f86b 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  FL.setDCPins(GPIO_Pin_2,GPIOB, GPIO_Pin_5,GPIOA,
              GPIO_Pin_4, GPIOA,GPIO_Pin_10,GPIOB,
              GPIO_Pin_1, GPIOB);
 800f798:	f04f 0902 	mov.w	r9, #2
 800f79c:	f04f 0a10 	mov.w	sl, #16
 800f7a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f7a4:	4639      	mov	r1, r7
 800f7a6:	9303      	str	r3, [sp, #12]
 800f7a8:	e88d 0440 	stmia.w	sp, {r6, sl}
 800f7ac:	2320      	movs	r3, #32
 800f7ae:	462a      	mov	r2, r5
 800f7b0:	a850      	add	r0, sp, #320	; 0x140
 800f7b2:	9506      	str	r5, [sp, #24]
 800f7b4:	f8cd 9014 	str.w	r9, [sp, #20]
 800f7b8:	9504      	str	r5, [sp, #16]
 800f7ba:	9602      	str	r6, [sp, #8]
 800f7bc:	f7f5 f85d 	bl	800487a <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>
  FL.encoderAddr = (0x10);

  motorSettings RL(MOTOR_TYPE_DC_MOTOR, "rear_left", TIM2, 4);
 800f7c0:	9700      	str	r7, [sp, #0]
 800f7c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f7c6:	4a7f      	ldr	r2, [pc, #508]	; (800f9c4 <main+0x390>)
 800f7c8:	4649      	mov	r1, r9
 800f7ca:	a868      	add	r0, sp, #416	; 0x1a0

  motorSettings FL(MOTOR_TYPE_DC_MOTOR, "front_left", TIM3, 4);
  FL.setDCPins(GPIO_Pin_2,GPIOB, GPIO_Pin_5,GPIOA,
              GPIO_Pin_4, GPIOA,GPIO_Pin_10,GPIOB,
              GPIO_Pin_1, GPIOB);
  FL.encoderAddr = (0x10);
 800f7cc:	f8ad a188 	strh.w	sl, [sp, #392]	; 0x188

  motorSettings RL(MOTOR_TYPE_DC_MOTOR, "rear_left", TIM2, 4);
 800f7d0:	f7f5 f84d 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  RL.setDCPins(GPIO_Pin_11, GPIOB, GPIO_Pin_12, GPIOB,
    GPIO_Pin_13, GPIOB, GPIO_Pin_14, GPIOB,
    GPIO_Pin_3, GPIOA);
 800f7d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f7d8:	f04f 0a08 	mov.w	sl, #8
 800f7dc:	9303      	str	r3, [sp, #12]
 800f7de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f7e2:	9301      	str	r3, [sp, #4]
 800f7e4:	462a      	mov	r2, r5
 800f7e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f7ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f7ee:	a868      	add	r0, sp, #416	; 0x1a0
 800f7f0:	9606      	str	r6, [sp, #24]
 800f7f2:	f8cd a014 	str.w	sl, [sp, #20]
 800f7f6:	9504      	str	r5, [sp, #16]
 800f7f8:	9502      	str	r5, [sp, #8]
 800f7fa:	9500      	str	r5, [sp, #0]
 800f7fc:	f7f5 f83d 	bl	800487a <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>

  motorSettings RR(MOTOR_TYPE_DC_MOTOR, "rear_right", TIM1, 4);
 800f800:	9700      	str	r7, [sp, #0]
 800f802:	4b67      	ldr	r3, [pc, #412]	; (800f9a0 <main+0x36c>)
 800f804:	4a70      	ldr	r2, [pc, #448]	; (800f9c8 <main+0x394>)
 800f806:	4649      	mov	r1, r9
 800f808:	a880      	add	r0, sp, #512	; 0x200
 800f80a:	f7f5 f830 	bl	800486e <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  RR.setDCPins(GPIO_Pin_15, GPIOB, GPIO_Pin_12,GPIOA,
              GPIO_Pin_15, GPIOA, GPIO_Pin_3, GPIOB,
              GPIO_Pin_11, GPIOA);
 800f80e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f812:	9305      	str	r3, [sp, #20]
 800f814:	462a      	mov	r2, r5
 800f816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f81a:	4641      	mov	r1, r8
 800f81c:	a880      	add	r0, sp, #512	; 0x200
 800f81e:	9606      	str	r6, [sp, #24]
 800f820:	9504      	str	r5, [sp, #16]
 800f822:	f8cd a00c 	str.w	sl, [sp, #12]
 800f826:	9602      	str	r6, [sp, #8]
 800f828:	e88d 0140 	stmia.w	sp, {r6, r8}
 800f82c:	f7f5 f825 	bl	800487a <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>

  motor *servo_left = motor::createMotor(&SL);
 800f830:	a808      	add	r0, sp, #32
 800f832:	f7f4 fd2d 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!servo_left->motorInit()){
 800f836:	6803      	ldr	r3, [r0, #0]
  motorSettings RR(MOTOR_TYPE_DC_MOTOR, "rear_right", TIM1, 4);
  RR.setDCPins(GPIO_Pin_15, GPIOB, GPIO_Pin_12,GPIOA,
              GPIO_Pin_15, GPIOA, GPIO_Pin_3, GPIOB,
              GPIO_Pin_11, GPIOA);

  motor *servo_left = motor::createMotor(&SL);
 800f838:	4607      	mov	r7, r0
  if(!servo_left->motorInit()){
 800f83a:	68db      	ldr	r3, [r3, #12]
 800f83c:	4798      	blx	r3
 800f83e:	b968      	cbnz	r0, 800f85c <main+0x228>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_left->motorName());
 800f840:	683b      	ldr	r3, [r7, #0]
 800f842:	4638      	mov	r0, r7
 800f844:	691b      	ldr	r3, [r3, #16]
 800f846:	4798      	blx	r3
 800f848:	4960      	ldr	r1, [pc, #384]	; (800f9cc <main+0x398>)
 800f84a:	4602      	mov	r2, r0
 800f84c:	4860      	ldr	r0, [pc, #384]	; (800f9d0 <main+0x39c>)
 800f84e:	f001 f9ef 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f852:	495f      	ldr	r1, [pc, #380]	; (800f9d0 <main+0x39c>)
 800f854:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f858:	f7ff fcbe 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *servo_right = motor::createMotor(&SR);
 800f85c:	a820      	add	r0, sp, #128	; 0x80
 800f85e:	f7f4 fd17 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!servo_right->motorInit()){
 800f862:	6803      	ldr	r3, [r0, #0]
  if(!servo_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_left->motorName());
    nh.logerror(str);
  }

  motor *servo_right = motor::createMotor(&SR);
 800f864:	4606      	mov	r6, r0
  if(!servo_right->motorInit()){
 800f866:	68db      	ldr	r3, [r3, #12]
 800f868:	4798      	blx	r3
 800f86a:	b968      	cbnz	r0, 800f888 <main+0x254>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_right->motorName());
 800f86c:	6833      	ldr	r3, [r6, #0]
 800f86e:	4630      	mov	r0, r6
 800f870:	691b      	ldr	r3, [r3, #16]
 800f872:	4798      	blx	r3
 800f874:	4955      	ldr	r1, [pc, #340]	; (800f9cc <main+0x398>)
 800f876:	4602      	mov	r2, r0
 800f878:	4855      	ldr	r0, [pc, #340]	; (800f9d0 <main+0x39c>)
 800f87a:	f001 f9d9 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f87e:	4954      	ldr	r1, [pc, #336]	; (800f9d0 <main+0x39c>)
 800f880:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f884:	f7ff fca8 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *front_left = motor::createMotor(&FL);
 800f888:	a850      	add	r0, sp, #320	; 0x140
 800f88a:	f7f4 fd01 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!front_left->motorInit()){
 800f88e:	6803      	ldr	r3, [r0, #0]
  if(!servo_right->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_right->motorName());
    nh.logerror(str);
  }

  motor *front_left = motor::createMotor(&FL);
 800f890:	4605      	mov	r5, r0
  if(!front_left->motorInit()){
 800f892:	68db      	ldr	r3, [r3, #12]
 800f894:	4798      	blx	r3
 800f896:	b968      	cbnz	r0, 800f8b4 <main+0x280>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_left->motorName());
 800f898:	682b      	ldr	r3, [r5, #0]
 800f89a:	4628      	mov	r0, r5
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	4798      	blx	r3
 800f8a0:	494a      	ldr	r1, [pc, #296]	; (800f9cc <main+0x398>)
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	484a      	ldr	r0, [pc, #296]	; (800f9d0 <main+0x39c>)
 800f8a6:	f001 f9c3 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f8aa:	4949      	ldr	r1, [pc, #292]	; (800f9d0 <main+0x39c>)
 800f8ac:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f8b0:	f7ff fc92 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *front_right = motor::createMotor(&FR);
 800f8b4:	a838      	add	r0, sp, #224	; 0xe0
 800f8b6:	f7f4 fceb 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!front_right->motorInit()){
 800f8ba:	6803      	ldr	r3, [r0, #0]
  if(!front_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_left->motorName());
    nh.logerror(str);
  }

  motor *front_right = motor::createMotor(&FR);
 800f8bc:	4605      	mov	r5, r0
  if(!front_right->motorInit()){
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	4798      	blx	r3
 800f8c2:	b968      	cbnz	r0, 800f8e0 <main+0x2ac>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_right->motorName());
 800f8c4:	682b      	ldr	r3, [r5, #0]
 800f8c6:	4628      	mov	r0, r5
 800f8c8:	691b      	ldr	r3, [r3, #16]
 800f8ca:	4798      	blx	r3
 800f8cc:	493f      	ldr	r1, [pc, #252]	; (800f9cc <main+0x398>)
 800f8ce:	4602      	mov	r2, r0
 800f8d0:	483f      	ldr	r0, [pc, #252]	; (800f9d0 <main+0x39c>)
 800f8d2:	f001 f9ad 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f8d6:	493e      	ldr	r1, [pc, #248]	; (800f9d0 <main+0x39c>)
 800f8d8:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f8dc:	f7ff fc7c 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *rear_left = motor::createMotor(&RL);
 800f8e0:	a868      	add	r0, sp, #416	; 0x1a0
 800f8e2:	f7f4 fcd5 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!rear_left->motorInit()){
 800f8e6:	6803      	ldr	r3, [r0, #0]
  if(!front_right->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_right->motorName());
    nh.logerror(str);
  }

  motor *rear_left = motor::createMotor(&RL);
 800f8e8:	4680      	mov	r8, r0
  if(!rear_left->motorInit()){
 800f8ea:	68db      	ldr	r3, [r3, #12]
 800f8ec:	4798      	blx	r3
 800f8ee:	b970      	cbnz	r0, 800f90e <main+0x2da>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_left->motorName());
 800f8f0:	f8d8 3000 	ldr.w	r3, [r8]
 800f8f4:	4640      	mov	r0, r8
 800f8f6:	691b      	ldr	r3, [r3, #16]
 800f8f8:	4798      	blx	r3
 800f8fa:	4934      	ldr	r1, [pc, #208]	; (800f9cc <main+0x398>)
 800f8fc:	4602      	mov	r2, r0
 800f8fe:	4834      	ldr	r0, [pc, #208]	; (800f9d0 <main+0x39c>)
 800f900:	f001 f996 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f904:	4932      	ldr	r1, [pc, #200]	; (800f9d0 <main+0x39c>)
 800f906:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f90a:	f7ff fc65 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *rear_right = motor::createMotor(&RR);
 800f90e:	a880      	add	r0, sp, #512	; 0x200
 800f910:	f7f4 fcbe 	bl	8004290 <motor::createMotor(motorSettings*)>
  if(!rear_right->motorInit()){
 800f914:	6803      	ldr	r3, [r0, #0]
  if(!rear_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_left->motorName());
    nh.logerror(str);
  }

  motor *rear_right = motor::createMotor(&RR);
 800f916:	4680      	mov	r8, r0
  if(!rear_right->motorInit()){
 800f918:	68db      	ldr	r3, [r3, #12]
 800f91a:	4798      	blx	r3
 800f91c:	b970      	cbnz	r0, 800f93c <main+0x308>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_right->motorName());
 800f91e:	f8d8 3000 	ldr.w	r3, [r8]
 800f922:	4640      	mov	r0, r8
 800f924:	691b      	ldr	r3, [r3, #16]
 800f926:	4798      	blx	r3
 800f928:	4928      	ldr	r1, [pc, #160]	; (800f9cc <main+0x398>)
 800f92a:	4602      	mov	r2, r0
 800f92c:	4828      	ldr	r0, [pc, #160]	; (800f9d0 <main+0x39c>)
 800f92e:	f001 f97f 	bl	8010c30 <siprintf>
    nh.logerror(str);
 800f932:	4927      	ldr	r1, [pc, #156]	; (800f9d0 <main+0x39c>)
 800f934:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f938:	f7ff fc4e 	bl	800f1d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  servo_left->setReference(90);
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	4925      	ldr	r1, [pc, #148]	; (800f9d4 <main+0x3a0>)
 800f940:	695b      	ldr	r3, [r3, #20]
 800f942:	4638      	mov	r0, r7
 800f944:	4798      	blx	r3
  servo_right->setReference(100);
 800f946:	6833      	ldr	r3, [r6, #0]
 800f948:	4923      	ldr	r1, [pc, #140]	; (800f9d8 <main+0x3a4>)
 800f94a:	695b      	ldr	r3, [r3, #20]
 800f94c:	4630      	mov	r0, r6
 800f94e:	4798      	blx	r3
  //led_set(200);



  while (1){
    debug_toggle();
 800f950:	f7f0 fd76 	bl	8000440 <debug_toggle>

    front_right->setReference(2);
 800f954:	682b      	ldr	r3, [r5, #0]
 800f956:	4628      	mov	r0, r5
 800f958:	695b      	ldr	r3, [r3, #20]
 800f95a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f95e:	4798      	blx	r3
    float s_ = front_right->update(0.1);
 800f960:	682b      	ldr	r3, [r5, #0]
 800f962:	491e      	ldr	r1, [pc, #120]	; (800f9dc <main+0x3a8>)
 800f964:	69db      	ldr	r3, [r3, #28]
 800f966:	4628      	mov	r0, r5
 800f968:	4798      	blx	r3

    //printf(hello, "Speed is: %d", (int)s_);
    str_msg.data = s_;
 800f96a:	f8c4 0a44 	str.w	r0, [r4, #2628]	; 0xa44
      Publisher( const char * topic_name, Msg * msg, int endpoint=rosserial_msgs::TopicInfo::ID_PUBLISHER) :
        topic_(topic_name), 
        msg_(msg),
        endpoint_(endpoint) {};

      int publish( const Msg * msg ) { return nh_->publish(id_, msg); };
 800f96e:	f8d4 09a0 	ldr.w	r0, [r4, #2464]	; 0x9a0
 800f972:	4a1b      	ldr	r2, [pc, #108]	; (800f9e0 <main+0x3ac>)
 800f974:	6803      	ldr	r3, [r0, #0]
 800f976:	f8d4 199c 	ldr.w	r1, [r4, #2460]	; 0x99c
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	4798      	blx	r3
    chatter.publish( &str_msg );

    nh.spinOnce();
 800f97e:	4819      	ldr	r0, [pc, #100]	; (800f9e4 <main+0x3b0>)
 800f980:	f7ff fd50 	bl	800f424 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>

    delay(10);
 800f984:	200a      	movs	r0, #10
 800f986:	f7f0 fe9b 	bl	80006c0 <delay>
 800f98a:	e7e1      	b.n	800f950 <main+0x31c>
 800f98c:	00300200 	.word	0x00300200
 800f990:	40000800 	.word	0x40000800
 800f994:	080129f3 	.word	0x080129f3
 800f998:	40010c00 	.word	0x40010c00
 800f99c:	080129fe 	.word	0x080129fe
 800f9a0:	40012c00 	.word	0x40012c00
 800f9a4:	08012a0a 	.word	0x08012a0a
 800f9a8:	40010800 	.word	0x40010800
 800f9ac:	40011000 	.word	0x40011000
 800f9b0:	459c4000 	.word	0x459c4000
 800f9b4:	47c35000 	.word	0x47c35000
 800f9b8:	3d23d70a 	.word	0x3d23d70a
 800f9bc:	08012a16 	.word	0x08012a16
 800f9c0:	40000400 	.word	0x40000400
 800f9c4:	08012a21 	.word	0x08012a21
 800f9c8:	08012a2b 	.word	0x08012a2b
 800f9cc:	08012a36 	.word	0x08012a36
 800f9d0:	20000a64 	.word	0x20000a64
 800f9d4:	42b40000 	.word	0x42b40000
 800f9d8:	42c80000 	.word	0x42c80000
 800f9dc:	3dcccccd 	.word	0x3dcccccd
 800f9e0:	20000afc 	.word	0x20000afc
 800f9e4:	200004c4 	.word	0x200004c4

0800f9e8 <_GLOBAL__sub_I_USART_FIFO>:

      /*
       * Setup Functions
       */
    public:
      NodeHandle_() : configured_(false) {
 800f9e8:	4b44      	ldr	r3, [pc, #272]	; (800fafc <_GLOBAL__sub_I_USART_FIFO+0x114>)
 800f9ea:	4a45      	ldr	r2, [pc, #276]	; (800fb00 <_GLOBAL__sub_I_USART_FIFO+0x118>)
  while (1){
    debug_toggle();
    delay(100);
    nh.spinOnce();
  }
}
 800f9ec:	b530      	push	{r4, r5, lr}
 800f9ee:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
      USART_CNTOUT = 0;
    }
    ArduinoHardware()
    {
      /* Leonardo support */
      iostream = USART1;
 800f9f2:	4a44      	ldr	r2, [pc, #272]	; (800fb04 <_GLOBAL__sub_I_USART_FIFO+0x11c>)
      char* * strings;

    RequestParamResponse():
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 800f9f4:	4944      	ldr	r1, [pc, #272]	; (800fb08 <_GLOBAL__sub_I_USART_FIFO+0x120>)
 800f9f6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
      baud_ = 115200;
 800f9fa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800f9fe:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      USART_CNTIN = 0;
 800fa02:	2200      	movs	r2, #0
 800fa04:	605a      	str	r2, [r3, #4]
 800fa06:	f8c3 1910 	str.w	r1, [r3, #2320]	; 0x910
      USART_CNTOUT = 0;
 800fa0a:	601a      	str	r2, [r3, #0]
 800fa0c:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 800fa10:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800fa14:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
 800fa18:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 800fa1c:	f8c3 2928 	str.w	r2, [r3, #2344]	; 0x928
 800fa20:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 800fa24:	f8c3 2934 	str.w	r2, [r3, #2356]	; 0x934
 800fa28:	f603 011c 	addw	r1, r3, #2076	; 0x81c
 800fa2c:	f503 6308 	add.w	r3, r3, #2176	; 0x880

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
	   publishers[i] = 0;
 800fa30:	f841 2f04 	str.w	r2, [r1, #4]!
       * Setup Functions
       */
    public:
      NodeHandle_() : configured_(false) {

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
 800fa34:	428b      	cmp	r3, r1
 800fa36:	d1fb      	bne.n	800fa30 <_GLOBAL__sub_I_USART_FIFO+0x48>
 800fa38:	4a34      	ldr	r2, [pc, #208]	; (800fb0c <_GLOBAL__sub_I_USART_FIFO+0x124>)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;
 800fa3a:	2100      	movs	r1, #0
 800fa3c:	f843 1f04 	str.w	r1, [r3, #4]!
      NodeHandle_() : configured_(false) {

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
 800fa40:	429a      	cmp	r2, r3
 800fa42:	d1fb      	bne.n	800fa3c <_GLOBAL__sub_I_USART_FIFO+0x54>
 800fa44:	2300      	movs	r3, #0
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;
 800fa46:	4619      	mov	r1, r3
 800fa48:	4831      	ldr	r0, [pc, #196]	; (800fb10 <_GLOBAL__sub_I_USART_FIFO+0x128>)
 800fa4a:	18c2      	adds	r2, r0, r3
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
 800fa4c:	3301      	adds	r3, #1
 800fa4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
	   message_in[i] = 0;
 800fa52:	7611      	strb	r1, [r2, #24]
 800fa54:	4d2e      	ldr	r5, [pc, #184]	; (800fb10 <_GLOBAL__sub_I_USART_FIFO+0x128>)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
 800fa56:	d1f8      	bne.n	800fa4a <_GLOBAL__sub_I_USART_FIFO+0x62>
 800fa58:	2100      	movs	r1, #0
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
	   message_out[i] = 0;
 800fa5a:	460c      	mov	r4, r1
 800fa5c:	1868      	adds	r0, r5, r1
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
 800fa5e:	3101      	adds	r1, #1
 800fa60:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
	   message_out[i] = 0;
 800fa64:	4b25      	ldr	r3, [pc, #148]	; (800fafc <_GLOBAL__sub_I_USART_FIFO+0x114>)
 800fa66:	f04f 0200 	mov.w	r2, #0
 800fa6a:	f880 4218 	strb.w	r4, [r0, #536]	; 0x218
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
 800fa6e:	d1f5      	bne.n	800fa5c <_GLOBAL__sub_I_USART_FIFO+0x74>
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800fa70:	4928      	ldr	r1, [pc, #160]	; (800fb14 <_GLOBAL__sub_I_USART_FIFO+0x12c>)
      {
        topic_ = topic_name;
 800fa72:	4c29      	ldr	r4, [pc, #164]	; (800fb18 <_GLOBAL__sub_I_USART_FIFO+0x130>)
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800fa74:	f8c3 1938 	str.w	r1, [r3, #2360]	; 0x938
      header(),
      heading_angle(0),
      heading_velocity(0),
      speed(0),
      acceleration(0),
      mode(0)
 800fa78:	4928      	ldr	r1, [pc, #160]	; (800fb1c <_GLOBAL__sub_I_USART_FIFO+0x134>)
 800fa7a:	4829      	ldr	r0, [pc, #164]	; (800fb20 <_GLOBAL__sub_I_USART_FIFO+0x138>)
 800fa7c:	f8c3 1944 	str.w	r1, [r3, #2372]	; 0x944
      const char* frame_id;

    Header():
      seq(0),
      stamp(),
      frame_id("")
 800fa80:	4928      	ldr	r1, [pc, #160]	; (800fb24 <_GLOBAL__sub_I_USART_FIFO+0x13c>)
      {
        topic_ = topic_name;
 800fa82:	f8c3 4940 	str.w	r4, [r3, #2368]	; 0x940
 800fa86:	f8c3 1948 	str.w	r1, [r3, #2376]	; 0x948
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800fa8a:	4c27      	ldr	r4, [pc, #156]	; (800fb28 <_GLOBAL__sub_I_USART_FIFO+0x140>)
 800fa8c:	4927      	ldr	r1, [pc, #156]	; (800fb2c <_GLOBAL__sub_I_USART_FIFO+0x144>)
 800fa8e:	f8c3 0970 	str.w	r0, [r3, #2416]	; 0x970
 800fa92:	2001      	movs	r0, #1
 800fa94:	f8c3 1958 	str.w	r1, [r3, #2392]	; 0x958
 800fa98:	f8c3 0974 	str.w	r0, [r3, #2420]	; 0x974
 800fa9c:	2100      	movs	r1, #0
 800fa9e:	f8c3 4978 	str.w	r4, [r3, #2424]	; 0x978
 800faa2:	f8c3 0990 	str.w	r0, [r3, #2448]	; 0x990
  {
    public:
      uint8_t data;

    UInt8():
      data(0)
 800faa6:	4c22      	ldr	r4, [pc, #136]	; (800fb30 <_GLOBAL__sub_I_USART_FIFO+0x148>)
      {
        topic_ = topic_name;
 800faa8:	4822      	ldr	r0, [pc, #136]	; (800fb34 <_GLOBAL__sub_I_USART_FIFO+0x14c>)
 800faaa:	f8c3 195c 	str.w	r1, [r3, #2396]	; 0x95c
 800faae:	f8c3 1960 	str.w	r1, [r3, #2400]	; 0x960
 800fab2:	f8c3 1964 	str.w	r1, [r3, #2404]	; 0x964
 800fab6:	f8c3 1968 	str.w	r1, [r3, #2408]	; 0x968
  {
    public:
      float data;

    Float32():
      data(0)
 800faba:	f8c3 1a44 	str.w	r1, [r3, #2628]	; 0xa44
  {
    public:
      Publisher( const char * topic_name, Msg * msg, int endpoint=rosserial_msgs::TopicInfo::ID_PUBLISHER) :
        topic_(topic_name), 
        msg_(msg),
        endpoint_(endpoint) {};
 800fabe:	491e      	ldr	r1, [pc, #120]	; (800fb38 <_GLOBAL__sub_I_USART_FIFO+0x150>)
 800fac0:	f8c3 4984 	str.w	r4, [r3, #2436]	; 0x984
 800fac4:	f8c3 0980 	str.w	r0, [r3, #2432]	; 0x980
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800fac8:	4c1c      	ldr	r4, [pc, #112]	; (800fb3c <_GLOBAL__sub_I_USART_FIFO+0x154>)
 800faca:	481d      	ldr	r0, [pc, #116]	; (800fb40 <_GLOBAL__sub_I_USART_FIFO+0x158>)
 800facc:	f8c3 1994 	str.w	r1, [r3, #2452]	; 0x994
 800fad0:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 800fad4:	f503 6124 	add.w	r1, r3, #2624	; 0xa40
 800fad8:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 800fadc:	f8c3 294c 	str.w	r2, [r3, #2380]	; 0x94c
 800fae0:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
 800fae4:	f8c3 2954 	str.w	r2, [r3, #2388]	; 0x954
 800fae8:	f8c3 498c 	str.w	r4, [r3, #2444]	; 0x98c
 800faec:	f8c3 0a40 	str.w	r0, [r3, #2624]	; 0xa40
 800faf0:	f8c3 1998 	str.w	r1, [r3, #2456]	; 0x998
 800faf4:	f8c3 29a4 	str.w	r2, [r3, #2468]	; 0x9a4
 800faf8:	bd30      	pop	{r4, r5, pc}
 800fafa:	bf00      	nop
 800fafc:	200000bc 	.word	0x200000bc
 800fb00:	080127f4 	.word	0x080127f4
 800fb04:	40013800 	.word	0x40013800
 800fb08:	0801277c 	.word	0x0801277c
 800fb0c:	200009a0 	.word	0x200009a0
 800fb10:	200004c4 	.word	0x200004c4
 800fb14:	08012808 	.word	0x08012808
 800fb18:	08012a8d 	.word	0x08012a8d
 800fb1c:	080127dc 	.word	0x080127dc
 800fb20:	08004209 	.word	0x08004209
 800fb24:	080127c4 	.word	0x080127c4
 800fb28:	08012820 	.word	0x08012820
 800fb2c:	08012a5f 	.word	0x08012a5f
 800fb30:	080127ac 	.word	0x080127ac
 800fb34:	08012a93 	.word	0x08012a93
 800fb38:	08012a97 	.word	0x08012a97
 800fb3c:	0800420b 	.word	0x0800420b
 800fb40:	08012794 	.word	0x08012794

0800fb44 <servo::motorType()>:
    virtual void setReference(float setPoint);
    virtual float getReference();
    virtual char* motorName();
    virtual float update(float dt);

    virtual int motorType() { return MOTOR_TYPE_SERVO; }
 800fb44:	2001      	movs	r0, #1
 800fb46:	4770      	bx	lr

0800fb48 <DCMotor::motorType()>:
    virtual void setReference(float setPoint);
    virtual float getReference();
    virtual char* motorName();
    virtual float update(float dt);

    virtual int motorType() { return MOTOR_TYPE_DC_MOTOR; }
 800fb48:	2002      	movs	r0, #2
 800fb4a:	4770      	bx	lr

0800fb4c <operator delete(void*)>:
 800fb4c:	f000 bec6 	b.w	80108dc <free>

0800fb50 <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>:
 800fb50:	b510      	push	{r4, lr}
 800fb52:	4604      	mov	r4, r0
 800fb54:	4b02      	ldr	r3, [pc, #8]	; (800fb60 <__cxxabiv1::__si_class_type_info::~__si_class_type_info()+0x10>)
 800fb56:	6003      	str	r3, [r0, #0]
 800fb58:	f000 fc62 	bl	8010420 <__cxxabiv1::__class_type_info::~__class_type_info()>
 800fb5c:	4620      	mov	r0, r4
 800fb5e:	bd10      	pop	{r4, pc}
 800fb60:	08012aa8 	.word	0x08012aa8

0800fb64 <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>:
 800fb64:	b510      	push	{r4, lr}
 800fb66:	4604      	mov	r4, r0
 800fb68:	f7ff fff2 	bl	800fb50 <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>
 800fb6c:	4620      	mov	r0, r4
 800fb6e:	f7ff ffed 	bl	800fb4c <operator delete(void*)>
 800fb72:	4620      	mov	r0, r4
 800fb74:	bd10      	pop	{r4, pc}

0800fb76 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const>:
 800fb76:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb7a:	460e      	mov	r6, r1
 800fb7c:	4619      	mov	r1, r3
 800fb7e:	4683      	mov	fp, r0
 800fb80:	4617      	mov	r7, r2
 800fb82:	4699      	mov	r9, r3
 800fb84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800fb86:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800fb8a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800fb8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800fb90:	f000 fb58 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 800fb94:	b178      	cbz	r0, 800fbb6 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x40>
 800fb96:	2e00      	cmp	r6, #0
 800fb98:	602c      	str	r4, [r5, #0]
 800fb9a:	712f      	strb	r7, [r5, #4]
 800fb9c:	db06      	blt.n	800fbac <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x36>
 800fb9e:	4434      	add	r4, r6
 800fba0:	45a0      	cmp	r8, r4
 800fba2:	bf0c      	ite	eq
 800fba4:	2406      	moveq	r4, #6
 800fba6:	2401      	movne	r4, #1
 800fba8:	71ac      	strb	r4, [r5, #6]
 800fbaa:	e01e      	b.n	800fbea <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fbac:	3602      	adds	r6, #2
 800fbae:	d11c      	bne.n	800fbea <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	71ab      	strb	r3, [r5, #6]
 800fbb4:	e019      	b.n	800fbea <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fbb6:	4544      	cmp	r4, r8
 800fbb8:	d104      	bne.n	800fbc4 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x4e>
 800fbba:	4651      	mov	r1, sl
 800fbbc:	4658      	mov	r0, fp
 800fbbe:	f000 fb41 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 800fbc2:	b988      	cbnz	r0, 800fbe8 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x72>
 800fbc4:	f8db 0008 	ldr.w	r0, [fp, #8]
 800fbc8:	463a      	mov	r2, r7
 800fbca:	6803      	ldr	r3, [r0, #0]
 800fbcc:	950d      	str	r5, [sp, #52]	; 0x34
 800fbce:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800fbd2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800fbd6:	940a      	str	r4, [sp, #40]	; 0x28
 800fbd8:	69dc      	ldr	r4, [r3, #28]
 800fbda:	4631      	mov	r1, r6
 800fbdc:	464b      	mov	r3, r9
 800fbde:	46a4      	mov	ip, r4
 800fbe0:	b001      	add	sp, #4
 800fbe2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe6:	4760      	bx	ip
 800fbe8:	716f      	strb	r7, [r5, #5]
 800fbea:	2000      	movs	r0, #0
 800fbec:	b001      	add	sp, #4
 800fbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fbf2 <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const>:
 800fbf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbf6:	9e06      	ldr	r6, [sp, #24]
 800fbf8:	4680      	mov	r8, r0
 800fbfa:	4296      	cmp	r6, r2
 800fbfc:	460f      	mov	r7, r1
 800fbfe:	4614      	mov	r4, r2
 800fc00:	461d      	mov	r5, r3
 800fc02:	d103      	bne.n	800fc0c <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const+0x1a>
 800fc04:	4619      	mov	r1, r3
 800fc06:	f000 fb1d 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 800fc0a:	b958      	cbnz	r0, 800fc24 <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const+0x32>
 800fc0c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800fc10:	4622      	mov	r2, r4
 800fc12:	6803      	ldr	r3, [r0, #0]
 800fc14:	9606      	str	r6, [sp, #24]
 800fc16:	6a1e      	ldr	r6, [r3, #32]
 800fc18:	4639      	mov	r1, r7
 800fc1a:	462b      	mov	r3, r5
 800fc1c:	46b4      	mov	ip, r6
 800fc1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc22:	4760      	bx	ip
 800fc24:	2006      	movs	r0, #6
 800fc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fc2a <__cxxabiv1::__si_class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>:
 800fc2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc2e:	4604      	mov	r4, r0
 800fc30:	460d      	mov	r5, r1
 800fc32:	4616      	mov	r6, r2
 800fc34:	461f      	mov	r7, r3
 800fc36:	f000 fc06 	bl	8010446 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>
 800fc3a:	b948      	cbnz	r0, 800fc50 <__cxxabiv1::__si_class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const+0x26>
 800fc3c:	68a0      	ldr	r0, [r4, #8]
 800fc3e:	4632      	mov	r2, r6
 800fc40:	6803      	ldr	r3, [r0, #0]
 800fc42:	4629      	mov	r1, r5
 800fc44:	699c      	ldr	r4, [r3, #24]
 800fc46:	463b      	mov	r3, r7
 800fc48:	46a4      	mov	ip, r4
 800fc4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc4e:	4760      	bx	ip
 800fc50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fc54 <read_uleb128(unsigned char const*, unsigned long*)>:
 800fc54:	b570      	push	{r4, r5, r6, lr}
 800fc56:	2300      	movs	r3, #0
 800fc58:	eba0 06c0 	sub.w	r6, r0, r0, lsl #3
 800fc5c:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
 800fc60:	f810 5b01 	ldrb.w	r5, [r0], #1
 800fc64:	1994      	adds	r4, r2, r6
 800fc66:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 800fc6a:	40a2      	lsls	r2, r4
 800fc6c:	4313      	orrs	r3, r2
 800fc6e:	062a      	lsls	r2, r5, #24
 800fc70:	d4f4      	bmi.n	800fc5c <read_uleb128(unsigned char const*, unsigned long*)+0x8>
 800fc72:	600b      	str	r3, [r1, #0]
 800fc74:	bd70      	pop	{r4, r5, r6, pc}

0800fc76 <read_sleb128(unsigned char const*, long*)>:
 800fc76:	2300      	movs	r3, #0
 800fc78:	461a      	mov	r2, r3
 800fc7a:	b530      	push	{r4, r5, lr}
 800fc7c:	f810 4b01 	ldrb.w	r4, [r0], #1
 800fc80:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 800fc84:	4095      	lsls	r5, r2
 800fc86:	432b      	orrs	r3, r5
 800fc88:	0625      	lsls	r5, r4, #24
 800fc8a:	f102 0207 	add.w	r2, r2, #7
 800fc8e:	d4f5      	bmi.n	800fc7c <read_sleb128(unsigned char const*, long*)+0x6>
 800fc90:	2a1f      	cmp	r2, #31
 800fc92:	d806      	bhi.n	800fca2 <read_sleb128(unsigned char const*, long*)+0x2c>
 800fc94:	0664      	lsls	r4, r4, #25
 800fc96:	bf42      	ittt	mi
 800fc98:	f04f 34ff 	movmi.w	r4, #4294967295
 800fc9c:	fa04 f202 	lslmi.w	r2, r4, r2
 800fca0:	4313      	orrmi	r3, r2
 800fca2:	600b      	str	r3, [r1, #0]
 800fca4:	bd30      	pop	{r4, r5, pc}

0800fca6 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>:
 800fca6:	2850      	cmp	r0, #80	; 0x50
 800fca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcaa:	4605      	mov	r5, r0
 800fcac:	460f      	mov	r7, r1
 800fcae:	4614      	mov	r4, r2
 800fcb0:	461e      	mov	r6, r3
 800fcb2:	d105      	bne.n	800fcc0 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x1a>
 800fcb4:	1cd0      	adds	r0, r2, #3
 800fcb6:	f020 0003 	bic.w	r0, r0, #3
 800fcba:	f850 3b04 	ldr.w	r3, [r0], #4
 800fcbe:	e033      	b.n	800fd28 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x82>
 800fcc0:	f000 030f 	and.w	r3, r0, #15
 800fcc4:	2b0c      	cmp	r3, #12
 800fcc6:	d823      	bhi.n	800fd10 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6a>
 800fcc8:	e8df f003 	tbb	[pc, r3]
 800fccc:	1a12071a 	.word	0x1a12071a
 800fcd0:	2222221e 	.word	0x2222221e
 800fcd4:	1a160c22 	.word	0x1a160c22
 800fcd8:	1e          	.byte	0x1e
 800fcd9:	00          	.byte	0x00
 800fcda:	a901      	add	r1, sp, #4
 800fcdc:	4620      	mov	r0, r4
 800fcde:	f7ff ffb9 	bl	800fc54 <read_uleb128(unsigned char const*, unsigned long*)>
 800fce2:	e003      	b.n	800fcec <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x46>
 800fce4:	a901      	add	r1, sp, #4
 800fce6:	4620      	mov	r0, r4
 800fce8:	f7ff ffc5 	bl	800fc76 <read_sleb128(unsigned char const*, long*)>
 800fcec:	9b01      	ldr	r3, [sp, #4]
 800fcee:	e011      	b.n	800fd14 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fcf0:	4620      	mov	r0, r4
 800fcf2:	f830 3b02 	ldrh.w	r3, [r0], #2
 800fcf6:	e00d      	b.n	800fd14 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	f930 3b02 	ldrsh.w	r3, [r0], #2
 800fcfe:	e009      	b.n	800fd14 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fd00:	4620      	mov	r0, r4
 800fd02:	f850 3b04 	ldr.w	r3, [r0], #4
 800fd06:	e005      	b.n	800fd14 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fd08:	4620      	mov	r0, r4
 800fd0a:	f850 3b08 	ldr.w	r3, [r0], #8
 800fd0e:	e001      	b.n	800fd14 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fd10:	f000 fd3f 	bl	8010792 <abort>
 800fd14:	b143      	cbz	r3, 800fd28 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x82>
 800fd16:	f005 0270 	and.w	r2, r5, #112	; 0x70
 800fd1a:	2a10      	cmp	r2, #16
 800fd1c:	bf18      	it	ne
 800fd1e:	463c      	movne	r4, r7
 800fd20:	062a      	lsls	r2, r5, #24
 800fd22:	4423      	add	r3, r4
 800fd24:	bf48      	it	mi
 800fd26:	681b      	ldrmi	r3, [r3, #0]
 800fd28:	6033      	str	r3, [r6, #0]
 800fd2a:	b003      	add	sp, #12
 800fd2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fd2e <base_of_encoded_value(unsigned char, _Unwind_Context*)>:
 800fd2e:	b508      	push	{r3, lr}
 800fd30:	4603      	mov	r3, r0
 800fd32:	2bff      	cmp	r3, #255	; 0xff
 800fd34:	4608      	mov	r0, r1
 800fd36:	d01c      	beq.n	800fd72 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fd38:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800fd3c:	2b20      	cmp	r3, #32
 800fd3e:	d00e      	beq.n	800fd5e <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x30>
 800fd40:	d803      	bhi.n	800fd4a <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x1c>
 800fd42:	b1b3      	cbz	r3, 800fd72 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fd44:	2b10      	cmp	r3, #16
 800fd46:	d112      	bne.n	800fd6e <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x40>
 800fd48:	e013      	b.n	800fd72 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fd4a:	2b40      	cmp	r3, #64	; 0x40
 800fd4c:	d00b      	beq.n	800fd66 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x38>
 800fd4e:	2b50      	cmp	r3, #80	; 0x50
 800fd50:	d00f      	beq.n	800fd72 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fd52:	2b30      	cmp	r3, #48	; 0x30
 800fd54:	d10b      	bne.n	800fd6e <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x40>
 800fd56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fd5a:	f7f6 bce5 	b.w	8006728 <_Unwind_GetDataRelBase>
 800fd5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fd62:	f7f6 bcdd 	b.w	8006720 <_Unwind_GetTextRelBase>
 800fd66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fd6a:	f7f6 bcc9 	b.w	8006700 <_Unwind_GetRegionStart>
 800fd6e:	f000 fd10 	bl	8010792 <abort>
 800fd72:	2000      	movs	r0, #0
 800fd74:	bd08      	pop	{r3, pc}

0800fd76 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>:
 800fd76:	b570      	push	{r4, r5, r6, lr}
 800fd78:	460c      	mov	r4, r1
 800fd7a:	4601      	mov	r1, r0
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	4615      	mov	r5, r2
 800fd80:	461e      	mov	r6, r3
 800fd82:	f7ff ffd4 	bl	800fd2e <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 800fd86:	4633      	mov	r3, r6
 800fd88:	462a      	mov	r2, r5
 800fd8a:	4601      	mov	r1, r0
 800fd8c:	4620      	mov	r0, r4
 800fd8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fd92:	f7ff bf88 	b.w	800fca6 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>

0800fd96 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>:
 800fd96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fd98:	460e      	mov	r6, r1
 800fd9a:	4614      	mov	r4, r2
 800fd9c:	4605      	mov	r5, r0
 800fd9e:	b110      	cbz	r0, 800fda6 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x10>
 800fda0:	f7f6 fcae 	bl	8006700 <_Unwind_GetRegionStart>
 800fda4:	e7ff      	b.n	800fda6 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x10>
 800fda6:	6020      	str	r0, [r4, #0]
 800fda8:	7831      	ldrb	r1, [r6, #0]
 800fdaa:	1c72      	adds	r2, r6, #1
 800fdac:	29ff      	cmp	r1, #255	; 0xff
 800fdae:	d005      	beq.n	800fdbc <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x26>
 800fdb0:	1d23      	adds	r3, r4, #4
 800fdb2:	4628      	mov	r0, r5
 800fdb4:	f7ff ffdf 	bl	800fd76 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fdb8:	4602      	mov	r2, r0
 800fdba:	e000      	b.n	800fdbe <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x28>
 800fdbc:	6060      	str	r0, [r4, #4]
 800fdbe:	7813      	ldrb	r3, [r2, #0]
 800fdc0:	1c50      	adds	r0, r2, #1
 800fdc2:	2bff      	cmp	r3, #255	; 0xff
 800fdc4:	7523      	strb	r3, [r4, #20]
 800fdc6:	d007      	beq.n	800fdd8 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x42>
 800fdc8:	2310      	movs	r3, #16
 800fdca:	7523      	strb	r3, [r4, #20]
 800fdcc:	a901      	add	r1, sp, #4
 800fdce:	f7ff ff41 	bl	800fc54 <read_uleb128(unsigned char const*, unsigned long*)>
 800fdd2:	9b01      	ldr	r3, [sp, #4]
 800fdd4:	4403      	add	r3, r0
 800fdd6:	e000      	b.n	800fdda <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x44>
 800fdd8:	2300      	movs	r3, #0
 800fdda:	60e3      	str	r3, [r4, #12]
 800fddc:	7803      	ldrb	r3, [r0, #0]
 800fdde:	a901      	add	r1, sp, #4
 800fde0:	7563      	strb	r3, [r4, #21]
 800fde2:	3001      	adds	r0, #1
 800fde4:	f7ff ff36 	bl	800fc54 <read_uleb128(unsigned char const*, unsigned long*)>
 800fde8:	9b01      	ldr	r3, [sp, #4]
 800fdea:	4403      	add	r3, r0
 800fdec:	6123      	str	r3, [r4, #16]
 800fdee:	b002      	add	sp, #8
 800fdf0:	bd70      	pop	{r4, r5, r6, pc}

0800fdf2 <_Unwind_GetGR>:
 800fdf2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fdf4:	ab03      	add	r3, sp, #12
 800fdf6:	9300      	str	r3, [sp, #0]
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	460a      	mov	r2, r1
 800fdfc:	4619      	mov	r1, r3
 800fdfe:	f7f5 fef5 	bl	8005bec <_Unwind_VRS_Get>
 800fe02:	9803      	ldr	r0, [sp, #12]
 800fe04:	b005      	add	sp, #20
 800fe06:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800fe0c <__gxx_personality_v0>:
 800fe0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe10:	2300      	movs	r3, #0
 800fe12:	b091      	sub	sp, #68	; 0x44
 800fe14:	9304      	str	r3, [sp, #16]
 800fe16:	f000 0303 	and.w	r3, r0, #3
 800fe1a:	2b01      	cmp	r3, #1
 800fe1c:	4607      	mov	r7, r0
 800fe1e:	460c      	mov	r4, r1
 800fe20:	4615      	mov	r5, r2
 800fe22:	d00e      	beq.n	800fe42 <__gxx_personality_v0+0x36>
 800fe24:	d302      	bcc.n	800fe2c <__gxx_personality_v0+0x20>
 800fe26:	2b02      	cmp	r3, #2
 800fe28:	d002      	beq.n	800fe30 <__gxx_personality_v0+0x24>
 800fe2a:	e0ef      	b.n	801000c <__gxx_personality_v0+0x200>
 800fe2c:	0702      	lsls	r2, r0, #28
 800fe2e:	d517      	bpl.n	800fe60 <__gxx_personality_v0+0x54>
 800fe30:	4629      	mov	r1, r5
 800fe32:	4620      	mov	r0, r4
 800fe34:	f7f6 fc50 	bl	80066d8 <__gnu_unwind_frame>
 800fe38:	b108      	cbz	r0, 800fe3e <__gxx_personality_v0+0x32>
 800fe3a:	2009      	movs	r0, #9
 800fe3c:	e19f      	b.n	801017e <__gxx_personality_v0+0x372>
 800fe3e:	2008      	movs	r0, #8
 800fe40:	e19d      	b.n	801017e <__gxx_personality_v0+0x372>
 800fe42:	f000 0208 	and.w	r2, r0, #8
 800fe46:	f002 06ff 	and.w	r6, r2, #255	; 0xff
 800fe4a:	b95a      	cbnz	r2, 800fe64 <__gxx_personality_v0+0x58>
 800fe4c:	f8d1 8020 	ldr.w	r8, [r1, #32]
 800fe50:	4628      	mov	r0, r5
 800fe52:	210d      	movs	r1, #13
 800fe54:	f7ff ffcd 	bl	800fdf2 <_Unwind_GetGR>
 800fe58:	4580      	cmp	r8, r0
 800fe5a:	d120      	bne.n	800fe9e <__gxx_personality_v0+0x92>
 800fe5c:	2606      	movs	r6, #6
 800fe5e:	e002      	b.n	800fe66 <__gxx_personality_v0+0x5a>
 800fe60:	2601      	movs	r6, #1
 800fe62:	e000      	b.n	800fe66 <__gxx_personality_v0+0x5a>
 800fe64:	2602      	movs	r6, #2
 800fe66:	ab10      	add	r3, sp, #64	; 0x40
 800fe68:	f843 4d2c 	str.w	r4, [r3, #-44]!
 800fe6c:	9300      	str	r3, [sp, #0]
 800fe6e:	f007 0708 	and.w	r7, r7, #8
 800fe72:	2300      	movs	r3, #0
 800fe74:	433e      	orrs	r6, r7
 800fe76:	220c      	movs	r2, #12
 800fe78:	4619      	mov	r1, r3
 800fe7a:	4628      	mov	r0, r5
 800fe7c:	f7f5 fedc 	bl	8005c38 <_Unwind_VRS_Set>
 800fe80:	2e06      	cmp	r6, #6
 800fe82:	d117      	bne.n	800feb4 <__gxx_personality_v0+0xa8>
 800fe84:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 800fe88:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800fe8a:	f1b8 0f00 	cmp.w	r8, #0
 800fe8e:	f8d4 902c 	ldr.w	r9, [r4, #44]	; 0x2c
 800fe92:	bf0c      	ite	eq
 800fe94:	f04f 0a01 	moveq.w	sl, #1
 800fe98:	f04f 0a03 	movne.w	sl, #3
 800fe9c:	e105      	b.n	80100aa <__gxx_personality_v0+0x29e>
 800fe9e:	aa10      	add	r2, sp, #64	; 0x40
 800fea0:	f842 4d2c 	str.w	r4, [r2, #-44]!
 800fea4:	9200      	str	r2, [sp, #0]
 800fea6:	4633      	mov	r3, r6
 800fea8:	4631      	mov	r1, r6
 800feaa:	220c      	movs	r2, #12
 800feac:	4628      	mov	r0, r5
 800feae:	f7f5 fec3 	bl	8005c38 <_Unwind_VRS_Set>
 800feb2:	2602      	movs	r6, #2
 800feb4:	4628      	mov	r0, r5
 800feb6:	f7f6 fc29 	bl	800670c <_Unwind_GetLanguageSpecificData>
 800feba:	4681      	mov	r9, r0
 800febc:	2800      	cmp	r0, #0
 800febe:	d0b7      	beq.n	800fe30 <__gxx_personality_v0+0x24>
 800fec0:	aa0a      	add	r2, sp, #40	; 0x28
 800fec2:	4601      	mov	r1, r0
 800fec4:	4628      	mov	r0, r5
 800fec6:	f7ff ff66 	bl	800fd96 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>
 800feca:	4629      	mov	r1, r5
 800fecc:	4680      	mov	r8, r0
 800fece:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800fed2:	f7ff ff2c 	bl	800fd2e <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 800fed6:	210f      	movs	r1, #15
 800fed8:	900c      	str	r0, [sp, #48]	; 0x30
 800feda:	4628      	mov	r0, r5
 800fedc:	f7ff ff89 	bl	800fdf2 <_Unwind_GetGR>
 800fee0:	f020 0001 	bic.w	r0, r0, #1
 800fee4:	1e47      	subs	r7, r0, #1
 800fee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fee8:	4598      	cmp	r8, r3
 800feea:	f080 813f 	bcs.w	801016c <__gxx_personality_v0+0x360>
 800feee:	4642      	mov	r2, r8
 800fef0:	ab06      	add	r3, sp, #24
 800fef2:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800fef6:	2000      	movs	r0, #0
 800fef8:	f7ff ff3d 	bl	800fd76 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fefc:	ab07      	add	r3, sp, #28
 800fefe:	4602      	mov	r2, r0
 800ff00:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800ff04:	2000      	movs	r0, #0
 800ff06:	f7ff ff36 	bl	800fd76 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800ff0a:	ab08      	add	r3, sp, #32
 800ff0c:	4602      	mov	r2, r0
 800ff0e:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800ff12:	2000      	movs	r0, #0
 800ff14:	f7ff ff2f 	bl	800fd76 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800ff18:	a909      	add	r1, sp, #36	; 0x24
 800ff1a:	f7ff fe9b 	bl	800fc54 <read_uleb128(unsigned char const*, unsigned long*)>
 800ff1e:	9b06      	ldr	r3, [sp, #24]
 800ff20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff22:	4680      	mov	r8, r0
 800ff24:	4413      	add	r3, r2
 800ff26:	429f      	cmp	r7, r3
 800ff28:	d202      	bcs.n	800ff30 <__gxx_personality_v0+0x124>
 800ff2a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 800ff2e:	e7da      	b.n	800fee6 <__gxx_personality_v0+0xda>
 800ff30:	9a07      	ldr	r2, [sp, #28]
 800ff32:	4413      	add	r3, r2
 800ff34:	429f      	cmp	r7, r3
 800ff36:	d2d6      	bcs.n	800fee6 <__gxx_personality_v0+0xda>
 800ff38:	9808      	ldr	r0, [sp, #32]
 800ff3a:	b118      	cbz	r0, 800ff44 <__gxx_personality_v0+0x138>
 800ff3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff3e:	eb00 0803 	add.w	r8, r0, r3
 800ff42:	e000      	b.n	800ff46 <__gxx_personality_v0+0x13a>
 800ff44:	4680      	mov	r8, r0
 800ff46:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ff48:	b110      	cbz	r0, 800ff50 <__gxx_personality_v0+0x144>
 800ff4a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ff4c:	3801      	subs	r0, #1
 800ff4e:	4438      	add	r0, r7
 800ff50:	f1b8 0f00 	cmp.w	r8, #0
 800ff54:	f43f af6c 	beq.w	800fe30 <__gxx_personality_v0+0x24>
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	f000 810c 	beq.w	8010176 <__gxx_personality_v0+0x36a>
 800ff5e:	f016 0308 	ands.w	r3, r6, #8
 800ff62:	9302      	str	r3, [sp, #8]
 800ff64:	d014      	beq.n	800ff90 <__gxx_personality_v0+0x184>
 800ff66:	2347      	movs	r3, #71	; 0x47
 800ff68:	7023      	strb	r3, [r4, #0]
 800ff6a:	234e      	movs	r3, #78	; 0x4e
 800ff6c:	7063      	strb	r3, [r4, #1]
 800ff6e:	2355      	movs	r3, #85	; 0x55
 800ff70:	70a3      	strb	r3, [r4, #2]
 800ff72:	2343      	movs	r3, #67	; 0x43
 800ff74:	70e3      	strb	r3, [r4, #3]
 800ff76:	2346      	movs	r3, #70	; 0x46
 800ff78:	7123      	strb	r3, [r4, #4]
 800ff7a:	234f      	movs	r3, #79	; 0x4f
 800ff7c:	7163      	strb	r3, [r4, #5]
 800ff7e:	2352      	movs	r3, #82	; 0x52
 800ff80:	71a3      	strb	r3, [r4, #6]
 800ff82:	2300      	movs	r3, #0
 800ff84:	71e3      	strb	r3, [r4, #7]
 800ff86:	f04f 0a00 	mov.w	sl, #0
 800ff8a:	f06f 0b03 	mvn.w	fp, #3
 800ff8e:	e01b      	b.n	800ffc8 <__gxx_personality_v0+0x1bc>
 800ff90:	79e3      	ldrb	r3, [r4, #7]
 800ff92:	2b01      	cmp	r3, #1
 800ff94:	bf0c      	ite	eq
 800ff96:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 800ff9a:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 800ff9e:	9304      	str	r3, [sp, #16]
 800ffa0:	e7f1      	b.n	800ff86 <__gxx_personality_v0+0x17a>
 800ffa2:	2704      	movs	r7, #4
 800ffa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ffa6:	ab09      	add	r3, sp, #36	; 0x24
 800ffa8:	fb07 2211 	mls	r2, r7, r1, r2
 800ffac:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ffae:	f7ff fe7a 	bl	800fca6 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>
 800ffb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ffb4:	2900      	cmp	r1, #0
 800ffb6:	f000 80d5 	beq.w	8010164 <__gxx_personality_v0+0x358>
 800ffba:	bb6c      	cbnz	r4, 8010018 <__gxx_personality_v0+0x20c>
 800ffbc:	9f08      	ldr	r7, [sp, #32]
 800ffbe:	2f00      	cmp	r7, #0
 800ffc0:	d059      	beq.n	8010076 <__gxx_personality_v0+0x26a>
 800ffc2:	9b03      	ldr	r3, [sp, #12]
 800ffc4:	443b      	add	r3, r7
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	a907      	add	r1, sp, #28
 800ffca:	f7ff fe54 	bl	800fc76 <read_sleb128(unsigned char const*, long*)>
 800ffce:	a908      	add	r1, sp, #32
 800ffd0:	9003      	str	r0, [sp, #12]
 800ffd2:	f7ff fe50 	bl	800fc76 <read_sleb128(unsigned char const*, long*)>
 800ffd6:	9907      	ldr	r1, [sp, #28]
 800ffd8:	2900      	cmp	r1, #0
 800ffda:	d049      	beq.n	8010070 <__gxx_personality_v0+0x264>
 800ffdc:	dd25      	ble.n	801002a <__gxx_personality_v0+0x21e>
 800ffde:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800ffe2:	28ff      	cmp	r0, #255	; 0xff
 800ffe4:	d014      	beq.n	8010010 <__gxx_personality_v0+0x204>
 800ffe6:	f000 0307 	and.w	r3, r0, #7
 800ffea:	2b04      	cmp	r3, #4
 800ffec:	d80e      	bhi.n	801000c <__gxx_personality_v0+0x200>
 800ffee:	a201      	add	r2, pc, #4	; (adr r2, 800fff4 <__gxx_personality_v0+0x1e8>)
 800fff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fff4:	0800ffa3 	.word	0x0800ffa3
 800fff8:	0801000d 	.word	0x0801000d
 800fffc:	08010015 	.word	0x08010015
 8010000:	0800ffa3 	.word	0x0800ffa3
 8010004:	08010009 	.word	0x08010009
 8010008:	2708      	movs	r7, #8
 801000a:	e7cb      	b.n	800ffa4 <__gxx_personality_v0+0x198>
 801000c:	f000 fbc1 	bl	8010792 <abort>
 8010010:	2700      	movs	r7, #0
 8010012:	e7c7      	b.n	800ffa4 <__gxx_personality_v0+0x198>
 8010014:	2702      	movs	r7, #2
 8010016:	e7c5      	b.n	800ffa4 <__gxx_personality_v0+0x198>
 8010018:	ab04      	add	r3, sp, #16
 801001a:	2200      	movs	r2, #0
 801001c:	4620      	mov	r0, r4
 801001e:	f000 f94d 	bl	80102bc <__cxa_type_match>
 8010022:	2800      	cmp	r0, #0
 8010024:	f040 809e 	bne.w	8010164 <__gxx_personality_v0+0x358>
 8010028:	e7c8      	b.n	800ffbc <__gxx_personality_v0+0x1b0>
 801002a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801002c:	1c4a      	adds	r2, r1, #1
 801002e:	b1b4      	cbz	r4, 801005e <__gxx_personality_v0+0x252>
 8010030:	9b02      	ldr	r3, [sp, #8]
 8010032:	b9a3      	cbnz	r3, 801005e <__gxx_personality_v0+0x252>
 8010034:	fb0b 7202 	mla	r2, fp, r2, r7
 8010038:	9b04      	ldr	r3, [sp, #16]
 801003a:	1f17      	subs	r7, r2, #4
 801003c:	9306      	str	r3, [sp, #24]
 801003e:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8010042:	b141      	cbz	r1, 8010056 <__gxx_personality_v0+0x24a>
 8010044:	ab06      	add	r3, sp, #24
 8010046:	2200      	movs	r2, #0
 8010048:	4439      	add	r1, r7
 801004a:	4620      	mov	r0, r4
 801004c:	f000 f936 	bl	80102bc <__cxa_type_match>
 8010050:	2800      	cmp	r0, #0
 8010052:	d0f4      	beq.n	801003e <__gxx_personality_v0+0x232>
 8010054:	2101      	movs	r1, #1
 8010056:	f081 0101 	eor.w	r1, r1, #1
 801005a:	b2c9      	uxtb	r1, r1
 801005c:	e005      	b.n	801006a <__gxx_personality_v0+0x25e>
 801005e:	fb0b f202 	mul.w	r2, fp, r2
 8010062:	58b9      	ldr	r1, [r7, r2]
 8010064:	fab1 f181 	clz	r1, r1
 8010068:	0949      	lsrs	r1, r1, #5
 801006a:	2900      	cmp	r1, #0
 801006c:	d0a6      	beq.n	800ffbc <__gxx_personality_v0+0x1b0>
 801006e:	e079      	b.n	8010164 <__gxx_personality_v0+0x358>
 8010070:	f04f 0a01 	mov.w	sl, #1
 8010074:	e7a2      	b.n	800ffbc <__gxx_personality_v0+0x1b0>
 8010076:	f1ba 0f00 	cmp.w	sl, #0
 801007a:	f43f aed9 	beq.w	800fe30 <__gxx_personality_v0+0x24>
 801007e:	f04f 0a02 	mov.w	sl, #2
 8010082:	07f3      	lsls	r3, r6, #31
 8010084:	d511      	bpl.n	80100aa <__gxx_personality_v0+0x29e>
 8010086:	f1ba 0f02 	cmp.w	sl, #2
 801008a:	f43f aed1 	beq.w	800fe30 <__gxx_personality_v0+0x24>
 801008e:	210d      	movs	r1, #13
 8010090:	4628      	mov	r0, r5
 8010092:	9e04      	ldr	r6, [sp, #16]
 8010094:	f7ff fead 	bl	800fdf2 <_Unwind_GetGR>
 8010098:	6266      	str	r6, [r4, #36]	; 0x24
 801009a:	6220      	str	r0, [r4, #32]
 801009c:	62a7      	str	r7, [r4, #40]	; 0x28
 801009e:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
 80100a2:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 80100a6:	2006      	movs	r0, #6
 80100a8:	e069      	b.n	801017e <__gxx_personality_v0+0x372>
 80100aa:	f016 0608 	ands.w	r6, r6, #8
 80100ae:	d008      	beq.n	80100c2 <__gxx_personality_v0+0x2b6>
 80100b0:	f1ba 0f01 	cmp.w	sl, #1
 80100b4:	d101      	bne.n	80100ba <__gxx_personality_v0+0x2ae>
 80100b6:	f000 f893 	bl	80101e0 <std::terminate()>
 80100ba:	2f00      	cmp	r7, #0
 80100bc:	da24      	bge.n	8010108 <__gxx_personality_v0+0x2fc>
 80100be:	f000 f8b1 	bl	8010224 <std::unexpected()>
 80100c2:	f1ba 0f01 	cmp.w	sl, #1
 80100c6:	d102      	bne.n	80100ce <__gxx_personality_v0+0x2c2>
 80100c8:	4620      	mov	r0, r4
 80100ca:	f000 fa2a 	bl	8010522 <__cxa_call_terminate>
 80100ce:	2f00      	cmp	r7, #0
 80100d0:	da1a      	bge.n	8010108 <__gxx_personality_v0+0x2fc>
 80100d2:	aa0a      	add	r2, sp, #40	; 0x28
 80100d4:	4649      	mov	r1, r9
 80100d6:	4628      	mov	r0, r5
 80100d8:	f7ff fe5d 	bl	800fd96 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>
 80100dc:	4629      	mov	r1, r5
 80100de:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 80100e2:	f7ff fe24 	bl	800fd2e <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 80100e6:	f06f 0303 	mvn.w	r3, #3
 80100ea:	fb07 3303 	mla	r3, r7, r3, r3
 80100ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80100f0:	900c      	str	r0, [sp, #48]	; 0x30
 80100f2:	4413      	add	r3, r2
 80100f4:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 80100f8:	b10a      	cbz	r2, 80100fe <__gxx_personality_v0+0x2f2>
 80100fa:	3601      	adds	r6, #1
 80100fc:	e7fa      	b.n	80100f4 <__gxx_personality_v0+0x2e8>
 80100fe:	2204      	movs	r2, #4
 8010100:	62a6      	str	r6, [r4, #40]	; 0x28
 8010102:	62e0      	str	r0, [r4, #44]	; 0x2c
 8010104:	6322      	str	r2, [r4, #48]	; 0x30
 8010106:	6363      	str	r3, [r4, #52]	; 0x34
 8010108:	ab10      	add	r3, sp, #64	; 0x40
 801010a:	f843 4d1c 	str.w	r4, [r3, #-28]!
 801010e:	9300      	str	r3, [sp, #0]
 8010110:	2300      	movs	r3, #0
 8010112:	461a      	mov	r2, r3
 8010114:	4619      	mov	r1, r3
 8010116:	4628      	mov	r0, r5
 8010118:	f7f5 fd8e 	bl	8005c38 <_Unwind_VRS_Set>
 801011c:	ab10      	add	r3, sp, #64	; 0x40
 801011e:	f843 7d20 	str.w	r7, [r3, #-32]!
 8010122:	9300      	str	r3, [sp, #0]
 8010124:	2300      	movs	r3, #0
 8010126:	4619      	mov	r1, r3
 8010128:	2201      	movs	r2, #1
 801012a:	4628      	mov	r0, r5
 801012c:	f7f5 fd84 	bl	8005c38 <_Unwind_VRS_Set>
 8010130:	210f      	movs	r1, #15
 8010132:	4628      	mov	r0, r5
 8010134:	f7ff fe5d 	bl	800fdf2 <_Unwind_GetGR>
 8010138:	f000 0001 	and.w	r0, r0, #1
 801013c:	ab10      	add	r3, sp, #64	; 0x40
 801013e:	ea40 0008 	orr.w	r0, r0, r8
 8010142:	f843 0d24 	str.w	r0, [r3, #-36]!
 8010146:	9300      	str	r3, [sp, #0]
 8010148:	2300      	movs	r3, #0
 801014a:	220f      	movs	r2, #15
 801014c:	4619      	mov	r1, r3
 801014e:	4628      	mov	r0, r5
 8010150:	f7f5 fd72 	bl	8005c38 <_Unwind_VRS_Set>
 8010154:	f1ba 0f02 	cmp.w	sl, #2
 8010158:	d102      	bne.n	8010160 <__gxx_personality_v0+0x354>
 801015a:	4620      	mov	r0, r4
 801015c:	f000 f90a 	bl	8010374 <__cxa_begin_cleanup>
 8010160:	2007      	movs	r0, #7
 8010162:	e00c      	b.n	801017e <__gxx_personality_v0+0x372>
 8010164:	9f07      	ldr	r7, [sp, #28]
 8010166:	f04f 0a03 	mov.w	sl, #3
 801016a:	e78a      	b.n	8010082 <__gxx_personality_v0+0x276>
 801016c:	f04f 0800 	mov.w	r8, #0
 8010170:	f04f 0a01 	mov.w	sl, #1
 8010174:	e001      	b.n	801017a <__gxx_personality_v0+0x36e>
 8010176:	f04f 0a02 	mov.w	sl, #2
 801017a:	2700      	movs	r7, #0
 801017c:	e781      	b.n	8010082 <__gxx_personality_v0+0x276>
 801017e:	b011      	add	sp, #68	; 0x44
 8010180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010184 <operator new(unsigned int)>:
 8010184:	b510      	push	{r4, lr}
 8010186:	2800      	cmp	r0, #0
 8010188:	bf14      	ite	ne
 801018a:	4604      	movne	r4, r0
 801018c:	2401      	moveq	r4, #1
 801018e:	4620      	mov	r0, r4
 8010190:	f000 fb9c 	bl	80108cc <malloc>
 8010194:	b930      	cbnz	r0, 80101a4 <operator new(unsigned int)+0x20>
 8010196:	f000 f9f7 	bl	8010588 <std::get_new_handler()>
 801019a:	b908      	cbnz	r0, 80101a0 <operator new(unsigned int)+0x1c>
 801019c:	f000 faf9 	bl	8010792 <abort>
 80101a0:	4780      	blx	r0
 80101a2:	e7f4      	b.n	801018e <operator new(unsigned int)+0xa>
 80101a4:	bd10      	pop	{r4, pc}

080101a6 <__cxxabiv1::__terminate(void (*)())>:
 80101a6:	b508      	push	{r3, lr}
 80101a8:	4780      	blx	r0
 80101aa:	f000 faf2 	bl	8010792 <abort>
	...

080101b0 <std::set_terminate(void (*)())>:
 80101b0:	4602      	mov	r2, r0
 80101b2:	f3bf 8f5f 	dmb	sy
 80101b6:	4b05      	ldr	r3, [pc, #20]	; (80101cc <std::set_terminate(void (*)())+0x1c>)
 80101b8:	e853 0f00 	ldrex	r0, [r3]
 80101bc:	e843 2100 	strex	r1, r2, [r3]
 80101c0:	2900      	cmp	r1, #0
 80101c2:	d1f9      	bne.n	80101b8 <std::set_terminate(void (*)())+0x8>
 80101c4:	f3bf 8f5f 	dmb	sy
 80101c8:	4770      	bx	lr
 80101ca:	bf00      	nop
 80101cc:	2000002c 	.word	0x2000002c

080101d0 <std::get_terminate()>:
 80101d0:	4b02      	ldr	r3, [pc, #8]	; (80101dc <std::get_terminate()+0xc>)
 80101d2:	6818      	ldr	r0, [r3, #0]
 80101d4:	f3bf 8f5f 	dmb	sy
 80101d8:	4770      	bx	lr
 80101da:	bf00      	nop
 80101dc:	2000002c 	.word	0x2000002c

080101e0 <std::terminate()>:
 80101e0:	b508      	push	{r3, lr}
 80101e2:	f7ff fff5 	bl	80101d0 <std::get_terminate()>
 80101e6:	f7ff ffde 	bl	80101a6 <__cxxabiv1::__terminate(void (*)())>

080101ea <__cxxabiv1::__unexpected(void (*)())>:
 80101ea:	b508      	push	{r3, lr}
 80101ec:	4780      	blx	r0
 80101ee:	f7ff fff7 	bl	80101e0 <std::terminate()>
	...

080101f4 <std::set_unexpected(void (*)())>:
 80101f4:	4602      	mov	r2, r0
 80101f6:	f3bf 8f5f 	dmb	sy
 80101fa:	4b05      	ldr	r3, [pc, #20]	; (8010210 <std::set_unexpected(void (*)())+0x1c>)
 80101fc:	e853 0f00 	ldrex	r0, [r3]
 8010200:	e843 2100 	strex	r1, r2, [r3]
 8010204:	2900      	cmp	r1, #0
 8010206:	d1f9      	bne.n	80101fc <std::set_unexpected(void (*)())+0x8>
 8010208:	f3bf 8f5f 	dmb	sy
 801020c:	4770      	bx	lr
 801020e:	bf00      	nop
 8010210:	20000030 	.word	0x20000030

08010214 <std::get_unexpected()>:
 8010214:	4b02      	ldr	r3, [pc, #8]	; (8010220 <std::get_unexpected()+0xc>)
 8010216:	6818      	ldr	r0, [r3, #0]
 8010218:	f3bf 8f5f 	dmb	sy
 801021c:	4770      	bx	lr
 801021e:	bf00      	nop
 8010220:	20000030 	.word	0x20000030

08010224 <std::unexpected()>:
 8010224:	b508      	push	{r3, lr}
 8010226:	f7ff fff5 	bl	8010214 <std::get_unexpected()>
 801022a:	f7ff ffde 	bl	80101ea <__cxxabiv1::__unexpected(void (*)())>

0801022e <std::type_info::~type_info()>:
 801022e:	4770      	bx	lr

08010230 <std::type_info::__is_pointer_p() const>:
 8010230:	2000      	movs	r0, #0
 8010232:	4770      	bx	lr

08010234 <std::type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void**) const>:
 8010234:	2000      	movs	r0, #0
 8010236:	4770      	bx	lr

08010238 <std::type_info::~type_info()>:
 8010238:	b510      	push	{r4, lr}
 801023a:	4604      	mov	r4, r0
 801023c:	f7ff fc86 	bl	800fb4c <operator delete(void*)>
 8010240:	4620      	mov	r0, r4
 8010242:	bd10      	pop	{r4, pc}

08010244 <std::type_info::operator==(std::type_info const&) const>:
 8010244:	4281      	cmp	r1, r0
 8010246:	b508      	push	{r3, lr}
 8010248:	d00e      	beq.n	8010268 <std::type_info::operator==(std::type_info const&) const+0x24>
 801024a:	6840      	ldr	r0, [r0, #4]
 801024c:	7803      	ldrb	r3, [r0, #0]
 801024e:	2b2a      	cmp	r3, #42	; 0x2a
 8010250:	d00c      	beq.n	801026c <std::type_info::operator==(std::type_info const&) const+0x28>
 8010252:	6849      	ldr	r1, [r1, #4]
 8010254:	780b      	ldrb	r3, [r1, #0]
 8010256:	2b2a      	cmp	r3, #42	; 0x2a
 8010258:	bf08      	it	eq
 801025a:	3101      	addeq	r1, #1
 801025c:	f7fe fbc0 	bl	800e9e0 <strcmp>
 8010260:	fab0 f080 	clz	r0, r0
 8010264:	0940      	lsrs	r0, r0, #5
 8010266:	bd08      	pop	{r3, pc}
 8010268:	2001      	movs	r0, #1
 801026a:	bd08      	pop	{r3, pc}
 801026c:	2000      	movs	r0, #0
 801026e:	bd08      	pop	{r3, pc}

08010270 <std::type_info::__do_catch(std::type_info const*, void**, unsigned int) const>:
 8010270:	f7ff bfe8 	b.w	8010244 <std::type_info::operator==(std::type_info const&) const>

08010274 <__cxa_end_cleanup>:
 8010274:	b41e      	push	{r1, r2, r3, r4}
 8010276:	f000 f89a 	bl	80103ae <__gnu_end_cleanup>
 801027a:	bc1e      	pop	{r1, r2, r3, r4}
 801027c:	f7f6 f866 	bl	800634c <_Unwind_Resume>

08010280 <__cxxabiv1::__is_gxx_exception_class(char*)>:
 8010280:	7803      	ldrb	r3, [r0, #0]
 8010282:	2b47      	cmp	r3, #71	; 0x47
 8010284:	d117      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010286:	7843      	ldrb	r3, [r0, #1]
 8010288:	2b4e      	cmp	r3, #78	; 0x4e
 801028a:	d114      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801028c:	7883      	ldrb	r3, [r0, #2]
 801028e:	2b55      	cmp	r3, #85	; 0x55
 8010290:	d111      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010292:	78c3      	ldrb	r3, [r0, #3]
 8010294:	2b43      	cmp	r3, #67	; 0x43
 8010296:	d10e      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010298:	7903      	ldrb	r3, [r0, #4]
 801029a:	2b43      	cmp	r3, #67	; 0x43
 801029c:	d10b      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801029e:	7943      	ldrb	r3, [r0, #5]
 80102a0:	2b2b      	cmp	r3, #43	; 0x2b
 80102a2:	d108      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80102a4:	7983      	ldrb	r3, [r0, #6]
 80102a6:	2b2b      	cmp	r3, #43	; 0x2b
 80102a8:	d105      	bne.n	80102b6 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80102aa:	79c0      	ldrb	r0, [r0, #7]
 80102ac:	2801      	cmp	r0, #1
 80102ae:	bf8c      	ite	hi
 80102b0:	2000      	movhi	r0, #0
 80102b2:	2001      	movls	r0, #1
 80102b4:	4770      	bx	lr
 80102b6:	2000      	movs	r0, #0
 80102b8:	4770      	bx	lr
	...

080102bc <__cxa_type_match>:
 80102bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80102c0:	461d      	mov	r5, r3
 80102c2:	7803      	ldrb	r3, [r0, #0]
 80102c4:	460e      	mov	r6, r1
 80102c6:	2b47      	cmp	r3, #71	; 0x47
 80102c8:	4602      	mov	r2, r0
 80102ca:	79c1      	ldrb	r1, [r0, #7]
 80102cc:	d143      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102ce:	7843      	ldrb	r3, [r0, #1]
 80102d0:	2b4e      	cmp	r3, #78	; 0x4e
 80102d2:	d140      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102d4:	7883      	ldrb	r3, [r0, #2]
 80102d6:	2b55      	cmp	r3, #85	; 0x55
 80102d8:	d13d      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102da:	78c3      	ldrb	r3, [r0, #3]
 80102dc:	2b43      	cmp	r3, #67	; 0x43
 80102de:	d13a      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102e0:	7903      	ldrb	r3, [r0, #4]
 80102e2:	2b46      	cmp	r3, #70	; 0x46
 80102e4:	d137      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102e6:	7943      	ldrb	r3, [r0, #5]
 80102e8:	2b4f      	cmp	r3, #79	; 0x4f
 80102ea:	d134      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102ec:	7983      	ldrb	r3, [r0, #6]
 80102ee:	2b52      	cmp	r3, #82	; 0x52
 80102f0:	d131      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102f2:	2900      	cmp	r1, #0
 80102f4:	d12f      	bne.n	8010356 <__cxa_type_match+0x9a>
 80102f6:	4608      	mov	r0, r1
 80102f8:	2301      	movs	r3, #1
 80102fa:	2400      	movs	r4, #0
 80102fc:	9401      	str	r4, [sp, #4]
 80102fe:	b97b      	cbnz	r3, 8010320 <__cxa_type_match+0x64>
 8010300:	b980      	cbnz	r0, 8010324 <__cxa_type_match+0x68>
 8010302:	2901      	cmp	r1, #1
 8010304:	bf0a      	itet	eq
 8010306:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 801030a:	f1a2 0320 	subne.w	r3, r2, #32
 801030e:	3b78      	subeq	r3, #120	; 0x78
 8010310:	2901      	cmp	r1, #1
 8010312:	bf0c      	ite	eq
 8010314:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 8010318:	3258      	addne	r2, #88	; 0x58
 801031a:	681c      	ldr	r4, [r3, #0]
 801031c:	9201      	str	r2, [sp, #4]
 801031e:	e002      	b.n	8010326 <__cxa_type_match+0x6a>
 8010320:	4c12      	ldr	r4, [pc, #72]	; (801036c <__cxa_type_match+0xb0>)
 8010322:	e000      	b.n	8010326 <__cxa_type_match+0x6a>
 8010324:	4c12      	ldr	r4, [pc, #72]	; (8010370 <__cxa_type_match+0xb4>)
 8010326:	6823      	ldr	r3, [r4, #0]
 8010328:	4620      	mov	r0, r4
 801032a:	689b      	ldr	r3, [r3, #8]
 801032c:	4798      	blx	r3
 801032e:	b120      	cbz	r0, 801033a <__cxa_type_match+0x7e>
 8010330:	9b01      	ldr	r3, [sp, #4]
 8010332:	2702      	movs	r7, #2
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	9301      	str	r3, [sp, #4]
 8010338:	e000      	b.n	801033c <__cxa_type_match+0x80>
 801033a:	2701      	movs	r7, #1
 801033c:	6833      	ldr	r3, [r6, #0]
 801033e:	aa01      	add	r2, sp, #4
 8010340:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8010344:	4621      	mov	r1, r4
 8010346:	2301      	movs	r3, #1
 8010348:	4630      	mov	r0, r6
 801034a:	47c0      	blx	r8
 801034c:	b158      	cbz	r0, 8010366 <__cxa_type_match+0xaa>
 801034e:	9b01      	ldr	r3, [sp, #4]
 8010350:	4638      	mov	r0, r7
 8010352:	602b      	str	r3, [r5, #0]
 8010354:	e007      	b.n	8010366 <__cxa_type_match+0xaa>
 8010356:	4610      	mov	r0, r2
 8010358:	f7ff ff92 	bl	8010280 <__cxxabiv1::__is_gxx_exception_class(char*)>
 801035c:	f080 0001 	eor.w	r0, r0, #1
 8010360:	b2c0      	uxtb	r0, r0
 8010362:	2300      	movs	r3, #0
 8010364:	e7c9      	b.n	80102fa <__cxa_type_match+0x3e>
 8010366:	b002      	add	sp, #8
 8010368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801036c:	08012c18 	.word	0x08012c18
 8010370:	08012c70 	.word	0x08012c70

08010374 <__cxa_begin_cleanup>:
 8010374:	b510      	push	{r4, lr}
 8010376:	4604      	mov	r4, r0
 8010378:	f000 f988 	bl	801068c <__cxa_get_globals>
 801037c:	4602      	mov	r2, r0
 801037e:	4620      	mov	r0, r4
 8010380:	f1a4 0120 	sub.w	r1, r4, #32
 8010384:	f7ff ff7c 	bl	8010280 <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010388:	b150      	cbz	r0, 80103a0 <__cxa_begin_cleanup+0x2c>
 801038a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801038e:	3301      	adds	r3, #1
 8010390:	2b01      	cmp	r3, #1
 8010392:	f844 3c04 	str.w	r3, [r4, #-4]
 8010396:	d108      	bne.n	80103aa <__cxa_begin_cleanup+0x36>
 8010398:	6893      	ldr	r3, [r2, #8]
 801039a:	f844 3c08 	str.w	r3, [r4, #-8]
 801039e:	e003      	b.n	80103a8 <__cxa_begin_cleanup+0x34>
 80103a0:	6893      	ldr	r3, [r2, #8]
 80103a2:	b10b      	cbz	r3, 80103a8 <__cxa_begin_cleanup+0x34>
 80103a4:	f7ff ff1c 	bl	80101e0 <std::terminate()>
 80103a8:	6091      	str	r1, [r2, #8]
 80103aa:	2001      	movs	r0, #1
 80103ac:	bd10      	pop	{r4, pc}

080103ae <__gnu_end_cleanup>:
 80103ae:	b510      	push	{r4, lr}
 80103b0:	f000 f96c 	bl	801068c <__cxa_get_globals>
 80103b4:	6882      	ldr	r2, [r0, #8]
 80103b6:	4601      	mov	r1, r0
 80103b8:	b90a      	cbnz	r2, 80103be <__gnu_end_cleanup+0x10>
 80103ba:	f7ff ff11 	bl	80101e0 <std::terminate()>
 80103be:	f102 0420 	add.w	r4, r2, #32
 80103c2:	4620      	mov	r0, r4
 80103c4:	f7ff ff5c 	bl	8010280 <__cxxabiv1::__is_gxx_exception_class(char*)>
 80103c8:	b138      	cbz	r0, 80103da <__gnu_end_cleanup+0x2c>
 80103ca:	69d3      	ldr	r3, [r2, #28]
 80103cc:	3b01      	subs	r3, #1
 80103ce:	61d3      	str	r3, [r2, #28]
 80103d0:	b923      	cbnz	r3, 80103dc <__gnu_end_cleanup+0x2e>
 80103d2:	6990      	ldr	r0, [r2, #24]
 80103d4:	6088      	str	r0, [r1, #8]
 80103d6:	6193      	str	r3, [r2, #24]
 80103d8:	e000      	b.n	80103dc <__gnu_end_cleanup+0x2e>
 80103da:	6088      	str	r0, [r1, #8]
 80103dc:	4620      	mov	r0, r4
 80103de:	bd10      	pop	{r4, pc}

080103e0 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void**) const>:
 80103e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80103e2:	2310      	movs	r3, #16
 80103e4:	9302      	str	r3, [sp, #8]
 80103e6:	6803      	ldr	r3, [r0, #0]
 80103e8:	2400      	movs	r4, #0
 80103ea:	4615      	mov	r5, r2
 80103ec:	699e      	ldr	r6, [r3, #24]
 80103ee:	9400      	str	r4, [sp, #0]
 80103f0:	466b      	mov	r3, sp
 80103f2:	f88d 4004 	strb.w	r4, [sp, #4]
 80103f6:	9403      	str	r4, [sp, #12]
 80103f8:	6812      	ldr	r2, [r2, #0]
 80103fa:	47b0      	blx	r6
 80103fc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010400:	f003 0306 	and.w	r3, r3, #6
 8010404:	2b06      	cmp	r3, #6
 8010406:	bf11      	iteee	ne
 8010408:	4620      	movne	r0, r4
 801040a:	9b00      	ldreq	r3, [sp, #0]
 801040c:	2001      	moveq	r0, #1
 801040e:	602b      	streq	r3, [r5, #0]
 8010410:	b004      	add	sp, #16
 8010412:	bd70      	pop	{r4, r5, r6, pc}

08010414 <__cxxabiv1::__class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const>:
 8010414:	9800      	ldr	r0, [sp, #0]
 8010416:	4290      	cmp	r0, r2
 8010418:	bf0c      	ite	eq
 801041a:	2006      	moveq	r0, #6
 801041c:	2001      	movne	r0, #1
 801041e:	4770      	bx	lr

08010420 <__cxxabiv1::__class_type_info::~__class_type_info()>:
 8010420:	b510      	push	{r4, lr}
 8010422:	4604      	mov	r4, r0
 8010424:	4b02      	ldr	r3, [pc, #8]	; (8010430 <__cxxabiv1::__class_type_info::~__class_type_info()+0x10>)
 8010426:	6003      	str	r3, [r0, #0]
 8010428:	f7ff ff01 	bl	801022e <std::type_info::~type_info()>
 801042c:	4620      	mov	r0, r4
 801042e:	bd10      	pop	{r4, pc}
 8010430:	08012b40 	.word	0x08012b40

08010434 <__cxxabiv1::__class_type_info::~__class_type_info()>:
 8010434:	b510      	push	{r4, lr}
 8010436:	4604      	mov	r4, r0
 8010438:	f7ff fff2 	bl	8010420 <__cxxabiv1::__class_type_info::~__class_type_info()>
 801043c:	4620      	mov	r0, r4
 801043e:	f7ff fb85 	bl	800fb4c <operator delete(void*)>
 8010442:	4620      	mov	r0, r4
 8010444:	bd10      	pop	{r4, pc}

08010446 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>:
 8010446:	b538      	push	{r3, r4, r5, lr}
 8010448:	4615      	mov	r5, r2
 801044a:	461c      	mov	r4, r3
 801044c:	f7ff fefa 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 8010450:	b120      	cbz	r0, 801045c <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const+0x16>
 8010452:	2308      	movs	r3, #8
 8010454:	60e3      	str	r3, [r4, #12]
 8010456:	2306      	movs	r3, #6
 8010458:	6025      	str	r5, [r4, #0]
 801045a:	7123      	strb	r3, [r4, #4]
 801045c:	bd38      	pop	{r3, r4, r5, pc}

0801045e <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const>:
 801045e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010462:	9e06      	ldr	r6, [sp, #24]
 8010464:	4698      	mov	r8, r3
 8010466:	9b08      	ldr	r3, [sp, #32]
 8010468:	4607      	mov	r7, r0
 801046a:	429e      	cmp	r6, r3
 801046c:	4615      	mov	r5, r2
 801046e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010470:	d103      	bne.n	801047a <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x1c>
 8010472:	9907      	ldr	r1, [sp, #28]
 8010474:	f7ff fee6 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 8010478:	b948      	cbnz	r0, 801048e <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x30>
 801047a:	4641      	mov	r1, r8
 801047c:	4638      	mov	r0, r7
 801047e:	f7ff fee1 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 8010482:	b128      	cbz	r0, 8010490 <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x32>
 8010484:	2301      	movs	r3, #1
 8010486:	6026      	str	r6, [r4, #0]
 8010488:	7125      	strb	r5, [r4, #4]
 801048a:	71a3      	strb	r3, [r4, #6]
 801048c:	e000      	b.n	8010490 <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x32>
 801048e:	7165      	strb	r5, [r4, #5]
 8010490:	2000      	movs	r0, #0
 8010492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010496 <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const>:
 8010496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801049a:	4605      	mov	r5, r0
 801049c:	460c      	mov	r4, r1
 801049e:	4616      	mov	r6, r2
 80104a0:	461f      	mov	r7, r3
 80104a2:	f7ff fecf 	bl	8010244 <std::type_info::operator==(std::type_info const&) const>
 80104a6:	b948      	cbnz	r0, 80104bc <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const+0x26>
 80104a8:	2f03      	cmp	r7, #3
 80104aa:	d807      	bhi.n	80104bc <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const+0x26>
 80104ac:	6823      	ldr	r3, [r4, #0]
 80104ae:	4632      	mov	r2, r6
 80104b0:	4629      	mov	r1, r5
 80104b2:	4620      	mov	r0, r4
 80104b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80104b8:	695b      	ldr	r3, [r3, #20]
 80104ba:	4718      	bx	r3
 80104bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080104c0 <__cxa_pure_virtual>:
 80104c0:	b508      	push	{r3, lr}
 80104c2:	221b      	movs	r2, #27
 80104c4:	4902      	ldr	r1, [pc, #8]	; (80104d0 <__cxa_pure_virtual+0x10>)
 80104c6:	2002      	movs	r0, #2
 80104c8:	f000 fbec 	bl	8010ca4 <write>
 80104cc:	f7ff fe88 	bl	80101e0 <std::terminate()>
 80104d0:	08012b92 	.word	0x08012b92

080104d4 <__cxa_deleted_virtual>:
 80104d4:	b508      	push	{r3, lr}
 80104d6:	221e      	movs	r2, #30
 80104d8:	4902      	ldr	r1, [pc, #8]	; (80104e4 <__cxa_deleted_virtual+0x10>)
 80104da:	2002      	movs	r0, #2
 80104dc:	f000 fbe2 	bl	8010ca4 <write>
 80104e0:	f7ff fe7e 	bl	80101e0 <std::terminate()>
 80104e4:	08012bae 	.word	0x08012bae

080104e8 <__cxxabiv1::__is_gxx_exception_class(char*)>:
 80104e8:	7803      	ldrb	r3, [r0, #0]
 80104ea:	2b47      	cmp	r3, #71	; 0x47
 80104ec:	d117      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80104ee:	7843      	ldrb	r3, [r0, #1]
 80104f0:	2b4e      	cmp	r3, #78	; 0x4e
 80104f2:	d114      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80104f4:	7883      	ldrb	r3, [r0, #2]
 80104f6:	2b55      	cmp	r3, #85	; 0x55
 80104f8:	d111      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80104fa:	78c3      	ldrb	r3, [r0, #3]
 80104fc:	2b43      	cmp	r3, #67	; 0x43
 80104fe:	d10e      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010500:	7903      	ldrb	r3, [r0, #4]
 8010502:	2b43      	cmp	r3, #67	; 0x43
 8010504:	d10b      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010506:	7943      	ldrb	r3, [r0, #5]
 8010508:	2b2b      	cmp	r3, #43	; 0x2b
 801050a:	d108      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801050c:	7983      	ldrb	r3, [r0, #6]
 801050e:	2b2b      	cmp	r3, #43	; 0x2b
 8010510:	d105      	bne.n	801051e <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010512:	79c0      	ldrb	r0, [r0, #7]
 8010514:	2801      	cmp	r0, #1
 8010516:	bf8c      	ite	hi
 8010518:	2000      	movhi	r0, #0
 801051a:	2001      	movls	r0, #1
 801051c:	4770      	bx	lr
 801051e:	2000      	movs	r0, #0
 8010520:	4770      	bx	lr

08010522 <__cxa_call_terminate>:
 8010522:	b510      	push	{r4, lr}
 8010524:	4604      	mov	r4, r0
 8010526:	b148      	cbz	r0, 801053c <__cxa_call_terminate+0x1a>
 8010528:	f000 f855 	bl	80105d6 <__cxa_begin_catch>
 801052c:	4620      	mov	r0, r4
 801052e:	f7ff ffdb 	bl	80104e8 <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010532:	b118      	cbz	r0, 801053c <__cxa_call_terminate+0x1a>
 8010534:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8010538:	f7ff fe35 	bl	80101a6 <__cxxabiv1::__terminate(void (*)())>
 801053c:	f7ff fe50 	bl	80101e0 <std::terminate()>

08010540 <__cxa_call_unexpected>:
 8010540:	b538      	push	{r3, r4, r5, lr}
 8010542:	4602      	mov	r2, r0
 8010544:	f7ff ffd0 	bl	80104e8 <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010548:	b118      	cbz	r0, 8010552 <__cxa_call_unexpected+0x12>
 801054a:	f852 4c18 	ldr.w	r4, [r2, #-24]
 801054e:	2500      	movs	r5, #0
 8010550:	e001      	b.n	8010556 <__cxa_call_unexpected+0x16>
 8010552:	4604      	mov	r4, r0
 8010554:	2501      	movs	r5, #1
 8010556:	4610      	mov	r0, r2
 8010558:	f000 f83d 	bl	80105d6 <__cxa_begin_catch>
 801055c:	b10d      	cbz	r5, 8010562 <__cxa_call_unexpected+0x22>
 801055e:	f7ff fe61 	bl	8010224 <std::unexpected()>
 8010562:	4620      	mov	r0, r4
 8010564:	f7ff fe41 	bl	80101ea <__cxxabiv1::__unexpected(void (*)())>

08010568 <std::set_new_handler(void (*)())>:
 8010568:	4602      	mov	r2, r0
 801056a:	f3bf 8f5f 	dmb	sy
 801056e:	4b05      	ldr	r3, [pc, #20]	; (8010584 <std::set_new_handler(void (*)())+0x1c>)
 8010570:	e853 0f00 	ldrex	r0, [r3]
 8010574:	e843 2100 	strex	r1, r2, [r3]
 8010578:	2900      	cmp	r1, #0
 801057a:	d1f9      	bne.n	8010570 <std::set_new_handler(void (*)())+0x8>
 801057c:	f3bf 8f5f 	dmb	sy
 8010580:	4770      	bx	lr
 8010582:	bf00      	nop
 8010584:	20000b28 	.word	0x20000b28

08010588 <std::get_new_handler()>:
 8010588:	4b02      	ldr	r3, [pc, #8]	; (8010594 <std::get_new_handler()+0xc>)
 801058a:	6818      	ldr	r0, [r3, #0]
 801058c:	f3bf 8f5f 	dmb	sy
 8010590:	4770      	bx	lr
 8010592:	bf00      	nop
 8010594:	20000b28 	.word	0x20000b28

08010598 <__cxxabiv1::__is_gxx_exception_class(char*)>:
 8010598:	7803      	ldrb	r3, [r0, #0]
 801059a:	2b47      	cmp	r3, #71	; 0x47
 801059c:	d117      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801059e:	7843      	ldrb	r3, [r0, #1]
 80105a0:	2b4e      	cmp	r3, #78	; 0x4e
 80105a2:	d114      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105a4:	7883      	ldrb	r3, [r0, #2]
 80105a6:	2b55      	cmp	r3, #85	; 0x55
 80105a8:	d111      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105aa:	78c3      	ldrb	r3, [r0, #3]
 80105ac:	2b43      	cmp	r3, #67	; 0x43
 80105ae:	d10e      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105b0:	7903      	ldrb	r3, [r0, #4]
 80105b2:	2b43      	cmp	r3, #67	; 0x43
 80105b4:	d10b      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105b6:	7943      	ldrb	r3, [r0, #5]
 80105b8:	2b2b      	cmp	r3, #43	; 0x2b
 80105ba:	d108      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105bc:	7983      	ldrb	r3, [r0, #6]
 80105be:	2b2b      	cmp	r3, #43	; 0x2b
 80105c0:	d105      	bne.n	80105ce <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80105c2:	79c0      	ldrb	r0, [r0, #7]
 80105c4:	2801      	cmp	r0, #1
 80105c6:	bf8c      	ite	hi
 80105c8:	2000      	movhi	r0, #0
 80105ca:	2001      	movls	r0, #1
 80105cc:	4770      	bx	lr
 80105ce:	2000      	movs	r0, #0
 80105d0:	4770      	bx	lr

080105d2 <__cxa_get_exception_ptr>:
 80105d2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80105d4:	4770      	bx	lr

080105d6 <__cxa_begin_catch>:
 80105d6:	b538      	push	{r3, r4, r5, lr}
 80105d8:	4605      	mov	r5, r0
 80105da:	f000 f857 	bl	801068c <__cxa_get_globals>
 80105de:	4601      	mov	r1, r0
 80105e0:	6802      	ldr	r2, [r0, #0]
 80105e2:	4628      	mov	r0, r5
 80105e4:	f1a5 0420 	sub.w	r4, r5, #32
 80105e8:	f7ff ffd6 	bl	8010598 <__cxxabiv1::__is_gxx_exception_class(char*)>
 80105ec:	b928      	cbnz	r0, 80105fa <__cxa_begin_catch+0x24>
 80105ee:	b10a      	cbz	r2, 80105f4 <__cxa_begin_catch+0x1e>
 80105f0:	f7ff fdf6 	bl	80101e0 <std::terminate()>
 80105f4:	600c      	str	r4, [r1, #0]
 80105f6:	4614      	mov	r4, r2
 80105f8:	e015      	b.n	8010626 <__cxa_begin_catch+0x50>
 80105fa:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 80105fe:	4628      	mov	r0, r5
 8010600:	2b00      	cmp	r3, #0
 8010602:	bfb4      	ite	lt
 8010604:	f1c3 0301 	rsblt	r3, r3, #1
 8010608:	3301      	addge	r3, #1
 801060a:	f845 3c0c 	str.w	r3, [r5, #-12]
 801060e:	684b      	ldr	r3, [r1, #4]
 8010610:	42a2      	cmp	r2, r4
 8010612:	f103 33ff 	add.w	r3, r3, #4294967295
 8010616:	604b      	str	r3, [r1, #4]
 8010618:	bf1c      	itt	ne
 801061a:	f845 2c10 	strne.w	r2, [r5, #-16]
 801061e:	600c      	strne	r4, [r1, #0]
 8010620:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8010622:	f7f5 fadb 	bl	8005bdc <_Unwind_Complete>
 8010626:	4620      	mov	r0, r4
 8010628:	bd38      	pop	{r3, r4, r5, pc}

0801062a <__cxa_end_catch>:
 801062a:	b510      	push	{r4, lr}
 801062c:	f000 f82a 	bl	8010684 <__cxa_get_globals_fast>
 8010630:	6802      	ldr	r2, [r0, #0]
 8010632:	4601      	mov	r1, r0
 8010634:	b1ea      	cbz	r2, 8010672 <__cxa_end_catch+0x48>
 8010636:	f102 0420 	add.w	r4, r2, #32
 801063a:	4620      	mov	r0, r4
 801063c:	f7ff ffac 	bl	8010598 <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010640:	b908      	cbnz	r0, 8010646 <__cxa_end_catch+0x1c>
 8010642:	6008      	str	r0, [r1, #0]
 8010644:	e00b      	b.n	801065e <__cxa_end_catch+0x34>
 8010646:	6953      	ldr	r3, [r2, #20]
 8010648:	2b00      	cmp	r3, #0
 801064a:	da04      	bge.n	8010656 <__cxa_end_catch+0x2c>
 801064c:	3301      	adds	r3, #1
 801064e:	d10f      	bne.n	8010670 <__cxa_end_catch+0x46>
 8010650:	6910      	ldr	r0, [r2, #16]
 8010652:	6008      	str	r0, [r1, #0]
 8010654:	e00c      	b.n	8010670 <__cxa_end_catch+0x46>
 8010656:	3b01      	subs	r3, #1
 8010658:	d106      	bne.n	8010668 <__cxa_end_catch+0x3e>
 801065a:	6913      	ldr	r3, [r2, #16]
 801065c:	600b      	str	r3, [r1, #0]
 801065e:	4620      	mov	r0, r4
 8010660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010664:	f7f5 babc 	b.w	8005be0 <_Unwind_DeleteException>
 8010668:	1c59      	adds	r1, r3, #1
 801066a:	d101      	bne.n	8010670 <__cxa_end_catch+0x46>
 801066c:	f7ff fdb8 	bl	80101e0 <std::terminate()>
 8010670:	6153      	str	r3, [r2, #20]
 8010672:	bd10      	pop	{r4, pc}

08010674 <std::uncaught_exception()>:
 8010674:	b508      	push	{r3, lr}
 8010676:	f000 f809 	bl	801068c <__cxa_get_globals>
 801067a:	6840      	ldr	r0, [r0, #4]
 801067c:	3000      	adds	r0, #0
 801067e:	bf18      	it	ne
 8010680:	2001      	movne	r0, #1
 8010682:	bd08      	pop	{r3, pc}

08010684 <__cxa_get_globals_fast>:
 8010684:	4800      	ldr	r0, [pc, #0]	; (8010688 <__cxa_get_globals_fast+0x4>)
 8010686:	4770      	bx	lr
 8010688:	20000b2c 	.word	0x20000b2c

0801068c <__cxa_get_globals>:
 801068c:	4800      	ldr	r0, [pc, #0]	; (8010690 <__cxa_get_globals+0x4>)
 801068e:	4770      	bx	lr
 8010690:	20000b2c 	.word	0x20000b2c

08010694 <std::exception::~exception()>:
 8010694:	4770      	bx	lr

08010696 <std::bad_exception::~bad_exception()>:
 8010696:	4770      	bx	lr

08010698 <std::exception::what() const>:
 8010698:	4800      	ldr	r0, [pc, #0]	; (801069c <std::exception::what() const+0x4>)
 801069a:	4770      	bx	lr
 801069c:	08012c44 	.word	0x08012c44

080106a0 <std::bad_exception::what() const>:
 80106a0:	4800      	ldr	r0, [pc, #0]	; (80106a4 <std::bad_exception::what() const+0x4>)
 80106a2:	4770      	bx	lr
 80106a4:	08012c53 	.word	0x08012c53

080106a8 <std::exception::~exception()>:
 80106a8:	b510      	push	{r4, lr}
 80106aa:	4604      	mov	r4, r0
 80106ac:	f7ff fa4e 	bl	800fb4c <operator delete(void*)>
 80106b0:	4620      	mov	r0, r4
 80106b2:	bd10      	pop	{r4, pc}

080106b4 <std::bad_exception::~bad_exception()>:
 80106b4:	b510      	push	{r4, lr}
 80106b6:	4604      	mov	r4, r0
 80106b8:	f7ff fa48 	bl	800fb4c <operator delete(void*)>
 80106bc:	4620      	mov	r0, r4
 80106be:	bd10      	pop	{r4, pc}

080106c0 <__cxxabiv1::__forced_unwind::~__forced_unwind()>:
 80106c0:	4770      	bx	lr

080106c2 <__cxxabiv1::__forced_unwind::~__forced_unwind()>:
 80106c2:	b510      	push	{r4, lr}
 80106c4:	4604      	mov	r4, r0
 80106c6:	f7ff fa41 	bl	800fb4c <operator delete(void*)>
 80106ca:	4620      	mov	r0, r4
 80106cc:	bd10      	pop	{r4, pc}

080106ce <__cxxabiv1::__foreign_exception::~__foreign_exception()>:
 80106ce:	4770      	bx	lr

080106d0 <__cxxabiv1::__foreign_exception::~__foreign_exception()>:
 80106d0:	b510      	push	{r4, lr}
 80106d2:	4604      	mov	r4, r0
 80106d4:	f7ff fa3a 	bl	800fb4c <operator delete(void*)>
 80106d8:	4620      	mov	r0, r4
 80106da:	bd10      	pop	{r4, pc}

080106dc <__gnu_cxx::__verbose_terminate_handler()>:
 80106dc:	4b20      	ldr	r3, [pc, #128]	; (8010760 <__gnu_cxx::__verbose_terminate_handler()+0x84>)
 80106de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80106e0:	781a      	ldrb	r2, [r3, #0]
 80106e2:	4d20      	ldr	r5, [pc, #128]	; (8010764 <__gnu_cxx::__verbose_terminate_handler()+0x88>)
 80106e4:	b11a      	cbz	r2, 80106ee <__gnu_cxx::__verbose_terminate_handler()+0x12>
 80106e6:	682b      	ldr	r3, [r5, #0]
 80106e8:	481f      	ldr	r0, [pc, #124]	; (8010768 <__gnu_cxx::__verbose_terminate_handler()+0x8c>)
 80106ea:	68d9      	ldr	r1, [r3, #12]
 80106ec:	e033      	b.n	8010756 <__gnu_cxx::__verbose_terminate_handler()+0x7a>
 80106ee:	2201      	movs	r2, #1
 80106f0:	701a      	strb	r2, [r3, #0]
 80106f2:	f000 f841 	bl	8010778 <__cxa_current_exception_type>
 80106f6:	b358      	cbz	r0, 8010750 <__gnu_cxx::__verbose_terminate_handler()+0x74>
 80106f8:	6844      	ldr	r4, [r0, #4]
 80106fa:	f04f 32ff 	mov.w	r2, #4294967295
 80106fe:	7823      	ldrb	r3, [r4, #0]
 8010700:	4f18      	ldr	r7, [pc, #96]	; (8010764 <__gnu_cxx::__verbose_terminate_handler()+0x88>)
 8010702:	2b2a      	cmp	r3, #42	; 0x2a
 8010704:	ab02      	add	r3, sp, #8
 8010706:	bf08      	it	eq
 8010708:	3401      	addeq	r4, #1
 801070a:	f843 2d04 	str.w	r2, [r3, #-4]!
 801070e:	2200      	movs	r2, #0
 8010710:	4611      	mov	r1, r2
 8010712:	4620      	mov	r0, r4
 8010714:	f7fe f8f4 	bl	800e900 <__cxa_demangle>
 8010718:	682b      	ldr	r3, [r5, #0]
 801071a:	4606      	mov	r6, r0
 801071c:	68d9      	ldr	r1, [r3, #12]
 801071e:	4813      	ldr	r0, [pc, #76]	; (801076c <__gnu_cxx::__verbose_terminate_handler()+0x90>)
 8010720:	f000 f8a6 	bl	8010870 <fputs>
 8010724:	9b01      	ldr	r3, [sp, #4]
 8010726:	b91b      	cbnz	r3, 8010730 <__gnu_cxx::__verbose_terminate_handler()+0x54>
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	4630      	mov	r0, r6
 801072c:	68d9      	ldr	r1, [r3, #12]
 801072e:	e002      	b.n	8010736 <__gnu_cxx::__verbose_terminate_handler()+0x5a>
 8010730:	4620      	mov	r0, r4
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	68d9      	ldr	r1, [r3, #12]
 8010736:	f000 f89b 	bl	8010870 <fputs>
 801073a:	682b      	ldr	r3, [r5, #0]
 801073c:	480c      	ldr	r0, [pc, #48]	; (8010770 <__gnu_cxx::__verbose_terminate_handler()+0x94>)
 801073e:	68d9      	ldr	r1, [r3, #12]
 8010740:	f000 f896 	bl	8010870 <fputs>
 8010744:	9b01      	ldr	r3, [sp, #4]
 8010746:	b943      	cbnz	r3, 801075a <__gnu_cxx::__verbose_terminate_handler()+0x7e>
 8010748:	4630      	mov	r0, r6
 801074a:	f000 f8c7 	bl	80108dc <free>
 801074e:	e004      	b.n	801075a <__gnu_cxx::__verbose_terminate_handler()+0x7e>
 8010750:	682b      	ldr	r3, [r5, #0]
 8010752:	4808      	ldr	r0, [pc, #32]	; (8010774 <__gnu_cxx::__verbose_terminate_handler()+0x98>)
 8010754:	68d9      	ldr	r1, [r3, #12]
 8010756:	f000 f88b 	bl	8010870 <fputs>
 801075a:	f000 f81a 	bl	8010792 <abort>
 801075e:	bf00      	nop
 8010760:	20000b38 	.word	0x20000b38
 8010764:	20000094 	.word	0x20000094
 8010768:	08012ccc 	.word	0x08012ccc
 801076c:	08012cea 	.word	0x08012cea
 8010770:	08012d1b 	.word	0x08012d1b
 8010774:	08012d1e 	.word	0x08012d1e

08010778 <__cxa_current_exception_type>:
 8010778:	b508      	push	{r3, lr}
 801077a:	f7ff ff87 	bl	801068c <__cxa_get_globals>
 801077e:	6800      	ldr	r0, [r0, #0]
 8010780:	b130      	cbz	r0, 8010790 <__cxa_current_exception_type+0x18>
 8010782:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 8010786:	2b01      	cmp	r3, #1
 8010788:	bf04      	itt	eq
 801078a:	6800      	ldreq	r0, [r0, #0]
 801078c:	3878      	subeq	r0, #120	; 0x78
 801078e:	6800      	ldr	r0, [r0, #0]
 8010790:	bd08      	pop	{r3, pc}

08010792 <abort>:
 8010792:	b508      	push	{r3, lr}
 8010794:	2006      	movs	r0, #6
 8010796:	f000 f9f9 	bl	8010b8c <raise>
 801079a:	2001      	movs	r0, #1
 801079c:	f001 fa90 	bl	8011cc0 <_exit>

080107a0 <exit>:
 80107a0:	b508      	push	{r3, lr}
 80107a2:	4b07      	ldr	r3, [pc, #28]	; (80107c0 <exit+0x20>)
 80107a4:	4604      	mov	r4, r0
 80107a6:	b113      	cbz	r3, 80107ae <exit+0xe>
 80107a8:	2100      	movs	r1, #0
 80107aa:	f3af 8000 	nop.w
 80107ae:	4b05      	ldr	r3, [pc, #20]	; (80107c4 <exit+0x24>)
 80107b0:	6818      	ldr	r0, [r3, #0]
 80107b2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80107b4:	b103      	cbz	r3, 80107b8 <exit+0x18>
 80107b6:	4798      	blx	r3
 80107b8:	4620      	mov	r0, r4
 80107ba:	f001 fa81 	bl	8011cc0 <_exit>
 80107be:	bf00      	nop
 80107c0:	00000000 	.word	0x00000000
 80107c4:	08013544 	.word	0x08013544

080107c8 <_fputs_r>:
 80107c8:	b570      	push	{r4, r5, r6, lr}
 80107ca:	460d      	mov	r5, r1
 80107cc:	4614      	mov	r4, r2
 80107ce:	4606      	mov	r6, r0
 80107d0:	b118      	cbz	r0, 80107da <_fputs_r+0x12>
 80107d2:	6983      	ldr	r3, [r0, #24]
 80107d4:	b90b      	cbnz	r3, 80107da <_fputs_r+0x12>
 80107d6:	f000 fc55 	bl	8011084 <__sinit>
 80107da:	4b22      	ldr	r3, [pc, #136]	; (8010864 <_fputs_r+0x9c>)
 80107dc:	429c      	cmp	r4, r3
 80107de:	d101      	bne.n	80107e4 <_fputs_r+0x1c>
 80107e0:	6874      	ldr	r4, [r6, #4]
 80107e2:	e008      	b.n	80107f6 <_fputs_r+0x2e>
 80107e4:	4b20      	ldr	r3, [pc, #128]	; (8010868 <_fputs_r+0xa0>)
 80107e6:	429c      	cmp	r4, r3
 80107e8:	d101      	bne.n	80107ee <_fputs_r+0x26>
 80107ea:	68b4      	ldr	r4, [r6, #8]
 80107ec:	e003      	b.n	80107f6 <_fputs_r+0x2e>
 80107ee:	4b1f      	ldr	r3, [pc, #124]	; (801086c <_fputs_r+0xa4>)
 80107f0:	429c      	cmp	r4, r3
 80107f2:	bf08      	it	eq
 80107f4:	68f4      	ldreq	r4, [r6, #12]
 80107f6:	89a3      	ldrh	r3, [r4, #12]
 80107f8:	071a      	lsls	r2, r3, #28
 80107fa:	d501      	bpl.n	8010800 <_fputs_r+0x38>
 80107fc:	6923      	ldr	r3, [r4, #16]
 80107fe:	b99b      	cbnz	r3, 8010828 <_fputs_r+0x60>
 8010800:	4621      	mov	r1, r4
 8010802:	4630      	mov	r0, r6
 8010804:	f000 fac6 	bl	8010d94 <__swsetup_r>
 8010808:	b170      	cbz	r0, 8010828 <_fputs_r+0x60>
 801080a:	f04f 30ff 	mov.w	r0, #4294967295
 801080e:	bd70      	pop	{r4, r5, r6, pc}
 8010810:	68a3      	ldr	r3, [r4, #8]
 8010812:	3b01      	subs	r3, #1
 8010814:	2b00      	cmp	r3, #0
 8010816:	60a3      	str	r3, [r4, #8]
 8010818:	db0b      	blt.n	8010832 <_fputs_r+0x6a>
 801081a:	6823      	ldr	r3, [r4, #0]
 801081c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010820:	701a      	strb	r2, [r3, #0]
 8010822:	6823      	ldr	r3, [r4, #0]
 8010824:	3301      	adds	r3, #1
 8010826:	6023      	str	r3, [r4, #0]
 8010828:	f815 0b01 	ldrb.w	r0, [r5], #1
 801082c:	2800      	cmp	r0, #0
 801082e:	d1ef      	bne.n	8010810 <_fputs_r+0x48>
 8010830:	e016      	b.n	8010860 <_fputs_r+0x98>
 8010832:	69a2      	ldr	r2, [r4, #24]
 8010834:	4293      	cmp	r3, r2
 8010836:	db09      	blt.n	801084c <_fputs_r+0x84>
 8010838:	6823      	ldr	r3, [r4, #0]
 801083a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801083e:	701a      	strb	r2, [r3, #0]
 8010840:	6823      	ldr	r3, [r4, #0]
 8010842:	7819      	ldrb	r1, [r3, #0]
 8010844:	290a      	cmp	r1, #10
 8010846:	d1ed      	bne.n	8010824 <_fputs_r+0x5c>
 8010848:	4622      	mov	r2, r4
 801084a:	e002      	b.n	8010852 <_fputs_r+0x8a>
 801084c:	4622      	mov	r2, r4
 801084e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010852:	4630      	mov	r0, r6
 8010854:	f000 fa30 	bl	8010cb8 <__swbuf_r>
 8010858:	1c43      	adds	r3, r0, #1
 801085a:	4258      	negs	r0, r3
 801085c:	4158      	adcs	r0, r3
 801085e:	e7d3      	b.n	8010808 <_fputs_r+0x40>
 8010860:	bd70      	pop	{r4, r5, r6, pc}
 8010862:	bf00      	nop
 8010864:	08013548 	.word	0x08013548
 8010868:	08013568 	.word	0x08013568
 801086c:	08013588 	.word	0x08013588

08010870 <fputs>:
 8010870:	4b02      	ldr	r3, [pc, #8]	; (801087c <fputs+0xc>)
 8010872:	460a      	mov	r2, r1
 8010874:	4601      	mov	r1, r0
 8010876:	6818      	ldr	r0, [r3, #0]
 8010878:	f7ff bfa6 	b.w	80107c8 <_fputs_r>
 801087c:	20000094 	.word	0x20000094

08010880 <__libc_init_array>:
 8010880:	4b0e      	ldr	r3, [pc, #56]	; (80108bc <__libc_init_array+0x3c>)
 8010882:	b570      	push	{r4, r5, r6, lr}
 8010884:	461e      	mov	r6, r3
 8010886:	4c0e      	ldr	r4, [pc, #56]	; (80108c0 <__libc_init_array+0x40>)
 8010888:	2500      	movs	r5, #0
 801088a:	1ae4      	subs	r4, r4, r3
 801088c:	10a4      	asrs	r4, r4, #2
 801088e:	42a5      	cmp	r5, r4
 8010890:	d004      	beq.n	801089c <__libc_init_array+0x1c>
 8010892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010896:	4798      	blx	r3
 8010898:	3501      	adds	r5, #1
 801089a:	e7f8      	b.n	801088e <__libc_init_array+0xe>
 801089c:	f001 fa14 	bl	8011cc8 <_init>
 80108a0:	4b08      	ldr	r3, [pc, #32]	; (80108c4 <__libc_init_array+0x44>)
 80108a2:	4c09      	ldr	r4, [pc, #36]	; (80108c8 <__libc_init_array+0x48>)
 80108a4:	461e      	mov	r6, r3
 80108a6:	1ae4      	subs	r4, r4, r3
 80108a8:	10a4      	asrs	r4, r4, #2
 80108aa:	2500      	movs	r5, #0
 80108ac:	42a5      	cmp	r5, r4
 80108ae:	d004      	beq.n	80108ba <__libc_init_array+0x3a>
 80108b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80108b4:	4798      	blx	r3
 80108b6:	3501      	adds	r5, #1
 80108b8:	e7f8      	b.n	80108ac <__libc_init_array+0x2c>
 80108ba:	bd70      	pop	{r4, r5, r6, pc}
 80108bc:	0801379c 	.word	0x0801379c
 80108c0:	0801379c 	.word	0x0801379c
 80108c4:	0801379c 	.word	0x0801379c
 80108c8:	080137a4 	.word	0x080137a4

080108cc <malloc>:
 80108cc:	4b02      	ldr	r3, [pc, #8]	; (80108d8 <malloc+0xc>)
 80108ce:	4601      	mov	r1, r0
 80108d0:	6818      	ldr	r0, [r3, #0]
 80108d2:	f000 b871 	b.w	80109b8 <_malloc_r>
 80108d6:	bf00      	nop
 80108d8:	20000094 	.word	0x20000094

080108dc <free>:
 80108dc:	4b02      	ldr	r3, [pc, #8]	; (80108e8 <free+0xc>)
 80108de:	4601      	mov	r1, r0
 80108e0:	6818      	ldr	r0, [r3, #0]
 80108e2:	f000 b825 	b.w	8010930 <_free_r>
 80108e6:	bf00      	nop
 80108e8:	20000094 	.word	0x20000094

080108ec <memcmp>:
 80108ec:	b510      	push	{r4, lr}
 80108ee:	3901      	subs	r1, #1
 80108f0:	4402      	add	r2, r0
 80108f2:	4290      	cmp	r0, r2
 80108f4:	d007      	beq.n	8010906 <memcmp+0x1a>
 80108f6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80108fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80108fe:	42a3      	cmp	r3, r4
 8010900:	d0f7      	beq.n	80108f2 <memcmp+0x6>
 8010902:	1b18      	subs	r0, r3, r4
 8010904:	bd10      	pop	{r4, pc}
 8010906:	2000      	movs	r0, #0
 8010908:	bd10      	pop	{r4, pc}

0801090a <memcpy>:
 801090a:	b510      	push	{r4, lr}
 801090c:	1e43      	subs	r3, r0, #1
 801090e:	440a      	add	r2, r1
 8010910:	4291      	cmp	r1, r2
 8010912:	d004      	beq.n	801091e <memcpy+0x14>
 8010914:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010918:	f803 4f01 	strb.w	r4, [r3, #1]!
 801091c:	e7f8      	b.n	8010910 <memcpy+0x6>
 801091e:	bd10      	pop	{r4, pc}

08010920 <memset>:
 8010920:	4603      	mov	r3, r0
 8010922:	4402      	add	r2, r0
 8010924:	4293      	cmp	r3, r2
 8010926:	d002      	beq.n	801092e <memset+0xe>
 8010928:	f803 1b01 	strb.w	r1, [r3], #1
 801092c:	e7fa      	b.n	8010924 <memset+0x4>
 801092e:	4770      	bx	lr

08010930 <_free_r>:
 8010930:	b530      	push	{r4, r5, lr}
 8010932:	2900      	cmp	r1, #0
 8010934:	d03c      	beq.n	80109b0 <_free_r+0x80>
 8010936:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801093a:	1f0b      	subs	r3, r1, #4
 801093c:	491d      	ldr	r1, [pc, #116]	; (80109b4 <_free_r+0x84>)
 801093e:	2a00      	cmp	r2, #0
 8010940:	bfb8      	it	lt
 8010942:	189b      	addlt	r3, r3, r2
 8010944:	680a      	ldr	r2, [r1, #0]
 8010946:	460c      	mov	r4, r1
 8010948:	b912      	cbnz	r2, 8010950 <_free_r+0x20>
 801094a:	605a      	str	r2, [r3, #4]
 801094c:	600b      	str	r3, [r1, #0]
 801094e:	bd30      	pop	{r4, r5, pc}
 8010950:	429a      	cmp	r2, r3
 8010952:	d90d      	bls.n	8010970 <_free_r+0x40>
 8010954:	6819      	ldr	r1, [r3, #0]
 8010956:	1858      	adds	r0, r3, r1
 8010958:	4282      	cmp	r2, r0
 801095a:	bf01      	itttt	eq
 801095c:	6810      	ldreq	r0, [r2, #0]
 801095e:	6852      	ldreq	r2, [r2, #4]
 8010960:	1809      	addeq	r1, r1, r0
 8010962:	6019      	streq	r1, [r3, #0]
 8010964:	605a      	str	r2, [r3, #4]
 8010966:	6023      	str	r3, [r4, #0]
 8010968:	bd30      	pop	{r4, r5, pc}
 801096a:	4299      	cmp	r1, r3
 801096c:	d803      	bhi.n	8010976 <_free_r+0x46>
 801096e:	460a      	mov	r2, r1
 8010970:	6851      	ldr	r1, [r2, #4]
 8010972:	2900      	cmp	r1, #0
 8010974:	d1f9      	bne.n	801096a <_free_r+0x3a>
 8010976:	6814      	ldr	r4, [r2, #0]
 8010978:	1915      	adds	r5, r2, r4
 801097a:	429d      	cmp	r5, r3
 801097c:	d10a      	bne.n	8010994 <_free_r+0x64>
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4423      	add	r3, r4
 8010982:	18d0      	adds	r0, r2, r3
 8010984:	4281      	cmp	r1, r0
 8010986:	6013      	str	r3, [r2, #0]
 8010988:	d112      	bne.n	80109b0 <_free_r+0x80>
 801098a:	6808      	ldr	r0, [r1, #0]
 801098c:	4403      	add	r3, r0
 801098e:	6013      	str	r3, [r2, #0]
 8010990:	684b      	ldr	r3, [r1, #4]
 8010992:	e00c      	b.n	80109ae <_free_r+0x7e>
 8010994:	d902      	bls.n	801099c <_free_r+0x6c>
 8010996:	230c      	movs	r3, #12
 8010998:	6003      	str	r3, [r0, #0]
 801099a:	bd30      	pop	{r4, r5, pc}
 801099c:	6818      	ldr	r0, [r3, #0]
 801099e:	181c      	adds	r4, r3, r0
 80109a0:	42a1      	cmp	r1, r4
 80109a2:	bf01      	itttt	eq
 80109a4:	680c      	ldreq	r4, [r1, #0]
 80109a6:	6849      	ldreq	r1, [r1, #4]
 80109a8:	1900      	addeq	r0, r0, r4
 80109aa:	6018      	streq	r0, [r3, #0]
 80109ac:	6059      	str	r1, [r3, #4]
 80109ae:	6053      	str	r3, [r2, #4]
 80109b0:	bd30      	pop	{r4, r5, pc}
 80109b2:	bf00      	nop
 80109b4:	20000b40 	.word	0x20000b40

080109b8 <_malloc_r>:
 80109b8:	b570      	push	{r4, r5, r6, lr}
 80109ba:	1ccd      	adds	r5, r1, #3
 80109bc:	f025 0503 	bic.w	r5, r5, #3
 80109c0:	3508      	adds	r5, #8
 80109c2:	2d0c      	cmp	r5, #12
 80109c4:	bf38      	it	cc
 80109c6:	250c      	movcc	r5, #12
 80109c8:	2d00      	cmp	r5, #0
 80109ca:	4606      	mov	r6, r0
 80109cc:	da03      	bge.n	80109d6 <_malloc_r+0x1e>
 80109ce:	230c      	movs	r3, #12
 80109d0:	6033      	str	r3, [r6, #0]
 80109d2:	2000      	movs	r0, #0
 80109d4:	bd70      	pop	{r4, r5, r6, pc}
 80109d6:	42a9      	cmp	r1, r5
 80109d8:	d8f9      	bhi.n	80109ce <_malloc_r+0x16>
 80109da:	4b1f      	ldr	r3, [pc, #124]	; (8010a58 <_malloc_r+0xa0>)
 80109dc:	681c      	ldr	r4, [r3, #0]
 80109de:	461a      	mov	r2, r3
 80109e0:	4621      	mov	r1, r4
 80109e2:	b1a1      	cbz	r1, 8010a0e <_malloc_r+0x56>
 80109e4:	680b      	ldr	r3, [r1, #0]
 80109e6:	1b5b      	subs	r3, r3, r5
 80109e8:	d40e      	bmi.n	8010a08 <_malloc_r+0x50>
 80109ea:	2b0b      	cmp	r3, #11
 80109ec:	d903      	bls.n	80109f6 <_malloc_r+0x3e>
 80109ee:	600b      	str	r3, [r1, #0]
 80109f0:	18cc      	adds	r4, r1, r3
 80109f2:	50cd      	str	r5, [r1, r3]
 80109f4:	e01e      	b.n	8010a34 <_malloc_r+0x7c>
 80109f6:	428c      	cmp	r4, r1
 80109f8:	bf0b      	itete	eq
 80109fa:	6863      	ldreq	r3, [r4, #4]
 80109fc:	684b      	ldrne	r3, [r1, #4]
 80109fe:	6013      	streq	r3, [r2, #0]
 8010a00:	6063      	strne	r3, [r4, #4]
 8010a02:	bf18      	it	ne
 8010a04:	460c      	movne	r4, r1
 8010a06:	e015      	b.n	8010a34 <_malloc_r+0x7c>
 8010a08:	460c      	mov	r4, r1
 8010a0a:	6849      	ldr	r1, [r1, #4]
 8010a0c:	e7e9      	b.n	80109e2 <_malloc_r+0x2a>
 8010a0e:	4c13      	ldr	r4, [pc, #76]	; (8010a5c <_malloc_r+0xa4>)
 8010a10:	6823      	ldr	r3, [r4, #0]
 8010a12:	b91b      	cbnz	r3, 8010a1c <_malloc_r+0x64>
 8010a14:	4630      	mov	r0, r6
 8010a16:	f000 f82b 	bl	8010a70 <_sbrk_r>
 8010a1a:	6020      	str	r0, [r4, #0]
 8010a1c:	4629      	mov	r1, r5
 8010a1e:	4630      	mov	r0, r6
 8010a20:	f000 f826 	bl	8010a70 <_sbrk_r>
 8010a24:	1c43      	adds	r3, r0, #1
 8010a26:	d0d2      	beq.n	80109ce <_malloc_r+0x16>
 8010a28:	1cc4      	adds	r4, r0, #3
 8010a2a:	f024 0403 	bic.w	r4, r4, #3
 8010a2e:	42a0      	cmp	r0, r4
 8010a30:	d10a      	bne.n	8010a48 <_malloc_r+0x90>
 8010a32:	6025      	str	r5, [r4, #0]
 8010a34:	f104 000b 	add.w	r0, r4, #11
 8010a38:	1d23      	adds	r3, r4, #4
 8010a3a:	f020 0007 	bic.w	r0, r0, #7
 8010a3e:	1ac3      	subs	r3, r0, r3
 8010a40:	d009      	beq.n	8010a56 <_malloc_r+0x9e>
 8010a42:	425a      	negs	r2, r3
 8010a44:	50e2      	str	r2, [r4, r3]
 8010a46:	bd70      	pop	{r4, r5, r6, pc}
 8010a48:	1a21      	subs	r1, r4, r0
 8010a4a:	4630      	mov	r0, r6
 8010a4c:	f000 f810 	bl	8010a70 <_sbrk_r>
 8010a50:	3001      	adds	r0, #1
 8010a52:	d1ee      	bne.n	8010a32 <_malloc_r+0x7a>
 8010a54:	e7bb      	b.n	80109ce <_malloc_r+0x16>
 8010a56:	bd70      	pop	{r4, r5, r6, pc}
 8010a58:	20000b40 	.word	0x20000b40
 8010a5c:	20000b3c 	.word	0x20000b3c

08010a60 <realloc>:
 8010a60:	4b02      	ldr	r3, [pc, #8]	; (8010a6c <realloc+0xc>)
 8010a62:	460a      	mov	r2, r1
 8010a64:	4601      	mov	r1, r0
 8010a66:	6818      	ldr	r0, [r3, #0]
 8010a68:	f000 bc16 	b.w	8011298 <_realloc_r>
 8010a6c:	20000094 	.word	0x20000094

08010a70 <_sbrk_r>:
 8010a70:	b538      	push	{r3, r4, r5, lr}
 8010a72:	4c06      	ldr	r4, [pc, #24]	; (8010a8c <_sbrk_r+0x1c>)
 8010a74:	2300      	movs	r3, #0
 8010a76:	4605      	mov	r5, r0
 8010a78:	4608      	mov	r0, r1
 8010a7a:	6023      	str	r3, [r4, #0]
 8010a7c:	f001 f90a 	bl	8011c94 <_sbrk>
 8010a80:	1c43      	adds	r3, r0, #1
 8010a82:	d102      	bne.n	8010a8a <_sbrk_r+0x1a>
 8010a84:	6823      	ldr	r3, [r4, #0]
 8010a86:	b103      	cbz	r3, 8010a8a <_sbrk_r+0x1a>
 8010a88:	602b      	str	r3, [r5, #0]
 8010a8a:	bd38      	pop	{r3, r4, r5, pc}
 8010a8c:	20000b64 	.word	0x20000b64

08010a90 <_init_signal_r>:
 8010a90:	b538      	push	{r3, r4, r5, lr}
 8010a92:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8010a94:	4605      	mov	r5, r0
 8010a96:	b10c      	cbz	r4, 8010a9c <_init_signal_r+0xc>
 8010a98:	2000      	movs	r0, #0
 8010a9a:	bd38      	pop	{r3, r4, r5, pc}
 8010a9c:	2180      	movs	r1, #128	; 0x80
 8010a9e:	f7ff ff8b 	bl	80109b8 <_malloc_r>
 8010aa2:	6468      	str	r0, [r5, #68]	; 0x44
 8010aa4:	b138      	cbz	r0, 8010ab6 <_init_signal_r+0x26>
 8010aa6:	4623      	mov	r3, r4
 8010aa8:	4621      	mov	r1, r4
 8010aaa:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8010aac:	50d1      	str	r1, [r2, r3]
 8010aae:	3304      	adds	r3, #4
 8010ab0:	2b80      	cmp	r3, #128	; 0x80
 8010ab2:	d1fa      	bne.n	8010aaa <_init_signal_r+0x1a>
 8010ab4:	e7f0      	b.n	8010a98 <_init_signal_r+0x8>
 8010ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8010aba:	bd38      	pop	{r3, r4, r5, pc}

08010abc <_signal_r>:
 8010abc:	291f      	cmp	r1, #31
 8010abe:	b570      	push	{r4, r5, r6, lr}
 8010ac0:	4604      	mov	r4, r0
 8010ac2:	460d      	mov	r5, r1
 8010ac4:	4616      	mov	r6, r2
 8010ac6:	d902      	bls.n	8010ace <_signal_r+0x12>
 8010ac8:	2316      	movs	r3, #22
 8010aca:	6003      	str	r3, [r0, #0]
 8010acc:	e00b      	b.n	8010ae6 <_signal_r+0x2a>
 8010ace:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8010ad0:	b12b      	cbz	r3, 8010ade <_signal_r+0x22>
 8010ad2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8010ad4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010ad8:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 8010adc:	bd70      	pop	{r4, r5, r6, pc}
 8010ade:	f7ff ffd7 	bl	8010a90 <_init_signal_r>
 8010ae2:	2800      	cmp	r0, #0
 8010ae4:	d0f5      	beq.n	8010ad2 <_signal_r+0x16>
 8010ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8010aea:	bd70      	pop	{r4, r5, r6, pc}

08010aec <_raise_r>:
 8010aec:	291f      	cmp	r1, #31
 8010aee:	b538      	push	{r3, r4, r5, lr}
 8010af0:	4604      	mov	r4, r0
 8010af2:	460d      	mov	r5, r1
 8010af4:	d904      	bls.n	8010b00 <_raise_r+0x14>
 8010af6:	2316      	movs	r3, #22
 8010af8:	6003      	str	r3, [r0, #0]
 8010afa:	f04f 30ff 	mov.w	r0, #4294967295
 8010afe:	bd38      	pop	{r3, r4, r5, pc}
 8010b00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010b02:	b112      	cbz	r2, 8010b0a <_raise_r+0x1e>
 8010b04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b08:	b94b      	cbnz	r3, 8010b1e <_raise_r+0x32>
 8010b0a:	4620      	mov	r0, r4
 8010b0c:	f000 f86e 	bl	8010bec <_getpid_r>
 8010b10:	462a      	mov	r2, r5
 8010b12:	4601      	mov	r1, r0
 8010b14:	4620      	mov	r0, r4
 8010b16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b1a:	f000 b855 	b.w	8010bc8 <_kill_r>
 8010b1e:	2b01      	cmp	r3, #1
 8010b20:	d00c      	beq.n	8010b3c <_raise_r+0x50>
 8010b22:	1c59      	adds	r1, r3, #1
 8010b24:	d103      	bne.n	8010b2e <_raise_r+0x42>
 8010b26:	2316      	movs	r3, #22
 8010b28:	6003      	str	r3, [r0, #0]
 8010b2a:	2001      	movs	r0, #1
 8010b2c:	bd38      	pop	{r3, r4, r5, pc}
 8010b2e:	2400      	movs	r4, #0
 8010b30:	4628      	mov	r0, r5
 8010b32:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b36:	4798      	blx	r3
 8010b38:	4620      	mov	r0, r4
 8010b3a:	bd38      	pop	{r3, r4, r5, pc}
 8010b3c:	2000      	movs	r0, #0
 8010b3e:	bd38      	pop	{r3, r4, r5, pc}

08010b40 <__sigtramp_r>:
 8010b40:	291f      	cmp	r1, #31
 8010b42:	b538      	push	{r3, r4, r5, lr}
 8010b44:	4604      	mov	r4, r0
 8010b46:	460d      	mov	r5, r1
 8010b48:	d902      	bls.n	8010b50 <__sigtramp_r+0x10>
 8010b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b4e:	bd38      	pop	{r3, r4, r5, pc}
 8010b50:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8010b52:	b123      	cbz	r3, 8010b5e <__sigtramp_r+0x1e>
 8010b54:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8010b56:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8010b5a:	b92b      	cbnz	r3, 8010b68 <__sigtramp_r+0x28>
 8010b5c:	e00f      	b.n	8010b7e <__sigtramp_r+0x3e>
 8010b5e:	f7ff ff97 	bl	8010a90 <_init_signal_r>
 8010b62:	2800      	cmp	r0, #0
 8010b64:	d0f6      	beq.n	8010b54 <__sigtramp_r+0x14>
 8010b66:	e7f0      	b.n	8010b4a <__sigtramp_r+0xa>
 8010b68:	1c59      	adds	r1, r3, #1
 8010b6a:	d00a      	beq.n	8010b82 <__sigtramp_r+0x42>
 8010b6c:	2b01      	cmp	r3, #1
 8010b6e:	d00a      	beq.n	8010b86 <__sigtramp_r+0x46>
 8010b70:	2400      	movs	r4, #0
 8010b72:	4628      	mov	r0, r5
 8010b74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b78:	4798      	blx	r3
 8010b7a:	4620      	mov	r0, r4
 8010b7c:	bd38      	pop	{r3, r4, r5, pc}
 8010b7e:	2001      	movs	r0, #1
 8010b80:	bd38      	pop	{r3, r4, r5, pc}
 8010b82:	2002      	movs	r0, #2
 8010b84:	bd38      	pop	{r3, r4, r5, pc}
 8010b86:	2003      	movs	r0, #3
 8010b88:	bd38      	pop	{r3, r4, r5, pc}
	...

08010b8c <raise>:
 8010b8c:	4b02      	ldr	r3, [pc, #8]	; (8010b98 <raise+0xc>)
 8010b8e:	4601      	mov	r1, r0
 8010b90:	6818      	ldr	r0, [r3, #0]
 8010b92:	f7ff bfab 	b.w	8010aec <_raise_r>
 8010b96:	bf00      	nop
 8010b98:	20000094 	.word	0x20000094

08010b9c <signal>:
 8010b9c:	4b02      	ldr	r3, [pc, #8]	; (8010ba8 <signal+0xc>)
 8010b9e:	460a      	mov	r2, r1
 8010ba0:	4601      	mov	r1, r0
 8010ba2:	6818      	ldr	r0, [r3, #0]
 8010ba4:	f7ff bf8a 	b.w	8010abc <_signal_r>
 8010ba8:	20000094 	.word	0x20000094

08010bac <_init_signal>:
 8010bac:	4b01      	ldr	r3, [pc, #4]	; (8010bb4 <_init_signal+0x8>)
 8010bae:	6818      	ldr	r0, [r3, #0]
 8010bb0:	f7ff bf6e 	b.w	8010a90 <_init_signal_r>
 8010bb4:	20000094 	.word	0x20000094

08010bb8 <__sigtramp>:
 8010bb8:	4b02      	ldr	r3, [pc, #8]	; (8010bc4 <__sigtramp+0xc>)
 8010bba:	4601      	mov	r1, r0
 8010bbc:	6818      	ldr	r0, [r3, #0]
 8010bbe:	f7ff bfbf 	b.w	8010b40 <__sigtramp_r>
 8010bc2:	bf00      	nop
 8010bc4:	20000094 	.word	0x20000094

08010bc8 <_kill_r>:
 8010bc8:	b538      	push	{r3, r4, r5, lr}
 8010bca:	4c07      	ldr	r4, [pc, #28]	; (8010be8 <_kill_r+0x20>)
 8010bcc:	2300      	movs	r3, #0
 8010bce:	4605      	mov	r5, r0
 8010bd0:	4608      	mov	r0, r1
 8010bd2:	4611      	mov	r1, r2
 8010bd4:	6023      	str	r3, [r4, #0]
 8010bd6:	f001 f845 	bl	8011c64 <_kill>
 8010bda:	1c43      	adds	r3, r0, #1
 8010bdc:	d102      	bne.n	8010be4 <_kill_r+0x1c>
 8010bde:	6823      	ldr	r3, [r4, #0]
 8010be0:	b103      	cbz	r3, 8010be4 <_kill_r+0x1c>
 8010be2:	602b      	str	r3, [r5, #0]
 8010be4:	bd38      	pop	{r3, r4, r5, pc}
 8010be6:	bf00      	nop
 8010be8:	20000b64 	.word	0x20000b64

08010bec <_getpid_r>:
 8010bec:	f001 b82a 	b.w	8011c44 <_getpid>

08010bf0 <_siprintf_r>:
 8010bf0:	b40c      	push	{r2, r3}
 8010bf2:	b510      	push	{r4, lr}
 8010bf4:	b09c      	sub	sp, #112	; 0x70
 8010bf6:	9102      	str	r1, [sp, #8]
 8010bf8:	9106      	str	r1, [sp, #24]
 8010bfa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010bfe:	9104      	str	r1, [sp, #16]
 8010c00:	9107      	str	r1, [sp, #28]
 8010c02:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010c06:	ab1e      	add	r3, sp, #120	; 0x78
 8010c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c0c:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010c10:	f44f 7402 	mov.w	r4, #520	; 0x208
 8010c14:	a902      	add	r1, sp, #8
 8010c16:	9301      	str	r3, [sp, #4]
 8010c18:	f8ad 4014 	strh.w	r4, [sp, #20]
 8010c1c:	f000 fc3a 	bl	8011494 <_svfiprintf_r>
 8010c20:	9b02      	ldr	r3, [sp, #8]
 8010c22:	2200      	movs	r2, #0
 8010c24:	701a      	strb	r2, [r3, #0]
 8010c26:	b01c      	add	sp, #112	; 0x70
 8010c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c2c:	b002      	add	sp, #8
 8010c2e:	4770      	bx	lr

08010c30 <siprintf>:
 8010c30:	b40e      	push	{r1, r2, r3}
 8010c32:	b500      	push	{lr}
 8010c34:	f44f 7102 	mov.w	r1, #520	; 0x208
 8010c38:	b09c      	sub	sp, #112	; 0x70
 8010c3a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8010c3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010c42:	9104      	str	r1, [sp, #16]
 8010c44:	9107      	str	r1, [sp, #28]
 8010c46:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010c4a:	ab1d      	add	r3, sp, #116	; 0x74
 8010c4c:	9002      	str	r0, [sp, #8]
 8010c4e:	9006      	str	r0, [sp, #24]
 8010c50:	4808      	ldr	r0, [pc, #32]	; (8010c74 <siprintf+0x44>)
 8010c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c56:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010c5a:	6800      	ldr	r0, [r0, #0]
 8010c5c:	a902      	add	r1, sp, #8
 8010c5e:	9301      	str	r3, [sp, #4]
 8010c60:	f000 fc18 	bl	8011494 <_svfiprintf_r>
 8010c64:	9b02      	ldr	r3, [sp, #8]
 8010c66:	2200      	movs	r2, #0
 8010c68:	701a      	strb	r2, [r3, #0]
 8010c6a:	b01c      	add	sp, #112	; 0x70
 8010c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c70:	b003      	add	sp, #12
 8010c72:	4770      	bx	lr
 8010c74:	20000094 	.word	0x20000094

08010c78 <strncmp>:
 8010c78:	b530      	push	{r4, r5, lr}
 8010c7a:	b182      	cbz	r2, 8010c9e <strncmp+0x26>
 8010c7c:	1e45      	subs	r5, r0, #1
 8010c7e:	3901      	subs	r1, #1
 8010c80:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8010c84:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010c88:	42a3      	cmp	r3, r4
 8010c8a:	d106      	bne.n	8010c9a <strncmp+0x22>
 8010c8c:	43ec      	mvns	r4, r5
 8010c8e:	4414      	add	r4, r2
 8010c90:	42e0      	cmn	r0, r4
 8010c92:	d001      	beq.n	8010c98 <strncmp+0x20>
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d1f3      	bne.n	8010c80 <strncmp+0x8>
 8010c98:	461c      	mov	r4, r3
 8010c9a:	1b18      	subs	r0, r3, r4
 8010c9c:	bd30      	pop	{r4, r5, pc}
 8010c9e:	4610      	mov	r0, r2
 8010ca0:	bd30      	pop	{r4, r5, pc}
	...

08010ca4 <write>:
 8010ca4:	4613      	mov	r3, r2
 8010ca6:	460a      	mov	r2, r1
 8010ca8:	4601      	mov	r1, r0
 8010caa:	4802      	ldr	r0, [pc, #8]	; (8010cb4 <write+0x10>)
 8010cac:	6800      	ldr	r0, [r0, #0]
 8010cae:	f000 b85f 	b.w	8010d70 <_write_r>
 8010cb2:	bf00      	nop
 8010cb4:	20000094 	.word	0x20000094

08010cb8 <__swbuf_r>:
 8010cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cba:	460f      	mov	r7, r1
 8010cbc:	4614      	mov	r4, r2
 8010cbe:	4606      	mov	r6, r0
 8010cc0:	b118      	cbz	r0, 8010cca <__swbuf_r+0x12>
 8010cc2:	6983      	ldr	r3, [r0, #24]
 8010cc4:	b90b      	cbnz	r3, 8010cca <__swbuf_r+0x12>
 8010cc6:	f000 f9dd 	bl	8011084 <__sinit>
 8010cca:	4b22      	ldr	r3, [pc, #136]	; (8010d54 <__swbuf_r+0x9c>)
 8010ccc:	429c      	cmp	r4, r3
 8010cce:	d101      	bne.n	8010cd4 <__swbuf_r+0x1c>
 8010cd0:	6874      	ldr	r4, [r6, #4]
 8010cd2:	e008      	b.n	8010ce6 <__swbuf_r+0x2e>
 8010cd4:	4b20      	ldr	r3, [pc, #128]	; (8010d58 <__swbuf_r+0xa0>)
 8010cd6:	429c      	cmp	r4, r3
 8010cd8:	d101      	bne.n	8010cde <__swbuf_r+0x26>
 8010cda:	68b4      	ldr	r4, [r6, #8]
 8010cdc:	e003      	b.n	8010ce6 <__swbuf_r+0x2e>
 8010cde:	4b1f      	ldr	r3, [pc, #124]	; (8010d5c <__swbuf_r+0xa4>)
 8010ce0:	429c      	cmp	r4, r3
 8010ce2:	bf08      	it	eq
 8010ce4:	68f4      	ldreq	r4, [r6, #12]
 8010ce6:	69a3      	ldr	r3, [r4, #24]
 8010ce8:	60a3      	str	r3, [r4, #8]
 8010cea:	89a3      	ldrh	r3, [r4, #12]
 8010cec:	071a      	lsls	r2, r3, #28
 8010cee:	d509      	bpl.n	8010d04 <__swbuf_r+0x4c>
 8010cf0:	6923      	ldr	r3, [r4, #16]
 8010cf2:	b13b      	cbz	r3, 8010d04 <__swbuf_r+0x4c>
 8010cf4:	6823      	ldr	r3, [r4, #0]
 8010cf6:	6920      	ldr	r0, [r4, #16]
 8010cf8:	b2fd      	uxtb	r5, r7
 8010cfa:	1a18      	subs	r0, r3, r0
 8010cfc:	6963      	ldr	r3, [r4, #20]
 8010cfe:	4298      	cmp	r0, r3
 8010d00:	db0f      	blt.n	8010d22 <__swbuf_r+0x6a>
 8010d02:	e008      	b.n	8010d16 <__swbuf_r+0x5e>
 8010d04:	4621      	mov	r1, r4
 8010d06:	4630      	mov	r0, r6
 8010d08:	f000 f844 	bl	8010d94 <__swsetup_r>
 8010d0c:	2800      	cmp	r0, #0
 8010d0e:	d0f1      	beq.n	8010cf4 <__swbuf_r+0x3c>
 8010d10:	f04f 30ff 	mov.w	r0, #4294967295
 8010d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d16:	4621      	mov	r1, r4
 8010d18:	4630      	mov	r0, r6
 8010d1a:	f000 f92d 	bl	8010f78 <_fflush_r>
 8010d1e:	2800      	cmp	r0, #0
 8010d20:	d1f6      	bne.n	8010d10 <__swbuf_r+0x58>
 8010d22:	68a3      	ldr	r3, [r4, #8]
 8010d24:	3b01      	subs	r3, #1
 8010d26:	60a3      	str	r3, [r4, #8]
 8010d28:	6823      	ldr	r3, [r4, #0]
 8010d2a:	1c5a      	adds	r2, r3, #1
 8010d2c:	6022      	str	r2, [r4, #0]
 8010d2e:	701f      	strb	r7, [r3, #0]
 8010d30:	6962      	ldr	r2, [r4, #20]
 8010d32:	1c43      	adds	r3, r0, #1
 8010d34:	4293      	cmp	r3, r2
 8010d36:	d004      	beq.n	8010d42 <__swbuf_r+0x8a>
 8010d38:	89a3      	ldrh	r3, [r4, #12]
 8010d3a:	07db      	lsls	r3, r3, #31
 8010d3c:	d507      	bpl.n	8010d4e <__swbuf_r+0x96>
 8010d3e:	2d0a      	cmp	r5, #10
 8010d40:	d105      	bne.n	8010d4e <__swbuf_r+0x96>
 8010d42:	4621      	mov	r1, r4
 8010d44:	4630      	mov	r0, r6
 8010d46:	f000 f917 	bl	8010f78 <_fflush_r>
 8010d4a:	2800      	cmp	r0, #0
 8010d4c:	d1e0      	bne.n	8010d10 <__swbuf_r+0x58>
 8010d4e:	4628      	mov	r0, r5
 8010d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d52:	bf00      	nop
 8010d54:	08013548 	.word	0x08013548
 8010d58:	08013568 	.word	0x08013568
 8010d5c:	08013588 	.word	0x08013588

08010d60 <__swbuf>:
 8010d60:	4b02      	ldr	r3, [pc, #8]	; (8010d6c <__swbuf+0xc>)
 8010d62:	460a      	mov	r2, r1
 8010d64:	4601      	mov	r1, r0
 8010d66:	6818      	ldr	r0, [r3, #0]
 8010d68:	f7ff bfa6 	b.w	8010cb8 <__swbuf_r>
 8010d6c:	20000094 	.word	0x20000094

08010d70 <_write_r>:
 8010d70:	b538      	push	{r3, r4, r5, lr}
 8010d72:	4c07      	ldr	r4, [pc, #28]	; (8010d90 <_write_r+0x20>)
 8010d74:	4605      	mov	r5, r0
 8010d76:	4608      	mov	r0, r1
 8010d78:	4611      	mov	r1, r2
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	6022      	str	r2, [r4, #0]
 8010d7e:	461a      	mov	r2, r3
 8010d80:	f000 ff96 	bl	8011cb0 <_write>
 8010d84:	1c43      	adds	r3, r0, #1
 8010d86:	d102      	bne.n	8010d8e <_write_r+0x1e>
 8010d88:	6823      	ldr	r3, [r4, #0]
 8010d8a:	b103      	cbz	r3, 8010d8e <_write_r+0x1e>
 8010d8c:	602b      	str	r3, [r5, #0]
 8010d8e:	bd38      	pop	{r3, r4, r5, pc}
 8010d90:	20000b64 	.word	0x20000b64

08010d94 <__swsetup_r>:
 8010d94:	4b31      	ldr	r3, [pc, #196]	; (8010e5c <__swsetup_r+0xc8>)
 8010d96:	b570      	push	{r4, r5, r6, lr}
 8010d98:	681d      	ldr	r5, [r3, #0]
 8010d9a:	4606      	mov	r6, r0
 8010d9c:	460c      	mov	r4, r1
 8010d9e:	b125      	cbz	r5, 8010daa <__swsetup_r+0x16>
 8010da0:	69ab      	ldr	r3, [r5, #24]
 8010da2:	b913      	cbnz	r3, 8010daa <__swsetup_r+0x16>
 8010da4:	4628      	mov	r0, r5
 8010da6:	f000 f96d 	bl	8011084 <__sinit>
 8010daa:	4b2d      	ldr	r3, [pc, #180]	; (8010e60 <__swsetup_r+0xcc>)
 8010dac:	429c      	cmp	r4, r3
 8010dae:	d101      	bne.n	8010db4 <__swsetup_r+0x20>
 8010db0:	686c      	ldr	r4, [r5, #4]
 8010db2:	e008      	b.n	8010dc6 <__swsetup_r+0x32>
 8010db4:	4b2b      	ldr	r3, [pc, #172]	; (8010e64 <__swsetup_r+0xd0>)
 8010db6:	429c      	cmp	r4, r3
 8010db8:	d101      	bne.n	8010dbe <__swsetup_r+0x2a>
 8010dba:	68ac      	ldr	r4, [r5, #8]
 8010dbc:	e003      	b.n	8010dc6 <__swsetup_r+0x32>
 8010dbe:	4b2a      	ldr	r3, [pc, #168]	; (8010e68 <__swsetup_r+0xd4>)
 8010dc0:	429c      	cmp	r4, r3
 8010dc2:	bf08      	it	eq
 8010dc4:	68ec      	ldreq	r4, [r5, #12]
 8010dc6:	89a3      	ldrh	r3, [r4, #12]
 8010dc8:	b29a      	uxth	r2, r3
 8010dca:	0711      	lsls	r1, r2, #28
 8010dcc:	d41d      	bmi.n	8010e0a <__swsetup_r+0x76>
 8010dce:	06d5      	lsls	r5, r2, #27
 8010dd0:	d402      	bmi.n	8010dd8 <__swsetup_r+0x44>
 8010dd2:	2209      	movs	r2, #9
 8010dd4:	6032      	str	r2, [r6, #0]
 8010dd6:	e038      	b.n	8010e4a <__swsetup_r+0xb6>
 8010dd8:	0750      	lsls	r0, r2, #29
 8010dda:	d512      	bpl.n	8010e02 <__swsetup_r+0x6e>
 8010ddc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010dde:	b141      	cbz	r1, 8010df2 <__swsetup_r+0x5e>
 8010de0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010de4:	4299      	cmp	r1, r3
 8010de6:	d002      	beq.n	8010dee <__swsetup_r+0x5a>
 8010de8:	4630      	mov	r0, r6
 8010dea:	f7ff fda1 	bl	8010930 <_free_r>
 8010dee:	2300      	movs	r3, #0
 8010df0:	6363      	str	r3, [r4, #52]	; 0x34
 8010df2:	89a3      	ldrh	r3, [r4, #12]
 8010df4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010df8:	81a3      	strh	r3, [r4, #12]
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	6063      	str	r3, [r4, #4]
 8010dfe:	6923      	ldr	r3, [r4, #16]
 8010e00:	6023      	str	r3, [r4, #0]
 8010e02:	89a3      	ldrh	r3, [r4, #12]
 8010e04:	f043 0308 	orr.w	r3, r3, #8
 8010e08:	81a3      	strh	r3, [r4, #12]
 8010e0a:	6923      	ldr	r3, [r4, #16]
 8010e0c:	b94b      	cbnz	r3, 8010e22 <__swsetup_r+0x8e>
 8010e0e:	89a3      	ldrh	r3, [r4, #12]
 8010e10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e18:	d003      	beq.n	8010e22 <__swsetup_r+0x8e>
 8010e1a:	4621      	mov	r1, r4
 8010e1c:	4630      	mov	r0, r6
 8010e1e:	f000 f9ef 	bl	8011200 <__smakebuf_r>
 8010e22:	89a3      	ldrh	r3, [r4, #12]
 8010e24:	f013 0201 	ands.w	r2, r3, #1
 8010e28:	d005      	beq.n	8010e36 <__swsetup_r+0xa2>
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	60a2      	str	r2, [r4, #8]
 8010e2e:	6962      	ldr	r2, [r4, #20]
 8010e30:	4252      	negs	r2, r2
 8010e32:	61a2      	str	r2, [r4, #24]
 8010e34:	e003      	b.n	8010e3e <__swsetup_r+0xaa>
 8010e36:	0799      	lsls	r1, r3, #30
 8010e38:	bf58      	it	pl
 8010e3a:	6962      	ldrpl	r2, [r4, #20]
 8010e3c:	60a2      	str	r2, [r4, #8]
 8010e3e:	6922      	ldr	r2, [r4, #16]
 8010e40:	b94a      	cbnz	r2, 8010e56 <__swsetup_r+0xc2>
 8010e42:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8010e46:	b280      	uxth	r0, r0
 8010e48:	b130      	cbz	r0, 8010e58 <__swsetup_r+0xc4>
 8010e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e4e:	81a3      	strh	r3, [r4, #12]
 8010e50:	f04f 30ff 	mov.w	r0, #4294967295
 8010e54:	bd70      	pop	{r4, r5, r6, pc}
 8010e56:	2000      	movs	r0, #0
 8010e58:	bd70      	pop	{r4, r5, r6, pc}
 8010e5a:	bf00      	nop
 8010e5c:	20000094 	.word	0x20000094
 8010e60:	08013548 	.word	0x08013548
 8010e64:	08013568 	.word	0x08013568
 8010e68:	08013588 	.word	0x08013588

08010e6c <__sflush_r>:
 8010e6c:	898a      	ldrh	r2, [r1, #12]
 8010e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e72:	4605      	mov	r5, r0
 8010e74:	0710      	lsls	r0, r2, #28
 8010e76:	460c      	mov	r4, r1
 8010e78:	d459      	bmi.n	8010f2e <__sflush_r+0xc2>
 8010e7a:	684b      	ldr	r3, [r1, #4]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	dc02      	bgt.n	8010e86 <__sflush_r+0x1a>
 8010e80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	dd17      	ble.n	8010eb6 <__sflush_r+0x4a>
 8010e86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010e88:	b1ae      	cbz	r6, 8010eb6 <__sflush_r+0x4a>
 8010e8a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8010e8e:	2300      	movs	r3, #0
 8010e90:	b292      	uxth	r2, r2
 8010e92:	682f      	ldr	r7, [r5, #0]
 8010e94:	602b      	str	r3, [r5, #0]
 8010e96:	b10a      	cbz	r2, 8010e9c <__sflush_r+0x30>
 8010e98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010e9a:	e015      	b.n	8010ec8 <__sflush_r+0x5c>
 8010e9c:	6a21      	ldr	r1, [r4, #32]
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	4628      	mov	r0, r5
 8010ea2:	47b0      	blx	r6
 8010ea4:	1c41      	adds	r1, r0, #1
 8010ea6:	d10f      	bne.n	8010ec8 <__sflush_r+0x5c>
 8010ea8:	682b      	ldr	r3, [r5, #0]
 8010eaa:	b16b      	cbz	r3, 8010ec8 <__sflush_r+0x5c>
 8010eac:	2b1d      	cmp	r3, #29
 8010eae:	d001      	beq.n	8010eb4 <__sflush_r+0x48>
 8010eb0:	2b16      	cmp	r3, #22
 8010eb2:	d103      	bne.n	8010ebc <__sflush_r+0x50>
 8010eb4:	602f      	str	r7, [r5, #0]
 8010eb6:	2000      	movs	r0, #0
 8010eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ebc:	89a3      	ldrh	r3, [r4, #12]
 8010ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ec2:	81a3      	strh	r3, [r4, #12]
 8010ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ec8:	89a3      	ldrh	r3, [r4, #12]
 8010eca:	075a      	lsls	r2, r3, #29
 8010ecc:	d505      	bpl.n	8010eda <__sflush_r+0x6e>
 8010ece:	6863      	ldr	r3, [r4, #4]
 8010ed0:	1ac0      	subs	r0, r0, r3
 8010ed2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010ed4:	b10b      	cbz	r3, 8010eda <__sflush_r+0x6e>
 8010ed6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010ed8:	1ac0      	subs	r0, r0, r3
 8010eda:	2300      	movs	r3, #0
 8010edc:	4602      	mov	r2, r0
 8010ede:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010ee0:	6a21      	ldr	r1, [r4, #32]
 8010ee2:	4628      	mov	r0, r5
 8010ee4:	47b0      	blx	r6
 8010ee6:	1c43      	adds	r3, r0, #1
 8010ee8:	89a3      	ldrh	r3, [r4, #12]
 8010eea:	d106      	bne.n	8010efa <__sflush_r+0x8e>
 8010eec:	6829      	ldr	r1, [r5, #0]
 8010eee:	291d      	cmp	r1, #29
 8010ef0:	d839      	bhi.n	8010f66 <__sflush_r+0xfa>
 8010ef2:	4a20      	ldr	r2, [pc, #128]	; (8010f74 <__sflush_r+0x108>)
 8010ef4:	40ca      	lsrs	r2, r1
 8010ef6:	07d6      	lsls	r6, r2, #31
 8010ef8:	d535      	bpl.n	8010f66 <__sflush_r+0xfa>
 8010efa:	2200      	movs	r2, #0
 8010efc:	6062      	str	r2, [r4, #4]
 8010efe:	6922      	ldr	r2, [r4, #16]
 8010f00:	04d9      	lsls	r1, r3, #19
 8010f02:	6022      	str	r2, [r4, #0]
 8010f04:	d504      	bpl.n	8010f10 <__sflush_r+0xa4>
 8010f06:	1c42      	adds	r2, r0, #1
 8010f08:	d101      	bne.n	8010f0e <__sflush_r+0xa2>
 8010f0a:	682b      	ldr	r3, [r5, #0]
 8010f0c:	b903      	cbnz	r3, 8010f10 <__sflush_r+0xa4>
 8010f0e:	6560      	str	r0, [r4, #84]	; 0x54
 8010f10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f12:	602f      	str	r7, [r5, #0]
 8010f14:	2900      	cmp	r1, #0
 8010f16:	d0ce      	beq.n	8010eb6 <__sflush_r+0x4a>
 8010f18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f1c:	4299      	cmp	r1, r3
 8010f1e:	d002      	beq.n	8010f26 <__sflush_r+0xba>
 8010f20:	4628      	mov	r0, r5
 8010f22:	f7ff fd05 	bl	8010930 <_free_r>
 8010f26:	2000      	movs	r0, #0
 8010f28:	6360      	str	r0, [r4, #52]	; 0x34
 8010f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f2e:	690f      	ldr	r7, [r1, #16]
 8010f30:	2f00      	cmp	r7, #0
 8010f32:	d0c0      	beq.n	8010eb6 <__sflush_r+0x4a>
 8010f34:	0793      	lsls	r3, r2, #30
 8010f36:	680e      	ldr	r6, [r1, #0]
 8010f38:	bf0c      	ite	eq
 8010f3a:	694b      	ldreq	r3, [r1, #20]
 8010f3c:	2300      	movne	r3, #0
 8010f3e:	ebc7 0806 	rsb	r8, r7, r6
 8010f42:	600f      	str	r7, [r1, #0]
 8010f44:	608b      	str	r3, [r1, #8]
 8010f46:	e002      	b.n	8010f4e <__sflush_r+0xe2>
 8010f48:	4407      	add	r7, r0
 8010f4a:	ebc0 0808 	rsb	r8, r0, r8
 8010f4e:	f1b8 0f00 	cmp.w	r8, #0
 8010f52:	ddb0      	ble.n	8010eb6 <__sflush_r+0x4a>
 8010f54:	4643      	mov	r3, r8
 8010f56:	463a      	mov	r2, r7
 8010f58:	6a21      	ldr	r1, [r4, #32]
 8010f5a:	4628      	mov	r0, r5
 8010f5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010f5e:	47b0      	blx	r6
 8010f60:	2800      	cmp	r0, #0
 8010f62:	dcf1      	bgt.n	8010f48 <__sflush_r+0xdc>
 8010f64:	89a3      	ldrh	r3, [r4, #12]
 8010f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f6a:	81a3      	strh	r3, [r4, #12]
 8010f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f74:	20400001 	.word	0x20400001

08010f78 <_fflush_r>:
 8010f78:	b538      	push	{r3, r4, r5, lr}
 8010f7a:	690b      	ldr	r3, [r1, #16]
 8010f7c:	4605      	mov	r5, r0
 8010f7e:	460c      	mov	r4, r1
 8010f80:	b1db      	cbz	r3, 8010fba <_fflush_r+0x42>
 8010f82:	b118      	cbz	r0, 8010f8c <_fflush_r+0x14>
 8010f84:	6983      	ldr	r3, [r0, #24]
 8010f86:	b90b      	cbnz	r3, 8010f8c <_fflush_r+0x14>
 8010f88:	f000 f87c 	bl	8011084 <__sinit>
 8010f8c:	4b0c      	ldr	r3, [pc, #48]	; (8010fc0 <_fflush_r+0x48>)
 8010f8e:	429c      	cmp	r4, r3
 8010f90:	d101      	bne.n	8010f96 <_fflush_r+0x1e>
 8010f92:	686c      	ldr	r4, [r5, #4]
 8010f94:	e008      	b.n	8010fa8 <_fflush_r+0x30>
 8010f96:	4b0b      	ldr	r3, [pc, #44]	; (8010fc4 <_fflush_r+0x4c>)
 8010f98:	429c      	cmp	r4, r3
 8010f9a:	d101      	bne.n	8010fa0 <_fflush_r+0x28>
 8010f9c:	68ac      	ldr	r4, [r5, #8]
 8010f9e:	e003      	b.n	8010fa8 <_fflush_r+0x30>
 8010fa0:	4b09      	ldr	r3, [pc, #36]	; (8010fc8 <_fflush_r+0x50>)
 8010fa2:	429c      	cmp	r4, r3
 8010fa4:	bf08      	it	eq
 8010fa6:	68ec      	ldreq	r4, [r5, #12]
 8010fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fac:	b12b      	cbz	r3, 8010fba <_fflush_r+0x42>
 8010fae:	4621      	mov	r1, r4
 8010fb0:	4628      	mov	r0, r5
 8010fb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010fb6:	f7ff bf59 	b.w	8010e6c <__sflush_r>
 8010fba:	2000      	movs	r0, #0
 8010fbc:	bd38      	pop	{r3, r4, r5, pc}
 8010fbe:	bf00      	nop
 8010fc0:	08013548 	.word	0x08013548
 8010fc4:	08013568 	.word	0x08013568
 8010fc8:	08013588 	.word	0x08013588

08010fcc <fflush>:
 8010fcc:	4601      	mov	r1, r0
 8010fce:	b920      	cbnz	r0, 8010fda <fflush+0xe>
 8010fd0:	4b04      	ldr	r3, [pc, #16]	; (8010fe4 <fflush+0x18>)
 8010fd2:	4905      	ldr	r1, [pc, #20]	; (8010fe8 <fflush+0x1c>)
 8010fd4:	6818      	ldr	r0, [r3, #0]
 8010fd6:	f000 b8f5 	b.w	80111c4 <_fwalk_reent>
 8010fda:	4b04      	ldr	r3, [pc, #16]	; (8010fec <fflush+0x20>)
 8010fdc:	6818      	ldr	r0, [r3, #0]
 8010fde:	f7ff bfcb 	b.w	8010f78 <_fflush_r>
 8010fe2:	bf00      	nop
 8010fe4:	08013544 	.word	0x08013544
 8010fe8:	08010f79 	.word	0x08010f79
 8010fec:	20000094 	.word	0x20000094

08010ff0 <__fp_unlock>:
 8010ff0:	2000      	movs	r0, #0
 8010ff2:	4770      	bx	lr

08010ff4 <_cleanup_r>:
 8010ff4:	4901      	ldr	r1, [pc, #4]	; (8010ffc <_cleanup_r+0x8>)
 8010ff6:	f000 b8e5 	b.w	80111c4 <_fwalk_reent>
 8010ffa:	bf00      	nop
 8010ffc:	08010f79 	.word	0x08010f79

08011000 <std.isra.0>:
 8011000:	b510      	push	{r4, lr}
 8011002:	4604      	mov	r4, r0
 8011004:	2300      	movs	r3, #0
 8011006:	6003      	str	r3, [r0, #0]
 8011008:	6043      	str	r3, [r0, #4]
 801100a:	6083      	str	r3, [r0, #8]
 801100c:	8181      	strh	r1, [r0, #12]
 801100e:	6643      	str	r3, [r0, #100]	; 0x64
 8011010:	81c2      	strh	r2, [r0, #14]
 8011012:	6103      	str	r3, [r0, #16]
 8011014:	6143      	str	r3, [r0, #20]
 8011016:	6183      	str	r3, [r0, #24]
 8011018:	4619      	mov	r1, r3
 801101a:	2208      	movs	r2, #8
 801101c:	305c      	adds	r0, #92	; 0x5c
 801101e:	f7ff fc7f 	bl	8010920 <memset>
 8011022:	4b05      	ldr	r3, [pc, #20]	; (8011038 <std.isra.0+0x38>)
 8011024:	6224      	str	r4, [r4, #32]
 8011026:	6263      	str	r3, [r4, #36]	; 0x24
 8011028:	4b04      	ldr	r3, [pc, #16]	; (801103c <std.isra.0+0x3c>)
 801102a:	62a3      	str	r3, [r4, #40]	; 0x28
 801102c:	4b04      	ldr	r3, [pc, #16]	; (8011040 <std.isra.0+0x40>)
 801102e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011030:	4b04      	ldr	r3, [pc, #16]	; (8011044 <std.isra.0+0x44>)
 8011032:	6323      	str	r3, [r4, #48]	; 0x30
 8011034:	bd10      	pop	{r4, pc}
 8011036:	bf00      	nop
 8011038:	08011a85 	.word	0x08011a85
 801103c:	08011aab 	.word	0x08011aab
 8011040:	08011ae3 	.word	0x08011ae3
 8011044:	08011b07 	.word	0x08011b07

08011048 <__fp_lock>:
 8011048:	2000      	movs	r0, #0
 801104a:	4770      	bx	lr

0801104c <__sfmoreglue>:
 801104c:	b570      	push	{r4, r5, r6, lr}
 801104e:	2368      	movs	r3, #104	; 0x68
 8011050:	1e4d      	subs	r5, r1, #1
 8011052:	435d      	muls	r5, r3
 8011054:	460e      	mov	r6, r1
 8011056:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801105a:	f7ff fcad 	bl	80109b8 <_malloc_r>
 801105e:	4604      	mov	r4, r0
 8011060:	b140      	cbz	r0, 8011074 <__sfmoreglue+0x28>
 8011062:	2100      	movs	r1, #0
 8011064:	e880 0042 	stmia.w	r0, {r1, r6}
 8011068:	300c      	adds	r0, #12
 801106a:	60a0      	str	r0, [r4, #8]
 801106c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011070:	f7ff fc56 	bl	8010920 <memset>
 8011074:	4620      	mov	r0, r4
 8011076:	bd70      	pop	{r4, r5, r6, pc}

08011078 <_cleanup>:
 8011078:	4b01      	ldr	r3, [pc, #4]	; (8011080 <_cleanup+0x8>)
 801107a:	6818      	ldr	r0, [r3, #0]
 801107c:	f7ff bfba 	b.w	8010ff4 <_cleanup_r>
 8011080:	08013544 	.word	0x08013544

08011084 <__sinit>:
 8011084:	6983      	ldr	r3, [r0, #24]
 8011086:	b510      	push	{r4, lr}
 8011088:	4604      	mov	r4, r0
 801108a:	bb33      	cbnz	r3, 80110da <__sinit+0x56>
 801108c:	6483      	str	r3, [r0, #72]	; 0x48
 801108e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8011090:	6503      	str	r3, [r0, #80]	; 0x50
 8011092:	4b12      	ldr	r3, [pc, #72]	; (80110dc <__sinit+0x58>)
 8011094:	4a12      	ldr	r2, [pc, #72]	; (80110e0 <__sinit+0x5c>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	6282      	str	r2, [r0, #40]	; 0x28
 801109a:	4298      	cmp	r0, r3
 801109c:	bf04      	itt	eq
 801109e:	2301      	moveq	r3, #1
 80110a0:	6183      	streq	r3, [r0, #24]
 80110a2:	f000 f81f 	bl	80110e4 <__sfp>
 80110a6:	6060      	str	r0, [r4, #4]
 80110a8:	4620      	mov	r0, r4
 80110aa:	f000 f81b 	bl	80110e4 <__sfp>
 80110ae:	60a0      	str	r0, [r4, #8]
 80110b0:	4620      	mov	r0, r4
 80110b2:	f000 f817 	bl	80110e4 <__sfp>
 80110b6:	2200      	movs	r2, #0
 80110b8:	60e0      	str	r0, [r4, #12]
 80110ba:	2104      	movs	r1, #4
 80110bc:	6860      	ldr	r0, [r4, #4]
 80110be:	f7ff ff9f 	bl	8011000 <std.isra.0>
 80110c2:	2201      	movs	r2, #1
 80110c4:	2109      	movs	r1, #9
 80110c6:	68a0      	ldr	r0, [r4, #8]
 80110c8:	f7ff ff9a 	bl	8011000 <std.isra.0>
 80110cc:	2202      	movs	r2, #2
 80110ce:	2112      	movs	r1, #18
 80110d0:	68e0      	ldr	r0, [r4, #12]
 80110d2:	f7ff ff95 	bl	8011000 <std.isra.0>
 80110d6:	2301      	movs	r3, #1
 80110d8:	61a3      	str	r3, [r4, #24]
 80110da:	bd10      	pop	{r4, pc}
 80110dc:	08013544 	.word	0x08013544
 80110e0:	08010ff5 	.word	0x08010ff5

080110e4 <__sfp>:
 80110e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110e6:	4b1c      	ldr	r3, [pc, #112]	; (8011158 <__sfp+0x74>)
 80110e8:	4607      	mov	r7, r0
 80110ea:	681e      	ldr	r6, [r3, #0]
 80110ec:	69b3      	ldr	r3, [r6, #24]
 80110ee:	b913      	cbnz	r3, 80110f6 <__sfp+0x12>
 80110f0:	4630      	mov	r0, r6
 80110f2:	f7ff ffc7 	bl	8011084 <__sinit>
 80110f6:	3648      	adds	r6, #72	; 0x48
 80110f8:	68b4      	ldr	r4, [r6, #8]
 80110fa:	6873      	ldr	r3, [r6, #4]
 80110fc:	3b01      	subs	r3, #1
 80110fe:	d404      	bmi.n	801110a <__sfp+0x26>
 8011100:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011104:	b17d      	cbz	r5, 8011126 <__sfp+0x42>
 8011106:	3468      	adds	r4, #104	; 0x68
 8011108:	e7f8      	b.n	80110fc <__sfp+0x18>
 801110a:	6833      	ldr	r3, [r6, #0]
 801110c:	b10b      	cbz	r3, 8011112 <__sfp+0x2e>
 801110e:	6836      	ldr	r6, [r6, #0]
 8011110:	e7f2      	b.n	80110f8 <__sfp+0x14>
 8011112:	2104      	movs	r1, #4
 8011114:	4638      	mov	r0, r7
 8011116:	f7ff ff99 	bl	801104c <__sfmoreglue>
 801111a:	6030      	str	r0, [r6, #0]
 801111c:	2800      	cmp	r0, #0
 801111e:	d1f6      	bne.n	801110e <__sfp+0x2a>
 8011120:	230c      	movs	r3, #12
 8011122:	603b      	str	r3, [r7, #0]
 8011124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801112a:	81e3      	strh	r3, [r4, #14]
 801112c:	2301      	movs	r3, #1
 801112e:	81a3      	strh	r3, [r4, #12]
 8011130:	6665      	str	r5, [r4, #100]	; 0x64
 8011132:	6025      	str	r5, [r4, #0]
 8011134:	60a5      	str	r5, [r4, #8]
 8011136:	6065      	str	r5, [r4, #4]
 8011138:	6125      	str	r5, [r4, #16]
 801113a:	6165      	str	r5, [r4, #20]
 801113c:	61a5      	str	r5, [r4, #24]
 801113e:	2208      	movs	r2, #8
 8011140:	4629      	mov	r1, r5
 8011142:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011146:	f7ff fbeb 	bl	8010920 <memset>
 801114a:	6365      	str	r5, [r4, #52]	; 0x34
 801114c:	63a5      	str	r5, [r4, #56]	; 0x38
 801114e:	64a5      	str	r5, [r4, #72]	; 0x48
 8011150:	64e5      	str	r5, [r4, #76]	; 0x4c
 8011152:	4620      	mov	r0, r4
 8011154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011156:	bf00      	nop
 8011158:	08013544 	.word	0x08013544

0801115c <__sfp_lock_acquire>:
 801115c:	4770      	bx	lr

0801115e <__sfp_lock_release>:
 801115e:	4770      	bx	lr

08011160 <__sinit_lock_acquire>:
 8011160:	4770      	bx	lr

08011162 <__sinit_lock_release>:
 8011162:	4770      	bx	lr

08011164 <__fp_lock_all>:
 8011164:	4b02      	ldr	r3, [pc, #8]	; (8011170 <__fp_lock_all+0xc>)
 8011166:	4903      	ldr	r1, [pc, #12]	; (8011174 <__fp_lock_all+0x10>)
 8011168:	6818      	ldr	r0, [r3, #0]
 801116a:	f000 b80f 	b.w	801118c <_fwalk>
 801116e:	bf00      	nop
 8011170:	20000094 	.word	0x20000094
 8011174:	08011049 	.word	0x08011049

08011178 <__fp_unlock_all>:
 8011178:	4b02      	ldr	r3, [pc, #8]	; (8011184 <__fp_unlock_all+0xc>)
 801117a:	4903      	ldr	r1, [pc, #12]	; (8011188 <__fp_unlock_all+0x10>)
 801117c:	6818      	ldr	r0, [r3, #0]
 801117e:	f000 b805 	b.w	801118c <_fwalk>
 8011182:	bf00      	nop
 8011184:	20000094 	.word	0x20000094
 8011188:	08010ff1 	.word	0x08010ff1

0801118c <_fwalk>:
 801118c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011190:	4688      	mov	r8, r1
 8011192:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011196:	2600      	movs	r6, #0
 8011198:	b18c      	cbz	r4, 80111be <_fwalk+0x32>
 801119a:	68a5      	ldr	r5, [r4, #8]
 801119c:	6867      	ldr	r7, [r4, #4]
 801119e:	3f01      	subs	r7, #1
 80111a0:	d40b      	bmi.n	80111ba <_fwalk+0x2e>
 80111a2:	89ab      	ldrh	r3, [r5, #12]
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d906      	bls.n	80111b6 <_fwalk+0x2a>
 80111a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80111ac:	3301      	adds	r3, #1
 80111ae:	d002      	beq.n	80111b6 <_fwalk+0x2a>
 80111b0:	4628      	mov	r0, r5
 80111b2:	47c0      	blx	r8
 80111b4:	4306      	orrs	r6, r0
 80111b6:	3568      	adds	r5, #104	; 0x68
 80111b8:	e7f1      	b.n	801119e <_fwalk+0x12>
 80111ba:	6824      	ldr	r4, [r4, #0]
 80111bc:	e7ec      	b.n	8011198 <_fwalk+0xc>
 80111be:	4630      	mov	r0, r6
 80111c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080111c4 <_fwalk_reent>:
 80111c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111c8:	4680      	mov	r8, r0
 80111ca:	4689      	mov	r9, r1
 80111cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80111d0:	2600      	movs	r6, #0
 80111d2:	b194      	cbz	r4, 80111fa <_fwalk_reent+0x36>
 80111d4:	68a5      	ldr	r5, [r4, #8]
 80111d6:	6867      	ldr	r7, [r4, #4]
 80111d8:	3f01      	subs	r7, #1
 80111da:	d40c      	bmi.n	80111f6 <_fwalk_reent+0x32>
 80111dc:	89ab      	ldrh	r3, [r5, #12]
 80111de:	2b01      	cmp	r3, #1
 80111e0:	d907      	bls.n	80111f2 <_fwalk_reent+0x2e>
 80111e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80111e6:	3301      	adds	r3, #1
 80111e8:	d003      	beq.n	80111f2 <_fwalk_reent+0x2e>
 80111ea:	4629      	mov	r1, r5
 80111ec:	4640      	mov	r0, r8
 80111ee:	47c8      	blx	r9
 80111f0:	4306      	orrs	r6, r0
 80111f2:	3568      	adds	r5, #104	; 0x68
 80111f4:	e7f0      	b.n	80111d8 <_fwalk_reent+0x14>
 80111f6:	6824      	ldr	r4, [r4, #0]
 80111f8:	e7eb      	b.n	80111d2 <_fwalk_reent+0xe>
 80111fa:	4630      	mov	r0, r6
 80111fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011200 <__smakebuf_r>:
 8011200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011202:	898b      	ldrh	r3, [r1, #12]
 8011204:	b091      	sub	sp, #68	; 0x44
 8011206:	079d      	lsls	r5, r3, #30
 8011208:	4606      	mov	r6, r0
 801120a:	460c      	mov	r4, r1
 801120c:	d425      	bmi.n	801125a <__smakebuf_r+0x5a>
 801120e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011212:	2900      	cmp	r1, #0
 8011214:	da08      	bge.n	8011228 <__smakebuf_r+0x28>
 8011216:	89a3      	ldrh	r3, [r4, #12]
 8011218:	2500      	movs	r5, #0
 801121a:	f013 0f80 	tst.w	r3, #128	; 0x80
 801121e:	bf14      	ite	ne
 8011220:	2740      	movne	r7, #64	; 0x40
 8011222:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 8011226:	e00d      	b.n	8011244 <__smakebuf_r+0x44>
 8011228:	aa01      	add	r2, sp, #4
 801122a:	f000 fc81 	bl	8011b30 <_fstat_r>
 801122e:	2800      	cmp	r0, #0
 8011230:	dbf1      	blt.n	8011216 <__smakebuf_r+0x16>
 8011232:	9d02      	ldr	r5, [sp, #8]
 8011234:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8011238:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 801123c:	f5a5 5100 	sub.w	r1, r5, #8192	; 0x2000
 8011240:	424d      	negs	r5, r1
 8011242:	414d      	adcs	r5, r1
 8011244:	4639      	mov	r1, r7
 8011246:	4630      	mov	r0, r6
 8011248:	f7ff fbb6 	bl	80109b8 <_malloc_r>
 801124c:	b960      	cbnz	r0, 8011268 <__smakebuf_r+0x68>
 801124e:	89a3      	ldrh	r3, [r4, #12]
 8011250:	059a      	lsls	r2, r3, #22
 8011252:	d41d      	bmi.n	8011290 <__smakebuf_r+0x90>
 8011254:	f043 0302 	orr.w	r3, r3, #2
 8011258:	81a3      	strh	r3, [r4, #12]
 801125a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801125e:	6023      	str	r3, [r4, #0]
 8011260:	6123      	str	r3, [r4, #16]
 8011262:	2301      	movs	r3, #1
 8011264:	6163      	str	r3, [r4, #20]
 8011266:	e013      	b.n	8011290 <__smakebuf_r+0x90>
 8011268:	4b0a      	ldr	r3, [pc, #40]	; (8011294 <__smakebuf_r+0x94>)
 801126a:	62b3      	str	r3, [r6, #40]	; 0x28
 801126c:	89a3      	ldrh	r3, [r4, #12]
 801126e:	6020      	str	r0, [r4, #0]
 8011270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011274:	81a3      	strh	r3, [r4, #12]
 8011276:	6120      	str	r0, [r4, #16]
 8011278:	6167      	str	r7, [r4, #20]
 801127a:	b14d      	cbz	r5, 8011290 <__smakebuf_r+0x90>
 801127c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011280:	4630      	mov	r0, r6
 8011282:	f000 fc67 	bl	8011b54 <_isatty_r>
 8011286:	b118      	cbz	r0, 8011290 <__smakebuf_r+0x90>
 8011288:	89a3      	ldrh	r3, [r4, #12]
 801128a:	f043 0301 	orr.w	r3, r3, #1
 801128e:	81a3      	strh	r3, [r4, #12]
 8011290:	b011      	add	sp, #68	; 0x44
 8011292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011294:	08010ff5 	.word	0x08010ff5

08011298 <_realloc_r>:
 8011298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801129a:	4607      	mov	r7, r0
 801129c:	4615      	mov	r5, r2
 801129e:	460e      	mov	r6, r1
 80112a0:	b921      	cbnz	r1, 80112ac <_realloc_r+0x14>
 80112a2:	4611      	mov	r1, r2
 80112a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80112a8:	f7ff bb86 	b.w	80109b8 <_malloc_r>
 80112ac:	b91a      	cbnz	r2, 80112b6 <_realloc_r+0x1e>
 80112ae:	f7ff fb3f 	bl	8010930 <_free_r>
 80112b2:	4628      	mov	r0, r5
 80112b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112b6:	f000 fc98 	bl	8011bea <_malloc_usable_size_r>
 80112ba:	4285      	cmp	r5, r0
 80112bc:	d90e      	bls.n	80112dc <_realloc_r+0x44>
 80112be:	4629      	mov	r1, r5
 80112c0:	4638      	mov	r0, r7
 80112c2:	f7ff fb79 	bl	80109b8 <_malloc_r>
 80112c6:	4604      	mov	r4, r0
 80112c8:	b150      	cbz	r0, 80112e0 <_realloc_r+0x48>
 80112ca:	4631      	mov	r1, r6
 80112cc:	462a      	mov	r2, r5
 80112ce:	f7ff fb1c 	bl	801090a <memcpy>
 80112d2:	4631      	mov	r1, r6
 80112d4:	4638      	mov	r0, r7
 80112d6:	f7ff fb2b 	bl	8010930 <_free_r>
 80112da:	e001      	b.n	80112e0 <_realloc_r+0x48>
 80112dc:	4630      	mov	r0, r6
 80112de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112e0:	4620      	mov	r0, r4
 80112e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080112e4 <__ssputs_r>:
 80112e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112e8:	688e      	ldr	r6, [r1, #8]
 80112ea:	4682      	mov	sl, r0
 80112ec:	429e      	cmp	r6, r3
 80112ee:	460c      	mov	r4, r1
 80112f0:	4691      	mov	r9, r2
 80112f2:	4698      	mov	r8, r3
 80112f4:	d83e      	bhi.n	8011374 <__ssputs_r+0x90>
 80112f6:	898a      	ldrh	r2, [r1, #12]
 80112f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80112fc:	d03a      	beq.n	8011374 <__ssputs_r+0x90>
 80112fe:	6825      	ldr	r5, [r4, #0]
 8011300:	6909      	ldr	r1, [r1, #16]
 8011302:	2302      	movs	r3, #2
 8011304:	1a6f      	subs	r7, r5, r1
 8011306:	6965      	ldr	r5, [r4, #20]
 8011308:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801130c:	fb95 f5f3 	sdiv	r5, r5, r3
 8011310:	1c7b      	adds	r3, r7, #1
 8011312:	4443      	add	r3, r8
 8011314:	429d      	cmp	r5, r3
 8011316:	bf38      	it	cc
 8011318:	461d      	movcc	r5, r3
 801131a:	0553      	lsls	r3, r2, #21
 801131c:	d50f      	bpl.n	801133e <__ssputs_r+0x5a>
 801131e:	4629      	mov	r1, r5
 8011320:	f7ff fb4a 	bl	80109b8 <_malloc_r>
 8011324:	4606      	mov	r6, r0
 8011326:	b198      	cbz	r0, 8011350 <__ssputs_r+0x6c>
 8011328:	463a      	mov	r2, r7
 801132a:	6921      	ldr	r1, [r4, #16]
 801132c:	f7ff faed 	bl	801090a <memcpy>
 8011330:	89a3      	ldrh	r3, [r4, #12]
 8011332:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801133a:	81a3      	strh	r3, [r4, #12]
 801133c:	e013      	b.n	8011366 <__ssputs_r+0x82>
 801133e:	462a      	mov	r2, r5
 8011340:	f7ff ffaa 	bl	8011298 <_realloc_r>
 8011344:	4606      	mov	r6, r0
 8011346:	b970      	cbnz	r0, 8011366 <__ssputs_r+0x82>
 8011348:	6921      	ldr	r1, [r4, #16]
 801134a:	4650      	mov	r0, sl
 801134c:	f7ff faf0 	bl	8010930 <_free_r>
 8011350:	230c      	movs	r3, #12
 8011352:	f8ca 3000 	str.w	r3, [sl]
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	f04f 30ff 	mov.w	r0, #4294967295
 801135c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011360:	81a3      	strh	r3, [r4, #12]
 8011362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011366:	6126      	str	r6, [r4, #16]
 8011368:	443e      	add	r6, r7
 801136a:	6026      	str	r6, [r4, #0]
 801136c:	4646      	mov	r6, r8
 801136e:	6165      	str	r5, [r4, #20]
 8011370:	1bed      	subs	r5, r5, r7
 8011372:	60a5      	str	r5, [r4, #8]
 8011374:	4546      	cmp	r6, r8
 8011376:	bf28      	it	cs
 8011378:	4646      	movcs	r6, r8
 801137a:	4649      	mov	r1, r9
 801137c:	4632      	mov	r2, r6
 801137e:	6820      	ldr	r0, [r4, #0]
 8011380:	f000 fc18 	bl	8011bb4 <memmove>
 8011384:	68a3      	ldr	r3, [r4, #8]
 8011386:	2000      	movs	r0, #0
 8011388:	1b9b      	subs	r3, r3, r6
 801138a:	60a3      	str	r3, [r4, #8]
 801138c:	6823      	ldr	r3, [r4, #0]
 801138e:	441e      	add	r6, r3
 8011390:	6026      	str	r6, [r4, #0]
 8011392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011396 <__ssprint_r>:
 8011396:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801139a:	4693      	mov	fp, r2
 801139c:	6892      	ldr	r2, [r2, #8]
 801139e:	4681      	mov	r9, r0
 80113a0:	460c      	mov	r4, r1
 80113a2:	b34a      	cbz	r2, 80113f8 <__ssprint_r+0x62>
 80113a4:	2300      	movs	r3, #0
 80113a6:	f8db a000 	ldr.w	sl, [fp]
 80113aa:	9301      	str	r3, [sp, #4]
 80113ac:	461f      	mov	r7, r3
 80113ae:	e006      	b.n	80113be <__ssprint_r+0x28>
 80113b0:	f8da 3000 	ldr.w	r3, [sl]
 80113b4:	f8da 7004 	ldr.w	r7, [sl, #4]
 80113b8:	9301      	str	r3, [sp, #4]
 80113ba:	f10a 0a08 	add.w	sl, sl, #8
 80113be:	2f00      	cmp	r7, #0
 80113c0:	d0f6      	beq.n	80113b0 <__ssprint_r+0x1a>
 80113c2:	68a6      	ldr	r6, [r4, #8]
 80113c4:	42b7      	cmp	r7, r6
 80113c6:	d360      	bcc.n	801148a <__ssprint_r+0xf4>
 80113c8:	89a0      	ldrh	r0, [r4, #12]
 80113ca:	f410 6f90 	tst.w	r0, #1152	; 0x480
 80113ce:	d117      	bne.n	8011400 <__ssprint_r+0x6a>
 80113d0:	42b7      	cmp	r7, r6
 80113d2:	d35a      	bcc.n	801148a <__ssprint_r+0xf4>
 80113d4:	4632      	mov	r2, r6
 80113d6:	9901      	ldr	r1, [sp, #4]
 80113d8:	6820      	ldr	r0, [r4, #0]
 80113da:	f000 fbeb 	bl	8011bb4 <memmove>
 80113de:	68a2      	ldr	r2, [r4, #8]
 80113e0:	1b92      	subs	r2, r2, r6
 80113e2:	60a2      	str	r2, [r4, #8]
 80113e4:	6822      	ldr	r2, [r4, #0]
 80113e6:	4416      	add	r6, r2
 80113e8:	f8db 2008 	ldr.w	r2, [fp, #8]
 80113ec:	6026      	str	r6, [r4, #0]
 80113ee:	1bd7      	subs	r7, r2, r7
 80113f0:	f8cb 7008 	str.w	r7, [fp, #8]
 80113f4:	2f00      	cmp	r7, #0
 80113f6:	d1db      	bne.n	80113b0 <__ssprint_r+0x1a>
 80113f8:	2000      	movs	r0, #0
 80113fa:	f8cb 0004 	str.w	r0, [fp, #4]
 80113fe:	e046      	b.n	801148e <__ssprint_r+0xf8>
 8011400:	6825      	ldr	r5, [r4, #0]
 8011402:	6921      	ldr	r1, [r4, #16]
 8011404:	2302      	movs	r3, #2
 8011406:	ebc1 0805 	rsb	r8, r1, r5
 801140a:	6965      	ldr	r5, [r4, #20]
 801140c:	f108 0201 	add.w	r2, r8, #1
 8011410:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011414:	fb95 f5f3 	sdiv	r5, r5, r3
 8011418:	443a      	add	r2, r7
 801141a:	4295      	cmp	r5, r2
 801141c:	bf38      	it	cc
 801141e:	4615      	movcc	r5, r2
 8011420:	0543      	lsls	r3, r0, #21
 8011422:	d510      	bpl.n	8011446 <__ssprint_r+0xb0>
 8011424:	4629      	mov	r1, r5
 8011426:	4648      	mov	r0, r9
 8011428:	f7ff fac6 	bl	80109b8 <_malloc_r>
 801142c:	4606      	mov	r6, r0
 801142e:	b1a0      	cbz	r0, 801145a <__ssprint_r+0xc4>
 8011430:	4642      	mov	r2, r8
 8011432:	6921      	ldr	r1, [r4, #16]
 8011434:	f7ff fa69 	bl	801090a <memcpy>
 8011438:	89a2      	ldrh	r2, [r4, #12]
 801143a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801143e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8011442:	81a2      	strh	r2, [r4, #12]
 8011444:	e018      	b.n	8011478 <__ssprint_r+0xe2>
 8011446:	462a      	mov	r2, r5
 8011448:	4648      	mov	r0, r9
 801144a:	f7ff ff25 	bl	8011298 <_realloc_r>
 801144e:	4606      	mov	r6, r0
 8011450:	b990      	cbnz	r0, 8011478 <__ssprint_r+0xe2>
 8011452:	6921      	ldr	r1, [r4, #16]
 8011454:	4648      	mov	r0, r9
 8011456:	f7ff fa6b 	bl	8010930 <_free_r>
 801145a:	220c      	movs	r2, #12
 801145c:	f8c9 2000 	str.w	r2, [r9]
 8011460:	89a2      	ldrh	r2, [r4, #12]
 8011462:	f04f 30ff 	mov.w	r0, #4294967295
 8011466:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801146a:	81a2      	strh	r2, [r4, #12]
 801146c:	2200      	movs	r2, #0
 801146e:	f8cb 2008 	str.w	r2, [fp, #8]
 8011472:	f8cb 2004 	str.w	r2, [fp, #4]
 8011476:	e00a      	b.n	801148e <__ssprint_r+0xf8>
 8011478:	6126      	str	r6, [r4, #16]
 801147a:	6165      	str	r5, [r4, #20]
 801147c:	4446      	add	r6, r8
 801147e:	ebc8 0505 	rsb	r5, r8, r5
 8011482:	6026      	str	r6, [r4, #0]
 8011484:	60a5      	str	r5, [r4, #8]
 8011486:	463e      	mov	r6, r7
 8011488:	e7a2      	b.n	80113d0 <__ssprint_r+0x3a>
 801148a:	463e      	mov	r6, r7
 801148c:	e7a2      	b.n	80113d4 <__ssprint_r+0x3e>
 801148e:	b003      	add	sp, #12
 8011490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011494 <_svfiprintf_r>:
 8011494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011498:	b09d      	sub	sp, #116	; 0x74
 801149a:	9303      	str	r3, [sp, #12]
 801149c:	898b      	ldrh	r3, [r1, #12]
 801149e:	4680      	mov	r8, r0
 80114a0:	061c      	lsls	r4, r3, #24
 80114a2:	460d      	mov	r5, r1
 80114a4:	4616      	mov	r6, r2
 80114a6:	d50d      	bpl.n	80114c4 <_svfiprintf_r+0x30>
 80114a8:	690b      	ldr	r3, [r1, #16]
 80114aa:	b95b      	cbnz	r3, 80114c4 <_svfiprintf_r+0x30>
 80114ac:	2140      	movs	r1, #64	; 0x40
 80114ae:	f7ff fa83 	bl	80109b8 <_malloc_r>
 80114b2:	6028      	str	r0, [r5, #0]
 80114b4:	6128      	str	r0, [r5, #16]
 80114b6:	b918      	cbnz	r0, 80114c0 <_svfiprintf_r+0x2c>
 80114b8:	230c      	movs	r3, #12
 80114ba:	f8c8 3000 	str.w	r3, [r8]
 80114be:	e0cd      	b.n	801165c <_svfiprintf_r+0x1c8>
 80114c0:	2340      	movs	r3, #64	; 0x40
 80114c2:	616b      	str	r3, [r5, #20]
 80114c4:	2300      	movs	r3, #0
 80114c6:	9309      	str	r3, [sp, #36]	; 0x24
 80114c8:	2320      	movs	r3, #32
 80114ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80114ce:	f8df b19c 	ldr.w	fp, [pc, #412]	; 801166c <_svfiprintf_r+0x1d8>
 80114d2:	2330      	movs	r3, #48	; 0x30
 80114d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114d8:	4637      	mov	r7, r6
 80114da:	463c      	mov	r4, r7
 80114dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80114e0:	b91b      	cbnz	r3, 80114ea <_svfiprintf_r+0x56>
 80114e2:	ebb7 0906 	subs.w	r9, r7, r6
 80114e6:	d010      	beq.n	801150a <_svfiprintf_r+0x76>
 80114e8:	e003      	b.n	80114f2 <_svfiprintf_r+0x5e>
 80114ea:	2b25      	cmp	r3, #37	; 0x25
 80114ec:	d0f9      	beq.n	80114e2 <_svfiprintf_r+0x4e>
 80114ee:	4627      	mov	r7, r4
 80114f0:	e7f3      	b.n	80114da <_svfiprintf_r+0x46>
 80114f2:	464b      	mov	r3, r9
 80114f4:	4632      	mov	r2, r6
 80114f6:	4629      	mov	r1, r5
 80114f8:	4640      	mov	r0, r8
 80114fa:	f7ff fef3 	bl	80112e4 <__ssputs_r>
 80114fe:	3001      	adds	r0, #1
 8011500:	f000 80a7 	beq.w	8011652 <_svfiprintf_r+0x1be>
 8011504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011506:	444b      	add	r3, r9
 8011508:	9309      	str	r3, [sp, #36]	; 0x24
 801150a:	783b      	ldrb	r3, [r7, #0]
 801150c:	2b00      	cmp	r3, #0
 801150e:	f000 80a0 	beq.w	8011652 <_svfiprintf_r+0x1be>
 8011512:	2300      	movs	r3, #0
 8011514:	f04f 32ff 	mov.w	r2, #4294967295
 8011518:	9304      	str	r3, [sp, #16]
 801151a:	9307      	str	r3, [sp, #28]
 801151c:	9205      	str	r2, [sp, #20]
 801151e:	9306      	str	r3, [sp, #24]
 8011520:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011524:	931a      	str	r3, [sp, #104]	; 0x68
 8011526:	2601      	movs	r6, #1
 8011528:	2205      	movs	r2, #5
 801152a:	7821      	ldrb	r1, [r4, #0]
 801152c:	484e      	ldr	r0, [pc, #312]	; (8011668 <_svfiprintf_r+0x1d4>)
 801152e:	f000 fb33 	bl	8011b98 <memchr>
 8011532:	1c67      	adds	r7, r4, #1
 8011534:	9b04      	ldr	r3, [sp, #16]
 8011536:	b138      	cbz	r0, 8011548 <_svfiprintf_r+0xb4>
 8011538:	4a4b      	ldr	r2, [pc, #300]	; (8011668 <_svfiprintf_r+0x1d4>)
 801153a:	463c      	mov	r4, r7
 801153c:	1a80      	subs	r0, r0, r2
 801153e:	fa06 f000 	lsl.w	r0, r6, r0
 8011542:	4318      	orrs	r0, r3
 8011544:	9004      	str	r0, [sp, #16]
 8011546:	e7ef      	b.n	8011528 <_svfiprintf_r+0x94>
 8011548:	06d9      	lsls	r1, r3, #27
 801154a:	bf44      	itt	mi
 801154c:	2220      	movmi	r2, #32
 801154e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011552:	071a      	lsls	r2, r3, #28
 8011554:	bf44      	itt	mi
 8011556:	222b      	movmi	r2, #43	; 0x2b
 8011558:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801155c:	7822      	ldrb	r2, [r4, #0]
 801155e:	2a2a      	cmp	r2, #42	; 0x2a
 8011560:	d003      	beq.n	801156a <_svfiprintf_r+0xd6>
 8011562:	9a07      	ldr	r2, [sp, #28]
 8011564:	2100      	movs	r1, #0
 8011566:	200a      	movs	r0, #10
 8011568:	e00b      	b.n	8011582 <_svfiprintf_r+0xee>
 801156a:	9a03      	ldr	r2, [sp, #12]
 801156c:	1d11      	adds	r1, r2, #4
 801156e:	6812      	ldr	r2, [r2, #0]
 8011570:	9103      	str	r1, [sp, #12]
 8011572:	2a00      	cmp	r2, #0
 8011574:	da10      	bge.n	8011598 <_svfiprintf_r+0x104>
 8011576:	4252      	negs	r2, r2
 8011578:	f043 0002 	orr.w	r0, r3, #2
 801157c:	9207      	str	r2, [sp, #28]
 801157e:	9004      	str	r0, [sp, #16]
 8011580:	e00b      	b.n	801159a <_svfiprintf_r+0x106>
 8011582:	4627      	mov	r7, r4
 8011584:	783b      	ldrb	r3, [r7, #0]
 8011586:	3401      	adds	r4, #1
 8011588:	3b30      	subs	r3, #48	; 0x30
 801158a:	2b09      	cmp	r3, #9
 801158c:	d803      	bhi.n	8011596 <_svfiprintf_r+0x102>
 801158e:	fb00 3202 	mla	r2, r0, r2, r3
 8011592:	2101      	movs	r1, #1
 8011594:	e7f5      	b.n	8011582 <_svfiprintf_r+0xee>
 8011596:	b101      	cbz	r1, 801159a <_svfiprintf_r+0x106>
 8011598:	9207      	str	r2, [sp, #28]
 801159a:	783b      	ldrb	r3, [r7, #0]
 801159c:	2b2e      	cmp	r3, #46	; 0x2e
 801159e:	d11e      	bne.n	80115de <_svfiprintf_r+0x14a>
 80115a0:	787b      	ldrb	r3, [r7, #1]
 80115a2:	2b2a      	cmp	r3, #42	; 0x2a
 80115a4:	d10a      	bne.n	80115bc <_svfiprintf_r+0x128>
 80115a6:	9b03      	ldr	r3, [sp, #12]
 80115a8:	3702      	adds	r7, #2
 80115aa:	1d1a      	adds	r2, r3, #4
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	9203      	str	r2, [sp, #12]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	bfb8      	it	lt
 80115b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80115b8:	9305      	str	r3, [sp, #20]
 80115ba:	e010      	b.n	80115de <_svfiprintf_r+0x14a>
 80115bc:	2300      	movs	r3, #0
 80115be:	4619      	mov	r1, r3
 80115c0:	9305      	str	r3, [sp, #20]
 80115c2:	1c78      	adds	r0, r7, #1
 80115c4:	240a      	movs	r4, #10
 80115c6:	4607      	mov	r7, r0
 80115c8:	783a      	ldrb	r2, [r7, #0]
 80115ca:	3001      	adds	r0, #1
 80115cc:	3a30      	subs	r2, #48	; 0x30
 80115ce:	2a09      	cmp	r2, #9
 80115d0:	d803      	bhi.n	80115da <_svfiprintf_r+0x146>
 80115d2:	fb04 2101 	mla	r1, r4, r1, r2
 80115d6:	2301      	movs	r3, #1
 80115d8:	e7f5      	b.n	80115c6 <_svfiprintf_r+0x132>
 80115da:	b103      	cbz	r3, 80115de <_svfiprintf_r+0x14a>
 80115dc:	9105      	str	r1, [sp, #20]
 80115de:	2203      	movs	r2, #3
 80115e0:	7839      	ldrb	r1, [r7, #0]
 80115e2:	4822      	ldr	r0, [pc, #136]	; (801166c <_svfiprintf_r+0x1d8>)
 80115e4:	f000 fad8 	bl	8011b98 <memchr>
 80115e8:	b140      	cbz	r0, 80115fc <_svfiprintf_r+0x168>
 80115ea:	2340      	movs	r3, #64	; 0x40
 80115ec:	ebcb 0000 	rsb	r0, fp, r0
 80115f0:	fa03 f000 	lsl.w	r0, r3, r0
 80115f4:	9b04      	ldr	r3, [sp, #16]
 80115f6:	3701      	adds	r7, #1
 80115f8:	4318      	orrs	r0, r3
 80115fa:	9004      	str	r0, [sp, #16]
 80115fc:	7839      	ldrb	r1, [r7, #0]
 80115fe:	2206      	movs	r2, #6
 8011600:	481b      	ldr	r0, [pc, #108]	; (8011670 <_svfiprintf_r+0x1dc>)
 8011602:	1c7e      	adds	r6, r7, #1
 8011604:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011608:	f000 fac6 	bl	8011b98 <memchr>
 801160c:	b188      	cbz	r0, 8011632 <_svfiprintf_r+0x19e>
 801160e:	4b19      	ldr	r3, [pc, #100]	; (8011674 <_svfiprintf_r+0x1e0>)
 8011610:	b933      	cbnz	r3, 8011620 <_svfiprintf_r+0x18c>
 8011612:	9b03      	ldr	r3, [sp, #12]
 8011614:	3307      	adds	r3, #7
 8011616:	f023 0307 	bic.w	r3, r3, #7
 801161a:	3308      	adds	r3, #8
 801161c:	9303      	str	r3, [sp, #12]
 801161e:	e014      	b.n	801164a <_svfiprintf_r+0x1b6>
 8011620:	ab03      	add	r3, sp, #12
 8011622:	9300      	str	r3, [sp, #0]
 8011624:	462a      	mov	r2, r5
 8011626:	4b14      	ldr	r3, [pc, #80]	; (8011678 <_svfiprintf_r+0x1e4>)
 8011628:	a904      	add	r1, sp, #16
 801162a:	4640      	mov	r0, r8
 801162c:	f3af 8000 	nop.w
 8011630:	e007      	b.n	8011642 <_svfiprintf_r+0x1ae>
 8011632:	ab03      	add	r3, sp, #12
 8011634:	9300      	str	r3, [sp, #0]
 8011636:	462a      	mov	r2, r5
 8011638:	4b0f      	ldr	r3, [pc, #60]	; (8011678 <_svfiprintf_r+0x1e4>)
 801163a:	a904      	add	r1, sp, #16
 801163c:	4640      	mov	r0, r8
 801163e:	f000 f893 	bl	8011768 <_printf_i>
 8011642:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011646:	4682      	mov	sl, r0
 8011648:	d003      	beq.n	8011652 <_svfiprintf_r+0x1be>
 801164a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801164c:	4453      	add	r3, sl
 801164e:	9309      	str	r3, [sp, #36]	; 0x24
 8011650:	e742      	b.n	80114d8 <_svfiprintf_r+0x44>
 8011652:	89ab      	ldrh	r3, [r5, #12]
 8011654:	065b      	lsls	r3, r3, #25
 8011656:	d401      	bmi.n	801165c <_svfiprintf_r+0x1c8>
 8011658:	9809      	ldr	r0, [sp, #36]	; 0x24
 801165a:	e001      	b.n	8011660 <_svfiprintf_r+0x1cc>
 801165c:	f04f 30ff 	mov.w	r0, #4294967295
 8011660:	b01d      	add	sp, #116	; 0x74
 8011662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011666:	bf00      	nop
 8011668:	080135a8 	.word	0x080135a8
 801166c:	080135ae 	.word	0x080135ae
 8011670:	080135b2 	.word	0x080135b2
 8011674:	00000000 	.word	0x00000000
 8011678:	080112e5 	.word	0x080112e5

0801167c <_printf_common>:
 801167c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011680:	4691      	mov	r9, r2
 8011682:	461f      	mov	r7, r3
 8011684:	690a      	ldr	r2, [r1, #16]
 8011686:	688b      	ldr	r3, [r1, #8]
 8011688:	4606      	mov	r6, r0
 801168a:	4293      	cmp	r3, r2
 801168c:	bfb8      	it	lt
 801168e:	4613      	movlt	r3, r2
 8011690:	f8c9 3000 	str.w	r3, [r9]
 8011694:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011698:	460c      	mov	r4, r1
 801169a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801169e:	b112      	cbz	r2, 80116a6 <_printf_common+0x2a>
 80116a0:	3301      	adds	r3, #1
 80116a2:	f8c9 3000 	str.w	r3, [r9]
 80116a6:	6823      	ldr	r3, [r4, #0]
 80116a8:	0699      	lsls	r1, r3, #26
 80116aa:	bf42      	ittt	mi
 80116ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80116b0:	3302      	addmi	r3, #2
 80116b2:	f8c9 3000 	strmi.w	r3, [r9]
 80116b6:	6825      	ldr	r5, [r4, #0]
 80116b8:	f015 0506 	ands.w	r5, r5, #6
 80116bc:	d110      	bne.n	80116e0 <_printf_common+0x64>
 80116be:	f104 0a19 	add.w	sl, r4, #25
 80116c2:	e007      	b.n	80116d4 <_printf_common+0x58>
 80116c4:	2301      	movs	r3, #1
 80116c6:	4652      	mov	r2, sl
 80116c8:	4639      	mov	r1, r7
 80116ca:	4630      	mov	r0, r6
 80116cc:	47c0      	blx	r8
 80116ce:	3001      	adds	r0, #1
 80116d0:	d01a      	beq.n	8011708 <_printf_common+0x8c>
 80116d2:	3501      	adds	r5, #1
 80116d4:	68e3      	ldr	r3, [r4, #12]
 80116d6:	f8d9 2000 	ldr.w	r2, [r9]
 80116da:	1a9b      	subs	r3, r3, r2
 80116dc:	429d      	cmp	r5, r3
 80116de:	dbf1      	blt.n	80116c4 <_printf_common+0x48>
 80116e0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80116e4:	6822      	ldr	r2, [r4, #0]
 80116e6:	3300      	adds	r3, #0
 80116e8:	bf18      	it	ne
 80116ea:	2301      	movne	r3, #1
 80116ec:	0692      	lsls	r2, r2, #26
 80116ee:	d50f      	bpl.n	8011710 <_printf_common+0x94>
 80116f0:	18e1      	adds	r1, r4, r3
 80116f2:	2030      	movs	r0, #48	; 0x30
 80116f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80116f8:	1c5a      	adds	r2, r3, #1
 80116fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80116fe:	4422      	add	r2, r4
 8011700:	3302      	adds	r3, #2
 8011702:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011706:	e003      	b.n	8011710 <_printf_common+0x94>
 8011708:	f04f 30ff 	mov.w	r0, #4294967295
 801170c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011710:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011714:	4639      	mov	r1, r7
 8011716:	4630      	mov	r0, r6
 8011718:	47c0      	blx	r8
 801171a:	3001      	adds	r0, #1
 801171c:	d0f4      	beq.n	8011708 <_printf_common+0x8c>
 801171e:	6822      	ldr	r2, [r4, #0]
 8011720:	f8d9 5000 	ldr.w	r5, [r9]
 8011724:	68e3      	ldr	r3, [r4, #12]
 8011726:	f002 0206 	and.w	r2, r2, #6
 801172a:	2a04      	cmp	r2, #4
 801172c:	bf08      	it	eq
 801172e:	1b5d      	subeq	r5, r3, r5
 8011730:	6922      	ldr	r2, [r4, #16]
 8011732:	68a3      	ldr	r3, [r4, #8]
 8011734:	bf0c      	ite	eq
 8011736:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801173a:	2500      	movne	r5, #0
 801173c:	4293      	cmp	r3, r2
 801173e:	bfc4      	itt	gt
 8011740:	1a9b      	subgt	r3, r3, r2
 8011742:	18ed      	addgt	r5, r5, r3
 8011744:	f04f 0900 	mov.w	r9, #0
 8011748:	341a      	adds	r4, #26
 801174a:	454d      	cmp	r5, r9
 801174c:	d009      	beq.n	8011762 <_printf_common+0xe6>
 801174e:	2301      	movs	r3, #1
 8011750:	4622      	mov	r2, r4
 8011752:	4639      	mov	r1, r7
 8011754:	4630      	mov	r0, r6
 8011756:	47c0      	blx	r8
 8011758:	3001      	adds	r0, #1
 801175a:	d0d5      	beq.n	8011708 <_printf_common+0x8c>
 801175c:	f109 0901 	add.w	r9, r9, #1
 8011760:	e7f3      	b.n	801174a <_printf_common+0xce>
 8011762:	2000      	movs	r0, #0
 8011764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011768 <_printf_i>:
 8011768:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801176c:	4617      	mov	r7, r2
 801176e:	7e0a      	ldrb	r2, [r1, #24]
 8011770:	b085      	sub	sp, #20
 8011772:	2a6e      	cmp	r2, #110	; 0x6e
 8011774:	4698      	mov	r8, r3
 8011776:	4606      	mov	r6, r0
 8011778:	460c      	mov	r4, r1
 801177a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801177c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8011780:	f000 80ae 	beq.w	80118e0 <_printf_i+0x178>
 8011784:	d811      	bhi.n	80117aa <_printf_i+0x42>
 8011786:	2a63      	cmp	r2, #99	; 0x63
 8011788:	d022      	beq.n	80117d0 <_printf_i+0x68>
 801178a:	d809      	bhi.n	80117a0 <_printf_i+0x38>
 801178c:	2a00      	cmp	r2, #0
 801178e:	f000 80bb 	beq.w	8011908 <_printf_i+0x1a0>
 8011792:	2a58      	cmp	r2, #88	; 0x58
 8011794:	f040 80ca 	bne.w	801192c <_printf_i+0x1c4>
 8011798:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801179c:	4983      	ldr	r1, [pc, #524]	; (80119ac <_printf_i+0x244>)
 801179e:	e055      	b.n	801184c <_printf_i+0xe4>
 80117a0:	2a64      	cmp	r2, #100	; 0x64
 80117a2:	d01e      	beq.n	80117e2 <_printf_i+0x7a>
 80117a4:	2a69      	cmp	r2, #105	; 0x69
 80117a6:	d01c      	beq.n	80117e2 <_printf_i+0x7a>
 80117a8:	e0c0      	b.n	801192c <_printf_i+0x1c4>
 80117aa:	2a73      	cmp	r2, #115	; 0x73
 80117ac:	f000 80b0 	beq.w	8011910 <_printf_i+0x1a8>
 80117b0:	d809      	bhi.n	80117c6 <_printf_i+0x5e>
 80117b2:	2a6f      	cmp	r2, #111	; 0x6f
 80117b4:	d02e      	beq.n	8011814 <_printf_i+0xac>
 80117b6:	2a70      	cmp	r2, #112	; 0x70
 80117b8:	f040 80b8 	bne.w	801192c <_printf_i+0x1c4>
 80117bc:	680a      	ldr	r2, [r1, #0]
 80117be:	f042 0220 	orr.w	r2, r2, #32
 80117c2:	600a      	str	r2, [r1, #0]
 80117c4:	e03e      	b.n	8011844 <_printf_i+0xdc>
 80117c6:	2a75      	cmp	r2, #117	; 0x75
 80117c8:	d024      	beq.n	8011814 <_printf_i+0xac>
 80117ca:	2a78      	cmp	r2, #120	; 0x78
 80117cc:	d03a      	beq.n	8011844 <_printf_i+0xdc>
 80117ce:	e0ad      	b.n	801192c <_printf_i+0x1c4>
 80117d0:	681a      	ldr	r2, [r3, #0]
 80117d2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80117d6:	1d11      	adds	r1, r2, #4
 80117d8:	6019      	str	r1, [r3, #0]
 80117da:	6813      	ldr	r3, [r2, #0]
 80117dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80117e0:	e0a8      	b.n	8011934 <_printf_i+0x1cc>
 80117e2:	6821      	ldr	r1, [r4, #0]
 80117e4:	681a      	ldr	r2, [r3, #0]
 80117e6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80117ea:	d002      	beq.n	80117f2 <_printf_i+0x8a>
 80117ec:	1d11      	adds	r1, r2, #4
 80117ee:	6019      	str	r1, [r3, #0]
 80117f0:	e008      	b.n	8011804 <_printf_i+0x9c>
 80117f2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80117f6:	f102 0104 	add.w	r1, r2, #4
 80117fa:	6019      	str	r1, [r3, #0]
 80117fc:	d002      	beq.n	8011804 <_printf_i+0x9c>
 80117fe:	f9b2 3000 	ldrsh.w	r3, [r2]
 8011802:	e000      	b.n	8011806 <_printf_i+0x9e>
 8011804:	6813      	ldr	r3, [r2, #0]
 8011806:	2b00      	cmp	r3, #0
 8011808:	da3c      	bge.n	8011884 <_printf_i+0x11c>
 801180a:	222d      	movs	r2, #45	; 0x2d
 801180c:	425b      	negs	r3, r3
 801180e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011812:	e037      	b.n	8011884 <_printf_i+0x11c>
 8011814:	6821      	ldr	r1, [r4, #0]
 8011816:	681a      	ldr	r2, [r3, #0]
 8011818:	f011 0f80 	tst.w	r1, #128	; 0x80
 801181c:	d002      	beq.n	8011824 <_printf_i+0xbc>
 801181e:	1d11      	adds	r1, r2, #4
 8011820:	6019      	str	r1, [r3, #0]
 8011822:	e007      	b.n	8011834 <_printf_i+0xcc>
 8011824:	f011 0f40 	tst.w	r1, #64	; 0x40
 8011828:	f102 0104 	add.w	r1, r2, #4
 801182c:	6019      	str	r1, [r3, #0]
 801182e:	d001      	beq.n	8011834 <_printf_i+0xcc>
 8011830:	8813      	ldrh	r3, [r2, #0]
 8011832:	e000      	b.n	8011836 <_printf_i+0xce>
 8011834:	6813      	ldr	r3, [r2, #0]
 8011836:	7e22      	ldrb	r2, [r4, #24]
 8011838:	495c      	ldr	r1, [pc, #368]	; (80119ac <_printf_i+0x244>)
 801183a:	2a6f      	cmp	r2, #111	; 0x6f
 801183c:	bf14      	ite	ne
 801183e:	220a      	movne	r2, #10
 8011840:	2208      	moveq	r2, #8
 8011842:	e01b      	b.n	801187c <_printf_i+0x114>
 8011844:	2278      	movs	r2, #120	; 0x78
 8011846:	495a      	ldr	r1, [pc, #360]	; (80119b0 <_printf_i+0x248>)
 8011848:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 801184c:	6822      	ldr	r2, [r4, #0]
 801184e:	6818      	ldr	r0, [r3, #0]
 8011850:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011854:	f100 0504 	add.w	r5, r0, #4
 8011858:	601d      	str	r5, [r3, #0]
 801185a:	d103      	bne.n	8011864 <_printf_i+0xfc>
 801185c:	0655      	lsls	r5, r2, #25
 801185e:	d501      	bpl.n	8011864 <_printf_i+0xfc>
 8011860:	8803      	ldrh	r3, [r0, #0]
 8011862:	e000      	b.n	8011866 <_printf_i+0xfe>
 8011864:	6803      	ldr	r3, [r0, #0]
 8011866:	07d0      	lsls	r0, r2, #31
 8011868:	bf44      	itt	mi
 801186a:	f042 0220 	orrmi.w	r2, r2, #32
 801186e:	6022      	strmi	r2, [r4, #0]
 8011870:	b91b      	cbnz	r3, 801187a <_printf_i+0x112>
 8011872:	6822      	ldr	r2, [r4, #0]
 8011874:	f022 0220 	bic.w	r2, r2, #32
 8011878:	6022      	str	r2, [r4, #0]
 801187a:	2210      	movs	r2, #16
 801187c:	2000      	movs	r0, #0
 801187e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8011882:	e001      	b.n	8011888 <_printf_i+0x120>
 8011884:	4949      	ldr	r1, [pc, #292]	; (80119ac <_printf_i+0x244>)
 8011886:	220a      	movs	r2, #10
 8011888:	6865      	ldr	r5, [r4, #4]
 801188a:	2d00      	cmp	r5, #0
 801188c:	60a5      	str	r5, [r4, #8]
 801188e:	db08      	blt.n	80118a2 <_printf_i+0x13a>
 8011890:	6820      	ldr	r0, [r4, #0]
 8011892:	f020 0004 	bic.w	r0, r0, #4
 8011896:	6020      	str	r0, [r4, #0]
 8011898:	b92b      	cbnz	r3, 80118a6 <_printf_i+0x13e>
 801189a:	2d00      	cmp	r5, #0
 801189c:	d17d      	bne.n	801199a <_printf_i+0x232>
 801189e:	4675      	mov	r5, lr
 80118a0:	e00c      	b.n	80118bc <_printf_i+0x154>
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d079      	beq.n	801199a <_printf_i+0x232>
 80118a6:	4675      	mov	r5, lr
 80118a8:	fbb3 f0f2 	udiv	r0, r3, r2
 80118ac:	fb02 3310 	mls	r3, r2, r0, r3
 80118b0:	5ccb      	ldrb	r3, [r1, r3]
 80118b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80118b6:	4603      	mov	r3, r0
 80118b8:	2800      	cmp	r0, #0
 80118ba:	d1f5      	bne.n	80118a8 <_printf_i+0x140>
 80118bc:	2a08      	cmp	r2, #8
 80118be:	d10b      	bne.n	80118d8 <_printf_i+0x170>
 80118c0:	6823      	ldr	r3, [r4, #0]
 80118c2:	07da      	lsls	r2, r3, #31
 80118c4:	d508      	bpl.n	80118d8 <_printf_i+0x170>
 80118c6:	6923      	ldr	r3, [r4, #16]
 80118c8:	6862      	ldr	r2, [r4, #4]
 80118ca:	429a      	cmp	r2, r3
 80118cc:	bfde      	ittt	le
 80118ce:	2330      	movle	r3, #48	; 0x30
 80118d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80118d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80118d8:	ebc5 030e 	rsb	r3, r5, lr
 80118dc:	6123      	str	r3, [r4, #16]
 80118de:	e02e      	b.n	801193e <_printf_i+0x1d6>
 80118e0:	6808      	ldr	r0, [r1, #0]
 80118e2:	681a      	ldr	r2, [r3, #0]
 80118e4:	f010 0f80 	tst.w	r0, #128	; 0x80
 80118e8:	6949      	ldr	r1, [r1, #20]
 80118ea:	d003      	beq.n	80118f4 <_printf_i+0x18c>
 80118ec:	1d10      	adds	r0, r2, #4
 80118ee:	6018      	str	r0, [r3, #0]
 80118f0:	6813      	ldr	r3, [r2, #0]
 80118f2:	e008      	b.n	8011906 <_printf_i+0x19e>
 80118f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80118f8:	f102 0004 	add.w	r0, r2, #4
 80118fc:	6018      	str	r0, [r3, #0]
 80118fe:	6813      	ldr	r3, [r2, #0]
 8011900:	d001      	beq.n	8011906 <_printf_i+0x19e>
 8011902:	8019      	strh	r1, [r3, #0]
 8011904:	e000      	b.n	8011908 <_printf_i+0x1a0>
 8011906:	6019      	str	r1, [r3, #0]
 8011908:	2300      	movs	r3, #0
 801190a:	6123      	str	r3, [r4, #16]
 801190c:	4675      	mov	r5, lr
 801190e:	e016      	b.n	801193e <_printf_i+0x1d6>
 8011910:	681a      	ldr	r2, [r3, #0]
 8011912:	1d11      	adds	r1, r2, #4
 8011914:	6019      	str	r1, [r3, #0]
 8011916:	6815      	ldr	r5, [r2, #0]
 8011918:	2100      	movs	r1, #0
 801191a:	6862      	ldr	r2, [r4, #4]
 801191c:	4628      	mov	r0, r5
 801191e:	f000 f93b 	bl	8011b98 <memchr>
 8011922:	b108      	cbz	r0, 8011928 <_printf_i+0x1c0>
 8011924:	1b40      	subs	r0, r0, r5
 8011926:	6060      	str	r0, [r4, #4]
 8011928:	6863      	ldr	r3, [r4, #4]
 801192a:	e004      	b.n	8011936 <_printf_i+0x1ce>
 801192c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011930:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8011934:	2301      	movs	r3, #1
 8011936:	6123      	str	r3, [r4, #16]
 8011938:	2300      	movs	r3, #0
 801193a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801193e:	f8cd 8000 	str.w	r8, [sp]
 8011942:	463b      	mov	r3, r7
 8011944:	aa03      	add	r2, sp, #12
 8011946:	4621      	mov	r1, r4
 8011948:	4630      	mov	r0, r6
 801194a:	f7ff fe97 	bl	801167c <_printf_common>
 801194e:	3001      	adds	r0, #1
 8011950:	d102      	bne.n	8011958 <_printf_i+0x1f0>
 8011952:	f04f 30ff 	mov.w	r0, #4294967295
 8011956:	e026      	b.n	80119a6 <_printf_i+0x23e>
 8011958:	6923      	ldr	r3, [r4, #16]
 801195a:	462a      	mov	r2, r5
 801195c:	4639      	mov	r1, r7
 801195e:	4630      	mov	r0, r6
 8011960:	47c0      	blx	r8
 8011962:	3001      	adds	r0, #1
 8011964:	d0f5      	beq.n	8011952 <_printf_i+0x1ea>
 8011966:	6823      	ldr	r3, [r4, #0]
 8011968:	079b      	lsls	r3, r3, #30
 801196a:	d510      	bpl.n	801198e <_printf_i+0x226>
 801196c:	2500      	movs	r5, #0
 801196e:	f104 0919 	add.w	r9, r4, #25
 8011972:	e007      	b.n	8011984 <_printf_i+0x21c>
 8011974:	2301      	movs	r3, #1
 8011976:	464a      	mov	r2, r9
 8011978:	4639      	mov	r1, r7
 801197a:	4630      	mov	r0, r6
 801197c:	47c0      	blx	r8
 801197e:	3001      	adds	r0, #1
 8011980:	d0e7      	beq.n	8011952 <_printf_i+0x1ea>
 8011982:	3501      	adds	r5, #1
 8011984:	68e3      	ldr	r3, [r4, #12]
 8011986:	9a03      	ldr	r2, [sp, #12]
 8011988:	1a9b      	subs	r3, r3, r2
 801198a:	429d      	cmp	r5, r3
 801198c:	dbf2      	blt.n	8011974 <_printf_i+0x20c>
 801198e:	68e0      	ldr	r0, [r4, #12]
 8011990:	9b03      	ldr	r3, [sp, #12]
 8011992:	4298      	cmp	r0, r3
 8011994:	bfb8      	it	lt
 8011996:	4618      	movlt	r0, r3
 8011998:	e005      	b.n	80119a6 <_printf_i+0x23e>
 801199a:	780b      	ldrb	r3, [r1, #0]
 801199c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80119a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80119a4:	e78a      	b.n	80118bc <_printf_i+0x154>
 80119a6:	b005      	add	sp, #20
 80119a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119ac:	080135b9 	.word	0x080135b9
 80119b0:	080135ca 	.word	0x080135ca

080119b4 <cleanup_glue>:
 80119b4:	b538      	push	{r3, r4, r5, lr}
 80119b6:	460c      	mov	r4, r1
 80119b8:	6809      	ldr	r1, [r1, #0]
 80119ba:	4605      	mov	r5, r0
 80119bc:	b109      	cbz	r1, 80119c2 <cleanup_glue+0xe>
 80119be:	f7ff fff9 	bl	80119b4 <cleanup_glue>
 80119c2:	4621      	mov	r1, r4
 80119c4:	4628      	mov	r0, r5
 80119c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80119ca:	f7fe bfb1 	b.w	8010930 <_free_r>
	...

080119d0 <_reclaim_reent>:
 80119d0:	4b2b      	ldr	r3, [pc, #172]	; (8011a80 <_reclaim_reent+0xb0>)
 80119d2:	b570      	push	{r4, r5, r6, lr}
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	4604      	mov	r4, r0
 80119d8:	4283      	cmp	r3, r0
 80119da:	d050      	beq.n	8011a7e <_reclaim_reent+0xae>
 80119dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80119de:	b1d3      	cbz	r3, 8011a16 <_reclaim_reent+0x46>
 80119e0:	68db      	ldr	r3, [r3, #12]
 80119e2:	b193      	cbz	r3, 8011a0a <_reclaim_reent+0x3a>
 80119e4:	2500      	movs	r5, #0
 80119e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80119e8:	68db      	ldr	r3, [r3, #12]
 80119ea:	5959      	ldr	r1, [r3, r5]
 80119ec:	b129      	cbz	r1, 80119fa <_reclaim_reent+0x2a>
 80119ee:	680e      	ldr	r6, [r1, #0]
 80119f0:	4620      	mov	r0, r4
 80119f2:	f7fe ff9d 	bl	8010930 <_free_r>
 80119f6:	4631      	mov	r1, r6
 80119f8:	e7f8      	b.n	80119ec <_reclaim_reent+0x1c>
 80119fa:	3504      	adds	r5, #4
 80119fc:	2d80      	cmp	r5, #128	; 0x80
 80119fe:	d1f2      	bne.n	80119e6 <_reclaim_reent+0x16>
 8011a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a02:	4620      	mov	r0, r4
 8011a04:	68d9      	ldr	r1, [r3, #12]
 8011a06:	f7fe ff93 	bl	8010930 <_free_r>
 8011a0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a0c:	6819      	ldr	r1, [r3, #0]
 8011a0e:	b111      	cbz	r1, 8011a16 <_reclaim_reent+0x46>
 8011a10:	4620      	mov	r0, r4
 8011a12:	f7fe ff8d 	bl	8010930 <_free_r>
 8011a16:	6961      	ldr	r1, [r4, #20]
 8011a18:	b111      	cbz	r1, 8011a20 <_reclaim_reent+0x50>
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	f7fe ff88 	bl	8010930 <_free_r>
 8011a20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011a22:	b111      	cbz	r1, 8011a2a <_reclaim_reent+0x5a>
 8011a24:	4620      	mov	r0, r4
 8011a26:	f7fe ff83 	bl	8010930 <_free_r>
 8011a2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011a2c:	b111      	cbz	r1, 8011a34 <_reclaim_reent+0x64>
 8011a2e:	4620      	mov	r0, r4
 8011a30:	f7fe ff7e 	bl	8010930 <_free_r>
 8011a34:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011a36:	b111      	cbz	r1, 8011a3e <_reclaim_reent+0x6e>
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f7fe ff79 	bl	8010930 <_free_r>
 8011a3e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8011a40:	b111      	cbz	r1, 8011a48 <_reclaim_reent+0x78>
 8011a42:	4620      	mov	r0, r4
 8011a44:	f7fe ff74 	bl	8010930 <_free_r>
 8011a48:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8011a4a:	b111      	cbz	r1, 8011a52 <_reclaim_reent+0x82>
 8011a4c:	4620      	mov	r0, r4
 8011a4e:	f7fe ff6f 	bl	8010930 <_free_r>
 8011a52:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8011a54:	b111      	cbz	r1, 8011a5c <_reclaim_reent+0x8c>
 8011a56:	4620      	mov	r0, r4
 8011a58:	f7fe ff6a 	bl	8010930 <_free_r>
 8011a5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011a5e:	b111      	cbz	r1, 8011a66 <_reclaim_reent+0x96>
 8011a60:	4620      	mov	r0, r4
 8011a62:	f7fe ff65 	bl	8010930 <_free_r>
 8011a66:	69a3      	ldr	r3, [r4, #24]
 8011a68:	b14b      	cbz	r3, 8011a7e <_reclaim_reent+0xae>
 8011a6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011a6c:	4620      	mov	r0, r4
 8011a6e:	4798      	blx	r3
 8011a70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011a72:	b121      	cbz	r1, 8011a7e <_reclaim_reent+0xae>
 8011a74:	4620      	mov	r0, r4
 8011a76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011a7a:	f7ff bf9b 	b.w	80119b4 <cleanup_glue>
 8011a7e:	bd70      	pop	{r4, r5, r6, pc}
 8011a80:	20000094 	.word	0x20000094

08011a84 <__sread>:
 8011a84:	b510      	push	{r4, lr}
 8011a86:	460c      	mov	r4, r1
 8011a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a8c:	f000 f8b8 	bl	8011c00 <_read_r>
 8011a90:	2800      	cmp	r0, #0
 8011a92:	bfab      	itete	ge
 8011a94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011a96:	89a3      	ldrhlt	r3, [r4, #12]
 8011a98:	181b      	addge	r3, r3, r0
 8011a9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011a9e:	bfac      	ite	ge
 8011aa0:	6563      	strge	r3, [r4, #84]	; 0x54
 8011aa2:	81a3      	strhlt	r3, [r4, #12]
 8011aa4:	bd10      	pop	{r4, pc}

08011aa6 <__seofread>:
 8011aa6:	2000      	movs	r0, #0
 8011aa8:	4770      	bx	lr

08011aaa <__swrite>:
 8011aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011aae:	461f      	mov	r7, r3
 8011ab0:	898b      	ldrh	r3, [r1, #12]
 8011ab2:	4605      	mov	r5, r0
 8011ab4:	05db      	lsls	r3, r3, #23
 8011ab6:	460c      	mov	r4, r1
 8011ab8:	4616      	mov	r6, r2
 8011aba:	d505      	bpl.n	8011ac8 <__swrite+0x1e>
 8011abc:	2302      	movs	r3, #2
 8011abe:	2200      	movs	r2, #0
 8011ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ac4:	f000 f856 	bl	8011b74 <_lseek_r>
 8011ac8:	89a3      	ldrh	r3, [r4, #12]
 8011aca:	4632      	mov	r2, r6
 8011acc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011ad0:	81a3      	strh	r3, [r4, #12]
 8011ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ad6:	463b      	mov	r3, r7
 8011ad8:	4628      	mov	r0, r5
 8011ada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ade:	f7ff b947 	b.w	8010d70 <_write_r>

08011ae2 <__sseek>:
 8011ae2:	b510      	push	{r4, lr}
 8011ae4:	460c      	mov	r4, r1
 8011ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011aea:	f000 f843 	bl	8011b74 <_lseek_r>
 8011aee:	1c43      	adds	r3, r0, #1
 8011af0:	89a3      	ldrh	r3, [r4, #12]
 8011af2:	bf15      	itete	ne
 8011af4:	6560      	strne	r0, [r4, #84]	; 0x54
 8011af6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011afa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011afe:	81a3      	strheq	r3, [r4, #12]
 8011b00:	bf18      	it	ne
 8011b02:	81a3      	strhne	r3, [r4, #12]
 8011b04:	bd10      	pop	{r4, pc}

08011b06 <__sclose>:
 8011b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b0a:	f000 b801 	b.w	8011b10 <_close_r>
	...

08011b10 <_close_r>:
 8011b10:	b538      	push	{r3, r4, r5, lr}
 8011b12:	4c06      	ldr	r4, [pc, #24]	; (8011b2c <_close_r+0x1c>)
 8011b14:	2300      	movs	r3, #0
 8011b16:	4605      	mov	r5, r0
 8011b18:	4608      	mov	r0, r1
 8011b1a:	6023      	str	r3, [r4, #0]
 8011b1c:	f000 f882 	bl	8011c24 <_close>
 8011b20:	1c43      	adds	r3, r0, #1
 8011b22:	d102      	bne.n	8011b2a <_close_r+0x1a>
 8011b24:	6823      	ldr	r3, [r4, #0]
 8011b26:	b103      	cbz	r3, 8011b2a <_close_r+0x1a>
 8011b28:	602b      	str	r3, [r5, #0]
 8011b2a:	bd38      	pop	{r3, r4, r5, pc}
 8011b2c:	20000b64 	.word	0x20000b64

08011b30 <_fstat_r>:
 8011b30:	b538      	push	{r3, r4, r5, lr}
 8011b32:	4c07      	ldr	r4, [pc, #28]	; (8011b50 <_fstat_r+0x20>)
 8011b34:	2300      	movs	r3, #0
 8011b36:	4605      	mov	r5, r0
 8011b38:	4608      	mov	r0, r1
 8011b3a:	4611      	mov	r1, r2
 8011b3c:	6023      	str	r3, [r4, #0]
 8011b3e:	f000 f879 	bl	8011c34 <_fstat>
 8011b42:	1c43      	adds	r3, r0, #1
 8011b44:	d102      	bne.n	8011b4c <_fstat_r+0x1c>
 8011b46:	6823      	ldr	r3, [r4, #0]
 8011b48:	b103      	cbz	r3, 8011b4c <_fstat_r+0x1c>
 8011b4a:	602b      	str	r3, [r5, #0]
 8011b4c:	bd38      	pop	{r3, r4, r5, pc}
 8011b4e:	bf00      	nop
 8011b50:	20000b64 	.word	0x20000b64

08011b54 <_isatty_r>:
 8011b54:	b538      	push	{r3, r4, r5, lr}
 8011b56:	4c06      	ldr	r4, [pc, #24]	; (8011b70 <_isatty_r+0x1c>)
 8011b58:	2300      	movs	r3, #0
 8011b5a:	4605      	mov	r5, r0
 8011b5c:	4608      	mov	r0, r1
 8011b5e:	6023      	str	r3, [r4, #0]
 8011b60:	f000 f878 	bl	8011c54 <_isatty>
 8011b64:	1c43      	adds	r3, r0, #1
 8011b66:	d102      	bne.n	8011b6e <_isatty_r+0x1a>
 8011b68:	6823      	ldr	r3, [r4, #0]
 8011b6a:	b103      	cbz	r3, 8011b6e <_isatty_r+0x1a>
 8011b6c:	602b      	str	r3, [r5, #0]
 8011b6e:	bd38      	pop	{r3, r4, r5, pc}
 8011b70:	20000b64 	.word	0x20000b64

08011b74 <_lseek_r>:
 8011b74:	b538      	push	{r3, r4, r5, lr}
 8011b76:	4c07      	ldr	r4, [pc, #28]	; (8011b94 <_lseek_r+0x20>)
 8011b78:	4605      	mov	r5, r0
 8011b7a:	4608      	mov	r0, r1
 8011b7c:	4611      	mov	r1, r2
 8011b7e:	2200      	movs	r2, #0
 8011b80:	6022      	str	r2, [r4, #0]
 8011b82:	461a      	mov	r2, r3
 8011b84:	f000 f876 	bl	8011c74 <_lseek>
 8011b88:	1c43      	adds	r3, r0, #1
 8011b8a:	d102      	bne.n	8011b92 <_lseek_r+0x1e>
 8011b8c:	6823      	ldr	r3, [r4, #0]
 8011b8e:	b103      	cbz	r3, 8011b92 <_lseek_r+0x1e>
 8011b90:	602b      	str	r3, [r5, #0]
 8011b92:	bd38      	pop	{r3, r4, r5, pc}
 8011b94:	20000b64 	.word	0x20000b64

08011b98 <memchr>:
 8011b98:	b510      	push	{r4, lr}
 8011b9a:	b2c9      	uxtb	r1, r1
 8011b9c:	4402      	add	r2, r0
 8011b9e:	4290      	cmp	r0, r2
 8011ba0:	4603      	mov	r3, r0
 8011ba2:	d005      	beq.n	8011bb0 <memchr+0x18>
 8011ba4:	781c      	ldrb	r4, [r3, #0]
 8011ba6:	3001      	adds	r0, #1
 8011ba8:	428c      	cmp	r4, r1
 8011baa:	d1f8      	bne.n	8011b9e <memchr+0x6>
 8011bac:	4618      	mov	r0, r3
 8011bae:	bd10      	pop	{r4, pc}
 8011bb0:	2000      	movs	r0, #0
 8011bb2:	bd10      	pop	{r4, pc}

08011bb4 <memmove>:
 8011bb4:	4288      	cmp	r0, r1
 8011bb6:	b510      	push	{r4, lr}
 8011bb8:	eb01 0302 	add.w	r3, r1, r2
 8011bbc:	d801      	bhi.n	8011bc2 <memmove+0xe>
 8011bbe:	1e42      	subs	r2, r0, #1
 8011bc0:	e00b      	b.n	8011bda <memmove+0x26>
 8011bc2:	4298      	cmp	r0, r3
 8011bc4:	d2fb      	bcs.n	8011bbe <memmove+0xa>
 8011bc6:	1881      	adds	r1, r0, r2
 8011bc8:	1ad2      	subs	r2, r2, r3
 8011bca:	42d3      	cmn	r3, r2
 8011bcc:	d004      	beq.n	8011bd8 <memmove+0x24>
 8011bce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011bd2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011bd6:	e7f8      	b.n	8011bca <memmove+0x16>
 8011bd8:	bd10      	pop	{r4, pc}
 8011bda:	4299      	cmp	r1, r3
 8011bdc:	d004      	beq.n	8011be8 <memmove+0x34>
 8011bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011be2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011be6:	e7f8      	b.n	8011bda <memmove+0x26>
 8011be8:	bd10      	pop	{r4, pc}

08011bea <_malloc_usable_size_r>:
 8011bea:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8011bee:	2800      	cmp	r0, #0
 8011bf0:	bfbe      	ittt	lt
 8011bf2:	1809      	addlt	r1, r1, r0
 8011bf4:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8011bf8:	18c0      	addlt	r0, r0, r3
 8011bfa:	3804      	subs	r0, #4
 8011bfc:	4770      	bx	lr
	...

08011c00 <_read_r>:
 8011c00:	b538      	push	{r3, r4, r5, lr}
 8011c02:	4c07      	ldr	r4, [pc, #28]	; (8011c20 <_read_r+0x20>)
 8011c04:	4605      	mov	r5, r0
 8011c06:	4608      	mov	r0, r1
 8011c08:	4611      	mov	r1, r2
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	6022      	str	r2, [r4, #0]
 8011c0e:	461a      	mov	r2, r3
 8011c10:	f000 f838 	bl	8011c84 <_read>
 8011c14:	1c43      	adds	r3, r0, #1
 8011c16:	d102      	bne.n	8011c1e <_read_r+0x1e>
 8011c18:	6823      	ldr	r3, [r4, #0]
 8011c1a:	b103      	cbz	r3, 8011c1e <_read_r+0x1e>
 8011c1c:	602b      	str	r3, [r5, #0]
 8011c1e:	bd38      	pop	{r3, r4, r5, pc}
 8011c20:	20000b64 	.word	0x20000b64

08011c24 <_close>:
 8011c24:	4b02      	ldr	r3, [pc, #8]	; (8011c30 <_close+0xc>)
 8011c26:	2258      	movs	r2, #88	; 0x58
 8011c28:	601a      	str	r2, [r3, #0]
 8011c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c2e:	4770      	bx	lr
 8011c30:	20000b64 	.word	0x20000b64

08011c34 <_fstat>:
 8011c34:	4b02      	ldr	r3, [pc, #8]	; (8011c40 <_fstat+0xc>)
 8011c36:	2258      	movs	r2, #88	; 0x58
 8011c38:	601a      	str	r2, [r3, #0]
 8011c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c3e:	4770      	bx	lr
 8011c40:	20000b64 	.word	0x20000b64

08011c44 <_getpid>:
 8011c44:	4b02      	ldr	r3, [pc, #8]	; (8011c50 <_getpid+0xc>)
 8011c46:	2258      	movs	r2, #88	; 0x58
 8011c48:	601a      	str	r2, [r3, #0]
 8011c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c4e:	4770      	bx	lr
 8011c50:	20000b64 	.word	0x20000b64

08011c54 <_isatty>:
 8011c54:	4b02      	ldr	r3, [pc, #8]	; (8011c60 <_isatty+0xc>)
 8011c56:	2258      	movs	r2, #88	; 0x58
 8011c58:	601a      	str	r2, [r3, #0]
 8011c5a:	2000      	movs	r0, #0
 8011c5c:	4770      	bx	lr
 8011c5e:	bf00      	nop
 8011c60:	20000b64 	.word	0x20000b64

08011c64 <_kill>:
 8011c64:	4b02      	ldr	r3, [pc, #8]	; (8011c70 <_kill+0xc>)
 8011c66:	2258      	movs	r2, #88	; 0x58
 8011c68:	601a      	str	r2, [r3, #0]
 8011c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c6e:	4770      	bx	lr
 8011c70:	20000b64 	.word	0x20000b64

08011c74 <_lseek>:
 8011c74:	4b02      	ldr	r3, [pc, #8]	; (8011c80 <_lseek+0xc>)
 8011c76:	2258      	movs	r2, #88	; 0x58
 8011c78:	601a      	str	r2, [r3, #0]
 8011c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c7e:	4770      	bx	lr
 8011c80:	20000b64 	.word	0x20000b64

08011c84 <_read>:
 8011c84:	4b02      	ldr	r3, [pc, #8]	; (8011c90 <_read+0xc>)
 8011c86:	2258      	movs	r2, #88	; 0x58
 8011c88:	601a      	str	r2, [r3, #0]
 8011c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c8e:	4770      	bx	lr
 8011c90:	20000b64 	.word	0x20000b64

08011c94 <_sbrk>:
 8011c94:	4a04      	ldr	r2, [pc, #16]	; (8011ca8 <_sbrk+0x14>)
 8011c96:	4905      	ldr	r1, [pc, #20]	; (8011cac <_sbrk+0x18>)
 8011c98:	6813      	ldr	r3, [r2, #0]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	bf08      	it	eq
 8011c9e:	460b      	moveq	r3, r1
 8011ca0:	4418      	add	r0, r3
 8011ca2:	6010      	str	r0, [r2, #0]
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	4770      	bx	lr
 8011ca8:	20000b44 	.word	0x20000b44
 8011cac:	20000b68 	.word	0x20000b68

08011cb0 <_write>:
 8011cb0:	4b02      	ldr	r3, [pc, #8]	; (8011cbc <_write+0xc>)
 8011cb2:	2258      	movs	r2, #88	; 0x58
 8011cb4:	601a      	str	r2, [r3, #0]
 8011cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8011cba:	4770      	bx	lr
 8011cbc:	20000b64 	.word	0x20000b64

08011cc0 <_exit>:
 8011cc0:	e7fe      	b.n	8011cc0 <_exit>
 8011cc2:	bf00      	nop

08011cc4 <__EH_FRAME_BEGIN__>:
 8011cc4:	0000 0000                                   ....

08011cc8 <_init>:
 8011cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cca:	bf00      	nop
 8011ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cce:	bc08      	pop	{r3}
 8011cd0:	469e      	mov	lr, r3
 8011cd2:	4770      	bx	lr

08011cd4 <_fini>:
 8011cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd6:	bf00      	nop
 8011cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cda:	bc08      	pop	{r3}
 8011cdc:	469e      	mov	lr, r3
 8011cde:	4770      	bx	lr
