// Seed: 1366532540
module module_0 (
    output logic id_1,
    input  logic id_2
);
  assign #(1'b0) id_2 = id_1[1'b0];
  assign id_1 = 1;
  assign id_2 = 1;
  logic id_3 = id_3;
  logic id_4, id_5, id_6;
  if (id_2) logic id_7;
  else logic id_8, id_9;
  logic id_10;
endmodule
`define pp_1 0
`define pp_2 0
