{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572423493362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572423493366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:48:12 2019 " "Processing started: Wed Oct 30 13:48:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572423493366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572423493366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E1_SD -c E1_SD " "Command: quartus_map --read_settings_files=on --write_settings_files=off E1_SD -c E1_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572423493366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1572423493809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "E1_SD.v 1 1 " "Found 1 design units, including 1 entities, in source file E1_SD.v" { { "Info" "ISGN_ENTITY_NAME" "1 E1_SD " "Found entity 1: E1_SD" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572423494001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572423494001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "E1_SD " "Elaborating entity \"E1_SD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572423494083 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(28) " "Verilog HDL Always Construct warning at E1_SD.v(28): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(40) " "Verilog HDL Always Construct warning at E1_SD.v(40): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(51) " "Verilog HDL Always Construct warning at E1_SD.v(51): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(62) " "Verilog HDL Always Construct warning at E1_SD.v(62): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(73) " "Verilog HDL Always Construct warning at E1_SD.v(73): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(84) " "Verilog HDL Always Construct warning at E1_SD.v(84): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Tasks/Verilog Experiments - Task 4/Lab3/E1_SD.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572423494086 "|E1_SD"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572423494646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1572423494757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572423495112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572423495112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572423495781 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572423495781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572423495781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572423495781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572423495788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:48:15 2019 " "Processing ended: Wed Oct 30 13:48:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572423495788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572423495788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572423495788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572423495788 ""}
