m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vAccumulator
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1717633400
!i10b 1
!s100 Vc>aI<FQoSYa5HG0Lc>MO2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@GcW_@`Sa7VdX0elPN:K21
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/Max/Documents/GitHub/141architecture/modelsim
w1717627580
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
!i122 14
L0 1 57
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1717633400.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
n@accumulator
valu
R0
R1
!i10b 1
!s100 OJdX]S=kel9`09e0J]hj91
R2
I:ES3g77]JlLTd?Kl4H1EK1
R3
S1
R4
w1717629781
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
!i122 15
L0 2 43
R5
r1
!s85 0
31
R6
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!i113 1
R7
R8
vcontrol
R0
R1
!i10b 1
!s100 l?`O7`SHjcQMfRJMUC4^d1
R2
I:c8eUdj7EaWFLljP`Di432
R3
S1
R4
w1717633051
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
!i122 16
L0 2 94
R5
r1
!s85 0
31
R6
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!i113 1
R7
R8
vdat_mem
R0
R1
!i10b 1
!s100 nCT?nbJm364R2[T>GJJ8z1
R2
IZGomanIQO^C0VRH3=[K0]0
R3
S1
R4
w1717554974
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
!i122 17
L0 2 23
R5
r1
!s85 0
31
R6
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!i113 1
R7
R8
vinstr_ROM
R0
!s110 1717633584
!i10b 1
!s100 J]EZanB=?1T8<eCCS^Y3P1
R2
Ig_ED3Q4izkNX2=AE2<NF12
R3
S1
R4
w1717633581
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
!i122 24
L0 4 21
R5
r1
!s85 0
31
!s108 1717633584.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!i113 1
R7
R8
ninstr_@r@o@m
vPC
R0
Z9 !s110 1717633401
!i10b 1
!s100 :7THm?LJh]_nJGSomPFlO3
R2
IM4YmNjSQn5ZJA5eCiJLE;0
R3
S1
R4
w1717629964
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
!i122 19
L0 4 27
R5
r1
!s85 0
31
Z10 !s108 1717633401.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!i113 1
R7
R8
n@p@c
vPC_LUT
R0
R9
!i10b 1
!s100 NRKIST[I?a5:6n]XkXW033
R2
IP^5Bh;RA0Y5OAofz7Y;gm1
R3
S1
R4
w1717558776
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
!i122 20
L0 1 14
R5
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!i113 1
R7
R8
n@p@c_@l@u@t
vpcAcc_tb
R0
!s110 1717633166
!i10b 1
!s100 gJDk[4HXA]=IFSXH_dSoh3
R2
IK[7XD@b7Y7R;U4BQCIWO:3
R3
S1
R4
w1717633137
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
!i122 12
L0 1 122
R5
r1
!s85 0
31
!s108 1717633166.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!i113 1
R7
R8
npc@acc_tb
vreg_file
R0
Z11 !s110 1717633402
!i10b 1
!s100 ck<cH<1Y@Y1OPGE=9>RH[0
R2
IT;bl8l@:X170DZ8k0DJzZ3
R3
S1
R4
w1717632363
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
!i122 21
L0 3 40
R5
r1
!s85 0
31
Z12 !s108 1717633402.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!i113 1
R7
R8
vtop_level
R0
R11
!i10b 1
!s100 >>@@R<Q4ENDBO4aO;00[Z3
R2
IB^h76YZ7Whdf5j4^aGT`J3
R3
S1
R4
w1717632355
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
!i122 22
L0 2 171
R5
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!i113 1
R7
R8
