{"Source Block": ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@92:105@HdlStmProcess", "      counter <= IDLE_TIMEOUT;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  /* The data ready signal is fully asynchronous */\n  sdi_d <= {sdi_d[1:0], m_sdi};\nend\n\nalways @(posedge clk) begin\n  if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n    data_ready <= 1'b1;\n  end else begin\n"], "Clone Blocks": [["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@97:110", "always @(posedge clk) begin\n  /* The data ready signal is fully asynchronous */\n  sdi_d <= {sdi_d[1:0], m_sdi};\nend\n\nalways @(posedge clk) begin\n  if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n    data_ready <= 1'b1;\n  end else begin\n    data_ready <= 1'b0;\n  end\nend\n\nendmodule\n"]], "Diff Content": {"Delete": [[97, "always @(posedge clk) begin\n"], [98, "  /* The data ready signal is fully asynchronous */\n"], [99, "  sdi_d <= {sdi_d[1:0], m_sdi};\n"], [100, "end\n"]], "Add": [[100, "  always @(posedge clk) begin\n"], [100, "    /* The data ready signal is fully asynchronous */\n"], [100, "    sdi_d <= {sdi_d[1:0], m_sdi};\n"], [100, "  end\n"]]}}