0.6
2018.3
Dec  6 2018
23:39:36
/home/ericsam413/Desktop/dev1/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/clock.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
,,,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,,,,,,
,,,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ram.v,,flag_sync_cpld,,,,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/tb.sv,1575133159,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ALU.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ALUControl.v,,ALU,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ALUControl.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/Control.v,,ALUControl,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/Control.v,1575053654,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/EX_MEM.v,,Control,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/EX_MEM.v,1575049672,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ID_EX.v,,EX_MEM,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ID_EX.v,1575184464,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/IF_ID.v,,ID_EX,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/IF_ID.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/MEM_WB.v,,IF_ID,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/MEM_WB.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/RegisterFile.v,,MEM_WB,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/RegisterFile.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,,RegisterFile,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1575029524,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/clock.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/ram.v,1575109978,verilog,,/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sim_1/new/sram_model.v,,ram,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/ericsam413/Desktop/dev1/thinpad_top.srcs/sources_1/new/thinpad_top.v,1575103745,verilog,,,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
