Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleProcTest_v_isim_beh.exe -prj C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleProcTest_v_beh.prj work.SingleCycleProcTest_v work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleControl(4).v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/InstructionMemory(4).v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/DataMemory(4).v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/../Lab8/NextPclogic.v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/../Lab8/ALUControl.v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/../Lab07/SignExtender.v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/../Lab07/RegisterFile.v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/../Lab07/ALU(4).v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleProc(4).v" into library work
Analyzing Verilog file "C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleProcTest(4).v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module InstructionMemory
Compiling module NextPClogic
Compiling module SingleCycleControl
Compiling module RegisterFile
Compiling module SignExtender
Compiling module ALUControl
Compiling module ALU
Compiling module DataMemory
Compiling module SingleCycleProc
Compiling module SingleCycleProcTest_v
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Academic/Fall 2017/ECEN 350/Lab9/SingleCycleProcTest_v_isim_beh.exe
Fuse Memory Usage: 28496 KB
Fuse CPU Usage: 656 ms
