

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug 10 20:32:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2_u10_ap5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  444370|  456354|  444370|  456354|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_2_fu_438      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_conv_1_fu_448      |conv_1      |  114973|  123085|  114973|  123085|   none  |
        |grp_dense_out_fu_458   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_dense_2_fu_474     |dense_2     |     451|     451|     451|     451|   none  |
        |grp_dense_1_fu_488     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_max_pool_1_fu_502  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_508  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_flat_fu_514        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   1351|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       23|     17|    2191|   6758|    0|
|Memory           |       10|      -|     184|     25|    0|
|Multiplexer      |        -|      -|       -|    967|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       33|     17|    2644|   9101|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      7|       2|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |cnn_fpext_32ns_64yd2_U66  |cnn_fpext_32ns_64yd2  |        0|      0|  100|   138|    0|
    |grp_conv_1_fu_448         |conv_1                |        0|      1|  401|  1808|    0|
    |grp_conv_2_fu_438         |conv_2                |        1|      1|  421|  1871|    0|
    |grp_dense_1_fu_488        |dense_1               |       18|      1|  133|   286|    0|
    |grp_dense_2_fu_474        |dense_2               |        3|     10|  235|   614|    0|
    |grp_dense_out_fu_458      |dense_out             |        1|      4|  618|  1084|    0|
    |grp_flat_fu_514           |flat                  |        0|      0|   84|   244|    0|
    |grp_max_pool_1_fu_502     |max_pool_1            |        0|      0|  104|   366|    0|
    |grp_max_pool_2_fu_508     |max_pool_2            |        0|      0|   95|   347|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |       23|     17| 2191|  6758|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_V_U    |cnn_conv_1_input_V    |        1|   0|   0|    0|   784|   14|     1|        10976|
    |conv_1_out_V_U      |cnn_conv_1_out_V      |        4|   0|   0|    0|  4056|   14|     1|        56784|
    |conv_2_out_V_U      |cnn_conv_2_out_V      |        2|   0|   0|    0|  1936|   14|     1|        27104|
    |dense_1_out_0_V_U   |cnn_dense_1_out_0_V   |        0|  26|   3|    0|    10|   13|     1|          130|
    |dense_1_out_1_V_U   |cnn_dense_1_out_0_V   |        0|  26|   3|    0|    10|   13|     1|          130|
    |dense_1_out_2_V_U   |cnn_dense_1_out_0_V   |        0|  26|   3|    0|    10|   13|     1|          130|
    |dense_1_out_3_V_U   |cnn_dense_1_out_0_V   |        0|  26|   3|    0|    10|   13|     1|          130|
    |dense_1_out_4_V_U   |cnn_dense_1_out_0_V   |        0|  26|   3|    0|    10|   13|     1|          130|
    |dense_2_out_V_U     |cnn_dense_2_out_V     |        0|  26|   7|    0|    30|   13|     1|          390|
    |max_pool_1_out_V_U  |cnn_max_pool_1_ouwdI  |        1|   0|   0|    0|  1014|   14|     1|        14196|
    |max_pool_2_out_V_U  |cnn_max_pool_2_ouxdS  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |flat_array_V_U      |cnn_max_pool_2_ouxdS  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |prediction_V_U      |dense_out_dense_audo  |        0|  28|   3|    0|    10|   14|     1|          140|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       10| 184|  25|    0|  8680|  176|    13|       121440|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |add_ln203_fu_588_p2       |     +    |      0|   0|   13|          11|          11|
    |add_ln28_fu_598_p2        |     +    |      0|   0|   14|           1|          10|
    |add_ln581_fu_682_p2       |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_1046_p2      |     +    |      0|   0|   19|           6|          14|
    |add_ln958_fu_1093_p2      |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1162_p2      |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_897_p2             |     +    |      0|   0|   13|           4|           1|
    |i_fu_530_p2               |     +    |      0|   0|   15|           5|           1|
    |ix_in_fu_536_p2           |     +    |      0|   0|   14|          10|           5|
    |j_fu_578_p2               |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_972_p2       |     +    |      0|   0|   39|           6|          32|
    |m_13_fu_1122_p2           |     +    |      0|   0|   39|          32|          32|
    |F2_fu_670_p2              |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_650_p2         |     -    |      0|   0|   61|           1|          54|
    |sub_ln203_fu_566_p2       |     -    |      0|   0|   13|          11|          11|
    |sub_ln581_fu_688_p2       |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_962_p2       |     -    |      0|   0|   39|           4|          32|
    |sub_ln947_fu_998_p2       |     -    |      0|   0|   13|           3|           4|
    |sub_ln958_fu_1104_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1157_p2      |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_922_p2           |     -    |      0|   0|   19|           1|          14|
    |a_fu_1026_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_795_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_777_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_813_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_807_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_831_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_1060_p2      |    and   |      0|   0|    2|           1|           1|
    |p_Result_36_fu_1014_p2    |    and   |      0|   0|   14|          14|          14|
    |ashr_ln586_fu_732_p2      |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_954_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln23_fu_524_p2       |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln25_fu_572_p2       |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln571_fu_664_p2      |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_676_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_706_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_716_p2      |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_722_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln69_fu_891_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_908_p2      |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_1_fu_1020_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_fu_988_p2      |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_1080_p2     |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_1008_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln958_fu_1098_p2     |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_819_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_783_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_859_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_873_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_845_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_1066_p2       |    or    |      0|   0|    2|           1|           1|
    |m_12_fu_1115_p3           |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_656_p3         |  select  |      0|   0|   54|           1|          54|
    |prediction_output_d0      |  select  |      0|   0|   32|           1|           1|
    |select_ln588_fu_753_p3    |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_851_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_2_fu_865_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_3_fu_879_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_fu_837_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln964_fu_1149_p3   |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_694_p3          |  select  |      0|   0|   12|           1|          12|
    |tmp_V_13_fu_928_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln604_fu_765_p2       |    shl   |      0|   0|   31|          14|          14|
    |shl_ln958_fu_1109_p2      |    shl   |      0|   0|  101|          32|          32|
    |xor_ln571_fu_771_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_825_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_789_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_801_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_1040_p2      |    xor   |      0|   0|    2|           1|           2|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      0|  40| 1351|         567|         734|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  121|         26|    1|         26|
    |conv_1_input_V_address0    |   15|          3|   10|         30|
    |conv_1_input_V_ce0         |   15|          3|    1|          3|
    |conv_1_out_V_address0      |   21|          4|   12|         48|
    |conv_1_out_V_ce0           |   21|          4|    1|          4|
    |conv_1_out_V_d0            |   15|          3|   14|         42|
    |conv_1_out_V_we0           |   15|          3|    1|          3|
    |conv_2_out_V_address0      |   21|          4|   11|         44|
    |conv_2_out_V_ce0           |   21|          4|    1|          4|
    |conv_2_out_V_d0            |   15|          3|   14|         42|
    |conv_2_out_V_we0           |   15|          3|    1|          3|
    |dense_1_out_0_V_address0   |   21|          4|    4|         16|
    |dense_1_out_0_V_ce0        |   21|          4|    1|          4|
    |dense_1_out_0_V_ce1        |    9|          2|    1|          2|
    |dense_1_out_0_V_d0         |   15|          3|   13|         39|
    |dense_1_out_0_V_we0        |   15|          3|    1|          3|
    |dense_1_out_1_V_address0   |   15|          3|    4|         12|
    |dense_1_out_1_V_ce0        |   15|          3|    1|          3|
    |dense_1_out_1_V_ce1        |    9|          2|    1|          2|
    |dense_1_out_1_V_we0        |    9|          2|    1|          2|
    |dense_1_out_2_V_address0   |   15|          3|    4|         12|
    |dense_1_out_2_V_ce0        |   15|          3|    1|          3|
    |dense_1_out_2_V_ce1        |    9|          2|    1|          2|
    |dense_1_out_2_V_we0        |    9|          2|    1|          2|
    |dense_1_out_3_V_address0   |   15|          3|    4|         12|
    |dense_1_out_3_V_ce0        |   15|          3|    1|          3|
    |dense_1_out_3_V_ce1        |    9|          2|    1|          2|
    |dense_1_out_3_V_we0        |    9|          2|    1|          2|
    |dense_1_out_4_V_address0   |   15|          3|    4|         12|
    |dense_1_out_4_V_ce0        |   15|          3|    1|          3|
    |dense_1_out_4_V_ce1        |    9|          2|    1|          2|
    |dense_1_out_4_V_we0        |    9|          2|    1|          2|
    |dense_2_out_V_address0     |   21|          4|    5|         20|
    |dense_2_out_V_ce0          |   21|          4|    1|          4|
    |dense_2_out_V_d0           |   15|          3|   13|         39|
    |dense_2_out_V_we0          |   15|          3|    1|          3|
    |flat_array_V_address0      |   21|          4|    9|         36|
    |flat_array_V_ce0           |   21|          4|    1|          4|
    |flat_array_V_d0            |   15|          3|   14|         42|
    |flat_array_V_we0           |   15|          3|    1|          3|
    |i24_0_reg_427              |    9|          2|    4|          8|
    |i_0_reg_395                |    9|          2|    5|         10|
    |ix_in_0_reg_383            |    9|          2|   10|         20|
    |ix_in_1_reg_406            |    9|          2|   10|         20|
    |j_0_reg_416                |    9|          2|    5|         10|
    |max_pool_1_out_V_address0  |   21|          4|   10|         40|
    |max_pool_1_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_1_out_V_d0        |   15|          3|   14|         42|
    |max_pool_1_out_V_we0       |   15|          3|    1|          3|
    |max_pool_2_out_V_address0  |   21|          4|    9|         36|
    |max_pool_2_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_2_out_V_d0        |   15|          3|   14|         42|
    |max_pool_2_out_V_we0       |   15|          3|    1|          3|
    |prediction_V_address0      |   21|          4|    4|         16|
    |prediction_V_ce0           |   15|          3|    1|          3|
    |prediction_V_d0            |   15|          3|   14|         42|
    |prediction_V_we0           |   15|          3|    1|          3|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  967|        195|  265|        846|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln203_reg_1245                  |  11|   0|   11|          0|
    |add_ln28_reg_1255                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  25|   0|   25|          0|
    |cnn_input_load_reg_1260             |  32|   0|   32|          0|
    |grp_conv_1_fu_448_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_438_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_488_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_2_fu_474_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_458_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_514_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_502_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_508_ap_start_reg  |   1|   0|    1|          0|
    |i24_0_reg_427                       |   4|   0|    4|          0|
    |i_0_reg_395                         |   5|   0|    5|          0|
    |i_1_reg_1274                        |   4|   0|    4|          0|
    |i_reg_1222                          |   5|   0|    5|          0|
    |icmp_ln935_reg_1289                 |   1|   0|    1|          0|
    |icmp_ln958_reg_1315                 |   1|   0|    1|          0|
    |ix_in_0_reg_383                     |  10|   0|   10|          0|
    |ix_in_1_reg_406                     |  10|   0|   10|          0|
    |ix_in_reg_1227                      |  10|   0|   10|          0|
    |j_0_reg_416                         |   5|   0|    5|          0|
    |j_reg_1240                          |   5|   0|    5|          0|
    |or_ln_reg_1310                      |   1|   0|   32|         31|
    |p_Result_43_reg_1294                |   1|   0|    1|          0|
    |select_ln603_3_reg_1266             |  14|   0|   14|          0|
    |sub_ln203_reg_1232                  |   9|   0|   11|          2|
    |sub_ln944_reg_1304                  |  32|   0|   32|          0|
    |tmp_V_13_reg_1299                   |  14|   0|   14|          0|
    |trunc_ln943_reg_1320                |   8|   0|    8|          0|
    |zext_ln70_reg_1279                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 229|   0|  322|         93|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        cnn        | return value |
|cnn_input_address0          | out |   10|  ap_memory |     cnn_input     |     array    |
|cnn_input_ce0               | out |    1|  ap_memory |     cnn_input     |     array    |
|cnn_input_q0                |  in |   32|  ap_memory |     cnn_input     |     array    |
|prediction_output_address0  | out |    4|  ap_memory | prediction_output |     array    |
|prediction_output_ce0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_we0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_d0        | out |   32|  ap_memory | prediction_output |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%conv_1_input_V = alloca [784 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 29 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 30 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 31 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 32 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 33 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 34 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 35 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 36 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 37 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 38 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%dense_1_out_0_V = alloca [10 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 39 'alloca' 'dense_1_out_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%dense_1_out_1_V = alloca [10 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 40 'alloca' 'dense_1_out_1_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%dense_1_out_2_V = alloca [10 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 41 'alloca' 'dense_1_out_2_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%dense_1_out_3_V = alloca [10 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 42 'alloca' 'dense_1_out_3_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%dense_1_out_4_V = alloca [10 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 43 'alloca' 'dense_1_out_4_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 44 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 45 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 47 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 49 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 53 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_36 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 54 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_36 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 55 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_37 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_37 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 58 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 59 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 60 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 61 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 62 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 63 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 64 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 65 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 66 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 68 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %j_0 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 70 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sub_ln203, %zext_ln203_18" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 71 'add' 'add_ln203' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 73 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 74 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 75 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 76 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 77 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 78 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 78 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.9>
ST_5 : Operation 79 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 79 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 80 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 81 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 82 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 85 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 86 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 87 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 88 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_41, i54 %man_V_1, i54 %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 89 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 90 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 91 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 92 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 93 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 94 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 101 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 102 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_26, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 126 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 127 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 128 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.25ns)   --->   "store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 139 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%dense_1_out_0_V_add = getelementptr [10 x i13]* %dense_1_out_0_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 143 'getelementptr' 'dense_1_out_0_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_0_V_add, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [10 x i13]* %dense_1_out_0_V, [10 x i13]* %dense_1_out_1_V, [10 x i13]* %dense_1_out_2_V, [10 x i13]* %dense_1_out_3_V, [10 x i13]* %dense_1_out_4_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [10 x i13]* %dense_1_out_0_V, [10 x i13]* %dense_1_out_1_V, [10 x i13]* %dense_1_out_2_V, [10 x i13]* %dense_1_out_3_V, [10 x i13]* %dense_1_out_4_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 147 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 149 [2/2] (0.00ns)   --->   "call fastcc void @dense_2([10 x i13]* %dense_1_out_0_V, [10 x i13]* %dense_1_out_1_V, [10 x i13]* %dense_1_out_2_V, [10 x i13]* %dense_1_out_3_V, [10 x i13]* %dense_1_out_4_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 150 [1/2] (0.00ns)   --->   "call fastcc void @dense_2([10 x i13]* %dense_1_out_0_V, [10 x i13]* %dense_1_out_1_V, [10 x i13]* %dense_1_out_2_V, [10 x i13]* %dense_1_out_3_V, [10 x i13]* %dense_1_out_4_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 151 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 153 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 155 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %_ifconv24 ]"   --->   Operation 156 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 157 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 158 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 159 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %3, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 161 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 162 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 163 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 163 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 164 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 16.7>
ST_24 : Operation 165 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 165 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 166 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_12, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 166 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 167 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 168 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.70ns)   --->   "%tmp_V_13 = select i1 %p_Result_43, i14 %tmp_V, i14 %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 169 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 170 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 171 'bitconcatenate' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_44, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 172 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 173 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 174 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 175 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 176 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_22, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 177 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 178 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 179 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 180 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 181 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_13, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 182 'and' 'p_Result_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 183 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 184 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 185 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_23, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 186 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 187 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 188 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 189 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 190 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 191 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_24 : Operation 192 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 192 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 193 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 14.9>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_13 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 194 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 195 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 196 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 197 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 198 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 199 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 200 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 201 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 202 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 203 'bitselect' 'tmp_24' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_24, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 204 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 205 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 206 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 206 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_43, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 207 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_s, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 208 'partset' 'p_Result_45' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_45 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 209 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 210 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 211 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
conv_1_input_V       (alloca           ) [ 00111111100000000000000000]
conv_1_out_V         (alloca           ) [ 00111111111000000000000000]
conv_1_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_1_out_V     (alloca           ) [ 00111111111110000000000000]
max_pool_1_out_V_add (getelementptr    ) [ 00111110000000000000000000]
conv_2_out_V         (alloca           ) [ 00111111111111100000000000]
conv_2_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_2_out_V     (alloca           ) [ 00111111111111111000000000]
max_pool_2_out_V_add (getelementptr    ) [ 00111110000000000000000000]
flat_array_V         (alloca           ) [ 00111111111111111110000000]
dense_1_out_0_V      (alloca           ) [ 00111111111111111111100000]
dense_1_out_1_V      (alloca           ) [ 00111111111111111111100000]
dense_1_out_2_V      (alloca           ) [ 00111111111111111111100000]
dense_1_out_3_V      (alloca           ) [ 00111111111111111111100000]
dense_1_out_4_V      (alloca           ) [ 00111111111111111111100000]
dense_2_out_V        (alloca           ) [ 00111111111111111111111000]
prediction_V         (alloca           ) [ 00111111111111111111111111]
br_ln23              (br               ) [ 01111110000000000000000000]
ix_in_0              (phi              ) [ 00111110000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000]
icmp_ln23            (icmp             ) [ 00111110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000]
ix_in                (add              ) [ 01111110000000000000000000]
tmp_36               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203           (zext             ) [ 00000000000000000000000000]
tmp_37               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_17        (zext             ) [ 00000000000000000000000000]
sub_ln203            (sub              ) [ 00011110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
store_ln32           (store            ) [ 00000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000]
store_ln42           (store            ) [ 00000000000000000000000000]
store_ln47           (store            ) [ 00000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000]
icmp_ln25            (icmp             ) [ 00111110000000000000000000]
empty_80             (speclooptripcount) [ 00000000000000000000000000]
j                    (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
zext_ln203_18        (zext             ) [ 00000000000000000000000000]
add_ln203            (add              ) [ 00001110000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000]
add_ln28             (add              ) [ 00111110000000000000000000]
br_ln0               (br               ) [ 01111110000000000000000000]
cnn_input_load       (load             ) [ 00000100000000000000000000]
d_assign             (fpext            ) [ 00000000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000000]
trunc_ln556          (trunc            ) [ 00000000000000000000000000]
p_Result_41          (bitselect        ) [ 00000000000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000000]
zext_ln461           (zext             ) [ 00000000000000000000000000]
trunc_ln565          (trunc            ) [ 00000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_42          (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000000]
icmp_ln571           (icmp             ) [ 00000000000000000000000000]
F2                   (sub              ) [ 00000000000000000000000000]
icmp_ln581           (icmp             ) [ 00000000000000000000000000]
add_ln581            (add              ) [ 00000000000000000000000000]
sub_ln581            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000000]
sext_ln581           (sext             ) [ 00000000000000000000000000]
icmp_ln582           (icmp             ) [ 00000000000000000000000000]
trunc_ln583          (trunc            ) [ 00000000000000000000000000]
icmp_ln585           (icmp             ) [ 00000000000000000000000000]
icmp_ln603           (icmp             ) [ 00000000000000000000000000]
zext_ln586           (zext             ) [ 00000000000000000000000000]
ashr_ln586           (ashr             ) [ 00000000000000000000000000]
trunc_ln586          (trunc            ) [ 00000000000000000000000000]
bitcast_ln696        (bitcast          ) [ 00000000000000000000000000]
tmp_26               (bitselect        ) [ 00000000000000000000000000]
select_ln588         (select           ) [ 00000000000000000000000000]
sext_ln581cast       (trunc            ) [ 00000000000000000000000000]
shl_ln604            (shl              ) [ 00000000000000000000000000]
xor_ln571            (xor              ) [ 00000000000000000000000000]
and_ln582            (and              ) [ 00000000000000000000000000]
or_ln582             (or               ) [ 00000000000000000000000000]
xor_ln582            (xor              ) [ 00000000000000000000000000]
and_ln581            (and              ) [ 00000000000000000000000000]
xor_ln585            (xor              ) [ 00000000000000000000000000]
and_ln585            (and              ) [ 00000000000000000000000000]
and_ln585_1          (and              ) [ 00000000000000000000000000]
or_ln581             (or               ) [ 00000000000000000000000000]
xor_ln581            (xor              ) [ 00000000000000000000000000]
and_ln603            (and              ) [ 00000000000000000000000000]
select_ln603         (select           ) [ 00000000000000000000000000]
or_ln603             (or               ) [ 00000000000000000000000000]
select_ln603_1       (select           ) [ 00000000000000000000000000]
or_ln603_1           (or               ) [ 00000000000000000000000000]
select_ln603_2       (select           ) [ 00000000000000000000000000]
or_ln603_2           (or               ) [ 00000000000000000000000000]
select_ln603_3       (select           ) [ 00000010000000000000000000]
sext_ln203           (sext             ) [ 00000000000000000000000000]
conv_1_input_V_addr  (getelementptr    ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000]
flat_array_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln52           (store            ) [ 00000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000]
dense_1_out_0_V_add  (getelementptr    ) [ 00000000000000000000000000]
store_ln57           (store            ) [ 00000000000000000000000000]
call_ln58            (call             ) [ 00000000000000000000000000]
dense_2_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln62           (store            ) [ 00000000000000000000000000]
call_ln63            (call             ) [ 00000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000]
call_ln67            (call             ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
i24_0                (phi              ) [ 00000000000000000000000100]
icmp_ln69            (icmp             ) [ 00000000000000000000000111]
empty_81             (speclooptripcount) [ 00000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000001111]
br_ln69              (br               ) [ 00000000000000000000000000]
zext_ln70            (zext             ) [ 00000000000000000000000011]
prediction_V_addr_1  (getelementptr    ) [ 00000000000000000000000010]
ret_ln72             (ret              ) [ 00000000000000000000000000]
tmp_V_12             (load             ) [ 00000000000000000000000000]
icmp_ln935           (icmp             ) [ 00000000000000000000000001]
p_Result_43          (bitselect        ) [ 00000000000000000000000001]
tmp_V                (sub              ) [ 00000000000000000000000000]
tmp_V_13             (select           ) [ 00000000000000000000000001]
p_Result_s           (partselect       ) [ 00000000000000000000000000]
p_Result_44          (bitconcatenate   ) [ 00000000000000000000000000]
l                    (cttz             ) [ 00000000000000000000000000]
sub_ln944            (sub              ) [ 00000000000000000000000001]
trunc_ln944          (trunc            ) [ 00000000000000000000000000]
lsb_index            (add              ) [ 00000000000000000000000000]
tmp_22               (partselect       ) [ 00000000000000000000000000]
icmp_ln947           (icmp             ) [ 00000000000000000000000000]
trunc_ln947          (trunc            ) [ 00000000000000000000000000]
sub_ln947            (sub              ) [ 00000000000000000000000000]
zext_ln947           (zext             ) [ 00000000000000000000000000]
lshr_ln947           (lshr             ) [ 00000000000000000000000000]
p_Result_36          (and              ) [ 00000000000000000000000000]
icmp_ln947_1         (icmp             ) [ 00000000000000000000000000]
a                    (and              ) [ 00000000000000000000000000]
tmp_23               (bitselect        ) [ 00000000000000000000000000]
xor_ln949            (xor              ) [ 00000000000000000000000000]
add_ln949            (add              ) [ 00000000000000000000000000]
p_Result_37          (bitselect        ) [ 00000000000000000000000000]
and_ln949            (and              ) [ 00000000000000000000000000]
or_ln949             (or               ) [ 00000000000000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000000000001]
icmp_ln958           (icmp             ) [ 00000000000000000000000001]
trunc_ln943          (trunc            ) [ 00000000000000000000000001]
m                    (zext             ) [ 00000000000000000000000000]
add_ln958            (add              ) [ 00000000000000000000000000]
lshr_ln958           (lshr             ) [ 00000000000000000000000000]
sub_ln958            (sub              ) [ 00000000000000000000000000]
shl_ln958            (shl              ) [ 00000000000000000000000000]
m_12                 (select           ) [ 00000000000000000000000000]
m_13                 (add              ) [ 00000000000000000000000000]
m_s                  (partselect       ) [ 00000000000000000000000000]
m_16                 (zext             ) [ 00000000000000000000000000]
tmp_24               (bitselect        ) [ 00000000000000000000000000]
select_ln964         (select           ) [ 00000000000000000000000000]
sub_ln964            (sub              ) [ 00000000000000000000000000]
add_ln964            (add              ) [ 00000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_45          (partset          ) [ 00000000000000000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000000000000000]
select_ln935         (select           ) [ 00000000000000000000000000]
prediction_output_ad (getelementptr    ) [ 00000000000000000000000000]
store_ln70           (store            ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="conv_1_input_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_1_out_V_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="max_pool_1_out_V_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_2_out_V_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="max_pool_2_out_V_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="flat_array_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dense_1_out_0_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_0_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dense_1_out_1_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_1_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="dense_1_out_2_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_2_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dense_1_out_3_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_3_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dense_1_out_4_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_4_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="dense_2_out_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="prediction_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_1_out_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="max_pool_1_out_V_add_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_2_out_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="max_pool_2_out_V_add_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln32_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="1"/>
<pin id="260" dir="0" index="1" bw="14" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln37_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="0" index="1" bw="14" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln42_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="1"/>
<pin id="272" dir="0" index="1" bw="14" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln47_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="1"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="cnn_input_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="conv_1_input_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_V_addr/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln27_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="14" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="flat_array_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln52_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="14" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="dense_1_out_0_V_add_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_0_V_add/16 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln57_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/16 "/>
</bind>
</comp>

<comp id="335" class="1004" name="dense_2_out_V_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/18 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln62_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="13" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="prediction_V_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/20 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/20 tmp_V_12/23 "/>
</bind>
</comp>

<comp id="363" class="1004" name="prediction_V_addr_1_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/23 "/>
</bind>
</comp>

<comp id="370" class="1004" name="prediction_output_ad_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="2"/>
<pin id="374" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/25 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln70_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/25 "/>
</bind>
</comp>

<comp id="383" class="1005" name="ix_in_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="1"/>
<pin id="385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="ix_in_0_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_0_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_0_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="ix_in_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="408" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="ix_in_1_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="10" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="j_0_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="j_0_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="427" class="1005" name="i24_0_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="i24_0_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="4" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/23 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_conv_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="442" dir="0" index="3" bw="10" slack="0"/>
<pin id="443" dir="0" index="4" bw="8" slack="0"/>
<pin id="444" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_conv_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="0" index="4" bw="7" slack="0"/>
<pin id="454" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_dense_out_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="462" dir="0" index="3" bw="9" slack="0"/>
<pin id="463" dir="0" index="4" bw="8" slack="0"/>
<pin id="464" dir="0" index="5" bw="11" slack="0"/>
<pin id="465" dir="0" index="6" bw="25" slack="0"/>
<pin id="466" dir="0" index="7" bw="25" slack="0"/>
<pin id="467" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_dense_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="478" dir="0" index="3" bw="13" slack="2147483647"/>
<pin id="479" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="480" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="481" dir="0" index="6" bw="13" slack="2147483647"/>
<pin id="482" dir="0" index="7" bw="9" slack="0"/>
<pin id="483" dir="0" index="8" bw="9" slack="0"/>
<pin id="484" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/19 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_dense_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="492" dir="0" index="3" bw="13" slack="2147483647"/>
<pin id="493" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="494" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="495" dir="0" index="6" bw="13" slack="2147483647"/>
<pin id="496" dir="0" index="7" bw="9" slack="0"/>
<pin id="497" dir="0" index="8" bw="6" slack="0"/>
<pin id="498" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/17 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_max_pool_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="0" slack="0"/>
<pin id="504" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_max_pool_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="0" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_flat_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="0" slack="0"/>
<pin id="516" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln23_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ix_in_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="6" slack="0"/>
<pin id="539" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_36_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln203_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_37_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln203_17_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln203_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln25_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="j_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln203_18_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln203_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="1"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln27_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln28_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="ireg_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln556_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_Result_41_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="0"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="exp_tmp_V_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln461_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln565_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="53" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="52" slack="0"/>
<pin id="642" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Result_42_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="53" slack="0"/>
<pin id="648" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="man_V_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="53" slack="0"/>
<pin id="653" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="man_V_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="54" slack="0"/>
<pin id="659" dir="0" index="2" bw="54" slack="0"/>
<pin id="660" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln571_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="63" slack="0"/>
<pin id="666" dir="0" index="1" bw="63" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="F2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="0"/>
<pin id="673" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln581_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="0" index="1" bw="12" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln581_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="12" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sub_ln581_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="0" index="1" bw="12" slack="0"/>
<pin id="691" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sh_amt_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="0"/>
<pin id="697" dir="0" index="2" bw="12" slack="0"/>
<pin id="698" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln581_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln582_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln583_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="54" slack="0"/>
<pin id="714" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln585_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln603_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="0"/>
<pin id="724" dir="0" index="1" bw="12" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln586_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="0"/>
<pin id="730" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="ashr_ln586_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="54" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln586_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="54" slack="0"/>
<pin id="740" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="bitcast_ln696_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_26_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln588_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="14" slack="0"/>
<pin id="756" dir="0" index="2" bw="14" slack="0"/>
<pin id="757" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln581cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="0"/>
<pin id="763" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="shl_ln604_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="0"/>
<pin id="767" dir="0" index="1" bw="14" slack="0"/>
<pin id="768" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="xor_ln571_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="and_ln582_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln582_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln582_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln581_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="xor_ln585_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="and_ln585_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln585_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln581_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln581_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="and_ln603_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln603_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="14" slack="0"/>
<pin id="840" dir="0" index="2" bw="14" slack="0"/>
<pin id="841" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="or_ln603_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln603_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="14" slack="0"/>
<pin id="854" dir="0" index="2" bw="14" slack="0"/>
<pin id="855" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln603_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln603_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="14" slack="0"/>
<pin id="868" dir="0" index="2" bw="14" slack="0"/>
<pin id="869" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="or_ln603_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln603_3_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="14" slack="0"/>
<pin id="882" dir="0" index="2" bw="14" slack="0"/>
<pin id="883" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln203_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="3"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln69_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="0" index="1" bw="4" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/23 "/>
</bind>
</comp>

<comp id="897" class="1004" name="i_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln70_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/23 "/>
</bind>
</comp>

<comp id="908" class="1004" name="icmp_ln935_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="0"/>
<pin id="910" dir="0" index="1" bw="14" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/24 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_Result_43_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="0"/>
<pin id="917" dir="0" index="2" bw="5" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/24 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="14" slack="0"/>
<pin id="925" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_V_13_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="14" slack="0"/>
<pin id="931" dir="0" index="2" bw="14" slack="0"/>
<pin id="932" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/24 "/>
</bind>
</comp>

<comp id="936" class="1004" name="p_Result_s_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="0"/>
<pin id="938" dir="0" index="1" bw="14" slack="0"/>
<pin id="939" dir="0" index="2" bw="5" slack="0"/>
<pin id="940" dir="0" index="3" bw="1" slack="0"/>
<pin id="941" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="946" class="1004" name="p_Result_44_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="0" index="2" bw="14" slack="0"/>
<pin id="950" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/24 "/>
</bind>
</comp>

<comp id="954" class="1004" name="l_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/24 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sub_ln944_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/24 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln944_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="lsb_index_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/24 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_22_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="31" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="0" index="3" bw="6" slack="0"/>
<pin id="983" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln947_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="31" slack="0"/>
<pin id="990" dir="0" index="1" bw="31" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/24 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln947_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/24 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sub_ln947_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="0" index="1" bw="4" slack="0"/>
<pin id="1001" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/24 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln947_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/24 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="lshr_ln947_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="4" slack="0"/>
<pin id="1011" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_36_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="0"/>
<pin id="1016" dir="0" index="1" bw="14" slack="0"/>
<pin id="1017" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_36/24 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln947_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="14" slack="0"/>
<pin id="1022" dir="0" index="1" bw="14" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/24 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="a_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/24 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_23_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="32" slack="0"/>
<pin id="1035" dir="0" index="2" bw="6" slack="0"/>
<pin id="1036" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="xor_ln949_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/24 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln949_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="0"/>
<pin id="1048" dir="0" index="1" bw="14" slack="0"/>
<pin id="1049" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/24 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_Result_37_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="14" slack="0"/>
<pin id="1055" dir="0" index="2" bw="14" slack="0"/>
<pin id="1056" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/24 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="and_ln949_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/24 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="or_ln949_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/24 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="or_ln_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="0" index="2" bw="1" slack="0"/>
<pin id="1076" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/24 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln958_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="trunc_ln943_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/24 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="m_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="14" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/25 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln958_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="1"/>
<pin id="1096" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/25 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="lshr_ln958_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="14" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/25 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sub_ln958_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="1"/>
<pin id="1107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/25 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="shl_ln958_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="14" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/25 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="m_12_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="32" slack="0"/>
<pin id="1119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/25 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="m_13_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="32" slack="1"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/25 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="m_s_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="31" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="0" index="3" bw="6" slack="0"/>
<pin id="1132" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/25 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="m_16_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="31" slack="0"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/25 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_24_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="0" index="2" bw="6" slack="0"/>
<pin id="1145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="select_ln964_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="8" slack="0"/>
<pin id="1152" dir="0" index="2" bw="8" slack="0"/>
<pin id="1153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/25 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sub_ln964_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="4" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="1"/>
<pin id="1160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/25 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="add_ln964_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/25 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_s_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="9" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="1"/>
<pin id="1171" dir="0" index="2" bw="8" slack="0"/>
<pin id="1172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="p_Result_45_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="31" slack="0"/>
<pin id="1178" dir="0" index="2" bw="9" slack="0"/>
<pin id="1179" dir="0" index="3" bw="6" slack="0"/>
<pin id="1180" dir="0" index="4" bw="6" slack="0"/>
<pin id="1181" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/25 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="bitcast_ln739_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/25 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="select_ln935_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="0" index="1" bw="32" slack="0"/>
<pin id="1194" dir="0" index="2" bw="32" slack="0"/>
<pin id="1195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/25 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="conv_1_out_V_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="12" slack="1"/>
<pin id="1201" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="max_pool_1_out_V_add_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="10" slack="1"/>
<pin id="1206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1209" class="1005" name="conv_2_out_V_addr_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="11" slack="1"/>
<pin id="1211" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="max_pool_2_out_V_add_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="9" slack="1"/>
<pin id="1216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1222" class="1005" name="i_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="5" slack="0"/>
<pin id="1224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1227" class="1005" name="ix_in_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="10" slack="0"/>
<pin id="1229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1232" class="1005" name="sub_ln203_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="11" slack="1"/>
<pin id="1234" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="j_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="5" slack="0"/>
<pin id="1242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1245" class="1005" name="add_ln203_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="3"/>
<pin id="1247" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="cnn_input_addr_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="10" slack="1"/>
<pin id="1252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1255" class="1005" name="add_ln28_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="10" slack="0"/>
<pin id="1257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="cnn_input_load_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1266" class="1005" name="select_ln603_3_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="14" slack="1"/>
<pin id="1268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="i_1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="4" slack="0"/>
<pin id="1276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="zext_ln70_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="2"/>
<pin id="1281" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="prediction_V_addr_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="1"/>
<pin id="1286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="icmp_ln935_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="p_Result_43_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_V_13_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="14" slack="1"/>
<pin id="1301" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="sub_ln944_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="or_ln_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1315" class="1005" name="icmp_ln958_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="trunc_ln943_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="1"/>
<pin id="1322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="178" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="182" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="186" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="190" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="108" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="108" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="375"><net_src comp="2" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="415"><net_src comp="383" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="116" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="445"><net_src comp="102" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="8" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="4" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="448" pin=4"/></net>

<net id="468"><net_src comp="114" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="20" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="470"><net_src comp="22" pin="0"/><net_sink comp="458" pin=4"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="458" pin=5"/></net>

<net id="472"><net_src comp="26" pin="0"/><net_sink comp="458" pin=6"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="458" pin=7"/></net>

<net id="485"><net_src comp="112" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="16" pin="0"/><net_sink comp="474" pin=7"/></net>

<net id="487"><net_src comp="18" pin="0"/><net_sink comp="474" pin=8"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="12" pin="0"/><net_sink comp="488" pin=7"/></net>

<net id="501"><net_src comp="14" pin="0"/><net_sink comp="488" pin=8"/></net>

<net id="507"><net_src comp="100" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="104" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="289" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="399" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="44" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="399" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="387" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="54" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="399" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="56" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="399" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="58" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="550" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="420" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="44" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="420" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="50" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="420" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="409" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="602"><net_src comp="62" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="409" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="520" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="604" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="66" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="604" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="604" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="76" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="78" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="612" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="646" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="608" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="630" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="86" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="84" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="670" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="676" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="682" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="688" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="670" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="84" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="656" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="694" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="88" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="694" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="90" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="702" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="656" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="750"><net_src comp="92" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="94" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="60" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="702" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="712" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="664" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="76" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="706" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="664" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="706" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="76" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="676" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="716" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="76" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="795" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="795" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="716" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="783" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="676" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="76" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="722" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="765" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="738" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="831" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="813" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="807" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="753" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="712" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="807" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="777" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="845" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="837" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="851" pin="3"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="845" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="859" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="865" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="60" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="887" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="895"><net_src comp="431" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="118" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="431" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="122" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="431" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="912"><net_src comp="356" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="60" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="124" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="356" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="126" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="60" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="356" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="914" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="922" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="356" pin="3"/><net_sink comp="928" pin=2"/></net>

<net id="942"><net_src comp="128" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="928" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="126" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="130" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="951"><net_src comp="132" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="134" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="936" pin="4"/><net_sink comp="946" pin=2"/></net>

<net id="959"><net_src comp="136" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="946" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="76" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="966"><net_src comp="138" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="954" pin="3"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="140" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="962" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="984"><net_src comp="142" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="144" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="987"><net_src comp="94" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="992"><net_src comp="978" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="146" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="962" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="148" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="96" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="928" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="60" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="988" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="92" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="972" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="94" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1044"><net_src comp="1032" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="76" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="150" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="968" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="152" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="928" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=2"/></net>

<net id="1064"><net_src comp="1052" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1040" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1026" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="154" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="146" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="972" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="130" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="954" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1097"><net_src comp="156" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="1090" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="158" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="1090" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1098" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="1115" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1133"><net_src comp="142" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="144" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="94" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1140"><net_src comp="1127" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="92" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1122" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="158" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1154"><net_src comp="1141" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="160" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="162" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1161"><net_src comp="164" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1166"><net_src comp="1149" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1157" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1173"><net_src comp="166" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=2"/></net>

<net id="1182"><net_src comp="168" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="1137" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1168" pin="3"/><net_sink comp="1175" pin=2"/></net>

<net id="1185"><net_src comp="170" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1186"><net_src comp="94" pin="0"/><net_sink comp="1175" pin=4"/></net>

<net id="1190"><net_src comp="1175" pin="5"/><net_sink comp="1187" pin=0"/></net>

<net id="1196"><net_src comp="172" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1197"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=2"/></net>

<net id="1198"><net_src comp="1191" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="1202"><net_src comp="226" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1207"><net_src comp="234" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1212"><net_src comp="242" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1217"><net_src comp="250" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1225"><net_src comp="530" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1230"><net_src comp="536" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1235"><net_src comp="566" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1243"><net_src comp="578" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1248"><net_src comp="588" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1253"><net_src comp="282" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1258"><net_src comp="598" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1263"><net_src comp="289" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1269"><net_src comp="879" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1277"><net_src comp="897" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1282"><net_src comp="903" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1287"><net_src comp="363" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1292"><net_src comp="908" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1297"><net_src comp="914" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1302"><net_src comp="928" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1307"><net_src comp="962" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1313"><net_src comp="1072" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1318"><net_src comp="1080" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1323"><net_src comp="1086" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {25 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V | {7 8 }
	Port: cnn : conv_1_bias_V | {7 8 }
	Port: cnn : conv_2_weights_V | {11 12 }
	Port: cnn : conv_2_bias_V | {11 12 }
	Port: cnn : dense_1_weights_V | {17 18 }
	Port: cnn : dense_1_bias_V | {17 18 }
	Port: cnn : dense_2_weights_V | {19 20 }
	Port: cnn : dense_2_bias_V | {19 20 }
	Port: cnn : dense_out_weights_V | {21 22 }
	Port: cnn : dense_out_bias_V | {21 22 }
	Port: cnn : f_x_lsb_table_V | {21 22 }
	Port: cnn : exp_x_msb_2_m_1_tabl | {21 22 }
	Port: cnn : exp_x_msb_1_table_V | {21 22 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_36 : 1
		zext_ln203 : 2
		tmp_37 : 1
		zext_ln203_17 : 2
		sub_ln203 : 3
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln203_18 : 1
		add_ln203 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln28 : 1
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_41 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_42 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		sext_ln581 : 7
		icmp_ln582 : 5
		trunc_ln583 : 7
		icmp_ln585 : 7
		icmp_ln603 : 7
		zext_ln586 : 8
		ashr_ln586 : 9
		trunc_ln586 : 10
		tmp_26 : 1
		select_ln588 : 2
		sext_ln581cast : 8
		shl_ln604 : 9
		xor_ln571 : 4
		and_ln582 : 6
		or_ln582 : 6
		xor_ln582 : 6
		and_ln581 : 6
		xor_ln585 : 8
		and_ln585 : 6
		and_ln585_1 : 6
		or_ln581 : 6
		xor_ln581 : 6
		and_ln603 : 6
		select_ln603 : 11
		or_ln603 : 6
		select_ln603_1 : 6
		or_ln603_1 : 6
		select_ln603_2 : 12
		or_ln603_2 : 6
		select_ln603_3 : 13
	State 6
		conv_1_input_V_addr : 1
		store_ln27 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln52 : 1
	State 15
	State 16
		store_ln57 : 1
	State 17
	State 18
		store_ln62 : 1
	State 19
	State 20
		store_ln66 : 1
	State 21
	State 22
	State 23
		icmp_ln69 : 1
		i_1 : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_12 : 3
	State 24
		icmp_ln935 : 1
		p_Result_43 : 1
		tmp_V : 1
		tmp_V_13 : 2
		p_Result_s : 3
		p_Result_44 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_22 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_36 : 11
		icmp_ln947_1 : 11
		a : 12
		tmp_23 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_37 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 25
		lshr_ln958 : 1
		shl_ln958 : 1
		m_12 : 2
		m_13 : 3
		m_s : 4
		m_16 : 5
		tmp_24 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_s : 7
		p_Result_45 : 8
		bitcast_ln739 : 9
		select_ln935 : 10
		store_ln70 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_2_fu_438   |    0    |    1    |  14.152 |   620   |   1682  |    0    |
|          |   grp_conv_1_fu_448   |    0    |    1    |  14.152 |   584   |   1629  |    0    |
|          |  grp_dense_out_fu_458 |    0    |    4    |  19.642 |   717   |   828   |    0    |
|   call   |   grp_dense_2_fu_474  |    0    |    10   | 35.8375 |   513   |   647   |    0    |
|          |   grp_dense_1_fu_488  |    0    |    1    |  10.614 |   239   |   248   |    0    |
|          | grp_max_pool_1_fu_502 |    0    |    0    |  7.076  |   144   |   296   |    0    |
|          | grp_max_pool_2_fu_508 |    0    |    0    |  5.307  |   127   |   272   |    0    |
|          |    grp_flat_fu_514    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_530       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_536     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_578       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln203_fu_588   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_598    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln581_fu_682   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       i_1_fu_897      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    lsb_index_fu_972   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln949_fu_1046   |    0    |    0    |    0    |    0    |    19   |    0    |
|          |   add_ln958_fu_1093   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      m_13_fu_1122     |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln964_fu_1162   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |       grp_fu_520      |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     man_V_2_fu_656    |    0    |    0    |    0    |    0    |    54   |    0    |
|          |     sh_amt_fu_694     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |  select_ln588_fu_753  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln603_fu_837  |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_1_fu_851 |    0    |    0    |    0    |    0    |    14   |    0    |
|  select  | select_ln603_2_fu_865 |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_3_fu_879 |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    tmp_V_13_fu_928    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      m_12_fu_1115     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln964_fu_1149 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln935_fu_1191 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    sub_ln203_fu_566   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     man_V_1_fu_650    |    0    |    0    |    0    |    0    |    60   |    0    |
|          |       F2_fu_670       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |    sub_ln581_fu_688   |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |      tmp_V_fu_922     |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    sub_ln944_fu_962   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    sub_ln947_fu_998   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   sub_ln958_fu_1104   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   sub_ln964_fu_1157   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_524   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_572   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln571_fu_664   |    0    |    0    |    0    |    0    |    29   |    0    |
|          |   icmp_ln581_fu_676   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln582_fu_706   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |   icmp_ln585_fu_716   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln603_fu_722   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln69_fu_891   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln935_fu_908   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln947_fu_988   |    0    |    0    |    0    |    0    |    18   |    0    |
|          |  icmp_ln947_1_fu_1020 |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln958_fu_1080  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |   ashr_ln586_fu_732   |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_765   |    0    |    0    |    0    |    0    |    31   |    0    |
|          |   shl_ln958_fu_1109   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1008  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   lshr_ln958_fu_1098  |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |        l_fu_954       |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    and_ln582_fu_777   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln581_fu_795   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln585_fu_807   |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |   and_ln585_1_fu_813  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln603_fu_831   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  p_Result_36_fu_1014  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       a_fu_1026       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln949_fu_1060   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    or_ln582_fu_783    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln581_fu_819    |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |    or_ln603_fu_845    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_1_fu_859   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_2_fu_873   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln949_fu_1066   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    xor_ln571_fu_771   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln582_fu_789   |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln585_fu_801   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln581_fu_825   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   xor_ln949_fu_1040   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_36_fu_542     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_37_fu_554     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_638      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_44_fu_946  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     or_ln_fu_1072     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_s_fu_1168     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln203_fu_550   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_562 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_18_fu_584 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_593   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln461_fu_630   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_Result_42_fu_646  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln586_fu_728   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_903   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1004  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       m_fu_1090       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_16_fu_1137     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln556_fu_608  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_634  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_712  |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_738  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | sext_ln581cast_fu_761 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_968  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_994  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln943_fu_1086  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_41_fu_612  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_745     |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_43_fu_914  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1032    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  p_Result_37_fu_1052  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_24_fu_1141    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    exp_tmp_V_fu_620   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_936   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_978     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_s_fu_1127      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln581_fu_702   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln203_fu_887   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  partset |  p_Result_45_fu_1175  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    17   | 110.318 |   3185  |   7259  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_bias_V   |    0   |    7   |    1   |    -   |
|   conv_1_input_V   |    1   |    0   |    0   |    0   |
|    conv_1_out_V    |    4   |    0   |    0   |    0   |
|  conv_1_weights_V  |    0   |    9   |    8   |    -   |
|    conv_2_bias_V   |    0   |    8   |    2   |    -   |
|    conv_2_out_V    |    2   |    0   |    0   |    0   |
|  conv_2_weights_V  |    1   |    0   |    0   |    -   |
|   dense_1_bias_V   |    0   |    6   |    5   |    -   |
|   dense_1_out_0_V  |    0   |   26   |    3   |    0   |
|   dense_1_out_1_V  |    0   |   26   |    3   |    0   |
|   dense_1_out_2_V  |    0   |   26   |    3   |    0   |
|   dense_1_out_3_V  |    0   |   26   |    3   |    0   |
|   dense_1_out_4_V  |    0   |   26   |    3   |    0   |
|  dense_1_weights_V |   18   |    0   |    0   |    -   |
|   dense_2_bias_V   |    0   |    9   |    5   |    -   |
|    dense_2_out_V   |    0   |   26   |    7   |    0   |
|  dense_2_weights_V |    3   |    0   |    0   |    -   |
|  dense_out_bias_V  |    0   |    8   |    2   |    -   |
| dense_out_weights_V|    1   |    0   |    0   |    -   |
| exp_x_msb_1_table_V|    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_tabl|    0   |   25   |   13   |    -   |
|   f_x_lsb_table_V  |    0   |   11   |    6   |    -   |
|    flat_array_V    |    1   |    0   |    0   |    0   |
|  max_pool_1_out_V  |    1   |    0   |    0   |    0   |
|  max_pool_2_out_V  |    1   |    0   |    0   |    0   |
|    prediction_V    |    0   |   28   |    3   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   33   |   292  |   80   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln203_reg_1245     |   11   |
|      add_ln28_reg_1255      |   10   |
|   cnn_input_addr_reg_1250   |   10   |
|   cnn_input_load_reg_1260   |   32   |
|  conv_1_out_V_addr_reg_1199 |   12   |
|  conv_2_out_V_addr_reg_1209 |   11   |
|        i24_0_reg_427        |    4   |
|         i_0_reg_395         |    5   |
|         i_1_reg_1274        |    4   |
|          i_reg_1222         |    5   |
|     icmp_ln935_reg_1289     |    1   |
|     icmp_ln958_reg_1315     |    1   |
|       ix_in_0_reg_383       |   10   |
|       ix_in_1_reg_406       |   10   |
|        ix_in_reg_1227       |   10   |
|         j_0_reg_416         |    5   |
|          j_reg_1240         |    5   |
|max_pool_1_out_V_add_reg_1204|   10   |
|max_pool_2_out_V_add_reg_1214|    9   |
|        or_ln_reg_1310       |   32   |
|     p_Result_43_reg_1294    |    1   |
| prediction_V_addr_1_reg_1284|    4   |
|   select_ln603_3_reg_1266   |   14   |
|      sub_ln203_reg_1232     |   11   |
|      sub_ln944_reg_1304     |   32   |
|      tmp_V_13_reg_1299      |   14   |
|     trunc_ln943_reg_1320    |    8   |
|      zext_ln70_reg_1279     |   64   |
+-----------------------------+--------+
|            Total            |   345  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_289 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_356 |  p0  |   3  |   4  |   12   ||    15   |
|  ix_in_0_reg_383  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_520    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   17   |   110  |  3185  |  7259  |    0   |
|   Memory  |   33   |    -   |    -   |   292  |   80   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   345  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   33   |   17   |   117  |  3822  |  7381  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
