$date
	Thu Apr 27 23:50:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab2_tb $end
$var wire 32 ! y_oc [31:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 32 $ x [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100100 $
1#
0"
bx !
$end
#5000
b0 !
1"
#10000
b10000001 $
0"
#15000
1"
#20000
b1001 $
0"
0#
#25000
b1100101010 !
1"
#30000
b1100011 $
0"
#35000
b11101111010010000100 !
1"
#40000
b1101 $
0"
#45000
b100100111110 !
1"
#50000
b10001101 $
0"
#55000
b1010110001001110111110 !
1"
#60000
b1100101 $
0"
#65000
b11111110000001110110 !
1"
#70000
b10010 $
0"
#75000
b1100000001100 !
1"
#80000
b1 $
0"
#85000
b10 !
1"
#90000
b1101 $
0"
#95000
b100100111110 !
1"
#100000
b1110110 $
0"
#105000
b110010100100001111100 !
1"
#110000
b111101 $
0"
#115000
b111000010100101110 !
1"
#120000
0"
