# Copyright (c) 2021 Carlo Caione <ccaione@baylibre.com>
# SPDX-License-Identifier: Apache-2.0

CONFIG_SOC_SERIES_FVP_BASE_AARCH64=y
CONFIG_SOC_FVP_BASE_A55X4_A75X2=y
CONFIG_BOARD_FVP_CORTEX_A55x4_A75x2_SMP=y

CONFIG_XIP=n

CONFIG_IDLE_STACK_SIZE=8192
CONFIG_ISR_STACK_SIZE=8192
CONFIG_MAIN_STACK_SIZE=8192
CONFIG_SHELL_STACK_SIZE=32768
CONFIG_THREAD_STACK_INFO=y

# Enable Timer and Sys clock
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
CONFIG_ARM_ARCH_TIMER=y

# Enable UART driver
CONFIG_SERIAL=y

# Enable serial port
CONFIG_UART_PL011=y
CONFIG_UART_PL011_PORT0=y

# Enable console
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y


# make more table for host's pgd
CONFIG_MAX_XLAT_TABLES=16
# make more table for vm's pgd
CONFIG_ZVM_MAX_XLAT_TABLES=128

#enable
CONFIG_SMP=y
CONFIG_CACHE_MANAGEMENT=y

CONFIG_PM_CPU_OPS=y
CONFIG_PM_CPU_OPS_PSCI=n
