
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e550  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  0800e7f0  0800e7f0  0000f7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eff0  0800eff0  000101dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eff0  0800eff0  0000fff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eff8  0800eff8  000101dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eff8  0800eff8  0000fff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800effc  0800effc  0000fffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  24000000  0800f000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  240001dc  0800f1dc  000101dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000fb0  0800f1dc  00010fb0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a82f  00000000  00000000  0001020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c97  00000000  00000000  0002aa39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  0002d6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000105d  00000000  00000000  0002ebb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c7f9  00000000  00000000  0002fc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a8de  00000000  00000000  0006c40e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019214d  00000000  00000000  00086cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00218e39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e80  00000000  00000000  00218e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0021fcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e7d8 	.word	0x0800e7d8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	0800e7d8 	.word	0x0800e7d8

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <uart_mb_get_any>:
    return 1;
}

// Non-blocking: get one byte from the first non-empty mailbox in the registry.
// Returns 1 if a byte was read, 0 if all mailboxes are empty.
static inline int uart_mb_get_any(uint8_t *b) {
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e02e      	b.n	8000cbc <uart_mb_get_any+0x6c>
        uart_mb_t *mb = &g_mailboxes[i];
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000c64:	fb02 f303 	mul.w	r3, r2, r3
 8000c68:	4a1a      	ldr	r2, [pc, #104]	@ (8000cd4 <uart_mb_get_any+0x84>)
 8000c6a:	4413      	add	r3, r2
 8000c6c:	60bb      	str	r3, [r7, #8]
        if (mb->head != mb->tail) {
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d019      	beq.n	8000cb6 <uart_mb_get_any+0x66>
            *b = mb->rb[mb->tail];
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4413      	add	r3, r2
 8000c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	701a      	strb	r2, [r3, #0]
            mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
            return 1;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e008      	b.n	8000cc8 <uart_mb_get_any+0x78>
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <uart_mb_get_any+0x88>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	68fa      	ldr	r2, [r7, #12]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d3cb      	bcc.n	8000c5e <uart_mb_get_any+0xe>
        }
    }
    return 0;  // all empty
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	240001f8 	.word	0x240001f8
 8000cd8:	24000b28 	.word	0x24000b28

08000cdc <uart_mb_send_all>:

// Broadcast a buffer to ALL registered UARTs.
// Returns the count of successful HAL transmit calls.
static inline int uart_mb_send_all(const uint8_t *buf, uint16_t len, uint32_t timeout)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	817b      	strh	r3, [r7, #10]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    int ok = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	e01a      	b.n	8000d2a <uart_mb_send_all+0x4e>
        UART_HandleTypeDef *huart = g_mailboxes[i].huart;
 8000cf4:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <uart_mb_send_all+0x64>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000cfc:	fb01 f303 	mul.w	r3, r1, r3
 8000d00:	4413      	add	r3, r2
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	617b      	str	r3, [r7, #20]
        if (huart && HAL_UART_Transmit(huart, (uint8_t*)buf, len, timeout) == HAL_OK) {
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d00b      	beq.n	8000d24 <uart_mb_send_all+0x48>
 8000d0c:	897a      	ldrh	r2, [r7, #10]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	68f9      	ldr	r1, [r7, #12]
 8000d12:	6978      	ldr	r0, [r7, #20]
 8000d14:	f006 fe7d 	bl	8007a12 <HAL_UART_Transmit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d102      	bne.n	8000d24 <uart_mb_send_all+0x48>
            ok++;
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3301      	adds	r3, #1
 8000d22:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	3301      	adds	r3, #1
 8000d28:	61bb      	str	r3, [r7, #24]
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <uart_mb_send_all+0x68>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d3df      	bcc.n	8000cf4 <uart_mb_send_all+0x18>
        }
    }
    return ok;
 8000d34:	69fb      	ldr	r3, [r7, #28]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3720      	adds	r7, #32
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	240001f8 	.word	0x240001f8
 8000d44:	24000b28 	.word	0x24000b28

08000d48 <_mb_put>:
#ifdef UART_MAILBOX_IMPL

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d64:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	89fa      	ldrh	r2, [r7, #14]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d108      	bne.n	8000d86 <_mb_put+0x3e>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 8000d82:	2300      	movs	r3, #0
 8000d84:	e00e      	b.n	8000da4 <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	461a      	mov	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4413      	add	r3, r2
 8000d94:	78fa      	ldrb	r2, [r7, #3]
 8000d96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	89fa      	ldrh	r2, [r7, #14]
 8000d9e:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 8000da2:	2301      	movs	r3, #1
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	e015      	b.n	8000dea <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000dbe:	4a11      	ldr	r2, [pc, #68]	@ (8000e04 <_mb_find+0x54>)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000dc6:	fb01 f303 	mul.w	r3, r1, r3
 8000dca:	4413      	add	r3, r2
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d107      	bne.n	8000de4 <_mb_find+0x34>
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	4a09      	ldr	r2, [pc, #36]	@ (8000e04 <_mb_find+0x54>)
 8000de0:	4413      	add	r3, r2
 8000de2:	e008      	b.n	8000df6 <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	3301      	adds	r3, #1
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b07      	ldr	r3, [pc, #28]	@ (8000e08 <_mb_find+0x58>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d3e4      	bcc.n	8000dbe <_mb_find+0xe>
    return NULL;
 8000df4:	2300      	movs	r3, #0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3714      	adds	r7, #20
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	240001f8 	.word	0x240001f8
 8000e08:	24000b28 	.word	0x24000b28

08000e0c <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ffca 	bl	8000db0 <_mb_find>
 8000e1c:	60f8      	str	r0, [r7, #12]
    if (existing) {
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d00f      	beq.n	8000e44 <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d002      	beq.n	8000e30 <uart_mb_register+0x24>
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	6818      	ldr	r0, [r3, #0]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	3304      	adds	r3, #4
 8000e38:	2240      	movs	r2, #64	@ 0x40
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f009 f93d 	bl	800a0ba <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	e02a      	b.n	8000e9a <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 8000e44:	4b17      	ldr	r3, [pc, #92]	@ (8000ea4 <uart_mb_register+0x98>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b03      	cmp	r3, #3
 8000e4a:	d902      	bls.n	8000e52 <uart_mb_register+0x46>
 8000e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e50:	e023      	b.n	8000e9a <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 8000e52:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <uart_mb_register+0x98>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	4912      	ldr	r1, [pc, #72]	@ (8000ea4 <uart_mb_register+0x98>)
 8000e5a:	600a      	str	r2, [r1, #0]
 8000e5c:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e60:	fb02 f303 	mul.w	r3, r2, r3
 8000e64:	4a10      	ldr	r2, [pc, #64]	@ (8000ea8 <uart_mb_register+0x9c>)
 8000e66:	4413      	add	r3, r2
 8000e68:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000e6a:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e6e:	2100      	movs	r1, #0
 8000e70:	68b8      	ldr	r0, [r7, #8]
 8000e72:	f00a f95a 	bl	800b12a <memset>
    mb->huart = huart;
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	6818      	ldr	r0, [r3, #0]
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	3304      	adds	r3, #4
 8000e84:	2240      	movs	r2, #64	@ 0x40
 8000e86:	4619      	mov	r1, r3
 8000e88:	f009 f917 	bl	800a0ba <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d002      	beq.n	8000e98 <uart_mb_register+0x8c>
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	601a      	str	r2, [r3, #0]
    return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	24000b28 	.word	0x24000b28
 8000ea8:	240001f8 	.word	0x240001f8

08000eac <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff ff79 	bl	8000db0 <_mb_find>
 8000ebe:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d01d      	beq.n	8000f02 <HAL_UARTEx_RxEventCallback+0x56>
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d01a      	beq.n	8000f02 <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	81fb      	strh	r3, [r7, #14]
 8000ed0:	e00a      	b.n	8000ee8 <HAL_UARTEx_RxEventCallback+0x3c>
 8000ed2:	89fb      	ldrh	r3, [r7, #14]
 8000ed4:	68ba      	ldr	r2, [r7, #8]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	791b      	ldrb	r3, [r3, #4]
 8000eda:	4619      	mov	r1, r3
 8000edc:	68b8      	ldr	r0, [r7, #8]
 8000ede:	f7ff ff33 	bl	8000d48 <_mb_put>
 8000ee2:	89fb      	ldrh	r3, [r7, #14]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	81fb      	strh	r3, [r7, #14]
 8000ee8:	89fa      	ldrh	r2, [r7, #14]
 8000eea:	887b      	ldrh	r3, [r7, #2]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d3f0      	bcc.n	8000ed2 <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	6818      	ldr	r0, [r3, #0]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	2240      	movs	r2, #64	@ 0x40
 8000efa:	4619      	mov	r1, r3
 8000efc:	f009 f8dd 	bl	800a0ba <HAL_UARTEx_ReceiveToIdle_IT>
 8000f00:	e000      	b.n	8000f04 <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 8000f02:	bf00      	nop
}
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b084      	sub	sp, #16
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff ff4c 	bl	8000db0 <_mb_find>
 8000f18:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d00c      	beq.n	8000f3a <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2208      	movs	r2, #8
 8000f26:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	6818      	ldr	r0, [r3, #0]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	3304      	adds	r3, #4
 8000f30:	2240      	movs	r2, #64	@ 0x40
 8000f32:	4619      	mov	r1, r3
 8000f34:	f009 f8c1 	bl	800a0ba <HAL_UARTEx_ReceiveToIdle_IT>
 8000f38:	e000      	b.n	8000f3c <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 8000f3a:	bf00      	nop
}
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <handleToggle>:
    char *args[MAX_ARGS];
    int argc;
    bool valid;
} ParsedCommand;
void handleToggle(char **args, int argc)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000f4e:	2101      	movs	r1, #1
 8000f50:	4803      	ldr	r0, [pc, #12]	@ (8000f60 <handleToggle+0x1c>)
 8000f52:	f002 ffe4 	bl	8003f1e <HAL_GPIO_TogglePin>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	58020400 	.word	0x58020400

08000f64 <Turning_SetAngle>:
    }
}

// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1)  (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f72:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001004 <Turning_SetAngle+0xa0>
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000f7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f82:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001008 <Turning_SetAngle+0xa4>
 8000f86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8e:	d501      	bpl.n	8000f94 <Turning_SetAngle+0x30>
 8000f90:	4b1e      	ldr	r3, [pc, #120]	@ (800100c <Turning_SetAngle+0xa8>)
 8000f92:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000f94:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f98:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001004 <Turning_SetAngle+0xa0>
 8000f9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa4:	dd01      	ble.n	8000faa <Turning_SetAngle+0x46>
 8000fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <Turning_SetAngle+0xac>)
 8000fa8:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000faa:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fae:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001014 <Turning_SetAngle+0xb0>
 8000fb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fb6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001018 <Turning_SetAngle+0xb4>
 8000fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fbe:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001014 <Turning_SetAngle+0xb0>
 8000fc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fc6:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <Turning_SetAngle+0xb8>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd0:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000fd2:	ed97 0a03 	vldr	s0, [r7, #12]
 8000fd6:	f00d fbd1 	bl	800e77c <lroundf>
 8000fda:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	da01      	bge.n	8000fe6 <Turning_SetAngle+0x82>
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	68ba      	ldr	r2, [r7, #8]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d201      	bcs.n	8000ff2 <Turning_SetAngle+0x8e>
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <Turning_SetAngle+0xb8>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	42b40000 	.word	0x42b40000
 8001008:	c2b40000 	.word	0xc2b40000
 800100c:	c2b40000 	.word	0xc2b40000
 8001010:	42b40000 	.word	0x42b40000
 8001014:	447a0000 	.word	0x447a0000
 8001018:	43340000 	.word	0x43340000
 800101c:	24000bcc 	.word	0x24000bcc

08001020 <SetEscSpeed>:
void SetEscSpeed(float value)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800102a:	edd7 7a01 	vldr	s15, [r7, #4]
 800102e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103a:	d501      	bpl.n	8001040 <SetEscSpeed+0x20>
 800103c:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <SetEscSpeed+0xa8>)
 800103e:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8001040:	edd7 7a01 	vldr	s15, [r7, #4]
 8001044:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001048:	eef4 7ac7 	vcmpe.f32	s15, s14
 800104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001050:	dd02      	ble.n	8001058 <SetEscSpeed+0x38>
 8001052:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001056:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 8001058:	edd7 7a01 	vldr	s15, [r7, #4]
 800105c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001064:	dd07      	ble.n	8001076 <SetEscSpeed+0x56>
        value *= 0.5f;
 8001066:	edd7 7a01 	vldr	s15, [r7, #4]
 800106a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800106e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001072:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (s)
          -1  1000 s
           0  1500 s
          +1  2000 s
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 8001076:	edd7 7a01 	vldr	s15, [r7, #4]
 800107a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80010cc <SetEscSpeed+0xac>
 800107e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001082:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80010d0 <SetEscSpeed+0xb0>
 8001086:	ee77 7a87 	vadd.f32	s15, s15, s14
 800108a:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert s to timer ticks (1 tick = 1 s assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <SetEscSpeed+0xb4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001094:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 8001096:	ed97 0a04 	vldr	s0, [r7, #16]
 800109a:	f00d fb6f 	bl	800e77c <lroundf>
 800109e:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	da01      	bge.n	80010aa <SetEscSpeed+0x8a>
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d201      	bcs.n	80010b6 <SetEscSpeed+0x96>
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 80010b6:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <SetEscSpeed+0xb4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	bf800000 	.word	0xbf800000
 80010cc:	43fa0000 	.word	0x43fa0000
 80010d0:	44bb8000 	.word	0x44bb8000
 80010d4:	24000c18 	.word	0x24000c18

080010d8 <parseCommandLine>:
    }
}

// SERIAL COMMS
ParsedCommand parseCommandLine(char *input, const CommandEntry *table, int tableSize)
{
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b098      	sub	sp, #96	@ 0x60
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	603b      	str	r3, [r7, #0]
    ParsedCommand result = {0};
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	222c      	movs	r2, #44	@ 0x2c
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f00a f81b 	bl	800b12a <memset>
    result.valid = false;
 80010f4:	2300      	movs	r3, #0
 80010f6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    if (!input || *input == '\0')
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <parseCommandLine+0x30>
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d10f      	bne.n	8001128 <parseCommandLine+0x50>
        return result;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	461d      	mov	r5, r3
 800110c:	f107 0414 	add.w	r4, r7, #20
 8001110:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001112:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001114:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001116:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001118:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800111c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001120:	e0db      	b.n	80012da <parseCommandLine+0x202>

    // Trim leading spaces
    while (isspace((unsigned char)*input)) input++;
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	3301      	adds	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	3301      	adds	r3, #1
 800112e:	4a6d      	ldr	r2, [pc, #436]	@ (80012e4 <parseCommandLine+0x20c>)
 8001130:	4413      	add	r3, r2
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	f003 0308 	and.w	r3, r3, #8
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1f2      	bne.n	8001122 <parseCommandLine+0x4a>
    if (*input == '\0')
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10c      	bne.n	800115e <parseCommandLine+0x86>
        return result;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	461d      	mov	r5, r3
 8001148:	f107 0414 	add.w	r4, r7, #20
 800114c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001154:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001158:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800115c:	e0bd      	b.n	80012da <parseCommandLine+0x202>

    // Find the function name / argument separator
    char *colon = strchr(input, ':');
 800115e:	213a      	movs	r1, #58	@ 0x3a
 8001160:	68b8      	ldr	r0, [r7, #8]
 8001162:	f009 ffea 	bl	800b13a <strchr>
 8001166:	64f8      	str	r0, [r7, #76]	@ 0x4c
    char *funcEnd = colon ? colon : input + strlen(input);
 8001168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800116a:	2b00      	cmp	r3, #0
 800116c:	d106      	bne.n	800117c <parseCommandLine+0xa4>
 800116e:	68b8      	ldr	r0, [r7, #8]
 8001170:	f7ff f916 	bl	80003a0 <strlen>
 8001174:	4602      	mov	r2, r0
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	4413      	add	r3, r2
 800117a:	e000      	b.n	800117e <parseCommandLine+0xa6>
 800117c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800117e:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Extract command name
    *funcEnd = '\0';
 8001180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
    for (char *p = input; *p; ++p)
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800118a:	e019      	b.n	80011c0 <parseCommandLine+0xe8>
        *p = toupper((unsigned char)*p);
 800118c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8001194:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001198:	3301      	adds	r3, #1
 800119a:	4a52      	ldr	r2, [pc, #328]	@ (80012e4 <parseCommandLine+0x20c>)
 800119c:	4413      	add	r3, r2
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	f003 0303 	and.w	r3, r3, #3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d103      	bne.n	80011b0 <parseCommandLine+0xd8>
 80011a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80011ac:	3b20      	subs	r3, #32
 80011ae:	e001      	b.n	80011b4 <parseCommandLine+0xdc>
 80011b0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011b8:	701a      	strb	r2, [r3, #0]
    for (char *p = input; *p; ++p)
 80011ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011bc:	3301      	adds	r3, #1
 80011be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1e1      	bne.n	800118c <parseCommandLine+0xb4>

    // Look up the handler
    for (int i = 0; i < tableSize; i++) {
 80011c8:	2300      	movs	r3, #0
 80011ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80011cc:	e018      	b.n	8001200 <parseCommandLine+0x128>
        if (strcmp(table[i].name, input) == 0) {
 80011ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68b9      	ldr	r1, [r7, #8]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f880 	bl	80002e0 <strcmp>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <parseCommandLine+0x122>
            result.handler = table[i].handler;
 80011e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	617b      	str	r3, [r7, #20]
            result.valid = true;
 80011f2:	2301      	movs	r3, #1
 80011f4:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
            break;
 80011f8:	e006      	b.n	8001208 <parseCommandLine+0x130>
    for (int i = 0; i < tableSize; i++) {
 80011fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011fc:	3301      	adds	r3, #1
 80011fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001200:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	dbe2      	blt.n	80011ce <parseCommandLine+0xf6>
        }
    }

    if (!result.valid)
 8001208:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800120c:	f083 0301 	eor.w	r3, r3, #1
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00c      	beq.n	8001230 <parseCommandLine+0x158>
        return result;  // unknown command
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	461d      	mov	r5, r3
 800121a:	f107 0414 	add.w	r4, r7, #20
 800121e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001220:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001222:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001224:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001226:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800122a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800122e:	e054      	b.n	80012da <parseCommandLine+0x202>

    // No colon?  no arguments
    if (!colon)
 8001230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001232:	2b00      	cmp	r3, #0
 8001234:	d10c      	bne.n	8001250 <parseCommandLine+0x178>
        return result;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	461d      	mov	r5, r3
 800123a:	f107 0414 	add.w	r4, r7, #20
 800123e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001246:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800124a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800124e:	e044      	b.n	80012da <parseCommandLine+0x202>

    // Parse arguments after the colon
    char *argString = colon + 1;
 8001250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001252:	3301      	adds	r3, #1
 8001254:	657b      	str	r3, [r7, #84]	@ 0x54
    int argc = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	653b      	str	r3, [r7, #80]	@ 0x50

    while (argc < MAX_ARGS) {
 800125a:	e02b      	b.n	80012b4 <parseCommandLine+0x1dc>
        // Find next comma or end
        char *comma = strchr(argString, ',');
 800125c:	212c      	movs	r1, #44	@ 0x2c
 800125e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001260:	f009 ff6b 	bl	800b13a <strchr>
 8001264:	6478      	str	r0, [r7, #68]	@ 0x44
        if (comma)
 8001266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001268:	2b00      	cmp	r3, #0
 800126a:	d006      	beq.n	800127a <parseCommandLine+0x1a2>
            *comma = '\0';
 800126c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]

        // Trim spaces
        while (isspace((unsigned char)*argString)) argString++;
 8001272:	e002      	b.n	800127a <parseCommandLine+0x1a2>
 8001274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001276:	3301      	adds	r3, #1
 8001278:	657b      	str	r3, [r7, #84]	@ 0x54
 800127a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	3301      	adds	r3, #1
 8001280:	4a18      	ldr	r2, [pc, #96]	@ (80012e4 <parseCommandLine+0x20c>)
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	f003 0308 	and.w	r3, r3, #8
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f2      	bne.n	8001274 <parseCommandLine+0x19c>
        if (*argString)
 800128e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d008      	beq.n	80012a8 <parseCommandLine+0x1d0>
            result.args[argc++] = argString;
 8001296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	653a      	str	r2, [r7, #80]	@ 0x50
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	3360      	adds	r3, #96	@ 0x60
 80012a0:	443b      	add	r3, r7
 80012a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80012a4:	f843 2c48 	str.w	r2, [r3, #-72]

        if (!comma)
 80012a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d006      	beq.n	80012bc <parseCommandLine+0x1e4>
            break;  // no more commas
        argString = comma + 1;
 80012ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012b0:	3301      	adds	r3, #1
 80012b2:	657b      	str	r3, [r7, #84]	@ 0x54
    while (argc < MAX_ARGS) {
 80012b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012b6:	2b07      	cmp	r3, #7
 80012b8:	ddd0      	ble.n	800125c <parseCommandLine+0x184>
 80012ba:	e000      	b.n	80012be <parseCommandLine+0x1e6>
            break;  // no more commas
 80012bc:	bf00      	nop
    }

    result.argc = argc;
 80012be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    return result;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	461d      	mov	r5, r3
 80012c6:	f107 0414 	add.w	r4, r7, #20
 80012ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012d2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80012d6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	3760      	adds	r7, #96	@ 0x60
 80012de:	46bd      	mov	sp, r7
 80012e0:	bdb0      	pop	{r4, r5, r7, pc}
 80012e2:	bf00      	nop
 80012e4:	0800ebc8 	.word	0x0800ebc8

080012e8 <decodeDirection>:
void decodeDirection(char input, int8_t *throttle, int8_t *steering)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
 80012f4:	73fb      	strb	r3, [r7, #15]
    switch (input) {
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	3b42      	subs	r3, #66	@ 0x42
 80012fa:	2b11      	cmp	r3, #17
 80012fc:	d865      	bhi.n	80013ca <decodeDirection+0xe2>
 80012fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001304 <decodeDirection+0x1c>)
 8001300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001304:	0800135b 	.word	0x0800135b
 8001308:	080013cb 	.word	0x080013cb
 800130c:	080013cb 	.word	0x080013cb
 8001310:	080013cb 	.word	0x080013cb
 8001314:	0800134d 	.word	0x0800134d
 8001318:	08001385 	.word	0x08001385
 800131c:	08001393 	.word	0x08001393
 8001320:	080013a1 	.word	0x080013a1
 8001324:	080013af 	.word	0x080013af
 8001328:	080013cb 	.word	0x080013cb
 800132c:	08001369 	.word	0x08001369
 8001330:	080013cb 	.word	0x080013cb
 8001334:	080013cb 	.word	0x080013cb
 8001338:	080013cb 	.word	0x080013cb
 800133c:	080013cb 	.word	0x080013cb
 8001340:	080013cb 	.word	0x080013cb
 8001344:	08001377 	.word	0x08001377
 8001348:	080013bd 	.word	0x080013bd
        case 'F': *throttle =  1; *steering =  0; break;  // Forward
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	2201      	movs	r2, #1
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
 8001358:	e038      	b.n	80013cc <decodeDirection+0xe4>
        case 'B': *throttle = -1; *steering =  0; break;  // Backward
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	22ff      	movs	r2, #255	@ 0xff
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
 8001366:	e031      	b.n	80013cc <decodeDirection+0xe4>
        case 'L': *throttle =  0; *steering = -1; break;  // Left
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	22ff      	movs	r2, #255	@ 0xff
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	e02a      	b.n	80013cc <decodeDirection+0xe4>
        case 'R': *throttle =  0; *steering =  1; break;  // Right
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
 8001382:	e023      	b.n	80013cc <decodeDirection+0xe4>
        case 'G': *throttle =  1; *steering = -1; break;  // Forward + Left
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	22ff      	movs	r2, #255	@ 0xff
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e01c      	b.n	80013cc <decodeDirection+0xe4>
        case 'H': *throttle =  1; *steering =  1; break;  // Forward + Right
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2201      	movs	r2, #1
 800139c:	701a      	strb	r2, [r3, #0]
 800139e:	e015      	b.n	80013cc <decodeDirection+0xe4>
        case 'I': *throttle = -1; *steering = -1; break;  // Backward + Left
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	22ff      	movs	r2, #255	@ 0xff
 80013a4:	701a      	strb	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	22ff      	movs	r2, #255	@ 0xff
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	e00e      	b.n	80013cc <decodeDirection+0xe4>
        case 'J': *throttle = -1; *steering =  1; break;  // Backward + Right
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	22ff      	movs	r2, #255	@ 0xff
 80013b2:	701a      	strb	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e007      	b.n	80013cc <decodeDirection+0xe4>
        case 'S': *throttle =  0; *steering =  0; break;  // Stop
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
 80013c8:	e000      	b.n	80013cc <decodeDirection+0xe4>
        default: break;
 80013ca:	bf00      	nop
    }
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <decodeSpeedChar>:

void decodeSpeedChar(char input, float *speed)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	6039      	str	r1, [r7, #0]
 80013e2:	71fb      	strb	r3, [r7, #7]
    if (input >= '0' && input <= '9') {
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b2f      	cmp	r3, #47	@ 0x2f
 80013e8:	d912      	bls.n	8001410 <decodeSpeedChar+0x38>
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b39      	cmp	r3, #57	@ 0x39
 80013ee:	d80f      	bhi.n	8001410 <decodeSpeedChar+0x38>
        int digit = input - '0';
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	3b30      	subs	r3, #48	@ 0x30
 80013f4:	60fb      	str	r3, [r7, #12]
        *speed = (digit + 1) / 10.0f;   // '0''9' -> 0.11.0
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3301      	adds	r3, #1
 80013fa:	ee07 3a90 	vmov	s15, r3
 80013fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001402:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <processShortCmd>:
        }
        HAL_Delay(2);
    }
}
static void processShortCmd(uint8_t cmd)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b09c      	sub	sp, #112	@ 0x70
 8001420:	af06      	add	r7, sp, #24
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
    static int8_t throttle = 0;
    static int8_t steering = 0;
    static float speed = 1.0f;   // throttle multiplier
    char msg[64];

    decodeDirection(cmd, &throttle, &steering);
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	4a2b      	ldr	r2, [pc, #172]	@ (80014d8 <processShortCmd+0xbc>)
 800142a:	492c      	ldr	r1, [pc, #176]	@ (80014dc <processShortCmd+0xc0>)
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff5b 	bl	80012e8 <decodeDirection>
    decodeSpeedChar(cmd, &speed);
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	492a      	ldr	r1, [pc, #168]	@ (80014e0 <processShortCmd+0xc4>)
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ffce 	bl	80013d8 <decodeSpeedChar>

    // Scale throttle to 2.0, steering fixed to 0.5
    float appliedThrottle = throttle * speed * 2.0f;
 800143c:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <processShortCmd+0xc0>)
 800143e:	f993 3000 	ldrsb.w	r3, [r3]
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144a:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <processShortCmd+0xc4>)
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001458:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float appliedSteering = steering * 0.5f;
 800145c:	4b1e      	ldr	r3, [pc, #120]	@ (80014d8 <processShortCmd+0xbc>)
 800145e:	f993 3000 	ldrsb.w	r3, [r3]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800146a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800146e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001472:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    SetEscSpeed(appliedThrottle);
 8001476:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 800147a:	f7ff fdd1 	bl	8001020 <SetEscSpeed>
    Turning_SetAngle(appliedSteering);
 800147e:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8001482:	f7ff fd6f 	bl	8000f64 <Turning_SetAngle>

    int len = snprintf(msg, sizeof(msg),
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800148c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001490:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001494:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001498:	4a11      	ldr	r2, [pc, #68]	@ (80014e0 <processShortCmd+0xc4>)
 800149a:	edd2 5a00 	vldr	s11, [r2]
 800149e:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80014a2:	f107 000c 	add.w	r0, r7, #12
 80014a6:	ed8d 5b04 	vstr	d5, [sp, #16]
 80014aa:	ed8d 6b02 	vstr	d6, [sp, #8]
 80014ae:	ed8d 7b00 	vstr	d7, [sp]
 80014b2:	4a0c      	ldr	r2, [pc, #48]	@ (80014e4 <processShortCmd+0xc8>)
 80014b4:	2140      	movs	r1, #64	@ 0x40
 80014b6:	f009 fd9d 	bl	800aff4 <sniprintf>
 80014ba:	64f8      	str	r0, [r7, #76]	@ 0x4c
                       "Cmd:%c | Th:%.2f | St:%.2f | Spd:%.1f\r\n",
                       cmd, appliedThrottle, appliedSteering, speed);

    uart_mb_send_all((uint8_t*)msg, len, HAL_MAX_DELAY);
 80014bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014be:	b299      	uxth	r1, r3
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	f04f 32ff 	mov.w	r2, #4294967295
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fc07 	bl	8000cdc <uart_mb_send_all>
}
 80014ce:	bf00      	nop
 80014d0:	3758      	adds	r7, #88	@ 0x58
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	24000dd5 	.word	0x24000dd5
 80014dc:	24000dd4 	.word	0x24000dd4
 80014e0:	24000008 	.word	0x24000008
 80014e4:	0800eb00 	.word	0x0800eb00

080014e8 <processLongCmd>:
static void processLongCmd(const uint8_t *buf, size_t len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b0c0      	sub	sp, #256	@ 0x100
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80014f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014f8:	6019      	str	r1, [r3, #0]
    // 1) Make a mutable, NUL-terminated copy for parseCommandLine()
    char line[CMD_BUF_SZ + 1];
    if (len > CMD_BUF_SZ) len = CMD_BUF_SZ;      // clamp
 80014fa:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80014fe:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b80      	cmp	r3, #128	@ 0x80
 8001506:	d905      	bls.n	8001514 <processLongCmd+0x2c>
 8001508:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800150c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001510:	2280      	movs	r2, #128	@ 0x80
 8001512:	601a      	str	r2, [r3, #0]
    memcpy(line, buf, len);
 8001514:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001518:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800151c:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	f009 fe8d 	bl	800b242 <memcpy>
    line[len] = '\0';
 8001528:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800152c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001530:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4413      	add	r3, r2
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]

    // 2) Parse: NAME[:arg1,arg2,...]
    ParsedCommand pc = parseCommandLine(line, commandTable, (int)NUM_COMMANDS);
 800153c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8001540:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001544:	2301      	movs	r3, #1
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <processLongCmd+0xb4>)
 8001548:	f7ff fdc6 	bl	80010d8 <parseCommandLine>

    // 3) Dispatch or report error
    if (pc.valid && pc.handler) {
 800154c:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00a      	beq.n	800156a <processLongCmd+0x82>
 8001554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001556:	2b00      	cmp	r3, #0
 8001558:	d007      	beq.n	800156a <processLongCmd+0x82>
        pc.handler(pc.args, pc.argc);
 800155a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800155c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800155e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001562:	3204      	adds	r2, #4
 8001564:	4610      	mov	r0, r2
 8001566:	4798      	blx	r3
 8001568:	e013      	b.n	8001592 <processLongCmd+0xaa>
    } else {
        char msg[64];
        int n = snprintf(msg, sizeof(msg), "ERR:UNKNOWN_CMD\r\n");
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	4a0c      	ldr	r2, [pc, #48]	@ (80015a0 <processLongCmd+0xb8>)
 8001570:	2140      	movs	r1, #64	@ 0x40
 8001572:	4618      	mov	r0, r3
 8001574:	f009 fd3e 	bl	800aff4 <sniprintf>
 8001578:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
        uart_mb_send_all((uint8_t*)msg, (uint16_t)n, HAL_MAX_DELAY);
 800157c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001580:	b299      	uxth	r1, r3
 8001582:	f107 030c 	add.w	r3, r7, #12
 8001586:	f04f 32ff 	mov.w	r2, #4294967295
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fba6 	bl	8000cdc <uart_mb_send_all>
    }
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	0800eb98 	.word	0x0800eb98
 80015a0:	0800eb28 	.word	0x0800eb28

080015a4 <commandLoop>:
void commandLoop(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0

    uint8_t b;

    for (;;)
    {
        while (uart_mb_get_any(&b))
 80015aa:	e04b      	b.n	8001644 <commandLoop+0xa0>
        {
            if (!collecting) {
 80015ac:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <commandLoop+0xb8>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d111      	bne.n	80015d8 <commandLoop+0x34>
                if (b == '#') {
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	2b23      	cmp	r3, #35	@ 0x23
 80015b8:	d106      	bne.n	80015c8 <commandLoop+0x24>
                    collecting = 1;
 80015ba:	4b28      	ldr	r3, [pc, #160]	@ (800165c <commandLoop+0xb8>)
 80015bc:	2201      	movs	r2, #1
 80015be:	701a      	strb	r2, [r3, #0]
                    cmdLen = 0;
 80015c0:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <commandLoop+0xbc>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	801a      	strh	r2, [r3, #0]
 80015c6:	e03d      	b.n	8001644 <commandLoop+0xa0>
                } else if (b != ';') {
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80015cc:	d03a      	beq.n	8001644 <commandLoop+0xa0>
                    processShortCmd(b);
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ff23 	bl	800141c <processShortCmd>
 80015d6:	e035      	b.n	8001644 <commandLoop+0xa0>
                }
            } else {
                if (b == ';') {
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	2b3b      	cmp	r3, #59	@ 0x3b
 80015dc:	d110      	bne.n	8001600 <commandLoop+0x5c>
                    if (cmdLen > 0) processLongCmd(cmdBuf, cmdLen);
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <commandLoop+0xbc>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d005      	beq.n	80015f2 <commandLoop+0x4e>
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <commandLoop+0xbc>)
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	4619      	mov	r1, r3
 80015ec:	481d      	ldr	r0, [pc, #116]	@ (8001664 <commandLoop+0xc0>)
 80015ee:	f7ff ff7b 	bl	80014e8 <processLongCmd>
                    collecting = 0;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <commandLoop+0xb8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
                    cmdLen = 0;
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <commandLoop+0xbc>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	801a      	strh	r2, [r3, #0]
 80015fe:	e021      	b.n	8001644 <commandLoop+0xa0>
                } else {
                    if (cmdLen < CMD_BUF_SZ) {
 8001600:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <commandLoop+0xbc>)
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	2b7f      	cmp	r3, #127	@ 0x7f
 8001606:	d80a      	bhi.n	800161e <commandLoop+0x7a>
                        cmdBuf[cmdLen++] = b;
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <commandLoop+0xbc>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	b291      	uxth	r1, r2
 8001610:	4a13      	ldr	r2, [pc, #76]	@ (8001660 <commandLoop+0xbc>)
 8001612:	8011      	strh	r1, [r2, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	79f9      	ldrb	r1, [r7, #7]
 8001618:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <commandLoop+0xc0>)
 800161a:	5499      	strb	r1, [r3, r2]
 800161c:	e012      	b.n	8001644 <commandLoop+0xa0>
                    } else {
                        // Overflow policy: flush current chunk then continue
                        processLongCmd(cmdBuf, cmdLen);
 800161e:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <commandLoop+0xbc>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	480f      	ldr	r0, [pc, #60]	@ (8001664 <commandLoop+0xc0>)
 8001626:	f7ff ff5f 	bl	80014e8 <processLongCmd>
                        cmdLen = 0;
 800162a:	4b0d      	ldr	r3, [pc, #52]	@ (8001660 <commandLoop+0xbc>)
 800162c:	2200      	movs	r2, #0
 800162e:	801a      	strh	r2, [r3, #0]
                        cmdBuf[cmdLen++] = b;
 8001630:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <commandLoop+0xbc>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	1c5a      	adds	r2, r3, #1
 8001636:	b291      	uxth	r1, r2
 8001638:	4a09      	ldr	r2, [pc, #36]	@ (8001660 <commandLoop+0xbc>)
 800163a:	8011      	strh	r1, [r2, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	79f9      	ldrb	r1, [r7, #7]
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <commandLoop+0xc0>)
 8001642:	5499      	strb	r1, [r3, r2]
        while (uart_mb_get_any(&b))
 8001644:	1dfb      	adds	r3, r7, #7
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fb02 	bl	8000c50 <uart_mb_get_any>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1ac      	bne.n	80015ac <commandLoop+0x8>
                    }
                }
            }
        }
        HAL_Delay(2);
 8001652:	2002      	movs	r0, #2
 8001654:	f000 ff4a 	bl	80024ec <HAL_Delay>
        while (uart_mb_get_any(&b))
 8001658:	e7f4      	b.n	8001644 <commandLoop+0xa0>
 800165a:	bf00      	nop
 800165c:	24000dd6 	.word	0x24000dd6
 8001660:	24000dd8 	.word	0x24000dd8
 8001664:	24000ddc 	.word	0x24000ddc

08001668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800166e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001672:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	da01      	bge.n	800167e <main+0x16>
  {
  Error_Handler();
 800167a:	f000 fb57 	bl	8001d2c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167e:	f000 fea3 	bl	80023c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001682:	f000 f85d 	bl	8001740 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001686:	4b27      	ldr	r3, [pc, #156]	@ (8001724 <main+0xbc>)
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168c:	4a25      	ldr	r2, [pc, #148]	@ (8001724 <main+0xbc>)
 800168e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001692:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001696:	4b23      	ldr	r3, [pc, #140]	@ (8001724 <main+0xbc>)
 8001698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f002 fc55 	bl	8003f54 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80016aa:	2100      	movs	r1, #0
 80016ac:	2000      	movs	r0, #0
 80016ae:	f002 fc6b 	bl	8003f88 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80016b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016b6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80016b8:	bf00      	nop
 80016ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <main+0xbc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d104      	bne.n	80016d0 <main+0x68>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	1e5a      	subs	r2, r3, #1
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	dcf4      	bgt.n	80016ba <main+0x52>
if ( timeout < 0 )
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	da01      	bge.n	80016da <main+0x72>
{
Error_Handler();
 80016d6:	f000 fb29 	bl	8001d2c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016da:	f000 fa95 	bl	8001c08 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80016de:	f000 fa47 	bl	8001b70 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 80016e2:	f000 f8a9 	bl	8001838 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 80016e6:	f000 f95b 	bl	80019a0 <MX_TIM13_Init>
  MX_TIM14_Init();
 80016ea:	f000 f9a7 	bl	8001a3c <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80016ee:	f000 f9f3 	bl	8001ad8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80016f2:	2100      	movs	r1, #0
 80016f4:	480c      	ldr	r0, [pc, #48]	@ (8001728 <main+0xc0>)
 80016f6:	f005 fb7f 	bl	8006df8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80016fa:	2100      	movs	r1, #0
 80016fc:	480b      	ldr	r0, [pc, #44]	@ (800172c <main+0xc4>)
 80016fe:	f005 fb7b 	bl	8006df8 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8001702:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001730 <main+0xc8>
 8001706:	f7ff fc2d 	bl	8000f64 <Turning_SetAngle>
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 800170a:	490a      	ldr	r1, [pc, #40]	@ (8001734 <main+0xcc>)
 800170c:	480a      	ldr	r0, [pc, #40]	@ (8001738 <main+0xd0>)
 800170e:	f7ff fb7d 	bl	8000e0c <uart_mb_register>
  uart_mb_register(&huart2, NULL);
 8001712:	2100      	movs	r1, #0
 8001714:	4809      	ldr	r0, [pc, #36]	@ (800173c <main+0xd4>)
 8001716:	f7ff fb79 	bl	8000e0c <uart_mb_register>
//  echo_all();
  commandLoop();
 800171a:	f7ff ff43 	bl	80015a4 <commandLoop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800171e:	bf00      	nop
 8001720:	e7fd      	b.n	800171e <main+0xb6>
 8001722:	bf00      	nop
 8001724:	58024400 	.word	0x58024400
 8001728:	24000bcc 	.word	0x24000bcc
 800172c:	24000c18 	.word	0x24000c18
 8001730:	00000000 	.word	0x00000000
 8001734:	24000dd0 	.word	0x24000dd0
 8001738:	24000cf8 	.word	0x24000cf8
 800173c:	24000c64 	.word	0x24000c64

08001740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b09c      	sub	sp, #112	@ 0x70
 8001744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174a:	224c      	movs	r2, #76	@ 0x4c
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f009 fceb 	bl	800b12a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2220      	movs	r2, #32
 8001758:	2100      	movs	r1, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f009 fce5 	bl	800b12a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001760:	2004      	movs	r0, #4
 8001762:	f002 fc25 	bl	8003fb0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
 800176a:	4b31      	ldr	r3, [pc, #196]	@ (8001830 <SystemClock_Config+0xf0>)
 800176c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176e:	4a30      	ldr	r2, [pc, #192]	@ (8001830 <SystemClock_Config+0xf0>)
 8001770:	f023 0301 	bic.w	r3, r3, #1
 8001774:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001776:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <SystemClock_Config+0xf0>)
 8001778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	603b      	str	r3, [r7, #0]
 8001780:	4b2c      	ldr	r3, [pc, #176]	@ (8001834 <SystemClock_Config+0xf4>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001788:	4a2a      	ldr	r2, [pc, #168]	@ (8001834 <SystemClock_Config+0xf4>)
 800178a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800178e:	6193      	str	r3, [r2, #24]
 8001790:	4b28      	ldr	r3, [pc, #160]	@ (8001834 <SystemClock_Config+0xf4>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001798:	603b      	str	r3, [r7, #0]
 800179a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800179c:	bf00      	nop
 800179e:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <SystemClock_Config+0xf4>)
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017aa:	d1f8      	bne.n	800179e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ac:	2302      	movs	r3, #2
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80017b0:	2301      	movs	r3, #1
 80017b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b4:	2340      	movs	r3, #64	@ 0x40
 80017b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b8:	2302      	movs	r3, #2
 80017ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017bc:	2300      	movs	r3, #0
 80017be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017c0:	2304      	movs	r3, #4
 80017c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80017c4:	230a      	movs	r3, #10
 80017c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80017c8:	2302      	movs	r3, #2
 80017ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017cc:	2304      	movs	r3, #4
 80017ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017d0:	2302      	movs	r3, #2
 80017d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80017d4:	230c      	movs	r3, #12
 80017d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80017d8:	2302      	movs	r3, #2
 80017da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e4:	4618      	mov	r0, r3
 80017e6:	f002 fc3d 	bl	8004064 <HAL_RCC_OscConfig>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80017f0:	f000 fa9c 	bl	8001d2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f4:	233f      	movs	r3, #63	@ 0x3f
 80017f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f8:	2303      	movs	r3, #3
 80017fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001808:	2340      	movs	r3, #64	@ 0x40
 800180a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2101      	movs	r1, #1
 8001818:	4618      	mov	r0, r3
 800181a:	f003 f87d 	bl	8004918 <HAL_RCC_ClockConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001824:	f000 fa82 	bl	8001d2c <Error_Handler>
  }
}
 8001828:	bf00      	nop
 800182a:	3770      	adds	r7, #112	@ 0x70
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	58000400 	.word	0x58000400
 8001834:	58024800 	.word	0x58024800

08001838 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800183e:	4b54      	ldr	r3, [pc, #336]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001840:	4a54      	ldr	r2, [pc, #336]	@ (8001994 <MX_FDCAN1_Init+0x15c>)
 8001842:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001844:	4b52      	ldr	r3, [pc, #328]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800184a:	4b51      	ldr	r3, [pc, #324]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001850:	4b4f      	ldr	r3, [pc, #316]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001852:	2200      	movs	r2, #0
 8001854:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001856:	4b4e      	ldr	r3, [pc, #312]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001858:	2200      	movs	r2, #0
 800185a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800185c:	4b4c      	ldr	r3, [pc, #304]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800185e:	2201      	movs	r2, #1
 8001860:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001862:	4b4b      	ldr	r3, [pc, #300]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001864:	2202      	movs	r2, #2
 8001866:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001868:	4b49      	ldr	r3, [pc, #292]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800186a:	2208      	movs	r2, #8
 800186c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 800186e:	4b48      	ldr	r3, [pc, #288]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001870:	221f      	movs	r2, #31
 8001872:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001874:	4b46      	ldr	r3, [pc, #280]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001876:	2208      	movs	r2, #8
 8001878:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800187a:	4b45      	ldr	r3, [pc, #276]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800187c:	2201      	movs	r2, #1
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001880:	4b43      	ldr	r3, [pc, #268]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001882:	2201      	movs	r2, #1
 8001884:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001886:	4b42      	ldr	r3, [pc, #264]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001888:	2201      	movs	r2, #1
 800188a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800188c:	4b40      	ldr	r3, [pc, #256]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800188e:	2201      	movs	r2, #1
 8001890:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001892:	4b3f      	ldr	r3, [pc, #252]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001894:	2200      	movs	r2, #0
 8001896:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001898:	4b3d      	ldr	r3, [pc, #244]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800189a:	2201      	movs	r2, #1
 800189c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800189e:	4b3c      	ldr	r3, [pc, #240]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 80018a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018a6:	2232      	movs	r2, #50	@ 0x32
 80018a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80018aa:	4b39      	ldr	r3, [pc, #228]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018ac:	2204      	movs	r2, #4
 80018ae:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80018b0:	4b37      	ldr	r3, [pc, #220]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80018b6:	4b36      	ldr	r3, [pc, #216]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018b8:	2204      	movs	r2, #4
 80018ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80018bc:	4b34      	ldr	r3, [pc, #208]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018be:	2200      	movs	r2, #0
 80018c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80018c2:	4b33      	ldr	r3, [pc, #204]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018c4:	2204      	movs	r2, #4
 80018c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80018c8:	4b31      	ldr	r3, [pc, #196]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80018ce:	4b30      	ldr	r3, [pc, #192]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 80018d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80018da:	4b2d      	ldr	r3, [pc, #180]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018dc:	2200      	movs	r2, #0
 80018de:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80018e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018e2:	2204      	movs	r2, #4
 80018e4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80018e6:	482a      	ldr	r0, [pc, #168]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 80018e8:	f001 fca4 	bl	8003234 <HAL_FDCAN_Init>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80018f2:	f000 fa1b 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80018f6:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 80018fc:	4b26      	ldr	r3, [pc, #152]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 80018fe:	2200      	movs	r2, #0
 8001900:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001902:	4b25      	ldr	r3, [pc, #148]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 8001904:	2202      	movs	r2, #2
 8001906:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001908:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 800190a:	2201      	movs	r2, #1
 800190c:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 800190e:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0  accept all messages
 8001914:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 8001916:	2200      	movs	r2, #0
 8001918:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 800191a:	2301      	movs	r3, #1
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2301      	movs	r3, #1
 8001920:	2202      	movs	r2, #2
 8001922:	2102      	movs	r1, #2
 8001924:	481a      	ldr	r0, [pc, #104]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001926:	f001 fed9 	bl	80036dc <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800192a:	491b      	ldr	r1, [pc, #108]	@ (8001998 <MX_FDCAN1_Init+0x160>)
 800192c:	4818      	ldr	r0, [pc, #96]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800192e:	f001 fe5f 	bl	80035f0 <HAL_FDCAN_ConfigFilter>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8001938:	f000 f9f8 	bl	8001d2c <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800193c:	4814      	ldr	r0, [pc, #80]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 800193e:	f001 fefa 	bl	8003736 <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001942:	2200      	movs	r2, #0
 8001944:	2101      	movs	r1, #1
 8001946:	4812      	ldr	r0, [pc, #72]	@ (8001990 <MX_FDCAN1_Init+0x158>)
 8001948:	f001 ff20 	bl	800378c <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 800194c:	4b13      	ldr	r3, [pc, #76]	@ (800199c <MX_FDCAN1_Init+0x164>)
 800194e:	f240 1211 	movw	r2, #273	@ 0x111
 8001952:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_FDCAN1_Init+0x164>)
 8001956:	2200      	movs	r2, #0
 8001958:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800195a:	4b10      	ldr	r3, [pc, #64]	@ (800199c <MX_FDCAN1_Init+0x164>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001960:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_FDCAN1_Init+0x164>)
 8001962:	2209      	movs	r2, #9
 8001964:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <MX_FDCAN1_Init+0x164>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800196c:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <MX_FDCAN1_Init+0x164>)
 800196e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001972:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_FDCAN1_Init+0x164>)
 8001976:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800197a:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_FDCAN1_Init+0x164>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_FDCAN1_Init+0x164>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	24000b2c 	.word	0x24000b2c
 8001994:	4000a000 	.word	0x4000a000
 8001998:	24000d8c 	.word	0x24000d8c
 800199c:	24000dac 	.word	0x24000dac

080019a0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
 80019b4:	615a      	str	r2, [r3, #20]
 80019b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80019b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001a38 <MX_TIM13_Init+0x98>)
 80019bc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019c0:	224f      	movs	r2, #79	@ 0x4f
 80019c2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 80019ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019cc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80019d0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80019de:	4815      	ldr	r0, [pc, #84]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019e0:	f005 f952 	bl	8006c88 <HAL_TIM_Base_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80019ea:	f000 f99f 	bl	8001d2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80019ee:	4811      	ldr	r0, [pc, #68]	@ (8001a34 <MX_TIM13_Init+0x94>)
 80019f0:	f005 f9a1 	bl	8006d36 <HAL_TIM_PWM_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80019fa:	f000 f997 	bl	8001d2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019fe:	2360      	movs	r3, #96	@ 0x60
 8001a00:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001a02:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001a06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2200      	movs	r2, #0
 8001a14:	4619      	mov	r1, r3
 8001a16:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <MX_TIM13_Init+0x94>)
 8001a18:	f005 fafc 	bl	8007014 <HAL_TIM_PWM_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001a22:	f000 f983 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001a26:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <MX_TIM13_Init+0x94>)
 8001a28:	f000 fa6a 	bl	8001f00 <HAL_TIM_MspPostInit>

}
 8001a2c:	bf00      	nop
 8001a2e:	3720      	adds	r7, #32
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	24000bcc 	.word	0x24000bcc
 8001a38:	40001c00 	.word	0x40001c00

08001a3c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
 8001a50:	615a      	str	r2, [r3, #20]
 8001a52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001a54:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a56:	4a1f      	ldr	r2, [pc, #124]	@ (8001ad4 <MX_TIM14_Init+0x98>)
 8001a58:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8001a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a5c:	224f      	movs	r2, #79	@ 0x4f
 8001a5e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a68:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a6c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001a7a:	4815      	ldr	r0, [pc, #84]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a7c:	f005 f904 	bl	8006c88 <HAL_TIM_Base_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001a86:	f000 f951 	bl	8001d2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001a8a:	4811      	ldr	r0, [pc, #68]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001a8c:	f005 f953 	bl	8006d36 <HAL_TIM_PWM_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001a96:	f000 f949 	bl	8001d2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9a:	2360      	movs	r3, #96	@ 0x60
 8001a9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001a9e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001aa2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4807      	ldr	r0, [pc, #28]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001ab4:	f005 faae 	bl	8007014 <HAL_TIM_PWM_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001abe:	f000 f935 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001ac2:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <MX_TIM14_Init+0x94>)
 8001ac4:	f000 fa1c 	bl	8001f00 <HAL_TIM_MspPostInit>

}
 8001ac8:	bf00      	nop
 8001aca:	3720      	adds	r7, #32
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	24000c18 	.word	0x24000c18
 8001ad4:	40002000 	.word	0x40002000

08001ad8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001adc:	4b22      	ldr	r3, [pc, #136]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <MX_USART2_UART_Init+0x94>)
 8001ae0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001ae2:	4b21      	ldr	r3, [pc, #132]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001ae4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ae8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aea:	4b1f      	ldr	r3, [pc, #124]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001af0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001af6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001afc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001afe:	220c      	movs	r2, #12
 8001b00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b02:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b08:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b14:	4b14      	ldr	r3, [pc, #80]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b1a:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b20:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b22:	f005 ff26 	bl	8007972 <HAL_UART_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b2c:	f000 f8fe 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b30:	2100      	movs	r1, #0
 8001b32:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b34:	f008 fa45 	bl	8009fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b3e:	f000 f8f5 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b42:	2100      	movs	r1, #0
 8001b44:	4808      	ldr	r0, [pc, #32]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b46:	f008 fa7a 	bl	800a03e <HAL_UARTEx_SetRxFifoThreshold>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b50:	f000 f8ec 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b54:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <MX_USART2_UART_Init+0x90>)
 8001b56:	f008 f9fb 	bl	8009f50 <HAL_UARTEx_DisableFifoMode>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b60:	f000 f8e4 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	24000c64 	.word	0x24000c64
 8001b6c:	40004400 	.word	0x40004400

08001b70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b74:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b76:	4a23      	ldr	r2, [pc, #140]	@ (8001c04 <MX_USART3_UART_Init+0x94>)
 8001b78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b7a:	4b21      	ldr	r3, [pc, #132]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b82:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b88:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b96:	220c      	movs	r2, #12
 8001b98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba0:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ba6:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bac:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bb2:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bb8:	4811      	ldr	r0, [pc, #68]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bba:	f005 feda 	bl	8007972 <HAL_UART_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001bc4:	f000 f8b2 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bc8:	2100      	movs	r1, #0
 8001bca:	480d      	ldr	r0, [pc, #52]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bcc:	f008 f9f9 	bl	8009fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001bd6:	f000 f8a9 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4808      	ldr	r0, [pc, #32]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bde:	f008 fa2e 	bl	800a03e <HAL_UARTEx_SetRxFifoThreshold>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001be8:	f000 f8a0 	bl	8001d2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001bec:	4804      	ldr	r0, [pc, #16]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bee:	f008 f9af 	bl	8009f50 <HAL_UARTEx_DisableFifoMode>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001bf8:	f000 f898 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	24000cf8 	.word	0x24000cf8
 8001c04:	40004800 	.word	0x40004800

08001c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08c      	sub	sp, #48	@ 0x30
 8001c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1e:	4b40      	ldr	r3, [pc, #256]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c24:	4a3e      	ldr	r2, [pc, #248]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c3c:	4b38      	ldr	r3, [pc, #224]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c42:	4a37      	ldr	r2, [pc, #220]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c44:	f043 0320 	orr.w	r3, r3, #32
 8001c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c4c:	4b34      	ldr	r3, [pc, #208]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c52:	f003 0320 	and.w	r3, r3, #32
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c5a:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c60:	4a2f      	ldr	r2, [pc, #188]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c78:	4b29      	ldr	r3, [pc, #164]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c7e:	4a28      	ldr	r2, [pc, #160]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c88:	4b25      	ldr	r3, [pc, #148]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	4b22      	ldr	r3, [pc, #136]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c9c:	4a20      	ldr	r2, [pc, #128]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cba:	4a19      	ldr	r2, [pc, #100]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc4:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <MX_GPIO_Init+0x118>)
 8001cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001cd8:	4812      	ldr	r0, [pc, #72]	@ (8001d24 <MX_GPIO_Init+0x11c>)
 8001cda:	f002 f907 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	480d      	ldr	r0, [pc, #52]	@ (8001d28 <MX_GPIO_Init+0x120>)
 8001cf4:	f001 ff4a 	bl	8003b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001cf8:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4804      	ldr	r0, [pc, #16]	@ (8001d24 <MX_GPIO_Init+0x11c>)
 8001d12:	f001 ff3b 	bl	8003b8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d16:	bf00      	nop
 8001d18:	3730      	adds	r7, #48	@ 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	58024400 	.word	0x58024400
 8001d24:	58020400 	.word	0x58020400
 8001d28:	58020800 	.word	0x58020800

08001d2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d30:	b672      	cpsid	i
}
 8001d32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <Error_Handler+0x8>

08001d38 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001d40:	1d39      	adds	r1, r7, #4
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295
 8001d46:	2201      	movs	r2, #1
 8001d48:	4803      	ldr	r0, [pc, #12]	@ (8001d58 <__io_putchar+0x20>)
 8001d4a:	f005 fe62 	bl	8007a12 <HAL_UART_Transmit>
  return ch;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	24000cf8 	.word	0x24000cf8

08001d5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	4b0a      	ldr	r3, [pc, #40]	@ (8001d8c <HAL_MspInit+0x30>)
 8001d64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d68:	4a08      	ldr	r2, [pc, #32]	@ (8001d8c <HAL_MspInit+0x30>)
 8001d6a:	f043 0302 	orr.w	r3, r3, #2
 8001d6e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001d72:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_MspInit+0x30>)
 8001d74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	607b      	str	r3, [r7, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	58024400 	.word	0x58024400

08001d90 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b0ba      	sub	sp, #232	@ 0xe8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001da8:	f107 0310 	add.w	r3, r7, #16
 8001dac:	22c0      	movs	r2, #192	@ 0xc0
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f009 f9ba 	bl	800b12a <memset>
  if(hfdcan->Instance==FDCAN1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a31      	ldr	r2, [pc, #196]	@ (8001e80 <HAL_FDCAN_MspInit+0xf0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d15b      	bne.n	8001e78 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001dc0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001dc4:	f04f 0300 	mov.w	r3, #0
 8001dc8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001dcc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001dd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f003 f929 	bl	8005030 <HAL_RCCEx_PeriphCLKConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001de4:	f7ff ffa2 	bl	8001d2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001de8:	4b26      	ldr	r3, [pc, #152]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001dea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001dee:	4a25      	ldr	r2, [pc, #148]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001df8:	4b22      	ldr	r3, [pc, #136]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001dfa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e06:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001e0e:	f043 0308 	orr.w	r3, r3, #8
 8001e12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e16:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <HAL_FDCAN_MspInit+0xf4>)
 8001e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001e24:	2301      	movs	r3, #1
 8001e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001e3c:	2309      	movs	r3, #9
 8001e3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e46:	4619      	mov	r1, r3
 8001e48:	480f      	ldr	r0, [pc, #60]	@ (8001e88 <HAL_FDCAN_MspInit+0xf8>)
 8001e4a:	f001 fe9f 	bl	8003b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001e66:	2309      	movs	r3, #9
 8001e68:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001e6c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e70:	4619      	mov	r1, r3
 8001e72:	4805      	ldr	r0, [pc, #20]	@ (8001e88 <HAL_FDCAN_MspInit+0xf8>)
 8001e74:	f001 fe8a 	bl	8003b8c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001e78:	bf00      	nop
 8001e7a:	37e8      	adds	r7, #232	@ 0xe8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	4000a000 	.word	0x4000a000
 8001e84:	58024400 	.word	0x58024400
 8001e88:	58020c00 	.word	0x58020c00

08001e8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a16      	ldr	r2, [pc, #88]	@ (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d10f      	bne.n	8001ebe <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001e9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001ea0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ea4:	4a14      	ldr	r2, [pc, #80]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eaa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001eb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001ebc:	e013      	b.n	8001ee6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8001efc <HAL_TIM_Base_MspInit+0x70>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d10e      	bne.n	8001ee6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001eca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ece:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001eda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
}
 8001ee6:	bf00      	nop
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40001c00 	.word	0x40001c00
 8001ef8:	58024400 	.word	0x58024400
 8001efc:	40002000 	.word	0x40002000

08001f00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a26      	ldr	r2, [pc, #152]	@ (8001fb8 <HAL_TIM_MspPostInit+0xb8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d120      	bne.n	8001f64 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f22:	4b26      	ldr	r3, [pc, #152]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f28:	4a24      	ldr	r2, [pc, #144]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f2a:	f043 0320 	orr.w	r3, r3, #32
 8001f2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f32:	4b22      	ldr	r3, [pc, #136]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f38:	f003 0320 	and.w	r3, r3, #32
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001f52:	2309      	movs	r3, #9
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4818      	ldr	r0, [pc, #96]	@ (8001fc0 <HAL_TIM_MspPostInit+0xc0>)
 8001f5e:	f001 fe15 	bl	8003b8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001f62:	e024      	b.n	8001fae <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a16      	ldr	r2, [pc, #88]	@ (8001fc4 <HAL_TIM_MspPostInit+0xc4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d11f      	bne.n	8001fae <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f6e:	4b13      	ldr	r3, [pc, #76]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f74:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f76:	f043 0320 	orr.w	r3, r3, #32
 8001f7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_TIM_MspPostInit+0xbc>)
 8001f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f84:	f003 0320 	and.w	r3, r3, #32
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001f9e:	2309      	movs	r3, #9
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4805      	ldr	r0, [pc, #20]	@ (8001fc0 <HAL_TIM_MspPostInit+0xc0>)
 8001faa:	f001 fdef 	bl	8003b8c <HAL_GPIO_Init>
}
 8001fae:	bf00      	nop
 8001fb0:	3728      	adds	r7, #40	@ 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40001c00 	.word	0x40001c00
 8001fbc:	58024400 	.word	0x58024400
 8001fc0:	58021400 	.word	0x58021400
 8001fc4:	40002000 	.word	0x40002000

08001fc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b0bc      	sub	sp, #240	@ 0xf0
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe0:	f107 0318 	add.w	r3, r7, #24
 8001fe4:	22c0      	movs	r2, #192	@ 0xc0
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f009 f89e 	bl	800b12a <memset>
  if(huart->Instance==USART2)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a55      	ldr	r2, [pc, #340]	@ (8002148 <HAL_UART_MspInit+0x180>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d14e      	bne.n	8002096 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ff8:	f04f 0202 	mov.w	r2, #2
 8001ffc:	f04f 0300 	mov.w	r3, #0
 8002000:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002004:	2300      	movs	r3, #0
 8002006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	4618      	mov	r0, r3
 8002010:	f003 f80e 	bl	8005030 <HAL_RCCEx_PeriphCLKConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800201a:	f7ff fe87 	bl	8001d2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800201e:	4b4b      	ldr	r3, [pc, #300]	@ (800214c <HAL_UART_MspInit+0x184>)
 8002020:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002024:	4a49      	ldr	r2, [pc, #292]	@ (800214c <HAL_UART_MspInit+0x184>)
 8002026:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800202a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800202e:	4b47      	ldr	r3, [pc, #284]	@ (800214c <HAL_UART_MspInit+0x184>)
 8002030:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203c:	4b43      	ldr	r3, [pc, #268]	@ (800214c <HAL_UART_MspInit+0x184>)
 800203e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002042:	4a42      	ldr	r2, [pc, #264]	@ (800214c <HAL_UART_MspInit+0x184>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800204c:	4b3f      	ldr	r3, [pc, #252]	@ (800214c <HAL_UART_MspInit+0x184>)
 800204e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800205a:	230c      	movs	r3, #12
 800205c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002060:	2302      	movs	r3, #2
 8002062:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206c:	2300      	movs	r3, #0
 800206e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002072:	2307      	movs	r3, #7
 8002074:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002078:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800207c:	4619      	mov	r1, r3
 800207e:	4834      	ldr	r0, [pc, #208]	@ (8002150 <HAL_UART_MspInit+0x188>)
 8002080:	f001 fd84 	bl	8003b8c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002084:	2200      	movs	r2, #0
 8002086:	2100      	movs	r1, #0
 8002088:	2026      	movs	r0, #38	@ 0x26
 800208a:	f000 fb3a 	bl	8002702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800208e:	2026      	movs	r0, #38	@ 0x26
 8002090:	f000 fb51 	bl	8002736 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002094:	e053      	b.n	800213e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a2e      	ldr	r2, [pc, #184]	@ (8002154 <HAL_UART_MspInit+0x18c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d14e      	bne.n	800213e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80020a0:	f04f 0202 	mov.w	r2, #2
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020b2:	f107 0318 	add.w	r3, r7, #24
 80020b6:	4618      	mov	r0, r3
 80020b8:	f002 ffba 	bl	8005030 <HAL_RCCEx_PeriphCLKConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80020c2:	f7ff fe33 	bl	8001d2c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020c6:	4b21      	ldr	r3, [pc, #132]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020cc:	4a1f      	ldr	r2, [pc, #124]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020d6:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e4:	4b19      	ldr	r3, [pc, #100]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ea:	4a18      	ldr	r2, [pc, #96]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020ec:	f043 0308 	orr.w	r3, r3, #8
 80020f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f4:	4b15      	ldr	r3, [pc, #84]	@ (800214c <HAL_UART_MspInit+0x184>)
 80020f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002102:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210a:	2302      	movs	r3, #2
 800210c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002116:	2300      	movs	r3, #0
 8002118:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800211c:	2307      	movs	r3, #7
 800211e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002122:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002126:	4619      	mov	r1, r3
 8002128:	480b      	ldr	r0, [pc, #44]	@ (8002158 <HAL_UART_MspInit+0x190>)
 800212a:	f001 fd2f 	bl	8003b8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	2027      	movs	r0, #39	@ 0x27
 8002134:	f000 fae5 	bl	8002702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002138:	2027      	movs	r0, #39	@ 0x27
 800213a:	f000 fafc 	bl	8002736 <HAL_NVIC_EnableIRQ>
}
 800213e:	bf00      	nop
 8002140:	37f0      	adds	r7, #240	@ 0xf0
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40004400 	.word	0x40004400
 800214c:	58024400 	.word	0x58024400
 8002150:	58020000 	.word	0x58020000
 8002154:	40004800 	.word	0x40004800
 8002158:	58020c00 	.word	0x58020c00

0800215c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002160:	bf00      	nop
 8002162:	e7fd      	b.n	8002160 <NMI_Handler+0x4>

08002164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <HardFault_Handler+0x4>

0800216c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002170:	bf00      	nop
 8002172:	e7fd      	b.n	8002170 <MemManage_Handler+0x4>

08002174 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <BusFault_Handler+0x4>

0800217c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <UsageFault_Handler+0x4>

08002184 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b2:	f000 f97b 	bl	80024ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80021c0:	4802      	ldr	r0, [pc, #8]	@ (80021cc <USART2_IRQHandler+0x10>)
 80021c2:	f005 fcb5 	bl	8007b30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	24000c64 	.word	0x24000c64

080021d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80021d4:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <USART3_IRQHandler+0x10>)
 80021d6:	f005 fcab 	bl	8007b30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	24000cf8 	.word	0x24000cf8

080021e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return 1;
 80021e8:	2301      	movs	r3, #1
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <_kill>:

int _kill(int pid, int sig)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021fe:	f008 fff3 	bl	800b1e8 <__errno>
 8002202:	4603      	mov	r3, r0
 8002204:	2216      	movs	r2, #22
 8002206:	601a      	str	r2, [r3, #0]
  return -1;
 8002208:	f04f 33ff 	mov.w	r3, #4294967295
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <_exit>:

void _exit (int status)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800221c:	f04f 31ff 	mov.w	r1, #4294967295
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ffe7 	bl	80021f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002226:	bf00      	nop
 8002228:	e7fd      	b.n	8002226 <_exit+0x12>

0800222a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b086      	sub	sp, #24
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	e00a      	b.n	8002252 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800223c:	f3af 8000 	nop.w
 8002240:	4601      	mov	r1, r0
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	1c5a      	adds	r2, r3, #1
 8002246:	60ba      	str	r2, [r7, #8]
 8002248:	b2ca      	uxtb	r2, r1
 800224a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3301      	adds	r3, #1
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	dbf0      	blt.n	800223c <_read+0x12>
  }

  return len;
 800225a:	687b      	ldr	r3, [r7, #4]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	e009      	b.n	800228a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	1c5a      	adds	r2, r3, #1
 800227a:	60ba      	str	r2, [r7, #8]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fd5a 	bl	8001d38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	3301      	adds	r3, #1
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	429a      	cmp	r2, r3
 8002290:	dbf1      	blt.n	8002276 <_write+0x12>
  }
  return len;
 8002292:	687b      	ldr	r3, [r7, #4]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <_close>:

int _close(int file)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c4:	605a      	str	r2, [r3, #4]
  return 0;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <_isatty>:

int _isatty(int file)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022dc:	2301      	movs	r3, #1
}
 80022de:	4618      	mov	r0, r3
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b085      	sub	sp, #20
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800230c:	4a14      	ldr	r2, [pc, #80]	@ (8002360 <_sbrk+0x5c>)
 800230e:	4b15      	ldr	r3, [pc, #84]	@ (8002364 <_sbrk+0x60>)
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002318:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d102      	bne.n	8002326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002320:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <_sbrk+0x64>)
 8002322:	4a12      	ldr	r2, [pc, #72]	@ (800236c <_sbrk+0x68>)
 8002324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002326:	4b10      	ldr	r3, [pc, #64]	@ (8002368 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	429a      	cmp	r2, r3
 8002332:	d207      	bcs.n	8002344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002334:	f008 ff58 	bl	800b1e8 <__errno>
 8002338:	4603      	mov	r3, r0
 800233a:	220c      	movs	r2, #12
 800233c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295
 8002342:	e009      	b.n	8002358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002344:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800234a:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <_sbrk+0x64>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	4a05      	ldr	r2, [pc, #20]	@ (8002368 <_sbrk+0x64>)
 8002354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002356:	68fb      	ldr	r3, [r7, #12]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	24080000 	.word	0x24080000
 8002364:	00000400 	.word	0x00000400
 8002368:	24000e5c 	.word	0x24000e5c
 800236c:	24000fb0 	.word	0x24000fb0

08002370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002370:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80023ac <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002374:	f7fe fc54 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002378:	f7fe fba4 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800237c:	480c      	ldr	r0, [pc, #48]	@ (80023b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800237e:	490d      	ldr	r1, [pc, #52]	@ (80023b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002380:	4a0d      	ldr	r2, [pc, #52]	@ (80023b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002384:	e002      	b.n	800238c <LoopCopyDataInit>

08002386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800238a:	3304      	adds	r3, #4

0800238c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800238c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002390:	d3f9      	bcc.n	8002386 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002392:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002394:	4c0a      	ldr	r4, [pc, #40]	@ (80023c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002398:	e001      	b.n	800239e <LoopFillZerobss>

0800239a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800239a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800239c:	3204      	adds	r2, #4

0800239e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a0:	d3fb      	bcc.n	800239a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023a2:	f008 ff27 	bl	800b1f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023a6:	f7ff f95f 	bl	8001668 <main>
  bx  lr
 80023aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023ac:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80023b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80023b4:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80023b8:	0800f000 	.word	0x0800f000
  ldr r2, =_sbss
 80023bc:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 80023c0:	24000fb0 	.word	0x24000fb0

080023c4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023c4:	e7fe      	b.n	80023c4 <ADC3_IRQHandler>
	...

080023c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ce:	2003      	movs	r0, #3
 80023d0:	f000 f98c 	bl	80026ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023d4:	f002 fc56 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 80023d8:	4602      	mov	r2, r0
 80023da:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <HAL_Init+0x68>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	f003 030f 	and.w	r3, r3, #15
 80023e4:	4913      	ldr	r1, [pc, #76]	@ (8002434 <HAL_Init+0x6c>)
 80023e6:	5ccb      	ldrb	r3, [r1, r3]
 80023e8:	f003 031f 	and.w	r3, r3, #31
 80023ec:	fa22 f303 	lsr.w	r3, r2, r3
 80023f0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80023f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <HAL_Init+0x68>)
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f003 030f 	and.w	r3, r3, #15
 80023fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002434 <HAL_Init+0x6c>)
 80023fc:	5cd3      	ldrb	r3, [r2, r3]
 80023fe:	f003 031f 	and.w	r3, r3, #31
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	fa22 f303 	lsr.w	r3, r2, r3
 8002408:	4a0b      	ldr	r2, [pc, #44]	@ (8002438 <HAL_Init+0x70>)
 800240a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800240c:	4a0b      	ldr	r2, [pc, #44]	@ (800243c <HAL_Init+0x74>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002412:	200f      	movs	r0, #15
 8002414:	f000 f814 	bl	8002440 <HAL_InitTick>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e002      	b.n	8002428 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002422:	f7ff fc9b 	bl	8001d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	58024400 	.word	0x58024400
 8002434:	0800eb88 	.word	0x0800eb88
 8002438:	24000004 	.word	0x24000004
 800243c:	24000000 	.word	0x24000000

08002440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002448:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <HAL_InitTick+0x60>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e021      	b.n	8002498 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002454:	4b13      	ldr	r3, [pc, #76]	@ (80024a4 <HAL_InitTick+0x64>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <HAL_InitTick+0x60>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	4619      	mov	r1, r3
 800245e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002462:	fbb3 f3f1 	udiv	r3, r3, r1
 8002466:	fbb2 f3f3 	udiv	r3, r2, r3
 800246a:	4618      	mov	r0, r3
 800246c:	f000 f971 	bl	8002752 <HAL_SYSTICK_Config>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e00e      	b.n	8002498 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b0f      	cmp	r3, #15
 800247e:	d80a      	bhi.n	8002496 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002480:	2200      	movs	r2, #0
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f000 f93b 	bl	8002702 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800248c:	4a06      	ldr	r2, [pc, #24]	@ (80024a8 <HAL_InitTick+0x68>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	e000      	b.n	8002498 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	24000010 	.word	0x24000010
 80024a4:	24000000 	.word	0x24000000
 80024a8:	2400000c 	.word	0x2400000c

080024ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024b0:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <HAL_IncTick+0x20>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	461a      	mov	r2, r3
 80024b6:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <HAL_IncTick+0x24>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4413      	add	r3, r2
 80024bc:	4a04      	ldr	r2, [pc, #16]	@ (80024d0 <HAL_IncTick+0x24>)
 80024be:	6013      	str	r3, [r2, #0]
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	24000010 	.word	0x24000010
 80024d0:	24000e60 	.word	0x24000e60

080024d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return uwTick;
 80024d8:	4b03      	ldr	r3, [pc, #12]	@ (80024e8 <HAL_GetTick+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	24000e60 	.word	0x24000e60

080024ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f4:	f7ff ffee 	bl	80024d4 <HAL_GetTick>
 80024f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002504:	d005      	beq.n	8002512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002506:	4b0a      	ldr	r3, [pc, #40]	@ (8002530 <HAL_Delay+0x44>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	461a      	mov	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4413      	add	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002512:	bf00      	nop
 8002514:	f7ff ffde 	bl	80024d4 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	429a      	cmp	r2, r3
 8002522:	d8f7      	bhi.n	8002514 <HAL_Delay+0x28>
  {
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	24000010 	.word	0x24000010

08002534 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002538:	4b03      	ldr	r3, [pc, #12]	@ (8002548 <HAL_GetREVID+0x14>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	0c1b      	lsrs	r3, r3, #16
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	5c001000 	.word	0x5c001000

0800254c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <__NVIC_SetPriorityGrouping+0x40>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002568:	4013      	ands	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002574:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 8002576:	4313      	orrs	r3, r2
 8002578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257a:	4a04      	ldr	r2, [pc, #16]	@ (800258c <__NVIC_SetPriorityGrouping+0x40>)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	60d3      	str	r3, [r2, #12]
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00
 8002590:	05fa0000 	.word	0x05fa0000

08002594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <__NVIC_GetPriorityGrouping+0x18>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f003 0307 	and.w	r3, r3, #7
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db0b      	blt.n	80025da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	f003 021f 	and.w	r2, r3, #31
 80025c8:	4907      	ldr	r1, [pc, #28]	@ (80025e8 <__NVIC_EnableIRQ+0x38>)
 80025ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	2001      	movs	r0, #1
 80025d2:	fa00 f202 	lsl.w	r2, r0, r2
 80025d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000e100 	.word	0xe000e100

080025ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	db0a      	blt.n	8002616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	b2da      	uxtb	r2, r3
 8002604:	490c      	ldr	r1, [pc, #48]	@ (8002638 <__NVIC_SetPriority+0x4c>)
 8002606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800260a:	0112      	lsls	r2, r2, #4
 800260c:	b2d2      	uxtb	r2, r2
 800260e:	440b      	add	r3, r1
 8002610:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002614:	e00a      	b.n	800262c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	4908      	ldr	r1, [pc, #32]	@ (800263c <__NVIC_SetPriority+0x50>)
 800261c:	88fb      	ldrh	r3, [r7, #6]
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	3b04      	subs	r3, #4
 8002624:	0112      	lsls	r2, r2, #4
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	440b      	add	r3, r1
 800262a:	761a      	strb	r2, [r3, #24]
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000e100 	.word	0xe000e100
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002640:	b480      	push	{r7}
 8002642:	b089      	sub	sp, #36	@ 0x24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	f1c3 0307 	rsb	r3, r3, #7
 800265a:	2b04      	cmp	r3, #4
 800265c:	bf28      	it	cs
 800265e:	2304      	movcs	r3, #4
 8002660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3304      	adds	r3, #4
 8002666:	2b06      	cmp	r3, #6
 8002668:	d902      	bls.n	8002670 <NVIC_EncodePriority+0x30>
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3b03      	subs	r3, #3
 800266e:	e000      	b.n	8002672 <NVIC_EncodePriority+0x32>
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002674:	f04f 32ff 	mov.w	r2, #4294967295
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43da      	mvns	r2, r3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	401a      	ands	r2, r3
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002688:	f04f 31ff 	mov.w	r1, #4294967295
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	fa01 f303 	lsl.w	r3, r1, r3
 8002692:	43d9      	mvns	r1, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	4313      	orrs	r3, r2
         );
}
 800269a:	4618      	mov	r0, r3
 800269c:	3724      	adds	r7, #36	@ 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
	...

080026a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026b8:	d301      	bcc.n	80026be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ba:	2301      	movs	r3, #1
 80026bc:	e00f      	b.n	80026de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026be:	4a0a      	ldr	r2, [pc, #40]	@ (80026e8 <SysTick_Config+0x40>)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026c6:	210f      	movs	r1, #15
 80026c8:	f04f 30ff 	mov.w	r0, #4294967295
 80026cc:	f7ff ff8e 	bl	80025ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d0:	4b05      	ldr	r3, [pc, #20]	@ (80026e8 <SysTick_Config+0x40>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026d6:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <SysTick_Config+0x40>)
 80026d8:	2207      	movs	r2, #7
 80026da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	e000e010 	.word	0xe000e010

080026ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f7ff ff29 	bl	800254c <__NVIC_SetPriorityGrouping>
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b086      	sub	sp, #24
 8002706:	af00      	add	r7, sp, #0
 8002708:	4603      	mov	r3, r0
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
 800270e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002710:	f7ff ff40 	bl	8002594 <__NVIC_GetPriorityGrouping>
 8002714:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	68b9      	ldr	r1, [r7, #8]
 800271a:	6978      	ldr	r0, [r7, #20]
 800271c:	f7ff ff90 	bl	8002640 <NVIC_EncodePriority>
 8002720:	4602      	mov	r2, r0
 8002722:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002726:	4611      	mov	r1, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff5f 	bl	80025ec <__NVIC_SetPriority>
}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	4603      	mov	r3, r0
 800273e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002740:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff ff33 	bl	80025b0 <__NVIC_EnableIRQ>
}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff ffa4 	bl	80026a8 <SysTick_Config>
 8002760:	4603      	mov	r3, r0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002774:	f7ff feae 	bl	80024d4 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e2dc      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d008      	beq.n	80027a2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2280      	movs	r2, #128	@ 0x80
 8002794:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e2cd      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a76      	ldr	r2, [pc, #472]	@ (8002980 <HAL_DMA_Abort+0x214>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d04a      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a74      	ldr	r2, [pc, #464]	@ (8002984 <HAL_DMA_Abort+0x218>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d045      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a73      	ldr	r2, [pc, #460]	@ (8002988 <HAL_DMA_Abort+0x21c>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d040      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a71      	ldr	r2, [pc, #452]	@ (800298c <HAL_DMA_Abort+0x220>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d03b      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a70      	ldr	r2, [pc, #448]	@ (8002990 <HAL_DMA_Abort+0x224>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d036      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a6e      	ldr	r2, [pc, #440]	@ (8002994 <HAL_DMA_Abort+0x228>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d031      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a6d      	ldr	r2, [pc, #436]	@ (8002998 <HAL_DMA_Abort+0x22c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d02c      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6b      	ldr	r2, [pc, #428]	@ (800299c <HAL_DMA_Abort+0x230>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d027      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a6a      	ldr	r2, [pc, #424]	@ (80029a0 <HAL_DMA_Abort+0x234>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d022      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a68      	ldr	r2, [pc, #416]	@ (80029a4 <HAL_DMA_Abort+0x238>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d01d      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a67      	ldr	r2, [pc, #412]	@ (80029a8 <HAL_DMA_Abort+0x23c>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d018      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a65      	ldr	r2, [pc, #404]	@ (80029ac <HAL_DMA_Abort+0x240>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d013      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a64      	ldr	r2, [pc, #400]	@ (80029b0 <HAL_DMA_Abort+0x244>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00e      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a62      	ldr	r2, [pc, #392]	@ (80029b4 <HAL_DMA_Abort+0x248>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d009      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a61      	ldr	r2, [pc, #388]	@ (80029b8 <HAL_DMA_Abort+0x24c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d004      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a5f      	ldr	r2, [pc, #380]	@ (80029bc <HAL_DMA_Abort+0x250>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d101      	bne.n	8002846 <HAL_DMA_Abort+0xda>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_DMA_Abort+0xdc>
 8002846:	2300      	movs	r3, #0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d013      	beq.n	8002874 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 021e 	bic.w	r2, r2, #30
 800285a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800286a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e00a      	b.n	800288a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 020e 	bic.w	r2, r2, #14
 8002882:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a3c      	ldr	r2, [pc, #240]	@ (8002980 <HAL_DMA_Abort+0x214>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d072      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a3a      	ldr	r2, [pc, #232]	@ (8002984 <HAL_DMA_Abort+0x218>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d06d      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a39      	ldr	r2, [pc, #228]	@ (8002988 <HAL_DMA_Abort+0x21c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d068      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a37      	ldr	r2, [pc, #220]	@ (800298c <HAL_DMA_Abort+0x220>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d063      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a36      	ldr	r2, [pc, #216]	@ (8002990 <HAL_DMA_Abort+0x224>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d05e      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a34      	ldr	r2, [pc, #208]	@ (8002994 <HAL_DMA_Abort+0x228>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d059      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a33      	ldr	r2, [pc, #204]	@ (8002998 <HAL_DMA_Abort+0x22c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d054      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a31      	ldr	r2, [pc, #196]	@ (800299c <HAL_DMA_Abort+0x230>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d04f      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a30      	ldr	r2, [pc, #192]	@ (80029a0 <HAL_DMA_Abort+0x234>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d04a      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a2e      	ldr	r2, [pc, #184]	@ (80029a4 <HAL_DMA_Abort+0x238>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d045      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a2d      	ldr	r2, [pc, #180]	@ (80029a8 <HAL_DMA_Abort+0x23c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d040      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a2b      	ldr	r2, [pc, #172]	@ (80029ac <HAL_DMA_Abort+0x240>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d03b      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2a      	ldr	r2, [pc, #168]	@ (80029b0 <HAL_DMA_Abort+0x244>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d036      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a28      	ldr	r2, [pc, #160]	@ (80029b4 <HAL_DMA_Abort+0x248>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d031      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a27      	ldr	r2, [pc, #156]	@ (80029b8 <HAL_DMA_Abort+0x24c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d02c      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a25      	ldr	r2, [pc, #148]	@ (80029bc <HAL_DMA_Abort+0x250>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d027      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a24      	ldr	r2, [pc, #144]	@ (80029c0 <HAL_DMA_Abort+0x254>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d022      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <HAL_DMA_Abort+0x258>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01d      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a21      	ldr	r2, [pc, #132]	@ (80029c8 <HAL_DMA_Abort+0x25c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d018      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a1f      	ldr	r2, [pc, #124]	@ (80029cc <HAL_DMA_Abort+0x260>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d013      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a1e      	ldr	r2, [pc, #120]	@ (80029d0 <HAL_DMA_Abort+0x264>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d00e      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <HAL_DMA_Abort+0x268>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d009      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a1b      	ldr	r2, [pc, #108]	@ (80029d8 <HAL_DMA_Abort+0x26c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d004      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_DMA_Abort+0x270>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d132      	bne.n	80029e0 <HAL_DMA_Abort+0x274>
 800297a:	2301      	movs	r3, #1
 800297c:	e031      	b.n	80029e2 <HAL_DMA_Abort+0x276>
 800297e:	bf00      	nop
 8002980:	40020010 	.word	0x40020010
 8002984:	40020028 	.word	0x40020028
 8002988:	40020040 	.word	0x40020040
 800298c:	40020058 	.word	0x40020058
 8002990:	40020070 	.word	0x40020070
 8002994:	40020088 	.word	0x40020088
 8002998:	400200a0 	.word	0x400200a0
 800299c:	400200b8 	.word	0x400200b8
 80029a0:	40020410 	.word	0x40020410
 80029a4:	40020428 	.word	0x40020428
 80029a8:	40020440 	.word	0x40020440
 80029ac:	40020458 	.word	0x40020458
 80029b0:	40020470 	.word	0x40020470
 80029b4:	40020488 	.word	0x40020488
 80029b8:	400204a0 	.word	0x400204a0
 80029bc:	400204b8 	.word	0x400204b8
 80029c0:	58025408 	.word	0x58025408
 80029c4:	5802541c 	.word	0x5802541c
 80029c8:	58025430 	.word	0x58025430
 80029cc:	58025444 	.word	0x58025444
 80029d0:	58025458 	.word	0x58025458
 80029d4:	5802546c 	.word	0x5802546c
 80029d8:	58025480 	.word	0x58025480
 80029dc:	58025494 	.word	0x58025494
 80029e0:	2300      	movs	r3, #0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a6d      	ldr	r2, [pc, #436]	@ (8002bb0 <HAL_DMA_Abort+0x444>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d04a      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a6b      	ldr	r2, [pc, #428]	@ (8002bb4 <HAL_DMA_Abort+0x448>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d045      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bb8 <HAL_DMA_Abort+0x44c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d040      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a68      	ldr	r2, [pc, #416]	@ (8002bbc <HAL_DMA_Abort+0x450>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d03b      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a67      	ldr	r2, [pc, #412]	@ (8002bc0 <HAL_DMA_Abort+0x454>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d036      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a65      	ldr	r2, [pc, #404]	@ (8002bc4 <HAL_DMA_Abort+0x458>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d031      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a64      	ldr	r2, [pc, #400]	@ (8002bc8 <HAL_DMA_Abort+0x45c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d02c      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a62      	ldr	r2, [pc, #392]	@ (8002bcc <HAL_DMA_Abort+0x460>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d027      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a61      	ldr	r2, [pc, #388]	@ (8002bd0 <HAL_DMA_Abort+0x464>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d022      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a5f      	ldr	r2, [pc, #380]	@ (8002bd4 <HAL_DMA_Abort+0x468>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01d      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a5e      	ldr	r2, [pc, #376]	@ (8002bd8 <HAL_DMA_Abort+0x46c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d018      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a5c      	ldr	r2, [pc, #368]	@ (8002bdc <HAL_DMA_Abort+0x470>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a5b      	ldr	r2, [pc, #364]	@ (8002be0 <HAL_DMA_Abort+0x474>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00e      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a59      	ldr	r2, [pc, #356]	@ (8002be4 <HAL_DMA_Abort+0x478>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a58      	ldr	r2, [pc, #352]	@ (8002be8 <HAL_DMA_Abort+0x47c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a56      	ldr	r2, [pc, #344]	@ (8002bec <HAL_DMA_Abort+0x480>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d108      	bne.n	8002aa8 <HAL_DMA_Abort+0x33c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0201 	bic.w	r2, r2, #1
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	e007      	b.n	8002ab8 <HAL_DMA_Abort+0x34c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ab8:	e013      	b.n	8002ae2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aba:	f7ff fd0b 	bl	80024d4 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b05      	cmp	r3, #5
 8002ac6:	d90c      	bls.n	8002ae2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e12d      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1e5      	bne.n	8002aba <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb0 <HAL_DMA_Abort+0x444>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d04a      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb4 <HAL_DMA_Abort+0x448>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d045      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb8 <HAL_DMA_Abort+0x44c>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d040      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a2a      	ldr	r2, [pc, #168]	@ (8002bbc <HAL_DMA_Abort+0x450>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d03b      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a29      	ldr	r2, [pc, #164]	@ (8002bc0 <HAL_DMA_Abort+0x454>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d036      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a27      	ldr	r2, [pc, #156]	@ (8002bc4 <HAL_DMA_Abort+0x458>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d031      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a26      	ldr	r2, [pc, #152]	@ (8002bc8 <HAL_DMA_Abort+0x45c>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d02c      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a24      	ldr	r2, [pc, #144]	@ (8002bcc <HAL_DMA_Abort+0x460>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d027      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a23      	ldr	r2, [pc, #140]	@ (8002bd0 <HAL_DMA_Abort+0x464>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d022      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a21      	ldr	r2, [pc, #132]	@ (8002bd4 <HAL_DMA_Abort+0x468>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d01d      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a20      	ldr	r2, [pc, #128]	@ (8002bd8 <HAL_DMA_Abort+0x46c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d018      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1e      	ldr	r2, [pc, #120]	@ (8002bdc <HAL_DMA_Abort+0x470>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d013      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <HAL_DMA_Abort+0x474>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d00e      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1b      	ldr	r2, [pc, #108]	@ (8002be4 <HAL_DMA_Abort+0x478>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d009      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8002be8 <HAL_DMA_Abort+0x47c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d004      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a18      	ldr	r2, [pc, #96]	@ (8002bec <HAL_DMA_Abort+0x480>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d101      	bne.n	8002b92 <HAL_DMA_Abort+0x426>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_DMA_Abort+0x428>
 8002b92:	2300      	movs	r3, #0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d02b      	beq.n	8002bf0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	223f      	movs	r2, #63	@ 0x3f
 8002ba8:	409a      	lsls	r2, r3
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	e02a      	b.n	8002c06 <HAL_DMA_Abort+0x49a>
 8002bb0:	40020010 	.word	0x40020010
 8002bb4:	40020028 	.word	0x40020028
 8002bb8:	40020040 	.word	0x40020040
 8002bbc:	40020058 	.word	0x40020058
 8002bc0:	40020070 	.word	0x40020070
 8002bc4:	40020088 	.word	0x40020088
 8002bc8:	400200a0 	.word	0x400200a0
 8002bcc:	400200b8 	.word	0x400200b8
 8002bd0:	40020410 	.word	0x40020410
 8002bd4:	40020428 	.word	0x40020428
 8002bd8:	40020440 	.word	0x40020440
 8002bdc:	40020458 	.word	0x40020458
 8002be0:	40020470 	.word	0x40020470
 8002be4:	40020488 	.word	0x40020488
 8002be8:	400204a0 	.word	0x400204a0
 8002bec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	f003 031f 	and.w	r3, r3, #31
 8002bfe:	2201      	movs	r2, #1
 8002c00:	409a      	lsls	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a4f      	ldr	r2, [pc, #316]	@ (8002d48 <HAL_DMA_Abort+0x5dc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d072      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a4d      	ldr	r2, [pc, #308]	@ (8002d4c <HAL_DMA_Abort+0x5e0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d06d      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a4c      	ldr	r2, [pc, #304]	@ (8002d50 <HAL_DMA_Abort+0x5e4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d068      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a4a      	ldr	r2, [pc, #296]	@ (8002d54 <HAL_DMA_Abort+0x5e8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d063      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a49      	ldr	r2, [pc, #292]	@ (8002d58 <HAL_DMA_Abort+0x5ec>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d05e      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a47      	ldr	r2, [pc, #284]	@ (8002d5c <HAL_DMA_Abort+0x5f0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d059      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a46      	ldr	r2, [pc, #280]	@ (8002d60 <HAL_DMA_Abort+0x5f4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d054      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a44      	ldr	r2, [pc, #272]	@ (8002d64 <HAL_DMA_Abort+0x5f8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d04f      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a43      	ldr	r2, [pc, #268]	@ (8002d68 <HAL_DMA_Abort+0x5fc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d04a      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a41      	ldr	r2, [pc, #260]	@ (8002d6c <HAL_DMA_Abort+0x600>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d045      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a40      	ldr	r2, [pc, #256]	@ (8002d70 <HAL_DMA_Abort+0x604>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d040      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a3e      	ldr	r2, [pc, #248]	@ (8002d74 <HAL_DMA_Abort+0x608>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d03b      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a3d      	ldr	r2, [pc, #244]	@ (8002d78 <HAL_DMA_Abort+0x60c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d036      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d7c <HAL_DMA_Abort+0x610>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d031      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a3a      	ldr	r2, [pc, #232]	@ (8002d80 <HAL_DMA_Abort+0x614>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d02c      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a38      	ldr	r2, [pc, #224]	@ (8002d84 <HAL_DMA_Abort+0x618>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d027      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a37      	ldr	r2, [pc, #220]	@ (8002d88 <HAL_DMA_Abort+0x61c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d022      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a35      	ldr	r2, [pc, #212]	@ (8002d8c <HAL_DMA_Abort+0x620>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d01d      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a34      	ldr	r2, [pc, #208]	@ (8002d90 <HAL_DMA_Abort+0x624>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d018      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a32      	ldr	r2, [pc, #200]	@ (8002d94 <HAL_DMA_Abort+0x628>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a31      	ldr	r2, [pc, #196]	@ (8002d98 <HAL_DMA_Abort+0x62c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d00e      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8002d9c <HAL_DMA_Abort+0x630>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d009      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a2e      	ldr	r2, [pc, #184]	@ (8002da0 <HAL_DMA_Abort+0x634>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d004      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a2c      	ldr	r2, [pc, #176]	@ (8002da4 <HAL_DMA_Abort+0x638>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d101      	bne.n	8002cfa <HAL_DMA_Abort+0x58e>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_DMA_Abort+0x590>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d015      	beq.n	8002d2c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002d08:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00c      	beq.n	8002d2c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d20:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d2a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40020010 	.word	0x40020010
 8002d4c:	40020028 	.word	0x40020028
 8002d50:	40020040 	.word	0x40020040
 8002d54:	40020058 	.word	0x40020058
 8002d58:	40020070 	.word	0x40020070
 8002d5c:	40020088 	.word	0x40020088
 8002d60:	400200a0 	.word	0x400200a0
 8002d64:	400200b8 	.word	0x400200b8
 8002d68:	40020410 	.word	0x40020410
 8002d6c:	40020428 	.word	0x40020428
 8002d70:	40020440 	.word	0x40020440
 8002d74:	40020458 	.word	0x40020458
 8002d78:	40020470 	.word	0x40020470
 8002d7c:	40020488 	.word	0x40020488
 8002d80:	400204a0 	.word	0x400204a0
 8002d84:	400204b8 	.word	0x400204b8
 8002d88:	58025408 	.word	0x58025408
 8002d8c:	5802541c 	.word	0x5802541c
 8002d90:	58025430 	.word	0x58025430
 8002d94:	58025444 	.word	0x58025444
 8002d98:	58025458 	.word	0x58025458
 8002d9c:	5802546c 	.word	0x5802546c
 8002da0:	58025480 	.word	0x58025480
 8002da4:	58025494 	.word	0x58025494

08002da8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e237      	b.n	800322a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2280      	movs	r2, #128	@ 0x80
 8002dca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e22c      	b.n	800322a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a5c      	ldr	r2, [pc, #368]	@ (8002f48 <HAL_DMA_Abort_IT+0x1a0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d04a      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a5b      	ldr	r2, [pc, #364]	@ (8002f4c <HAL_DMA_Abort_IT+0x1a4>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d045      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a59      	ldr	r2, [pc, #356]	@ (8002f50 <HAL_DMA_Abort_IT+0x1a8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d040      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a58      	ldr	r2, [pc, #352]	@ (8002f54 <HAL_DMA_Abort_IT+0x1ac>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d03b      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a56      	ldr	r2, [pc, #344]	@ (8002f58 <HAL_DMA_Abort_IT+0x1b0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d036      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a55      	ldr	r2, [pc, #340]	@ (8002f5c <HAL_DMA_Abort_IT+0x1b4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d031      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a53      	ldr	r2, [pc, #332]	@ (8002f60 <HAL_DMA_Abort_IT+0x1b8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d02c      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a52      	ldr	r2, [pc, #328]	@ (8002f64 <HAL_DMA_Abort_IT+0x1bc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d027      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a50      	ldr	r2, [pc, #320]	@ (8002f68 <HAL_DMA_Abort_IT+0x1c0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d022      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8002f6c <HAL_DMA_Abort_IT+0x1c4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d01d      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a4d      	ldr	r2, [pc, #308]	@ (8002f70 <HAL_DMA_Abort_IT+0x1c8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d018      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a4c      	ldr	r2, [pc, #304]	@ (8002f74 <HAL_DMA_Abort_IT+0x1cc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d013      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f78 <HAL_DMA_Abort_IT+0x1d0>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d00e      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a49      	ldr	r2, [pc, #292]	@ (8002f7c <HAL_DMA_Abort_IT+0x1d4>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d009      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a47      	ldr	r2, [pc, #284]	@ (8002f80 <HAL_DMA_Abort_IT+0x1d8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d004      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_DMA_Abort_IT+0x1dc>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d101      	bne.n	8002e74 <HAL_DMA_Abort_IT+0xcc>
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_DMA_Abort_IT+0xce>
 8002e74:	2300      	movs	r3, #0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 8086 	beq.w	8002f88 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2204      	movs	r2, #4
 8002e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a2f      	ldr	r2, [pc, #188]	@ (8002f48 <HAL_DMA_Abort_IT+0x1a0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d04a      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a2e      	ldr	r2, [pc, #184]	@ (8002f4c <HAL_DMA_Abort_IT+0x1a4>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d045      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a2c      	ldr	r2, [pc, #176]	@ (8002f50 <HAL_DMA_Abort_IT+0x1a8>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d040      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2b      	ldr	r2, [pc, #172]	@ (8002f54 <HAL_DMA_Abort_IT+0x1ac>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d03b      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a29      	ldr	r2, [pc, #164]	@ (8002f58 <HAL_DMA_Abort_IT+0x1b0>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d036      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a28      	ldr	r2, [pc, #160]	@ (8002f5c <HAL_DMA_Abort_IT+0x1b4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d031      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a26      	ldr	r2, [pc, #152]	@ (8002f60 <HAL_DMA_Abort_IT+0x1b8>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d02c      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a25      	ldr	r2, [pc, #148]	@ (8002f64 <HAL_DMA_Abort_IT+0x1bc>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d027      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a23      	ldr	r2, [pc, #140]	@ (8002f68 <HAL_DMA_Abort_IT+0x1c0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d022      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a22      	ldr	r2, [pc, #136]	@ (8002f6c <HAL_DMA_Abort_IT+0x1c4>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d01d      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a20      	ldr	r2, [pc, #128]	@ (8002f70 <HAL_DMA_Abort_IT+0x1c8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d018      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f74 <HAL_DMA_Abort_IT+0x1cc>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d013      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1d      	ldr	r2, [pc, #116]	@ (8002f78 <HAL_DMA_Abort_IT+0x1d0>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00e      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f7c <HAL_DMA_Abort_IT+0x1d4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1a      	ldr	r2, [pc, #104]	@ (8002f80 <HAL_DMA_Abort_IT+0x1d8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a19      	ldr	r2, [pc, #100]	@ (8002f84 <HAL_DMA_Abort_IT+0x1dc>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d108      	bne.n	8002f36 <HAL_DMA_Abort_IT+0x18e>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	e178      	b.n	8003228 <HAL_DMA_Abort_IT+0x480>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0201 	bic.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	e16f      	b.n	8003228 <HAL_DMA_Abort_IT+0x480>
 8002f48:	40020010 	.word	0x40020010
 8002f4c:	40020028 	.word	0x40020028
 8002f50:	40020040 	.word	0x40020040
 8002f54:	40020058 	.word	0x40020058
 8002f58:	40020070 	.word	0x40020070
 8002f5c:	40020088 	.word	0x40020088
 8002f60:	400200a0 	.word	0x400200a0
 8002f64:	400200b8 	.word	0x400200b8
 8002f68:	40020410 	.word	0x40020410
 8002f6c:	40020428 	.word	0x40020428
 8002f70:	40020440 	.word	0x40020440
 8002f74:	40020458 	.word	0x40020458
 8002f78:	40020470 	.word	0x40020470
 8002f7c:	40020488 	.word	0x40020488
 8002f80:	400204a0 	.word	0x400204a0
 8002f84:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 020e 	bic.w	r2, r2, #14
 8002f96:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a6c      	ldr	r2, [pc, #432]	@ (8003150 <HAL_DMA_Abort_IT+0x3a8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d04a      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_DMA_Abort_IT+0x3ac>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d045      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a69      	ldr	r2, [pc, #420]	@ (8003158 <HAL_DMA_Abort_IT+0x3b0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d040      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a68      	ldr	r2, [pc, #416]	@ (800315c <HAL_DMA_Abort_IT+0x3b4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d03b      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a66      	ldr	r2, [pc, #408]	@ (8003160 <HAL_DMA_Abort_IT+0x3b8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d036      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a65      	ldr	r2, [pc, #404]	@ (8003164 <HAL_DMA_Abort_IT+0x3bc>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d031      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a63      	ldr	r2, [pc, #396]	@ (8003168 <HAL_DMA_Abort_IT+0x3c0>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d02c      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a62      	ldr	r2, [pc, #392]	@ (800316c <HAL_DMA_Abort_IT+0x3c4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d027      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a60      	ldr	r2, [pc, #384]	@ (8003170 <HAL_DMA_Abort_IT+0x3c8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d022      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a5f      	ldr	r2, [pc, #380]	@ (8003174 <HAL_DMA_Abort_IT+0x3cc>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d01d      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a5d      	ldr	r2, [pc, #372]	@ (8003178 <HAL_DMA_Abort_IT+0x3d0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d018      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a5c      	ldr	r2, [pc, #368]	@ (800317c <HAL_DMA_Abort_IT+0x3d4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d013      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a5a      	ldr	r2, [pc, #360]	@ (8003180 <HAL_DMA_Abort_IT+0x3d8>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d00e      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a59      	ldr	r2, [pc, #356]	@ (8003184 <HAL_DMA_Abort_IT+0x3dc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d009      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a57      	ldr	r2, [pc, #348]	@ (8003188 <HAL_DMA_Abort_IT+0x3e0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d004      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a56      	ldr	r2, [pc, #344]	@ (800318c <HAL_DMA_Abort_IT+0x3e4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d108      	bne.n	800304a <HAL_DMA_Abort_IT+0x2a2>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	e007      	b.n	800305a <HAL_DMA_Abort_IT+0x2b2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0201 	bic.w	r2, r2, #1
 8003058:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a3c      	ldr	r2, [pc, #240]	@ (8003150 <HAL_DMA_Abort_IT+0x3a8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d072      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a3a      	ldr	r2, [pc, #232]	@ (8003154 <HAL_DMA_Abort_IT+0x3ac>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d06d      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a39      	ldr	r2, [pc, #228]	@ (8003158 <HAL_DMA_Abort_IT+0x3b0>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d068      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a37      	ldr	r2, [pc, #220]	@ (800315c <HAL_DMA_Abort_IT+0x3b4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d063      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a36      	ldr	r2, [pc, #216]	@ (8003160 <HAL_DMA_Abort_IT+0x3b8>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d05e      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_DMA_Abort_IT+0x3bc>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d059      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a33      	ldr	r2, [pc, #204]	@ (8003168 <HAL_DMA_Abort_IT+0x3c0>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d054      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a31      	ldr	r2, [pc, #196]	@ (800316c <HAL_DMA_Abort_IT+0x3c4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d04f      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a30      	ldr	r2, [pc, #192]	@ (8003170 <HAL_DMA_Abort_IT+0x3c8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d04a      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003174 <HAL_DMA_Abort_IT+0x3cc>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d045      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003178 <HAL_DMA_Abort_IT+0x3d0>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d040      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a2b      	ldr	r2, [pc, #172]	@ (800317c <HAL_DMA_Abort_IT+0x3d4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d03b      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003180 <HAL_DMA_Abort_IT+0x3d8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d036      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a28      	ldr	r2, [pc, #160]	@ (8003184 <HAL_DMA_Abort_IT+0x3dc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d031      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a27      	ldr	r2, [pc, #156]	@ (8003188 <HAL_DMA_Abort_IT+0x3e0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d02c      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a25      	ldr	r2, [pc, #148]	@ (800318c <HAL_DMA_Abort_IT+0x3e4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d027      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a24      	ldr	r2, [pc, #144]	@ (8003190 <HAL_DMA_Abort_IT+0x3e8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d022      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a22      	ldr	r2, [pc, #136]	@ (8003194 <HAL_DMA_Abort_IT+0x3ec>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d01d      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a21      	ldr	r2, [pc, #132]	@ (8003198 <HAL_DMA_Abort_IT+0x3f0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d018      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a1f      	ldr	r2, [pc, #124]	@ (800319c <HAL_DMA_Abort_IT+0x3f4>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a1e      	ldr	r2, [pc, #120]	@ (80031a0 <HAL_DMA_Abort_IT+0x3f8>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d00e      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a1c      	ldr	r2, [pc, #112]	@ (80031a4 <HAL_DMA_Abort_IT+0x3fc>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a1b      	ldr	r2, [pc, #108]	@ (80031a8 <HAL_DMA_Abort_IT+0x400>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d004      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a19      	ldr	r2, [pc, #100]	@ (80031ac <HAL_DMA_Abort_IT+0x404>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d132      	bne.n	80031b0 <HAL_DMA_Abort_IT+0x408>
 800314a:	2301      	movs	r3, #1
 800314c:	e031      	b.n	80031b2 <HAL_DMA_Abort_IT+0x40a>
 800314e:	bf00      	nop
 8003150:	40020010 	.word	0x40020010
 8003154:	40020028 	.word	0x40020028
 8003158:	40020040 	.word	0x40020040
 800315c:	40020058 	.word	0x40020058
 8003160:	40020070 	.word	0x40020070
 8003164:	40020088 	.word	0x40020088
 8003168:	400200a0 	.word	0x400200a0
 800316c:	400200b8 	.word	0x400200b8
 8003170:	40020410 	.word	0x40020410
 8003174:	40020428 	.word	0x40020428
 8003178:	40020440 	.word	0x40020440
 800317c:	40020458 	.word	0x40020458
 8003180:	40020470 	.word	0x40020470
 8003184:	40020488 	.word	0x40020488
 8003188:	400204a0 	.word	0x400204a0
 800318c:	400204b8 	.word	0x400204b8
 8003190:	58025408 	.word	0x58025408
 8003194:	5802541c 	.word	0x5802541c
 8003198:	58025430 	.word	0x58025430
 800319c:	58025444 	.word	0x58025444
 80031a0:	58025458 	.word	0x58025458
 80031a4:	5802546c 	.word	0x5802546c
 80031a8:	58025480 	.word	0x58025480
 80031ac:	58025494 	.word	0x58025494
 80031b0:	2300      	movs	r3, #0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d028      	beq.n	8003208 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031c4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	2201      	movs	r2, #1
 80031d6:	409a      	lsls	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80031e4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00c      	beq.n	8003208 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031fc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003206:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop

08003234 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b098      	sub	sp, #96	@ 0x60
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800323c:	4a84      	ldr	r2, [pc, #528]	@ (8003450 <HAL_FDCAN_Init+0x21c>)
 800323e:	f107 030c 	add.w	r3, r7, #12
 8003242:	4611      	mov	r1, r2
 8003244:	224c      	movs	r2, #76	@ 0x4c
 8003246:	4618      	mov	r0, r3
 8003248:	f007 fffb 	bl	800b242 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e1c6      	b.n	80035e4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a7e      	ldr	r2, [pc, #504]	@ (8003454 <HAL_FDCAN_Init+0x220>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d106      	bne.n	800326e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003268:	461a      	mov	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d106      	bne.n	8003288 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fe fd84 	bl	8001d90 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	699a      	ldr	r2, [r3, #24]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0210 	bic.w	r2, r2, #16
 8003296:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003298:	f7ff f91c 	bl	80024d4 <HAL_GetTick>
 800329c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800329e:	e014      	b.n	80032ca <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80032a0:	f7ff f918 	bl	80024d4 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b0a      	cmp	r3, #10
 80032ac:	d90d      	bls.n	80032ca <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032b4:	f043 0201 	orr.w	r2, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2203      	movs	r2, #3
 80032c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e18c      	b.n	80035e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f003 0308 	and.w	r3, r3, #8
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d0e3      	beq.n	80032a0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	699a      	ldr	r2, [r3, #24]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0201 	orr.w	r2, r2, #1
 80032e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032e8:	f7ff f8f4 	bl	80024d4 <HAL_GetTick>
 80032ec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80032ee:	e014      	b.n	800331a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80032f0:	f7ff f8f0 	bl	80024d4 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b0a      	cmp	r3, #10
 80032fc:	d90d      	bls.n	800331a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003304:	f043 0201 	orr.w	r2, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2203      	movs	r2, #3
 8003312:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e164      	b.n	80035e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0e3      	beq.n	80032f0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699a      	ldr	r2, [r3, #24]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0202 	orr.w	r2, r2, #2
 8003336:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	7c1b      	ldrb	r3, [r3, #16]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d108      	bne.n	8003352 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699a      	ldr	r2, [r3, #24]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800334e:	619a      	str	r2, [r3, #24]
 8003350:	e007      	b.n	8003362 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699a      	ldr	r2, [r3, #24]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003360:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	7c5b      	ldrb	r3, [r3, #17]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d108      	bne.n	800337c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699a      	ldr	r2, [r3, #24]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003378:	619a      	str	r2, [r3, #24]
 800337a:	e007      	b.n	800338c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699a      	ldr	r2, [r3, #24]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800338a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	7c9b      	ldrb	r3, [r3, #18]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d108      	bne.n	80033a6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699a      	ldr	r2, [r3, #24]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033a2:	619a      	str	r2, [r3, #24]
 80033a4:	e007      	b.n	80033b6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	699a      	ldr	r2, [r3, #24]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80033b4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	699a      	ldr	r2, [r3, #24]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80033da:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0210 	bic.w	r2, r2, #16
 80033ea:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d108      	bne.n	8003406 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699a      	ldr	r2, [r3, #24]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0204 	orr.w	r2, r2, #4
 8003402:	619a      	str	r2, [r3, #24]
 8003404:	e030      	b.n	8003468 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d02c      	beq.n	8003468 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d020      	beq.n	8003458 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699a      	ldr	r2, [r3, #24]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003424:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691a      	ldr	r2, [r3, #16]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 0210 	orr.w	r2, r2, #16
 8003434:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	2b03      	cmp	r3, #3
 800343c:	d114      	bne.n	8003468 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699a      	ldr	r2, [r3, #24]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f042 0220 	orr.w	r2, r2, #32
 800344c:	619a      	str	r2, [r3, #24]
 800344e:	e00b      	b.n	8003468 <HAL_FDCAN_Init+0x234>
 8003450:	0800eb3c 	.word	0x0800eb3c
 8003454:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699a      	ldr	r2, [r3, #24]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0220 	orr.w	r2, r2, #32
 8003466:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	3b01      	subs	r3, #1
 800346e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	3b01      	subs	r3, #1
 8003476:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003478:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003480:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	3b01      	subs	r3, #1
 800348a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003490:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003492:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800349c:	d115      	bne.n	80034ca <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	3b01      	subs	r3, #1
 80034aa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80034ac:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	3b01      	subs	r3, #1
 80034b4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80034b6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	3b01      	subs	r3, #1
 80034c0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80034c6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80034c8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f0:	4413      	add	r3, r2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d011      	beq.n	800351a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80034fe:	f023 0107 	bic.w	r1, r3, #7
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	3360      	adds	r3, #96	@ 0x60
 800350a:	443b      	add	r3, r7
 800350c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d011      	beq.n	8003546 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800352a:	f023 0107 	bic.w	r1, r3, #7
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	3360      	adds	r3, #96	@ 0x60
 8003536:	443b      	add	r3, r7
 8003538:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800354a:	2b00      	cmp	r3, #0
 800354c:	d012      	beq.n	8003574 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003556:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	3360      	adds	r3, #96	@ 0x60
 8003562:	443b      	add	r3, r7
 8003564:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003568:	011a      	lsls	r2, r3, #4
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003578:	2b00      	cmp	r3, #0
 800357a:	d012      	beq.n	80035a2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003584:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	3360      	adds	r3, #96	@ 0x60
 8003590:	443b      	add	r3, r7
 8003592:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003596:	021a      	lsls	r2, r3, #8
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a11      	ldr	r2, [pc, #68]	@ (80035ec <HAL_FDCAN_Init+0x3b8>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d107      	bne.n	80035bc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f022 0203 	bic.w	r2, r2, #3
 80035ba:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f953 	bl	8003880 <FDCAN_CalcultateRamBlockAddresses>
 80035da:	4603      	mov	r3, r0
 80035dc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80035e0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3760      	adds	r7, #96	@ 0x60
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	4000a000 	.word	0x4000a000

080035f0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003600:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003602:	7bfb      	ldrb	r3, [r7, #15]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d002      	beq.n	800360e <HAL_FDCAN_ConfigFilter+0x1e>
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b02      	cmp	r3, #2
 800360c:	d157      	bne.n	80036be <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d12b      	bne.n	800366e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b07      	cmp	r3, #7
 800361c:	d10d      	bne.n	800363a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800362a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003630:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8003632:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e00e      	b.n	8003658 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003646:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800364e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	e025      	b.n	80036ba <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	075a      	lsls	r2, r3, #29
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	4313      	orrs	r3, r2
 800367a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b07      	cmp	r3, #7
 8003682:	d103      	bne.n	800368c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	e006      	b.n	800369a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	079a      	lsls	r2, r3, #30
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	4413      	add	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	3304      	adds	r3, #4
 80036b2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	e008      	b.n	80036d0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036c4:	f043 0202 	orr.w	r2, r3, #2
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
  }
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	371c      	adds	r7, #28
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
 80036e8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d110      	bne.n	8003718 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80036fe:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003704:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003710:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	e008      	b.n	800372a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800371e:	f043 0204 	orr.w	r2, r3, #4
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
  }
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b01      	cmp	r3, #1
 8003748:	d111      	bne.n	800376e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2202      	movs	r2, #2
 800374e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699a      	ldr	r2, [r3, #24]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0201 	bic.w	r2, r2, #1
 8003760:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	e008      	b.n	8003780 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003774:	f043 0204 	orr.w	r2, r3, #4
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
  }
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800379e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80037a0:	7dfb      	ldrb	r3, [r7, #23]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d002      	beq.n	80037ac <HAL_FDCAN_ActivateNotification+0x20>
 80037a6:	7dfb      	ldrb	r3, [r7, #23]
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d155      	bne.n	8003858 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d108      	bne.n	80037cc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f042 0201 	orr.w	r2, r2, #1
 80037c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037ca:	e014      	b.n	80037f6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	4013      	ands	r3, r2
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d108      	bne.n	80037ee <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0202 	orr.w	r2, r2, #2
 80037ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037ec:	e003      	b.n	80037f6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2203      	movs	r2, #3
 80037f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d009      	beq.n	8003814 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	430a      	orrs	r2, r1
 8003810:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	430a      	orrs	r2, r1
 800382e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	4b0f      	ldr	r3, [pc, #60]	@ (8003878 <HAL_FDCAN_ActivateNotification+0xec>)
 800383c:	4013      	ands	r3, r2
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	430b      	orrs	r3, r1
 8003844:	6553      	str	r3, [r2, #84]	@ 0x54
 8003846:	4b0d      	ldr	r3, [pc, #52]	@ (800387c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	0f9b      	lsrs	r3, r3, #30
 800384e:	490b      	ldr	r1, [pc, #44]	@ (800387c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003850:	4313      	orrs	r3, r2
 8003852:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	e008      	b.n	800386a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800385e:	f043 0202 	orr.w	r2, r3, #2
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
  }
}
 800386a:	4618      	mov	r0, r3
 800386c:	371c      	adds	r7, #28
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	3fcfffff 	.word	0x3fcfffff
 800387c:	4000a800 	.word	0x4000a800

08003880 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003896:	4ba7      	ldr	r3, [pc, #668]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003898:	4013      	ands	r3, r2
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	0091      	lsls	r1, r2, #2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	430b      	orrs	r3, r1
 80038a4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038b0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	041a      	lsls	r2, r3, #16
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	4413      	add	r3, r2
 80038cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80038d6:	4b97      	ldr	r3, [pc, #604]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80038d8:	4013      	ands	r3, r2
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	0091      	lsls	r1, r2, #2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	430b      	orrs	r3, r1
 80038e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f8:	041a      	lsls	r2, r3, #16
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	4413      	add	r3, r2
 800390e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003918:	4b86      	ldr	r3, [pc, #536]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800391a:	4013      	ands	r3, r2
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	0091      	lsls	r1, r2, #2
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6812      	ldr	r2, [r2, #0]
 8003924:	430b      	orrs	r3, r1
 8003926:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003932:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	041a      	lsls	r2, r3, #16
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	4413      	add	r3, r2
 8003956:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003960:	4b74      	ldr	r3, [pc, #464]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003962:	4013      	ands	r3, r2
 8003964:	68ba      	ldr	r2, [r7, #8]
 8003966:	0091      	lsls	r1, r2, #2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	430b      	orrs	r3, r1
 800396e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800397a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003982:	041a      	lsls	r2, r3, #16
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003996:	fb02 f303 	mul.w	r3, r2, r3
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	4413      	add	r3, r2
 800399e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80039a8:	4b62      	ldr	r3, [pc, #392]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	0091      	lsls	r1, r2, #2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	430b      	orrs	r3, r1
 80039b6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80039c2:	fb02 f303 	mul.w	r3, r2, r3
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	4413      	add	r3, r2
 80039ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80039d4:	4b57      	ldr	r3, [pc, #348]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	0091      	lsls	r1, r2, #2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ee:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f6:	041a      	lsls	r2, r3, #16
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003a16:	4b47      	ldr	r3, [pc, #284]	@ (8003b34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	0091      	lsls	r1, r2, #2
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6812      	ldr	r2, [r2, #0]
 8003a22:	430b      	orrs	r3, r1
 8003a24:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003a30:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a38:	041a      	lsls	r2, r3, #16
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003a4c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a54:	061a      	lsls	r2, r3, #24
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a64:	4b34      	ldr	r3, [pc, #208]	@ (8003b38 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003a66:	4413      	add	r3, r2
 8003a68:	009a      	lsls	r2, r3, #2
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	441a      	add	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	441a      	add	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003a9a:	fb01 f303 	mul.w	r3, r1, r3
 8003a9e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003aa0:	441a      	add	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003ab2:	fb01 f303 	mul.w	r3, r1, r3
 8003ab6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003ab8:	441a      	add	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003aca:	fb01 f303 	mul.w	r3, r1, r3
 8003ace:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003ad0:	441a      	add	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	441a      	add	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003afa:	fb01 f303 	mul.w	r3, r1, r3
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	441a      	add	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003b16:	fb01 f303 	mul.w	r3, r1, r3
 8003b1a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003b1c:	441a      	add	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2a:	4a04      	ldr	r2, [pc, #16]	@ (8003b3c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d915      	bls.n	8003b5c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003b30:	e006      	b.n	8003b40 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003b32:	bf00      	nop
 8003b34:	ffff0003 	.word	0xffff0003
 8003b38:	10002b00 	.word	0x10002b00
 8003b3c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b46:	f043 0220 	orr.w	r2, r3, #32
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2203      	movs	r2, #3
 8003b54:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e010      	b.n	8003b7e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	e005      	b.n	8003b70 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d3f3      	bcc.n	8003b64 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop

08003b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b089      	sub	sp, #36	@ 0x24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003b9a:	4b89      	ldr	r3, [pc, #548]	@ (8003dc0 <HAL_GPIO_Init+0x234>)
 8003b9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b9e:	e194      	b.n	8003eca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bac:	4013      	ands	r3, r2
 8003bae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 8186 	beq.w	8003ec4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d005      	beq.n	8003bd0 <HAL_GPIO_Init+0x44>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d130      	bne.n	8003c32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	2203      	movs	r2, #3
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c06:	2201      	movs	r2, #1
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4013      	ands	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	091b      	lsrs	r3, r3, #4
 8003c1c:	f003 0201 	and.w	r2, r3, #1
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d017      	beq.n	8003c6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	2203      	movs	r2, #3
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d123      	bne.n	8003cc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	08da      	lsrs	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3208      	adds	r2, #8
 8003c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	220f      	movs	r2, #15
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43db      	mvns	r3, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	691a      	ldr	r2, [r3, #16]
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f003 0307 	and.w	r3, r3, #7
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	08da      	lsrs	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3208      	adds	r2, #8
 8003cbc:	69b9      	ldr	r1, [r7, #24]
 8003cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	2203      	movs	r2, #3
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0203 	and.w	r2, r3, #3
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 80e0 	beq.w	8003ec4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d04:	4b2f      	ldr	r3, [pc, #188]	@ (8003dc4 <HAL_GPIO_Init+0x238>)
 8003d06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d0a:	4a2e      	ldr	r2, [pc, #184]	@ (8003dc4 <HAL_GPIO_Init+0x238>)
 8003d0c:	f043 0302 	orr.w	r3, r3, #2
 8003d10:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003d14:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc4 <HAL_GPIO_Init+0x238>)
 8003d16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	60fb      	str	r3, [r7, #12]
 8003d20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d22:	4a29      	ldr	r2, [pc, #164]	@ (8003dc8 <HAL_GPIO_Init+0x23c>)
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	089b      	lsrs	r3, r3, #2
 8003d28:	3302      	adds	r3, #2
 8003d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	220f      	movs	r2, #15
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43db      	mvns	r3, r3
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	4013      	ands	r3, r2
 8003d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a20      	ldr	r2, [pc, #128]	@ (8003dcc <HAL_GPIO_Init+0x240>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d052      	beq.n	8003df4 <HAL_GPIO_Init+0x268>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a1f      	ldr	r2, [pc, #124]	@ (8003dd0 <HAL_GPIO_Init+0x244>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d031      	beq.n	8003dba <HAL_GPIO_Init+0x22e>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a1e      	ldr	r2, [pc, #120]	@ (8003dd4 <HAL_GPIO_Init+0x248>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d02b      	beq.n	8003db6 <HAL_GPIO_Init+0x22a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a1d      	ldr	r2, [pc, #116]	@ (8003dd8 <HAL_GPIO_Init+0x24c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d025      	beq.n	8003db2 <HAL_GPIO_Init+0x226>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a1c      	ldr	r2, [pc, #112]	@ (8003ddc <HAL_GPIO_Init+0x250>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01f      	beq.n	8003dae <HAL_GPIO_Init+0x222>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a1b      	ldr	r2, [pc, #108]	@ (8003de0 <HAL_GPIO_Init+0x254>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d019      	beq.n	8003daa <HAL_GPIO_Init+0x21e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a1a      	ldr	r2, [pc, #104]	@ (8003de4 <HAL_GPIO_Init+0x258>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <HAL_GPIO_Init+0x21a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a19      	ldr	r2, [pc, #100]	@ (8003de8 <HAL_GPIO_Init+0x25c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00d      	beq.n	8003da2 <HAL_GPIO_Init+0x216>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a18      	ldr	r2, [pc, #96]	@ (8003dec <HAL_GPIO_Init+0x260>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d007      	beq.n	8003d9e <HAL_GPIO_Init+0x212>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a17      	ldr	r2, [pc, #92]	@ (8003df0 <HAL_GPIO_Init+0x264>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d101      	bne.n	8003d9a <HAL_GPIO_Init+0x20e>
 8003d96:	2309      	movs	r3, #9
 8003d98:	e02d      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003d9a:	230a      	movs	r3, #10
 8003d9c:	e02b      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003d9e:	2308      	movs	r3, #8
 8003da0:	e029      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003da2:	2307      	movs	r3, #7
 8003da4:	e027      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003da6:	2306      	movs	r3, #6
 8003da8:	e025      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003daa:	2305      	movs	r3, #5
 8003dac:	e023      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003dae:	2304      	movs	r3, #4
 8003db0:	e021      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003db2:	2303      	movs	r3, #3
 8003db4:	e01f      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e01d      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e01b      	b.n	8003df6 <HAL_GPIO_Init+0x26a>
 8003dbe:	bf00      	nop
 8003dc0:	58000080 	.word	0x58000080
 8003dc4:	58024400 	.word	0x58024400
 8003dc8:	58000400 	.word	0x58000400
 8003dcc:	58020000 	.word	0x58020000
 8003dd0:	58020400 	.word	0x58020400
 8003dd4:	58020800 	.word	0x58020800
 8003dd8:	58020c00 	.word	0x58020c00
 8003ddc:	58021000 	.word	0x58021000
 8003de0:	58021400 	.word	0x58021400
 8003de4:	58021800 	.word	0x58021800
 8003de8:	58021c00 	.word	0x58021c00
 8003dec:	58022000 	.word	0x58022000
 8003df0:	58022400 	.word	0x58022400
 8003df4:	2300      	movs	r3, #0
 8003df6:	69fa      	ldr	r2, [r7, #28]
 8003df8:	f002 0203 	and.w	r2, r2, #3
 8003dfc:	0092      	lsls	r2, r2, #2
 8003dfe:	4093      	lsls	r3, r2
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e06:	4938      	ldr	r1, [pc, #224]	@ (8003ee8 <HAL_GPIO_Init+0x35c>)
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	089b      	lsrs	r3, r3, #2
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	43db      	mvns	r3, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4013      	ands	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003e3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	4013      	ands	r3, r2
 8003e52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003e68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d003      	beq.n	8003ebe <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f47f ae63 	bne.w	8003ba0 <HAL_GPIO_Init+0x14>
  }
}
 8003eda:	bf00      	nop
 8003edc:	bf00      	nop
 8003ede:	3724      	adds	r7, #36	@ 0x24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	58000400 	.word	0x58000400

08003eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	807b      	strh	r3, [r7, #2]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003efc:	787b      	ldrb	r3, [r7, #1]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f02:	887a      	ldrh	r2, [r7, #2]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003f08:	e003      	b.n	8003f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f0a:	887b      	ldrh	r3, [r7, #2]
 8003f0c:	041a      	lsls	r2, r3, #16
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	619a      	str	r2, [r3, #24]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b085      	sub	sp, #20
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	460b      	mov	r3, r1
 8003f28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f30:	887a      	ldrh	r2, [r7, #2]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4013      	ands	r3, r2
 8003f36:	041a      	lsls	r2, r3, #16
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	43d9      	mvns	r1, r3
 8003f3c:	887b      	ldrh	r3, [r7, #2]
 8003f3e:	400b      	ands	r3, r1
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	619a      	str	r2, [r3, #24]
}
 8003f46:	bf00      	nop
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
	...

08003f54 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003f5c:	4a08      	ldr	r2, [pc, #32]	@ (8003f80 <HAL_HSEM_FastTake+0x2c>)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	3320      	adds	r3, #32
 8003f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f66:	4a07      	ldr	r2, [pc, #28]	@ (8003f84 <HAL_HSEM_FastTake+0x30>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d101      	bne.n	8003f70 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	58026400 	.word	0x58026400
 8003f84:	80000300 	.word	0x80000300

08003f88 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003f92:	4906      	ldr	r1, [pc, #24]	@ (8003fac <HAL_HSEM_Release+0x24>)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	58026400 	.word	0x58026400

08003fb0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003fb8:	4b29      	ldr	r3, [pc, #164]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	2b06      	cmp	r3, #6
 8003fc2:	d00a      	beq.n	8003fda <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003fc4:	4b26      	ldr	r3, [pc, #152]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d001      	beq.n	8003fd6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e040      	b.n	8004058 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	e03e      	b.n	8004058 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003fda:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003fe2:	491f      	ldr	r1, [pc, #124]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003fea:	f7fe fa73 	bl	80024d4 <HAL_GetTick>
 8003fee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ff0:	e009      	b.n	8004006 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003ff2:	f7fe fa6f 	bl	80024d4 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004000:	d901      	bls.n	8004006 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e028      	b.n	8004058 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004006:	4b16      	ldr	r3, [pc, #88]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800400e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004012:	d1ee      	bne.n	8003ff2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b1e      	cmp	r3, #30
 8004018:	d008      	beq.n	800402c <HAL_PWREx_ConfigSupply+0x7c>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b2e      	cmp	r3, #46	@ 0x2e
 800401e:	d005      	beq.n	800402c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b1d      	cmp	r3, #29
 8004024:	d002      	beq.n	800402c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b2d      	cmp	r3, #45	@ 0x2d
 800402a:	d114      	bne.n	8004056 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800402c:	f7fe fa52 	bl	80024d4 <HAL_GetTick>
 8004030:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004032:	e009      	b.n	8004048 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004034:	f7fe fa4e 	bl	80024d4 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004042:	d901      	bls.n	8004048 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e007      	b.n	8004058 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004048:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <HAL_PWREx_ConfigSupply+0xb0>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004054:	d1ee      	bne.n	8004034 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	58024800 	.word	0x58024800

08004064 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b08c      	sub	sp, #48	@ 0x30
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d102      	bne.n	8004078 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	f000 bc48 	b.w	8004908 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0301 	and.w	r3, r3, #1
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8088 	beq.w	8004196 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004086:	4b99      	ldr	r3, [pc, #612]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004090:	4b96      	ldr	r3, [pc, #600]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004094:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004098:	2b10      	cmp	r3, #16
 800409a:	d007      	beq.n	80040ac <HAL_RCC_OscConfig+0x48>
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	2b18      	cmp	r3, #24
 80040a0:	d111      	bne.n	80040c6 <HAL_RCC_OscConfig+0x62>
 80040a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d10c      	bne.n	80040c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	4b8f      	ldr	r3, [pc, #572]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d06d      	beq.n	8004194 <HAL_RCC_OscConfig+0x130>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d169      	bne.n	8004194 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	f000 bc21 	b.w	8004908 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ce:	d106      	bne.n	80040de <HAL_RCC_OscConfig+0x7a>
 80040d0:	4b86      	ldr	r3, [pc, #536]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a85      	ldr	r2, [pc, #532]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	e02e      	b.n	800413c <HAL_RCC_OscConfig+0xd8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10c      	bne.n	8004100 <HAL_RCC_OscConfig+0x9c>
 80040e6:	4b81      	ldr	r3, [pc, #516]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a80      	ldr	r2, [pc, #512]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	4b7e      	ldr	r3, [pc, #504]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a7d      	ldr	r2, [pc, #500]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80040f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	e01d      	b.n	800413c <HAL_RCC_OscConfig+0xd8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004108:	d10c      	bne.n	8004124 <HAL_RCC_OscConfig+0xc0>
 800410a:	4b78      	ldr	r3, [pc, #480]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a77      	ldr	r2, [pc, #476]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004110:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004114:	6013      	str	r3, [r2, #0]
 8004116:	4b75      	ldr	r3, [pc, #468]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a74      	ldr	r2, [pc, #464]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 800411c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	e00b      	b.n	800413c <HAL_RCC_OscConfig+0xd8>
 8004124:	4b71      	ldr	r3, [pc, #452]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a70      	ldr	r2, [pc, #448]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 800412a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	4b6e      	ldr	r3, [pc, #440]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a6d      	ldr	r2, [pc, #436]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004136:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800413a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d013      	beq.n	800416c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fe f9c6 	bl	80024d4 <HAL_GetTick>
 8004148:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800414c:	f7fe f9c2 	bl	80024d4 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b64      	cmp	r3, #100	@ 0x64
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e3d4      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800415e:	4b63      	ldr	r3, [pc, #396]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0xe8>
 800416a:	e014      	b.n	8004196 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416c:	f7fe f9b2 	bl	80024d4 <HAL_GetTick>
 8004170:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004174:	f7fe f9ae 	bl	80024d4 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b64      	cmp	r3, #100	@ 0x64
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e3c0      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004186:	4b59      	ldr	r3, [pc, #356]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x110>
 8004192:	e000      	b.n	8004196 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 80ca 	beq.w	8004338 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041a4:	4b51      	ldr	r3, [pc, #324]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041ae:	4b4f      	ldr	r3, [pc, #316]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80041b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d007      	beq.n	80041ca <HAL_RCC_OscConfig+0x166>
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	2b18      	cmp	r3, #24
 80041be:	d156      	bne.n	800426e <HAL_RCC_OscConfig+0x20a>
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d151      	bne.n	800426e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041ca:	4b48      	ldr	r3, [pc, #288]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d005      	beq.n	80041e2 <HAL_RCC_OscConfig+0x17e>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e392      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80041e2:	4b42      	ldr	r3, [pc, #264]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 0219 	bic.w	r2, r3, #25
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	493f      	ldr	r1, [pc, #252]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f4:	f7fe f96e 	bl	80024d4 <HAL_GetTick>
 80041f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fc:	f7fe f96a 	bl	80024d4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e37c      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800420e:	4b37      	ldr	r3, [pc, #220]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421a:	f7fe f98b 	bl	8002534 <HAL_GetREVID>
 800421e:	4603      	mov	r3, r0
 8004220:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004224:	4293      	cmp	r3, r2
 8004226:	d817      	bhi.n	8004258 <HAL_RCC_OscConfig+0x1f4>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	2b40      	cmp	r3, #64	@ 0x40
 800422e:	d108      	bne.n	8004242 <HAL_RCC_OscConfig+0x1de>
 8004230:	4b2e      	ldr	r3, [pc, #184]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004238:	4a2c      	ldr	r2, [pc, #176]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 800423a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800423e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004240:	e07a      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004242:	4b2a      	ldr	r3, [pc, #168]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	031b      	lsls	r3, r3, #12
 8004250:	4926      	ldr	r1, [pc, #152]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004252:	4313      	orrs	r3, r2
 8004254:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004256:	e06f      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004258:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	061b      	lsls	r3, r3, #24
 8004266:	4921      	ldr	r1, [pc, #132]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800426c:	e064      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d047      	beq.n	8004306 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004276:	4b1d      	ldr	r3, [pc, #116]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f023 0219 	bic.w	r2, r3, #25
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	491a      	ldr	r1, [pc, #104]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 8004284:	4313      	orrs	r3, r2
 8004286:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fe f924 	bl	80024d4 <HAL_GetTick>
 800428c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004290:	f7fe f920 	bl	80024d4 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e332      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ae:	f7fe f941 	bl	8002534 <HAL_GetREVID>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d819      	bhi.n	80042f0 <HAL_RCC_OscConfig+0x28c>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b40      	cmp	r3, #64	@ 0x40
 80042c2:	d108      	bne.n	80042d6 <HAL_RCC_OscConfig+0x272>
 80042c4:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80042cc:	4a07      	ldr	r2, [pc, #28]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80042ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d2:	6053      	str	r3, [r2, #4]
 80042d4:	e030      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
 80042d6:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	031b      	lsls	r3, r3, #12
 80042e4:	4901      	ldr	r1, [pc, #4]	@ (80042ec <HAL_RCC_OscConfig+0x288>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	604b      	str	r3, [r1, #4]
 80042ea:	e025      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
 80042ec:	58024400 	.word	0x58024400
 80042f0:	4b9a      	ldr	r3, [pc, #616]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	061b      	lsls	r3, r3, #24
 80042fe:	4997      	ldr	r1, [pc, #604]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004300:	4313      	orrs	r3, r2
 8004302:	604b      	str	r3, [r1, #4]
 8004304:	e018      	b.n	8004338 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004306:	4b95      	ldr	r3, [pc, #596]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a94      	ldr	r2, [pc, #592]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004312:	f7fe f8df 	bl	80024d4 <HAL_GetTick>
 8004316:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800431a:	f7fe f8db 	bl	80024d4 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e2ed      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800432c:	4b8b      	ldr	r3, [pc, #556]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f0      	bne.n	800431a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80a9 	beq.w	8004498 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004346:	4b85      	ldr	r3, [pc, #532]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800434e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004350:	4b82      	ldr	r3, [pc, #520]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004354:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	2b08      	cmp	r3, #8
 800435a:	d007      	beq.n	800436c <HAL_RCC_OscConfig+0x308>
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	2b18      	cmp	r3, #24
 8004360:	d13a      	bne.n	80043d8 <HAL_RCC_OscConfig+0x374>
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f003 0303 	and.w	r3, r3, #3
 8004368:	2b01      	cmp	r3, #1
 800436a:	d135      	bne.n	80043d8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800436c:	4b7b      	ldr	r3, [pc, #492]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_RCC_OscConfig+0x320>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	2b80      	cmp	r3, #128	@ 0x80
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e2c1      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004384:	f7fe f8d6 	bl	8002534 <HAL_GetREVID>
 8004388:	4603      	mov	r3, r0
 800438a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800438e:	4293      	cmp	r3, r2
 8004390:	d817      	bhi.n	80043c2 <HAL_RCC_OscConfig+0x35e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	2b20      	cmp	r3, #32
 8004398:	d108      	bne.n	80043ac <HAL_RCC_OscConfig+0x348>
 800439a:	4b70      	ldr	r3, [pc, #448]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80043a2:	4a6e      	ldr	r2, [pc, #440]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80043a8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043aa:	e075      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043ac:	4b6b      	ldr	r3, [pc, #428]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	069b      	lsls	r3, r3, #26
 80043ba:	4968      	ldr	r1, [pc, #416]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043c0:	e06a      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043c2:	4b66      	ldr	r3, [pc, #408]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	061b      	lsls	r3, r3, #24
 80043d0:	4962      	ldr	r1, [pc, #392]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043d6:	e05f      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d042      	beq.n	8004466 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80043e0:	4b5e      	ldr	r3, [pc, #376]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a5d      	ldr	r2, [pc, #372]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80043e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ec:	f7fe f872 	bl	80024d4 <HAL_GetTick>
 80043f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80043f4:	f7fe f86e 	bl	80024d4 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e280      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004406:	4b55      	ldr	r3, [pc, #340]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0f0      	beq.n	80043f4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004412:	f7fe f88f 	bl	8002534 <HAL_GetREVID>
 8004416:	4603      	mov	r3, r0
 8004418:	f241 0203 	movw	r2, #4099	@ 0x1003
 800441c:	4293      	cmp	r3, r2
 800441e:	d817      	bhi.n	8004450 <HAL_RCC_OscConfig+0x3ec>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	2b20      	cmp	r3, #32
 8004426:	d108      	bne.n	800443a <HAL_RCC_OscConfig+0x3d6>
 8004428:	4b4c      	ldr	r3, [pc, #304]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004430:	4a4a      	ldr	r2, [pc, #296]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004436:	6053      	str	r3, [r2, #4]
 8004438:	e02e      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
 800443a:	4b48      	ldr	r3, [pc, #288]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	069b      	lsls	r3, r3, #26
 8004448:	4944      	ldr	r1, [pc, #272]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800444a:	4313      	orrs	r3, r2
 800444c:	604b      	str	r3, [r1, #4]
 800444e:	e023      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
 8004450:	4b42      	ldr	r3, [pc, #264]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	061b      	lsls	r3, r3, #24
 800445e:	493f      	ldr	r1, [pc, #252]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004460:	4313      	orrs	r3, r2
 8004462:	60cb      	str	r3, [r1, #12]
 8004464:	e018      	b.n	8004498 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004466:	4b3d      	ldr	r3, [pc, #244]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a3c      	ldr	r2, [pc, #240]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800446c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe f82f 	bl	80024d4 <HAL_GetTick>
 8004476:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800447a:	f7fe f82b 	bl	80024d4 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e23d      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800448c:	4b33      	ldr	r3, [pc, #204]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1f0      	bne.n	800447a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d036      	beq.n	8004512 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d019      	beq.n	80044e0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ac:	4b2b      	ldr	r3, [pc, #172]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80044ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044b0:	4a2a      	ldr	r2, [pc, #168]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b8:	f7fe f80c 	bl	80024d4 <HAL_GetTick>
 80044bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c0:	f7fe f808 	bl	80024d4 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e21a      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044d2:	4b22      	ldr	r3, [pc, #136]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80044d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0f0      	beq.n	80044c0 <HAL_RCC_OscConfig+0x45c>
 80044de:	e018      	b.n	8004512 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044e0:	4b1e      	ldr	r3, [pc, #120]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80044e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e4:	4a1d      	ldr	r2, [pc, #116]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ec:	f7fd fff2 	bl	80024d4 <HAL_GetTick>
 80044f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f4:	f7fd ffee 	bl	80024d4 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e200      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004506:	4b15      	ldr	r3, [pc, #84]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1f0      	bne.n	80044f4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0320 	and.w	r3, r3, #32
 800451a:	2b00      	cmp	r3, #0
 800451c:	d039      	beq.n	8004592 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d01c      	beq.n	8004560 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004526:	4b0d      	ldr	r3, [pc, #52]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a0c      	ldr	r2, [pc, #48]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800452c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004530:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004532:	f7fd ffcf 	bl	80024d4 <HAL_GetTick>
 8004536:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800453a:	f7fd ffcb 	bl	80024d4 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e1dd      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800454c:	4b03      	ldr	r3, [pc, #12]	@ (800455c <HAL_RCC_OscConfig+0x4f8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x4d6>
 8004558:	e01b      	b.n	8004592 <HAL_RCC_OscConfig+0x52e>
 800455a:	bf00      	nop
 800455c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004560:	4b9b      	ldr	r3, [pc, #620]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a9a      	ldr	r2, [pc, #616]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004566:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800456a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800456c:	f7fd ffb2 	bl	80024d4 <HAL_GetTick>
 8004570:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004574:	f7fd ffae 	bl	80024d4 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e1c0      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004586:	4b92      	ldr	r3, [pc, #584]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 8081 	beq.w	80046a2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80045a0:	4b8c      	ldr	r3, [pc, #560]	@ (80047d4 <HAL_RCC_OscConfig+0x770>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a8b      	ldr	r2, [pc, #556]	@ (80047d4 <HAL_RCC_OscConfig+0x770>)
 80045a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045ac:	f7fd ff92 	bl	80024d4 <HAL_GetTick>
 80045b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b4:	f7fd ff8e 	bl	80024d4 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	@ 0x64
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e1a0      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045c6:	4b83      	ldr	r3, [pc, #524]	@ (80047d4 <HAL_RCC_OscConfig+0x770>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0f0      	beq.n	80045b4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d106      	bne.n	80045e8 <HAL_RCC_OscConfig+0x584>
 80045da:	4b7d      	ldr	r3, [pc, #500]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80045dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045de:	4a7c      	ldr	r2, [pc, #496]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80045e0:	f043 0301 	orr.w	r3, r3, #1
 80045e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045e6:	e02d      	b.n	8004644 <HAL_RCC_OscConfig+0x5e0>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10c      	bne.n	800460a <HAL_RCC_OscConfig+0x5a6>
 80045f0:	4b77      	ldr	r3, [pc, #476]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f4:	4a76      	ldr	r2, [pc, #472]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80045f6:	f023 0301 	bic.w	r3, r3, #1
 80045fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80045fc:	4b74      	ldr	r3, [pc, #464]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80045fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004600:	4a73      	ldr	r2, [pc, #460]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004602:	f023 0304 	bic.w	r3, r3, #4
 8004606:	6713      	str	r3, [r2, #112]	@ 0x70
 8004608:	e01c      	b.n	8004644 <HAL_RCC_OscConfig+0x5e0>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	2b05      	cmp	r3, #5
 8004610:	d10c      	bne.n	800462c <HAL_RCC_OscConfig+0x5c8>
 8004612:	4b6f      	ldr	r3, [pc, #444]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004616:	4a6e      	ldr	r2, [pc, #440]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004618:	f043 0304 	orr.w	r3, r3, #4
 800461c:	6713      	str	r3, [r2, #112]	@ 0x70
 800461e:	4b6c      	ldr	r3, [pc, #432]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004622:	4a6b      	ldr	r2, [pc, #428]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004624:	f043 0301 	orr.w	r3, r3, #1
 8004628:	6713      	str	r3, [r2, #112]	@ 0x70
 800462a:	e00b      	b.n	8004644 <HAL_RCC_OscConfig+0x5e0>
 800462c:	4b68      	ldr	r3, [pc, #416]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800462e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004630:	4a67      	ldr	r2, [pc, #412]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004632:	f023 0301 	bic.w	r3, r3, #1
 8004636:	6713      	str	r3, [r2, #112]	@ 0x70
 8004638:	4b65      	ldr	r3, [pc, #404]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800463a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463c:	4a64      	ldr	r2, [pc, #400]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800463e:	f023 0304 	bic.w	r3, r3, #4
 8004642:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d015      	beq.n	8004678 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464c:	f7fd ff42 	bl	80024d4 <HAL_GetTick>
 8004650:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004652:	e00a      	b.n	800466a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004654:	f7fd ff3e 	bl	80024d4 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004662:	4293      	cmp	r3, r2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e14e      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800466a:	4b59      	ldr	r3, [pc, #356]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800466c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0ee      	beq.n	8004654 <HAL_RCC_OscConfig+0x5f0>
 8004676:	e014      	b.n	80046a2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004678:	f7fd ff2c 	bl	80024d4 <HAL_GetTick>
 800467c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800467e:	e00a      	b.n	8004696 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004680:	f7fd ff28 	bl	80024d4 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468e:	4293      	cmp	r3, r2
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e138      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004696:	4b4e      	ldr	r3, [pc, #312]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1ee      	bne.n	8004680 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f000 812d 	beq.w	8004906 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80046ac:	4b48      	ldr	r3, [pc, #288]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046b4:	2b18      	cmp	r3, #24
 80046b6:	f000 80bd 	beq.w	8004834 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	2b02      	cmp	r3, #2
 80046c0:	f040 809e 	bne.w	8004800 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046c4:	4b42      	ldr	r3, [pc, #264]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a41      	ldr	r2, [pc, #260]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80046ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d0:	f7fd ff00 	bl	80024d4 <HAL_GetTick>
 80046d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046d6:	e008      	b.n	80046ea <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d8:	f7fd fefc 	bl	80024d4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e10e      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046ea:	4b39      	ldr	r3, [pc, #228]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1f0      	bne.n	80046d8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046f6:	4b36      	ldr	r3, [pc, #216]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80046f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046fa:	4b37      	ldr	r3, [pc, #220]	@ (80047d8 <HAL_RCC_OscConfig+0x774>)
 80046fc:	4013      	ands	r3, r2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004706:	0112      	lsls	r2, r2, #4
 8004708:	430a      	orrs	r2, r1
 800470a:	4931      	ldr	r1, [pc, #196]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800470c:	4313      	orrs	r3, r2
 800470e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004714:	3b01      	subs	r3, #1
 8004716:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471e:	3b01      	subs	r3, #1
 8004720:	025b      	lsls	r3, r3, #9
 8004722:	b29b      	uxth	r3, r3
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472a:	3b01      	subs	r3, #1
 800472c:	041b      	lsls	r3, r3, #16
 800472e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004738:	3b01      	subs	r3, #1
 800473a:	061b      	lsls	r3, r3, #24
 800473c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004740:	4923      	ldr	r1, [pc, #140]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004742:	4313      	orrs	r3, r2
 8004744:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004746:	4b22      	ldr	r3, [pc, #136]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	4a21      	ldr	r2, [pc, #132]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800474c:	f023 0301 	bic.w	r3, r3, #1
 8004750:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004752:	4b1f      	ldr	r3, [pc, #124]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004756:	4b21      	ldr	r3, [pc, #132]	@ (80047dc <HAL_RCC_OscConfig+0x778>)
 8004758:	4013      	ands	r3, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800475e:	00d2      	lsls	r2, r2, #3
 8004760:	491b      	ldr	r1, [pc, #108]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004762:	4313      	orrs	r3, r2
 8004764:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004766:	4b1a      	ldr	r3, [pc, #104]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476a:	f023 020c 	bic.w	r2, r3, #12
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	4917      	ldr	r1, [pc, #92]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004774:	4313      	orrs	r3, r2
 8004776:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004778:	4b15      	ldr	r3, [pc, #84]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800477a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477c:	f023 0202 	bic.w	r2, r3, #2
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004784:	4912      	ldr	r1, [pc, #72]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004786:	4313      	orrs	r3, r2
 8004788:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800478a:	4b11      	ldr	r3, [pc, #68]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800478c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478e:	4a10      	ldr	r2, [pc, #64]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004794:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004796:	4b0e      	ldr	r3, [pc, #56]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 8004798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479a:	4a0d      	ldr	r2, [pc, #52]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 800479c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047a2:	4b0b      	ldr	r3, [pc, #44]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a6:	4a0a      	ldr	r2, [pc, #40]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80047ae:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	4a07      	ldr	r2, [pc, #28]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047ba:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a04      	ldr	r2, [pc, #16]	@ (80047d0 <HAL_RCC_OscConfig+0x76c>)
 80047c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c6:	f7fd fe85 	bl	80024d4 <HAL_GetTick>
 80047ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047cc:	e011      	b.n	80047f2 <HAL_RCC_OscConfig+0x78e>
 80047ce:	bf00      	nop
 80047d0:	58024400 	.word	0x58024400
 80047d4:	58024800 	.word	0x58024800
 80047d8:	fffffc0c 	.word	0xfffffc0c
 80047dc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e0:	f7fd fe78 	bl	80024d4 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e08a      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047f2:	4b47      	ldr	r3, [pc, #284]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0x77c>
 80047fe:	e082      	b.n	8004906 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004800:	4b43      	ldr	r3, [pc, #268]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a42      	ldr	r2, [pc, #264]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 8004806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800480a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fd fe62 	bl	80024d4 <HAL_GetTick>
 8004810:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004814:	f7fd fe5e 	bl	80024d4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e070      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004826:	4b3a      	ldr	r3, [pc, #232]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x7b0>
 8004832:	e068      	b.n	8004906 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004834:	4b36      	ldr	r3, [pc, #216]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800483a:	4b35      	ldr	r3, [pc, #212]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 800483c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004844:	2b01      	cmp	r3, #1
 8004846:	d031      	beq.n	80048ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f003 0203 	and.w	r2, r3, #3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004852:	429a      	cmp	r2, r3
 8004854:	d12a      	bne.n	80048ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	091b      	lsrs	r3, r3, #4
 800485a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004862:	429a      	cmp	r2, r3
 8004864:	d122      	bne.n	80048ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004870:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004872:	429a      	cmp	r2, r3
 8004874:	d11a      	bne.n	80048ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	0a5b      	lsrs	r3, r3, #9
 800487a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004882:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004884:	429a      	cmp	r2, r3
 8004886:	d111      	bne.n	80048ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	0c1b      	lsrs	r3, r3, #16
 800488c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004894:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004896:	429a      	cmp	r2, r3
 8004898:	d108      	bne.n	80048ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	0e1b      	lsrs	r3, r3, #24
 800489e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d001      	beq.n	80048b0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e02b      	b.n	8004908 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80048b0:	4b17      	ldr	r3, [pc, #92]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b4:	08db      	lsrs	r3, r3, #3
 80048b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048ba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d01f      	beq.n	8004906 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80048c6:	4b12      	ldr	r3, [pc, #72]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ca:	4a11      	ldr	r2, [pc, #68]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048cc:	f023 0301 	bic.w	r3, r3, #1
 80048d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048d2:	f7fd fdff 	bl	80024d4 <HAL_GetTick>
 80048d6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80048d8:	bf00      	nop
 80048da:	f7fd fdfb 	bl	80024d4 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d0f9      	beq.n	80048da <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80048e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004914 <HAL_RCC_OscConfig+0x8b0>)
 80048ec:	4013      	ands	r3, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048f2:	00d2      	lsls	r2, r2, #3
 80048f4:	4906      	ldr	r1, [pc, #24]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80048fa:	4b05      	ldr	r3, [pc, #20]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	4a04      	ldr	r2, [pc, #16]	@ (8004910 <HAL_RCC_OscConfig+0x8ac>)
 8004900:	f043 0301 	orr.w	r3, r3, #1
 8004904:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3730      	adds	r7, #48	@ 0x30
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	58024400 	.word	0x58024400
 8004914:	ffff0007 	.word	0xffff0007

08004918 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d101      	bne.n	800492c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e19c      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800492c:	4b8a      	ldr	r3, [pc, #552]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 030f 	and.w	r3, r3, #15
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d910      	bls.n	800495c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800493a:	4b87      	ldr	r3, [pc, #540]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f023 020f 	bic.w	r2, r3, #15
 8004942:	4985      	ldr	r1, [pc, #532]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	4313      	orrs	r3, r2
 8004948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800494a:	4b83      	ldr	r3, [pc, #524]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	429a      	cmp	r2, r3
 8004956:	d001      	beq.n	800495c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e184      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d010      	beq.n	800498a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	4b7b      	ldr	r3, [pc, #492]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004974:	429a      	cmp	r2, r3
 8004976:	d908      	bls.n	800498a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004978:	4b78      	ldr	r3, [pc, #480]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	4975      	ldr	r1, [pc, #468]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004986:	4313      	orrs	r3, r2
 8004988:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d010      	beq.n	80049b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695a      	ldr	r2, [r3, #20]
 800499a:	4b70      	ldr	r3, [pc, #448]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d908      	bls.n	80049b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049a6:	4b6d      	ldr	r3, [pc, #436]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049a8:	69db      	ldr	r3, [r3, #28]
 80049aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	496a      	ldr	r1, [pc, #424]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0310 	and.w	r3, r3, #16
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d010      	beq.n	80049e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	699a      	ldr	r2, [r3, #24]
 80049c8:	4b64      	ldr	r3, [pc, #400]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d908      	bls.n	80049e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80049d4:	4b61      	ldr	r3, [pc, #388]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	495e      	ldr	r1, [pc, #376]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d010      	beq.n	8004a14 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69da      	ldr	r2, [r3, #28]
 80049f6:	4b59      	ldr	r3, [pc, #356]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d908      	bls.n	8004a14 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a02:	4b56      	ldr	r3, [pc, #344]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	4953      	ldr	r1, [pc, #332]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d010      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68da      	ldr	r2, [r3, #12]
 8004a24:	4b4d      	ldr	r3, [pc, #308]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	f003 030f 	and.w	r3, r3, #15
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d908      	bls.n	8004a42 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a30:	4b4a      	ldr	r3, [pc, #296]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f023 020f 	bic.w	r2, r3, #15
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4947      	ldr	r1, [pc, #284]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d055      	beq.n	8004afa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a4e:	4b43      	ldr	r3, [pc, #268]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	4940      	ldr	r1, [pc, #256]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d107      	bne.n	8004a78 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a68:	4b3c      	ldr	r3, [pc, #240]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d121      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e0f6      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d107      	bne.n	8004a90 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a80:	4b36      	ldr	r3, [pc, #216]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d115      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e0ea      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d107      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a98:	4b30      	ldr	r3, [pc, #192]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d109      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e0de      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0d6      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ab8:	4b28      	ldr	r3, [pc, #160]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	f023 0207 	bic.w	r2, r3, #7
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	4925      	ldr	r1, [pc, #148]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aca:	f7fd fd03 	bl	80024d4 <HAL_GetTick>
 8004ace:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad0:	e00a      	b.n	8004ae8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad2:	f7fd fcff 	bl	80024d4 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e0be      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d1eb      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d010      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	4b14      	ldr	r3, [pc, #80]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d208      	bcs.n	8004b28 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b16:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	f023 020f 	bic.w	r2, r3, #15
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	490e      	ldr	r1, [pc, #56]	@ (8004b5c <HAL_RCC_ClockConfig+0x244>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 030f 	and.w	r3, r3, #15
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d214      	bcs.n	8004b60 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b36:	4b08      	ldr	r3, [pc, #32]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f023 020f 	bic.w	r2, r3, #15
 8004b3e:	4906      	ldr	r1, [pc, #24]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b46:	4b04      	ldr	r3, [pc, #16]	@ (8004b58 <HAL_RCC_ClockConfig+0x240>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	683a      	ldr	r2, [r7, #0]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d005      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e086      	b.n	8004c66 <HAL_RCC_ClockConfig+0x34e>
 8004b58:	52002000 	.word	0x52002000
 8004b5c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d010      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	4b3f      	ldr	r3, [pc, #252]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d208      	bcs.n	8004b8e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b7c:	4b3c      	ldr	r3, [pc, #240]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	4939      	ldr	r1, [pc, #228]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d010      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	4b34      	ldr	r3, [pc, #208]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d208      	bcs.n	8004bbc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004baa:	4b31      	ldr	r3, [pc, #196]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	492e      	ldr	r1, [pc, #184]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699a      	ldr	r2, [r3, #24]
 8004bcc:	4b28      	ldr	r3, [pc, #160]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d208      	bcs.n	8004bea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bd8:	4b25      	ldr	r3, [pc, #148]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	4922      	ldr	r1, [pc, #136]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0320 	and.w	r3, r3, #32
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d010      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69da      	ldr	r2, [r3, #28]
 8004bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d208      	bcs.n	8004c18 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c06:	4b1a      	ldr	r3, [pc, #104]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	4917      	ldr	r1, [pc, #92]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c18:	f000 f834 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	4b14      	ldr	r3, [pc, #80]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	0a1b      	lsrs	r3, r3, #8
 8004c24:	f003 030f 	and.w	r3, r3, #15
 8004c28:	4912      	ldr	r1, [pc, #72]	@ (8004c74 <HAL_RCC_ClockConfig+0x35c>)
 8004c2a:	5ccb      	ldrb	r3, [r1, r3]
 8004c2c:	f003 031f 	and.w	r3, r3, #31
 8004c30:	fa22 f303 	lsr.w	r3, r2, r3
 8004c34:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c36:	4b0e      	ldr	r3, [pc, #56]	@ (8004c70 <HAL_RCC_ClockConfig+0x358>)
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	4a0d      	ldr	r2, [pc, #52]	@ (8004c74 <HAL_RCC_ClockConfig+0x35c>)
 8004c40:	5cd3      	ldrb	r3, [r2, r3]
 8004c42:	f003 031f 	and.w	r3, r3, #31
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004c78 <HAL_RCC_ClockConfig+0x360>)
 8004c4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c50:	4a0a      	ldr	r2, [pc, #40]	@ (8004c7c <HAL_RCC_ClockConfig+0x364>)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004c56:	4b0a      	ldr	r3, [pc, #40]	@ (8004c80 <HAL_RCC_ClockConfig+0x368>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fd fbf0 	bl	8002440 <HAL_InitTick>
 8004c60:	4603      	mov	r3, r0
 8004c62:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	58024400 	.word	0x58024400
 8004c74:	0800eb88 	.word	0x0800eb88
 8004c78:	24000004 	.word	0x24000004
 8004c7c:	24000000 	.word	0x24000000
 8004c80:	2400000c 	.word	0x2400000c

08004c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b089      	sub	sp, #36	@ 0x24
 8004c88:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c92:	2b18      	cmp	r3, #24
 8004c94:	f200 8155 	bhi.w	8004f42 <HAL_RCC_GetSysClockFreq+0x2be>
 8004c98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9e:	bf00      	nop
 8004ca0:	08004d05 	.word	0x08004d05
 8004ca4:	08004f43 	.word	0x08004f43
 8004ca8:	08004f43 	.word	0x08004f43
 8004cac:	08004f43 	.word	0x08004f43
 8004cb0:	08004f43 	.word	0x08004f43
 8004cb4:	08004f43 	.word	0x08004f43
 8004cb8:	08004f43 	.word	0x08004f43
 8004cbc:	08004f43 	.word	0x08004f43
 8004cc0:	08004d2b 	.word	0x08004d2b
 8004cc4:	08004f43 	.word	0x08004f43
 8004cc8:	08004f43 	.word	0x08004f43
 8004ccc:	08004f43 	.word	0x08004f43
 8004cd0:	08004f43 	.word	0x08004f43
 8004cd4:	08004f43 	.word	0x08004f43
 8004cd8:	08004f43 	.word	0x08004f43
 8004cdc:	08004f43 	.word	0x08004f43
 8004ce0:	08004d31 	.word	0x08004d31
 8004ce4:	08004f43 	.word	0x08004f43
 8004ce8:	08004f43 	.word	0x08004f43
 8004cec:	08004f43 	.word	0x08004f43
 8004cf0:	08004f43 	.word	0x08004f43
 8004cf4:	08004f43 	.word	0x08004f43
 8004cf8:	08004f43 	.word	0x08004f43
 8004cfc:	08004f43 	.word	0x08004f43
 8004d00:	08004d37 	.word	0x08004d37
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d04:	4b94      	ldr	r3, [pc, #592]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0320 	and.w	r3, r3, #32
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d009      	beq.n	8004d24 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d10:	4b91      	ldr	r3, [pc, #580]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	08db      	lsrs	r3, r3, #3
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	4a90      	ldr	r2, [pc, #576]	@ (8004f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d20:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004d22:	e111      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d24:	4b8d      	ldr	r3, [pc, #564]	@ (8004f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d26:	61bb      	str	r3, [r7, #24]
      break;
 8004d28:	e10e      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004d2c:	61bb      	str	r3, [r7, #24]
      break;
 8004d2e:	e10b      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004d30:	4b8c      	ldr	r3, [pc, #560]	@ (8004f64 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004d32:	61bb      	str	r3, [r7, #24]
      break;
 8004d34:	e108      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d36:	4b88      	ldr	r3, [pc, #544]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004d40:	4b85      	ldr	r3, [pc, #532]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d44:	091b      	lsrs	r3, r3, #4
 8004d46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d4a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d4c:	4b82      	ldr	r3, [pc, #520]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004d56:	4b80      	ldr	r3, [pc, #512]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 80e1 	beq.w	8004f3c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	f000 8083 	beq.w	8004e88 <HAL_RCC_GetSysClockFreq+0x204>
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	f200 80a1 	bhi.w	8004ecc <HAL_RCC_GetSysClockFreq+0x248>
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <HAL_RCC_GetSysClockFreq+0x114>
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d056      	beq.n	8004e44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004d96:	e099      	b.n	8004ecc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d98:	4b6f      	ldr	r3, [pc, #444]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02d      	beq.n	8004e00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004da4:	4b6c      	ldr	r3, [pc, #432]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	08db      	lsrs	r3, r3, #3
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	4a6b      	ldr	r2, [pc, #428]	@ (8004f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
 8004db4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	ee07 3a90 	vmov	s15, r3
 8004dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	ee07 3a90 	vmov	s15, r3
 8004dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dce:	4b62      	ldr	r3, [pc, #392]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8004de2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004dfe:	e087      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	ee07 3a90 	vmov	s15, r3
 8004e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004f6c <HAL_RCC_GetSysClockFreq+0x2e8>
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	4b51      	ldr	r3, [pc, #324]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e42:	e065      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e56:	4b40      	ldr	r3, [pc, #256]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e86:	e043      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	ee07 3a90 	vmov	s15, r3
 8004e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004f74 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004eca:	e021      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ede:	4b1e      	ldr	r3, [pc, #120]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eee:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ef2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f0e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004f10:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f14:	0a5b      	lsrs	r3, r3, #9
 8004f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	ee07 3a90 	vmov	s15, r3
 8004f24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f28:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f34:	ee17 3a90 	vmov	r3, s15
 8004f38:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004f3a:	e005      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	61bb      	str	r3, [r7, #24]
      break;
 8004f40:	e002      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004f42:	4b07      	ldr	r3, [pc, #28]	@ (8004f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f44:	61bb      	str	r3, [r7, #24]
      break;
 8004f46:	bf00      	nop
  }

  return sysclockfreq;
 8004f48:	69bb      	ldr	r3, [r7, #24]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3724      	adds	r7, #36	@ 0x24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	58024400 	.word	0x58024400
 8004f5c:	03d09000 	.word	0x03d09000
 8004f60:	003d0900 	.word	0x003d0900
 8004f64:	007a1200 	.word	0x007a1200
 8004f68:	46000000 	.word	0x46000000
 8004f6c:	4c742400 	.word	0x4c742400
 8004f70:	4a742400 	.word	0x4a742400
 8004f74:	4af42400 	.word	0x4af42400

08004f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004f7e:	f7ff fe81 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4b10      	ldr	r3, [pc, #64]	@ (8004fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	0a1b      	lsrs	r3, r3, #8
 8004f8a:	f003 030f 	and.w	r3, r3, #15
 8004f8e:	490f      	ldr	r1, [pc, #60]	@ (8004fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8004f90:	5ccb      	ldrb	r3, [r1, r3]
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	f003 030f 	and.w	r3, r3, #15
 8004fa4:	4a09      	ldr	r2, [pc, #36]	@ (8004fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8004fa6:	5cd3      	ldrb	r3, [r2, r3]
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb2:	4a07      	ldr	r2, [pc, #28]	@ (8004fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004fb4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004fb6:	4a07      	ldr	r2, [pc, #28]	@ (8004fd4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004fbc:	4b04      	ldr	r3, [pc, #16]	@ (8004fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	58024400 	.word	0x58024400
 8004fcc:	0800eb88 	.word	0x0800eb88
 8004fd0:	24000004 	.word	0x24000004
 8004fd4:	24000000 	.word	0x24000000

08004fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004fdc:	f7ff ffcc 	bl	8004f78 <HAL_RCC_GetHCLKFreq>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	4b06      	ldr	r3, [pc, #24]	@ (8004ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	091b      	lsrs	r3, r3, #4
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	4904      	ldr	r1, [pc, #16]	@ (8005000 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fee:	5ccb      	ldrb	r3, [r1, r3]
 8004ff0:	f003 031f 	and.w	r3, r3, #31
 8004ff4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	58024400 	.word	0x58024400
 8005000:	0800eb88 	.word	0x0800eb88

08005004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005008:	f7ff ffb6 	bl	8004f78 <HAL_RCC_GetHCLKFreq>
 800500c:	4602      	mov	r2, r0
 800500e:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	0a1b      	lsrs	r3, r3, #8
 8005014:	f003 0307 	and.w	r3, r3, #7
 8005018:	4904      	ldr	r1, [pc, #16]	@ (800502c <HAL_RCC_GetPCLK2Freq+0x28>)
 800501a:	5ccb      	ldrb	r3, [r1, r3]
 800501c:	f003 031f 	and.w	r3, r3, #31
 8005020:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005024:	4618      	mov	r0, r3
 8005026:	bd80      	pop	{r7, pc}
 8005028:	58024400 	.word	0x58024400
 800502c:	0800eb88 	.word	0x0800eb88

08005030 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005034:	b0ca      	sub	sp, #296	@ 0x128
 8005036:	af00      	add	r7, sp, #0
 8005038:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800503c:	2300      	movs	r3, #0
 800503e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005042:	2300      	movs	r3, #0
 8005044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005050:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005054:	2500      	movs	r5, #0
 8005056:	ea54 0305 	orrs.w	r3, r4, r5
 800505a:	d049      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800505c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005066:	d02f      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005068:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800506c:	d828      	bhi.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800506e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005072:	d01a      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005078:	d822      	bhi.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800507e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005082:	d007      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005084:	e01c      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005086:	4bb8      	ldr	r3, [pc, #736]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508a:	4ab7      	ldr	r2, [pc, #732]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800508c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005090:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005092:	e01a      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005098:	3308      	adds	r3, #8
 800509a:	2102      	movs	r1, #2
 800509c:	4618      	mov	r0, r3
 800509e:	f001 fc8f 	bl	80069c0 <RCCEx_PLL2_Config>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80050a8:	e00f      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	3328      	adds	r3, #40	@ 0x28
 80050b0:	2102      	movs	r1, #2
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 fd36 	bl	8006b24 <RCCEx_PLL3_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80050be:	e004      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050c6:	e000      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80050c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10a      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80050d2:	4ba5      	ldr	r3, [pc, #660]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050e0:	4aa1      	ldr	r2, [pc, #644]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050e2:	430b      	orrs	r3, r1
 80050e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80050e6:	e003      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80050fc:	f04f 0900 	mov.w	r9, #0
 8005100:	ea58 0309 	orrs.w	r3, r8, r9
 8005104:	d047      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510c:	2b04      	cmp	r3, #4
 800510e:	d82a      	bhi.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005110:	a201      	add	r2, pc, #4	@ (adr r2, 8005118 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005116:	bf00      	nop
 8005118:	0800512d 	.word	0x0800512d
 800511c:	0800513b 	.word	0x0800513b
 8005120:	08005151 	.word	0x08005151
 8005124:	0800516f 	.word	0x0800516f
 8005128:	0800516f 	.word	0x0800516f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800512c:	4b8e      	ldr	r3, [pc, #568]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	4a8d      	ldr	r2, [pc, #564]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005138:	e01a      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	3308      	adds	r3, #8
 8005140:	2100      	movs	r1, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f001 fc3c 	bl	80069c0 <RCCEx_PLL2_Config>
 8005148:	4603      	mov	r3, r0
 800514a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800514e:	e00f      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005154:	3328      	adds	r3, #40	@ 0x28
 8005156:	2100      	movs	r1, #0
 8005158:	4618      	mov	r0, r3
 800515a:	f001 fce3 	bl	8006b24 <RCCEx_PLL3_Config>
 800515e:	4603      	mov	r3, r0
 8005160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005164:	e004      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800516c:	e000      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800516e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10a      	bne.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005178:	4b7b      	ldr	r3, [pc, #492]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800517a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800517c:	f023 0107 	bic.w	r1, r3, #7
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005186:	4a78      	ldr	r2, [pc, #480]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005188:	430b      	orrs	r3, r1
 800518a:	6513      	str	r3, [r2, #80]	@ 0x50
 800518c:	e003      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80051a2:	f04f 0b00 	mov.w	fp, #0
 80051a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80051aa:	d04c      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80051ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051b6:	d030      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80051b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051bc:	d829      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051be:	2bc0      	cmp	r3, #192	@ 0xc0
 80051c0:	d02d      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80051c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80051c4:	d825      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051c6:	2b80      	cmp	r3, #128	@ 0x80
 80051c8:	d018      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80051ca:	2b80      	cmp	r3, #128	@ 0x80
 80051cc:	d821      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d002      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80051d2:	2b40      	cmp	r3, #64	@ 0x40
 80051d4:	d007      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80051d6:	e01c      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051d8:	4b63      	ldr	r3, [pc, #396]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051dc:	4a62      	ldr	r2, [pc, #392]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051e4:	e01c      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ea:	3308      	adds	r3, #8
 80051ec:	2100      	movs	r1, #0
 80051ee:	4618      	mov	r0, r3
 80051f0:	f001 fbe6 	bl	80069c0 <RCCEx_PLL2_Config>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051fa:	e011      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005200:	3328      	adds	r3, #40	@ 0x28
 8005202:	2100      	movs	r1, #0
 8005204:	4618      	mov	r0, r3
 8005206:	f001 fc8d 	bl	8006b24 <RCCEx_PLL3_Config>
 800520a:	4603      	mov	r3, r0
 800520c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005210:	e006      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005218:	e002      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800521a:	bf00      	nop
 800521c:	e000      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800521e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005220:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10a      	bne.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005228:	4b4f      	ldr	r3, [pc, #316]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800522a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005236:	4a4c      	ldr	r2, [pc, #304]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005238:	430b      	orrs	r3, r1
 800523a:	6513      	str	r3, [r2, #80]	@ 0x50
 800523c:	e003      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800523e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005252:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005256:	2300      	movs	r3, #0
 8005258:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800525c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005260:	460b      	mov	r3, r1
 8005262:	4313      	orrs	r3, r2
 8005264:	d053      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800526a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800526e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005272:	d035      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005274:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005278:	d82e      	bhi.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800527a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800527e:	d031      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005280:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005284:	d828      	bhi.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005286:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800528a:	d01a      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800528c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005290:	d822      	bhi.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005296:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800529a:	d007      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800529c:	e01c      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800529e:	4b32      	ldr	r3, [pc, #200]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a2:	4a31      	ldr	r2, [pc, #196]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052aa:	e01c      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b0:	3308      	adds	r3, #8
 80052b2:	2100      	movs	r1, #0
 80052b4:	4618      	mov	r0, r3
 80052b6:	f001 fb83 	bl	80069c0 <RCCEx_PLL2_Config>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80052c0:	e011      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c6:	3328      	adds	r3, #40	@ 0x28
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f001 fc2a 	bl	8006b24 <RCCEx_PLL3_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052d6:	e006      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052de:	e002      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052e0:	bf00      	nop
 80052e2:	e000      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80052ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80052fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005300:	430b      	orrs	r3, r1
 8005302:	6593      	str	r3, [r2, #88]	@ 0x58
 8005304:	e003      	b.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800530a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800530e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005316:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800531a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800531e:	2300      	movs	r3, #0
 8005320:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005324:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005328:	460b      	mov	r3, r1
 800532a:	4313      	orrs	r3, r2
 800532c:	d056      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800532e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005332:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005336:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800533a:	d038      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800533c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005340:	d831      	bhi.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005342:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005346:	d034      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005348:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800534c:	d82b      	bhi.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800534e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005352:	d01d      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005358:	d825      	bhi.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800535a:	2b00      	cmp	r3, #0
 800535c:	d006      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800535e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005362:	d00a      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005364:	e01f      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005366:	bf00      	nop
 8005368:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800536c:	4ba2      	ldr	r3, [pc, #648]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800536e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005370:	4aa1      	ldr	r2, [pc, #644]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005376:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005378:	e01c      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800537a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537e:	3308      	adds	r3, #8
 8005380:	2100      	movs	r1, #0
 8005382:	4618      	mov	r0, r3
 8005384:	f001 fb1c 	bl	80069c0 <RCCEx_PLL2_Config>
 8005388:	4603      	mov	r3, r0
 800538a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800538e:	e011      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005394:	3328      	adds	r3, #40	@ 0x28
 8005396:	2100      	movs	r1, #0
 8005398:	4618      	mov	r0, r3
 800539a:	f001 fbc3 	bl	8006b24 <RCCEx_PLL3_Config>
 800539e:	4603      	mov	r3, r0
 80053a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053a4:	e006      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053ac:	e002      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80053ae:	bf00      	nop
 80053b0:	e000      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80053b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10b      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80053bc:	4b8e      	ldr	r3, [pc, #568]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80053c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80053cc:	4a8a      	ldr	r2, [pc, #552]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053ce:	430b      	orrs	r3, r1
 80053d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80053d2:	e003      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80053dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80053e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80053f2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80053f6:	460b      	mov	r3, r1
 80053f8:	4313      	orrs	r3, r2
 80053fa:	d03a      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80053fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005402:	2b30      	cmp	r3, #48	@ 0x30
 8005404:	d01f      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005406:	2b30      	cmp	r3, #48	@ 0x30
 8005408:	d819      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800540a:	2b20      	cmp	r3, #32
 800540c:	d00c      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800540e:	2b20      	cmp	r3, #32
 8005410:	d815      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005412:	2b00      	cmp	r3, #0
 8005414:	d019      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005416:	2b10      	cmp	r3, #16
 8005418:	d111      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800541a:	4b77      	ldr	r3, [pc, #476]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	4a76      	ldr	r2, [pc, #472]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005424:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005426:	e011      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542c:	3308      	adds	r3, #8
 800542e:	2102      	movs	r1, #2
 8005430:	4618      	mov	r0, r3
 8005432:	f001 fac5 	bl	80069c0 <RCCEx_PLL2_Config>
 8005436:	4603      	mov	r3, r0
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800543c:	e006      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005444:	e002      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005446:	bf00      	nop
 8005448:	e000      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800544a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800544c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10a      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005454:	4b68      	ldr	r3, [pc, #416]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005458:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800545c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005462:	4a65      	ldr	r2, [pc, #404]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005464:	430b      	orrs	r3, r1
 8005466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005468:	e003      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800546e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800547e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005482:	2300      	movs	r3, #0
 8005484:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005488:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800548c:	460b      	mov	r3, r1
 800548e:	4313      	orrs	r3, r2
 8005490:	d051      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005498:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800549c:	d035      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800549e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054a2:	d82e      	bhi.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054a8:	d031      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80054aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054ae:	d828      	bhi.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054b4:	d01a      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80054b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054ba:	d822      	bhi.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80054c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c4:	d007      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80054c6:	e01c      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c8:	4b4b      	ldr	r3, [pc, #300]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054cc:	4a4a      	ldr	r2, [pc, #296]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054d4:	e01c      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054da:	3308      	adds	r3, #8
 80054dc:	2100      	movs	r1, #0
 80054de:	4618      	mov	r0, r3
 80054e0:	f001 fa6e 	bl	80069c0 <RCCEx_PLL2_Config>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054ea:	e011      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f0:	3328      	adds	r3, #40	@ 0x28
 80054f2:	2100      	movs	r1, #0
 80054f4:	4618      	mov	r0, r3
 80054f6:	f001 fb15 	bl	8006b24 <RCCEx_PLL3_Config>
 80054fa:	4603      	mov	r3, r0
 80054fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005500:	e006      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005508:	e002      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800550a:	bf00      	nop
 800550c:	e000      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800550e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10a      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005518:	4b37      	ldr	r3, [pc, #220]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800551a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005526:	4a34      	ldr	r2, [pc, #208]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005528:	430b      	orrs	r3, r1
 800552a:	6513      	str	r3, [r2, #80]	@ 0x50
 800552c:	e003      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005546:	2300      	movs	r3, #0
 8005548:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800554c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005550:	460b      	mov	r3, r1
 8005552:	4313      	orrs	r3, r2
 8005554:	d056      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800555c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005560:	d033      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005562:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005566:	d82c      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005568:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800556c:	d02f      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800556e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005572:	d826      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005574:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005578:	d02b      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800557a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800557e:	d820      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005584:	d012      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800558a:	d81a      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800558c:	2b00      	cmp	r3, #0
 800558e:	d022      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005594:	d115      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559a:	3308      	adds	r3, #8
 800559c:	2101      	movs	r1, #1
 800559e:	4618      	mov	r0, r3
 80055a0:	f001 fa0e 	bl	80069c0 <RCCEx_PLL2_Config>
 80055a4:	4603      	mov	r3, r0
 80055a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80055aa:	e015      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b0:	3328      	adds	r3, #40	@ 0x28
 80055b2:	2101      	movs	r1, #1
 80055b4:	4618      	mov	r0, r3
 80055b6:	f001 fab5 	bl	8006b24 <RCCEx_PLL3_Config>
 80055ba:	4603      	mov	r3, r0
 80055bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80055c0:	e00a      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055c8:	e006      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055ca:	bf00      	nop
 80055cc:	e004      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055ce:	bf00      	nop
 80055d0:	e002      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055d2:	bf00      	nop
 80055d4:	e000      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10d      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055e0:	4b05      	ldr	r3, [pc, #20]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055ee:	4a02      	ldr	r2, [pc, #8]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055f0:	430b      	orrs	r3, r1
 80055f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80055f4:	e006      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80055f6:	bf00      	nop
 80055f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005614:	2300      	movs	r3, #0
 8005616:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800561a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800561e:	460b      	mov	r3, r1
 8005620:	4313      	orrs	r3, r2
 8005622:	d055      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005628:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800562c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005630:	d033      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005632:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005636:	d82c      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563c:	d02f      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800563e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005642:	d826      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005644:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005648:	d02b      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800564a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800564e:	d820      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005654:	d012      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800565a:	d81a      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800565c:	2b00      	cmp	r3, #0
 800565e:	d022      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005664:	d115      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	3308      	adds	r3, #8
 800566c:	2101      	movs	r1, #1
 800566e:	4618      	mov	r0, r3
 8005670:	f001 f9a6 	bl	80069c0 <RCCEx_PLL2_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800567a:	e015      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800567c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005680:	3328      	adds	r3, #40	@ 0x28
 8005682:	2101      	movs	r1, #1
 8005684:	4618      	mov	r0, r3
 8005686:	f001 fa4d 	bl	8006b24 <RCCEx_PLL3_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005690:	e00a      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005698:	e006      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800569a:	bf00      	nop
 800569c:	e004      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800569e:	bf00      	nop
 80056a0:	e002      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056a2:	bf00      	nop
 80056a4:	e000      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10b      	bne.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80056b0:	4ba3      	ldr	r3, [pc, #652]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056c0:	4a9f      	ldr	r2, [pc, #636]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056c2:	430b      	orrs	r3, r1
 80056c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80056c6:	e003      	b.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80056dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056e0:	2300      	movs	r3, #0
 80056e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80056e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056ea:	460b      	mov	r3, r1
 80056ec:	4313      	orrs	r3, r2
 80056ee:	d037      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80056f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056fa:	d00e      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80056fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005700:	d816      	bhi.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005702:	2b00      	cmp	r3, #0
 8005704:	d018      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005706:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800570a:	d111      	bne.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800570c:	4b8c      	ldr	r3, [pc, #560]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	4a8b      	ldr	r2, [pc, #556]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005716:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005718:	e00f      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800571a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800571e:	3308      	adds	r3, #8
 8005720:	2101      	movs	r1, #1
 8005722:	4618      	mov	r0, r3
 8005724:	f001 f94c 	bl	80069c0 <RCCEx_PLL2_Config>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800572e:	e004      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005736:	e000      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10a      	bne.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005742:	4b7f      	ldr	r3, [pc, #508]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005746:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800574a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005750:	4a7b      	ldr	r2, [pc, #492]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005752:	430b      	orrs	r3, r1
 8005754:	6513      	str	r3, [r2, #80]	@ 0x50
 8005756:	e003      	b.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800575c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005768:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800576c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005770:	2300      	movs	r3, #0
 8005772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005776:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800577a:	460b      	mov	r3, r1
 800577c:	4313      	orrs	r3, r2
 800577e:	d039      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005786:	2b03      	cmp	r3, #3
 8005788:	d81c      	bhi.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800578a:	a201      	add	r2, pc, #4	@ (adr r2, 8005790 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800578c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005790:	080057cd 	.word	0x080057cd
 8005794:	080057a1 	.word	0x080057a1
 8005798:	080057af 	.word	0x080057af
 800579c:	080057cd 	.word	0x080057cd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057a0:	4b67      	ldr	r3, [pc, #412]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	4a66      	ldr	r2, [pc, #408]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80057ac:	e00f      	b.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	3308      	adds	r3, #8
 80057b4:	2102      	movs	r1, #2
 80057b6:	4618      	mov	r0, r3
 80057b8:	f001 f902 	bl	80069c0 <RCCEx_PLL2_Config>
 80057bc:	4603      	mov	r3, r0
 80057be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80057c2:	e004      	b.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ca:	e000      	b.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80057cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10a      	bne.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80057d6:	4b5a      	ldr	r3, [pc, #360]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057da:	f023 0103 	bic.w	r1, r3, #3
 80057de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e4:	4a56      	ldr	r2, [pc, #344]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057e6:	430b      	orrs	r3, r1
 80057e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057ea:	e003      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005800:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005804:	2300      	movs	r3, #0
 8005806:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800580a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800580e:	460b      	mov	r3, r1
 8005810:	4313      	orrs	r3, r2
 8005812:	f000 809f 	beq.w	8005954 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005816:	4b4b      	ldr	r3, [pc, #300]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a4a      	ldr	r2, [pc, #296]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800581c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005820:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005822:	f7fc fe57 	bl	80024d4 <HAL_GetTick>
 8005826:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800582a:	e00b      	b.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800582c:	f7fc fe52 	bl	80024d4 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	2b64      	cmp	r3, #100	@ 0x64
 800583a:	d903      	bls.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005842:	e005      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005844:	4b3f      	ldr	r3, [pc, #252]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0ed      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005854:	2b00      	cmp	r3, #0
 8005856:	d179      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005858:	4b39      	ldr	r3, [pc, #228]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800585a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800585c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005860:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005864:	4053      	eors	r3, r2
 8005866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800586a:	2b00      	cmp	r3, #0
 800586c:	d015      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800586e:	4b34      	ldr	r3, [pc, #208]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800587a:	4b31      	ldr	r3, [pc, #196]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587e:	4a30      	ldr	r2, [pc, #192]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005884:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005886:	4b2e      	ldr	r3, [pc, #184]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800588a:	4a2d      	ldr	r2, [pc, #180]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800588c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005890:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005892:	4a2b      	ldr	r2, [pc, #172]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005894:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005898:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058a6:	d118      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a8:	f7fc fe14 	bl	80024d4 <HAL_GetTick>
 80058ac:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058b0:	e00d      	b.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058b2:	f7fc fe0f 	bl	80024d4 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80058bc:	1ad2      	subs	r2, r2, r3
 80058be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d903      	bls.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80058cc:	e005      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0eb      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80058da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d129      	bne.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058f2:	d10e      	bne.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80058f4:	4b12      	ldr	r3, [pc, #72]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80058fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005900:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005904:	091a      	lsrs	r2, r3, #4
 8005906:	4b10      	ldr	r3, [pc, #64]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005908:	4013      	ands	r3, r2
 800590a:	4a0d      	ldr	r2, [pc, #52]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800590c:	430b      	orrs	r3, r1
 800590e:	6113      	str	r3, [r2, #16]
 8005910:	e005      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005912:	4b0b      	ldr	r3, [pc, #44]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	4a0a      	ldr	r2, [pc, #40]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005918:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800591c:	6113      	str	r3, [r2, #16]
 800591e:	4b08      	ldr	r3, [pc, #32]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005920:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005926:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800592a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800592e:	4a04      	ldr	r2, [pc, #16]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005930:	430b      	orrs	r3, r1
 8005932:	6713      	str	r3, [r2, #112]	@ 0x70
 8005934:	e00e      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800593a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800593e:	e009      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005940:	58024400 	.word	0x58024400
 8005944:	58024800 	.word	0x58024800
 8005948:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800594c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f002 0301 	and.w	r3, r2, #1
 8005960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005964:	2300      	movs	r3, #0
 8005966:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800596a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800596e:	460b      	mov	r3, r1
 8005970:	4313      	orrs	r3, r2
 8005972:	f000 8089 	beq.w	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800597c:	2b28      	cmp	r3, #40	@ 0x28
 800597e:	d86b      	bhi.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005980:	a201      	add	r2, pc, #4	@ (adr r2, 8005988 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005986:	bf00      	nop
 8005988:	08005a61 	.word	0x08005a61
 800598c:	08005a59 	.word	0x08005a59
 8005990:	08005a59 	.word	0x08005a59
 8005994:	08005a59 	.word	0x08005a59
 8005998:	08005a59 	.word	0x08005a59
 800599c:	08005a59 	.word	0x08005a59
 80059a0:	08005a59 	.word	0x08005a59
 80059a4:	08005a59 	.word	0x08005a59
 80059a8:	08005a2d 	.word	0x08005a2d
 80059ac:	08005a59 	.word	0x08005a59
 80059b0:	08005a59 	.word	0x08005a59
 80059b4:	08005a59 	.word	0x08005a59
 80059b8:	08005a59 	.word	0x08005a59
 80059bc:	08005a59 	.word	0x08005a59
 80059c0:	08005a59 	.word	0x08005a59
 80059c4:	08005a59 	.word	0x08005a59
 80059c8:	08005a43 	.word	0x08005a43
 80059cc:	08005a59 	.word	0x08005a59
 80059d0:	08005a59 	.word	0x08005a59
 80059d4:	08005a59 	.word	0x08005a59
 80059d8:	08005a59 	.word	0x08005a59
 80059dc:	08005a59 	.word	0x08005a59
 80059e0:	08005a59 	.word	0x08005a59
 80059e4:	08005a59 	.word	0x08005a59
 80059e8:	08005a61 	.word	0x08005a61
 80059ec:	08005a59 	.word	0x08005a59
 80059f0:	08005a59 	.word	0x08005a59
 80059f4:	08005a59 	.word	0x08005a59
 80059f8:	08005a59 	.word	0x08005a59
 80059fc:	08005a59 	.word	0x08005a59
 8005a00:	08005a59 	.word	0x08005a59
 8005a04:	08005a59 	.word	0x08005a59
 8005a08:	08005a61 	.word	0x08005a61
 8005a0c:	08005a59 	.word	0x08005a59
 8005a10:	08005a59 	.word	0x08005a59
 8005a14:	08005a59 	.word	0x08005a59
 8005a18:	08005a59 	.word	0x08005a59
 8005a1c:	08005a59 	.word	0x08005a59
 8005a20:	08005a59 	.word	0x08005a59
 8005a24:	08005a59 	.word	0x08005a59
 8005a28:	08005a61 	.word	0x08005a61
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a30:	3308      	adds	r3, #8
 8005a32:	2101      	movs	r1, #1
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 ffc3 	bl	80069c0 <RCCEx_PLL2_Config>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a40:	e00f      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a46:	3328      	adds	r3, #40	@ 0x28
 8005a48:	2101      	movs	r1, #1
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f001 f86a 	bl	8006b24 <RCCEx_PLL3_Config>
 8005a50:	4603      	mov	r3, r0
 8005a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a56:	e004      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a5e:	e000      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005a60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10a      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005a6a:	4bbf      	ldr	r3, [pc, #764]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a78:	4abb      	ldr	r2, [pc, #748]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a7e:	e003      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a90:	f002 0302 	and.w	r3, r2, #2
 8005a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a9e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	d041      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aae:	2b05      	cmp	r3, #5
 8005ab0:	d824      	bhi.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab8:	08005b05 	.word	0x08005b05
 8005abc:	08005ad1 	.word	0x08005ad1
 8005ac0:	08005ae7 	.word	0x08005ae7
 8005ac4:	08005b05 	.word	0x08005b05
 8005ac8:	08005b05 	.word	0x08005b05
 8005acc:	08005b05 	.word	0x08005b05
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f000 ff71 	bl	80069c0 <RCCEx_PLL2_Config>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ae4:	e00f      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aea:	3328      	adds	r3, #40	@ 0x28
 8005aec:	2101      	movs	r1, #1
 8005aee:	4618      	mov	r0, r3
 8005af0:	f001 f818 	bl	8006b24 <RCCEx_PLL3_Config>
 8005af4:	4603      	mov	r3, r0
 8005af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005afa:	e004      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b02:	e000      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10a      	bne.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005b0e:	4b96      	ldr	r3, [pc, #600]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b12:	f023 0107 	bic.w	r1, r3, #7
 8005b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b1c:	4a92      	ldr	r2, [pc, #584]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b1e:	430b      	orrs	r3, r1
 8005b20:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b22:	e003      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b34:	f002 0304 	and.w	r3, r2, #4
 8005b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b42:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005b46:	460b      	mov	r3, r1
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	d044      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b54:	2b05      	cmp	r3, #5
 8005b56:	d825      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005b58:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5e:	bf00      	nop
 8005b60:	08005bad 	.word	0x08005bad
 8005b64:	08005b79 	.word	0x08005b79
 8005b68:	08005b8f 	.word	0x08005b8f
 8005b6c:	08005bad 	.word	0x08005bad
 8005b70:	08005bad 	.word	0x08005bad
 8005b74:	08005bad 	.word	0x08005bad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	3308      	adds	r3, #8
 8005b7e:	2101      	movs	r1, #1
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 ff1d 	bl	80069c0 <RCCEx_PLL2_Config>
 8005b86:	4603      	mov	r3, r0
 8005b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005b8c:	e00f      	b.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b92:	3328      	adds	r3, #40	@ 0x28
 8005b94:	2101      	movs	r1, #1
 8005b96:	4618      	mov	r0, r3
 8005b98:	f000 ffc4 	bl	8006b24 <RCCEx_PLL3_Config>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005ba2:	e004      	b.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005baa:	e000      	b.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10b      	bne.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bb6:	4b6c      	ldr	r3, [pc, #432]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bba:	f023 0107 	bic.w	r1, r3, #7
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bc6:	4a68      	ldr	r2, [pc, #416]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bc8:	430b      	orrs	r3, r1
 8005bca:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bcc:	e003      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	f002 0320 	and.w	r3, r2, #32
 8005be2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005be6:	2300      	movs	r3, #0
 8005be8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	d055      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c02:	d033      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005c04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c08:	d82c      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0e:	d02f      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c14:	d826      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c1a:	d02b      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005c1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c20:	d820      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c26:	d012      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c2c:	d81a      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d022      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005c32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c36:	d115      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3c:	3308      	adds	r3, #8
 8005c3e:	2100      	movs	r1, #0
 8005c40:	4618      	mov	r0, r3
 8005c42:	f000 febd 	bl	80069c0 <RCCEx_PLL2_Config>
 8005c46:	4603      	mov	r3, r0
 8005c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c4c:	e015      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c52:	3328      	adds	r3, #40	@ 0x28
 8005c54:	2102      	movs	r1, #2
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 ff64 	bl	8006b24 <RCCEx_PLL3_Config>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c62:	e00a      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c6a:	e006      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c6c:	bf00      	nop
 8005c6e:	e004      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c70:	bf00      	nop
 8005c72:	e002      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c74:	bf00      	nop
 8005c76:	e000      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10b      	bne.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c82:	4b39      	ldr	r3, [pc, #228]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c86:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c92:	4a35      	ldr	r2, [pc, #212]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c94:	430b      	orrs	r3, r1
 8005c96:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c98:	e003      	b.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005cae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005cb8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	d058      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005cce:	d033      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005cd0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005cd4:	d82c      	bhi.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cda:	d02f      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ce0:	d826      	bhi.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ce2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ce6:	d02b      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005ce8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cec:	d820      	bhi.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cf2:	d012      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005cf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cf8:	d81a      	bhi.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d022      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005cfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d02:	d115      	bne.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d08:	3308      	adds	r3, #8
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f000 fe57 	bl	80069c0 <RCCEx_PLL2_Config>
 8005d12:	4603      	mov	r3, r0
 8005d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d18:	e015      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	3328      	adds	r3, #40	@ 0x28
 8005d20:	2102      	movs	r1, #2
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fefe 	bl	8006b24 <RCCEx_PLL3_Config>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d2e:	e00a      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d36:	e006      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d38:	bf00      	nop
 8005d3a:	e004      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d3c:	bf00      	nop
 8005d3e:	e002      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d40:	bf00      	nop
 8005d42:	e000      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10e      	bne.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d4e:	4b06      	ldr	r3, [pc, #24]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d52:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d5e:	4a02      	ldr	r2, [pc, #8]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d60:	430b      	orrs	r3, r1
 8005d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d64:	e006      	b.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005d66:	bf00      	nop
 8005d68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005d80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d84:	2300      	movs	r3, #0
 8005d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d8a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4313      	orrs	r3, r2
 8005d92:	d055      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d9c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005da0:	d033      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005da2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005da6:	d82c      	bhi.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dac:	d02f      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005dae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005db2:	d826      	bhi.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005db4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005db8:	d02b      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005dba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005dbe:	d820      	bhi.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005dc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dc4:	d012      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005dc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dca:	d81a      	bhi.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d022      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005dd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dd4:	d115      	bne.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dda:	3308      	adds	r3, #8
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fdee 	bl	80069c0 <RCCEx_PLL2_Config>
 8005de4:	4603      	mov	r3, r0
 8005de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005dea:	e015      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df0:	3328      	adds	r3, #40	@ 0x28
 8005df2:	2102      	movs	r1, #2
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 fe95 	bl	8006b24 <RCCEx_PLL3_Config>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005e00:	e00a      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e08:	e006      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e0a:	bf00      	nop
 8005e0c:	e004      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e0e:	bf00      	nop
 8005e10:	e002      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e12:	bf00      	nop
 8005e14:	e000      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10b      	bne.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005e20:	4ba1      	ldr	r3, [pc, #644]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e24:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e30:	4a9d      	ldr	r2, [pc, #628]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e32:	430b      	orrs	r3, r1
 8005e34:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e36:	e003      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e48:	f002 0308 	and.w	r3, r2, #8
 8005e4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e50:	2300      	movs	r3, #0
 8005e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e56:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	d01e      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e6c:	d10c      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e72:	3328      	adds	r3, #40	@ 0x28
 8005e74:	2102      	movs	r1, #2
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fe54 	bl	8006b24 <RCCEx_PLL3_Config>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d002      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005e88:	4b87      	ldr	r3, [pc, #540]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e8c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e98:	4a83      	ldr	r2, [pc, #524]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e9a:	430b      	orrs	r3, r1
 8005e9c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea6:	f002 0310 	and.w	r3, r2, #16
 8005eaa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005eae:	2300      	movs	r3, #0
 8005eb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005eb4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005eb8:	460b      	mov	r3, r1
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	d01e      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eca:	d10c      	bne.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed0:	3328      	adds	r3, #40	@ 0x28
 8005ed2:	2102      	movs	r1, #2
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f000 fe25 	bl	8006b24 <RCCEx_PLL3_Config>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d002      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ee6:	4b70      	ldr	r3, [pc, #448]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ef6:	4a6c      	ldr	r2, [pc, #432]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ef8:	430b      	orrs	r3, r1
 8005efa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f04:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005f08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f12:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005f16:	460b      	mov	r3, r1
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	d03e      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f28:	d022      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005f2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f2e:	d81b      	bhi.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f38:	d00b      	beq.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005f3a:	e015      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f40:	3308      	adds	r3, #8
 8005f42:	2100      	movs	r1, #0
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fd3b 	bl	80069c0 <RCCEx_PLL2_Config>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f50:	e00f      	b.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f56:	3328      	adds	r3, #40	@ 0x28
 8005f58:	2102      	movs	r1, #2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fde2 	bl	8006b24 <RCCEx_PLL3_Config>
 8005f60:	4603      	mov	r3, r0
 8005f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f66:	e004      	b.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f6e:	e000      	b.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10b      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f7a:	4b4b      	ldr	r3, [pc, #300]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f7e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f86:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f8a:	4a47      	ldr	r2, [pc, #284]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f8c:	430b      	orrs	r3, r1
 8005f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f90:	e003      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005fa6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fa8:	2300      	movs	r3, #0
 8005faa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005fac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	d03b      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fbe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fc2:	d01f      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005fc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fc8:	d818      	bhi.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005fca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fce:	d003      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005fd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fd4:	d007      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005fd6:	e011      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fd8:	4b33      	ldr	r3, [pc, #204]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fdc:	4a32      	ldr	r2, [pc, #200]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005fe4:	e00f      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fea:	3328      	adds	r3, #40	@ 0x28
 8005fec:	2101      	movs	r1, #1
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fd98 	bl	8006b24 <RCCEx_PLL3_Config>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ffa:	e004      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006002:	e000      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10b      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800600e:	4b26      	ldr	r3, [pc, #152]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006012:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601e:	4a22      	ldr	r2, [pc, #136]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006020:	430b      	orrs	r3, r1
 8006022:	6553      	str	r3, [r2, #84]	@ 0x54
 8006024:	e003      	b.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800602a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800602e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006036:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800603a:	673b      	str	r3, [r7, #112]	@ 0x70
 800603c:	2300      	movs	r3, #0
 800603e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006040:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006044:	460b      	mov	r3, r1
 8006046:	4313      	orrs	r3, r2
 8006048:	d034      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800604a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006058:	d007      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800605a:	e011      	b.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800605c:	4b12      	ldr	r3, [pc, #72]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800605e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006060:	4a11      	ldr	r2, [pc, #68]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006066:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006068:	e00e      	b.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800606a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606e:	3308      	adds	r3, #8
 8006070:	2102      	movs	r1, #2
 8006072:	4618      	mov	r0, r3
 8006074:	f000 fca4 	bl	80069c0 <RCCEx_PLL2_Config>
 8006078:	4603      	mov	r3, r0
 800607a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800607e:	e003      	b.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10d      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006090:	4b05      	ldr	r3, [pc, #20]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006094:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800609e:	4a02      	ldr	r2, [pc, #8]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060a0:	430b      	orrs	r3, r1
 80060a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80060a4:	e006      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80060a6:	bf00      	nop
 80060a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80060b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80060c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060c2:	2300      	movs	r3, #0
 80060c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80060ca:	460b      	mov	r3, r1
 80060cc:	4313      	orrs	r3, r2
 80060ce:	d00c      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d4:	3328      	adds	r3, #40	@ 0x28
 80060d6:	2102      	movs	r1, #2
 80060d8:	4618      	mov	r0, r3
 80060da:	f000 fd23 	bl	8006b24 <RCCEx_PLL3_Config>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80060ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80060f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80060f8:	2300      	movs	r3, #0
 80060fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80060fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006100:	460b      	mov	r3, r1
 8006102:	4313      	orrs	r3, r2
 8006104:	d038      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800610e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006112:	d018      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006114:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006118:	d811      	bhi.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800611a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800611e:	d014      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006124:	d80b      	bhi.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006126:	2b00      	cmp	r3, #0
 8006128:	d011      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800612a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800612e:	d106      	bne.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006130:	4bc3      	ldr	r3, [pc, #780]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006134:	4ac2      	ldr	r2, [pc, #776]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800613a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800613c:	e008      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006144:	e004      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006146:	bf00      	nop
 8006148:	e002      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800614a:	bf00      	nop
 800614c:	e000      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800614e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006158:	4bb9      	ldr	r3, [pc, #740]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800615a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800615c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006164:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006168:	4ab5      	ldr	r2, [pc, #724]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800616a:	430b      	orrs	r3, r1
 800616c:	6553      	str	r3, [r2, #84]	@ 0x54
 800616e:	e003      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006184:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006186:	2300      	movs	r3, #0
 8006188:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800618a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800618e:	460b      	mov	r3, r1
 8006190:	4313      	orrs	r3, r2
 8006192:	d009      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006194:	4baa      	ldr	r3, [pc, #680]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006198:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800619c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a2:	4aa7      	ldr	r2, [pc, #668]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061a4:	430b      	orrs	r3, r1
 80061a6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80061a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80061b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80061b6:	2300      	movs	r3, #0
 80061b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80061ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80061be:	460b      	mov	r3, r1
 80061c0:	4313      	orrs	r3, r2
 80061c2:	d00a      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80061c4:	4b9e      	ldr	r3, [pc, #632]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80061cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80061d4:	4a9a      	ldr	r2, [pc, #616]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061d6:	430b      	orrs	r3, r1
 80061d8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80061da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80061e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061e8:	2300      	movs	r3, #0
 80061ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80061f0:	460b      	mov	r3, r1
 80061f2:	4313      	orrs	r3, r2
 80061f4:	d009      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80061f6:	4b92      	ldr	r3, [pc, #584]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061fa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80061fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006204:	4a8e      	ldr	r2, [pc, #568]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006206:	430b      	orrs	r3, r1
 8006208:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006212:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006216:	643b      	str	r3, [r7, #64]	@ 0x40
 8006218:	2300      	movs	r3, #0
 800621a:	647b      	str	r3, [r7, #68]	@ 0x44
 800621c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006220:	460b      	mov	r3, r1
 8006222:	4313      	orrs	r3, r2
 8006224:	d00e      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006226:	4b86      	ldr	r3, [pc, #536]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	4a85      	ldr	r2, [pc, #532]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800622c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006230:	6113      	str	r3, [r2, #16]
 8006232:	4b83      	ldr	r3, [pc, #524]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006234:	6919      	ldr	r1, [r3, #16]
 8006236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800623e:	4a80      	ldr	r2, [pc, #512]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006240:	430b      	orrs	r3, r1
 8006242:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006252:	2300      	movs	r3, #0
 8006254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006256:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800625a:	460b      	mov	r3, r1
 800625c:	4313      	orrs	r3, r2
 800625e:	d009      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006260:	4b77      	ldr	r3, [pc, #476]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006264:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626e:	4a74      	ldr	r2, [pc, #464]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006270:	430b      	orrs	r3, r1
 8006272:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006280:	633b      	str	r3, [r7, #48]	@ 0x30
 8006282:	2300      	movs	r3, #0
 8006284:	637b      	str	r3, [r7, #52]	@ 0x34
 8006286:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800628a:	460b      	mov	r3, r1
 800628c:	4313      	orrs	r3, r2
 800628e:	d00a      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006290:	4b6b      	ldr	r3, [pc, #428]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006294:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062a0:	4a67      	ldr	r2, [pc, #412]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062a2:	430b      	orrs	r3, r1
 80062a4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80062a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ae:	2100      	movs	r1, #0
 80062b0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80062bc:	460b      	mov	r3, r1
 80062be:	4313      	orrs	r3, r2
 80062c0:	d011      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062c6:	3308      	adds	r3, #8
 80062c8:	2100      	movs	r1, #0
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 fb78 	bl	80069c0 <RCCEx_PLL2_Config>
 80062d0:	4603      	mov	r3, r0
 80062d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80062e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ee:	2100      	movs	r1, #0
 80062f0:	6239      	str	r1, [r7, #32]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80062fc:	460b      	mov	r3, r1
 80062fe:	4313      	orrs	r3, r2
 8006300:	d011      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006306:	3308      	adds	r3, #8
 8006308:	2101      	movs	r1, #1
 800630a:	4618      	mov	r0, r3
 800630c:	f000 fb58 	bl	80069c0 <RCCEx_PLL2_Config>
 8006310:	4603      	mov	r3, r0
 8006312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800631e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	2100      	movs	r1, #0
 8006330:	61b9      	str	r1, [r7, #24]
 8006332:	f003 0304 	and.w	r3, r3, #4
 8006336:	61fb      	str	r3, [r7, #28]
 8006338:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800633c:	460b      	mov	r3, r1
 800633e:	4313      	orrs	r3, r2
 8006340:	d011      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006346:	3308      	adds	r3, #8
 8006348:	2102      	movs	r1, #2
 800634a:	4618      	mov	r0, r3
 800634c:	f000 fb38 	bl	80069c0 <RCCEx_PLL2_Config>
 8006350:	4603      	mov	r3, r0
 8006352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800635e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006362:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800636a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636e:	2100      	movs	r1, #0
 8006370:	6139      	str	r1, [r7, #16]
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800637c:	460b      	mov	r3, r1
 800637e:	4313      	orrs	r3, r2
 8006380:	d011      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006386:	3328      	adds	r3, #40	@ 0x28
 8006388:	2100      	movs	r1, #0
 800638a:	4618      	mov	r0, r3
 800638c:	f000 fbca 	bl	8006b24 <RCCEx_PLL3_Config>
 8006390:	4603      	mov	r3, r0
 8006392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800639e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80063a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ae:	2100      	movs	r1, #0
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	f003 0310 	and.w	r3, r3, #16
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80063bc:	460b      	mov	r3, r1
 80063be:	4313      	orrs	r3, r2
 80063c0:	d011      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c6:	3328      	adds	r3, #40	@ 0x28
 80063c8:	2101      	movs	r1, #1
 80063ca:	4618      	mov	r0, r3
 80063cc:	f000 fbaa 	bl	8006b24 <RCCEx_PLL3_Config>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80063d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d003      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80063e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	2100      	movs	r1, #0
 80063f0:	6039      	str	r1, [r7, #0]
 80063f2:	f003 0320 	and.w	r3, r3, #32
 80063f6:	607b      	str	r3, [r7, #4]
 80063f8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80063fc:	460b      	mov	r3, r1
 80063fe:	4313      	orrs	r3, r2
 8006400:	d011      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006406:	3328      	adds	r3, #40	@ 0x28
 8006408:	2102      	movs	r1, #2
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fb8a 	bl	8006b24 <RCCEx_PLL3_Config>
 8006410:	4603      	mov	r3, r0
 8006412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006422:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006426:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	e000      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
}
 8006434:	4618      	mov	r0, r3
 8006436:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800643a:	46bd      	mov	sp, r7
 800643c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006440:	58024400 	.word	0x58024400

08006444 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006448:	f7fe fd96 	bl	8004f78 <HAL_RCC_GetHCLKFreq>
 800644c:	4602      	mov	r2, r0
 800644e:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	091b      	lsrs	r3, r3, #4
 8006454:	f003 0307 	and.w	r3, r3, #7
 8006458:	4904      	ldr	r1, [pc, #16]	@ (800646c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800645a:	5ccb      	ldrb	r3, [r1, r3]
 800645c:	f003 031f 	and.w	r3, r3, #31
 8006460:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006464:	4618      	mov	r0, r3
 8006466:	bd80      	pop	{r7, pc}
 8006468:	58024400 	.word	0x58024400
 800646c:	0800eb88 	.word	0x0800eb88

08006470 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006470:	b480      	push	{r7}
 8006472:	b089      	sub	sp, #36	@ 0x24
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006478:	4ba1      	ldr	r3, [pc, #644]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800647a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647c:	f003 0303 	and.w	r3, r3, #3
 8006480:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006482:	4b9f      	ldr	r3, [pc, #636]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006486:	0b1b      	lsrs	r3, r3, #12
 8006488:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800648c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800648e:	4b9c      	ldr	r3, [pc, #624]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006492:	091b      	lsrs	r3, r3, #4
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800649a:	4b99      	ldr	r3, [pc, #612]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800649c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800649e:	08db      	lsrs	r3, r3, #3
 80064a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	fb02 f303 	mul.w	r3, r2, r3
 80064aa:	ee07 3a90 	vmov	s15, r3
 80064ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 8111 	beq.w	80066e0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	f000 8083 	beq.w	80065cc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	f200 80a1 	bhi.w	8006610 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d003      	beq.n	80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d056      	beq.n	8006588 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80064da:	e099      	b.n	8006610 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064dc:	4b88      	ldr	r3, [pc, #544]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0320 	and.w	r3, r3, #32
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d02d      	beq.n	8006544 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064e8:	4b85      	ldr	r3, [pc, #532]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	08db      	lsrs	r3, r3, #3
 80064ee:	f003 0303 	and.w	r3, r3, #3
 80064f2:	4a84      	ldr	r2, [pc, #528]	@ (8006704 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80064f4:	fa22 f303 	lsr.w	r3, r2, r3
 80064f8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	ee07 3a90 	vmov	s15, r3
 8006500:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	ee07 3a90 	vmov	s15, r3
 800650a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006512:	4b7b      	ldr	r3, [pc, #492]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800651a:	ee07 3a90 	vmov	s15, r3
 800651e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006522:	ed97 6a03 	vldr	s12, [r7, #12]
 8006526:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800652a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800652e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006532:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800653a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800653e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006542:	e087      	b.n	8006654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	ee07 3a90 	vmov	s15, r3
 800654a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800670c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006556:	4b6a      	ldr	r3, [pc, #424]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800655e:	ee07 3a90 	vmov	s15, r3
 8006562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006566:	ed97 6a03 	vldr	s12, [r7, #12]
 800656a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800656e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800657a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800657e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006582:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006586:	e065      	b.n	8006654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	ee07 3a90 	vmov	s15, r3
 800658e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006592:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006710 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800659a:	4b59      	ldr	r3, [pc, #356]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800659c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800659e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a2:	ee07 3a90 	vmov	s15, r3
 80065a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80065b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065ca:	e043      	b.n	8006654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	ee07 3a90 	vmov	s15, r3
 80065d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006714 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80065da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065de:	4b48      	ldr	r3, [pc, #288]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e6:	ee07 3a90 	vmov	s15, r3
 80065ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80065f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80065f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800660a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800660e:	e021      	b.n	8006654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	ee07 3a90 	vmov	s15, r3
 8006616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800661a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006710 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800661e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006622:	4b37      	ldr	r3, [pc, #220]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800662a:	ee07 3a90 	vmov	s15, r3
 800662e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006632:	ed97 6a03 	vldr	s12, [r7, #12]
 8006636:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800663a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800663e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800664a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800664e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006652:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006654:	4b2a      	ldr	r3, [pc, #168]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006658:	0a5b      	lsrs	r3, r3, #9
 800665a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800665e:	ee07 3a90 	vmov	s15, r3
 8006662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800666a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800666e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800667a:	ee17 2a90 	vmov	r2, s15
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006682:	4b1f      	ldr	r3, [pc, #124]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006686:	0c1b      	lsrs	r3, r3, #16
 8006688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800668c:	ee07 3a90 	vmov	s15, r3
 8006690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006694:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006698:	ee37 7a87 	vadd.f32	s14, s15, s14
 800669c:	edd7 6a07 	vldr	s13, [r7, #28]
 80066a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066a8:	ee17 2a90 	vmov	r2, s15
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80066b0:	4b13      	ldr	r3, [pc, #76]	@ (8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b4:	0e1b      	lsrs	r3, r3, #24
 80066b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066ba:	ee07 3a90 	vmov	s15, r3
 80066be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80066ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066d6:	ee17 2a90 	vmov	r2, s15
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80066de:	e008      	b.n	80066f2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	609a      	str	r2, [r3, #8]
}
 80066f2:	bf00      	nop
 80066f4:	3724      	adds	r7, #36	@ 0x24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	58024400 	.word	0x58024400
 8006704:	03d09000 	.word	0x03d09000
 8006708:	46000000 	.word	0x46000000
 800670c:	4c742400 	.word	0x4c742400
 8006710:	4a742400 	.word	0x4a742400
 8006714:	4af42400 	.word	0x4af42400

08006718 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006718:	b480      	push	{r7}
 800671a:	b089      	sub	sp, #36	@ 0x24
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006720:	4ba1      	ldr	r3, [pc, #644]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006724:	f003 0303 	and.w	r3, r3, #3
 8006728:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800672a:	4b9f      	ldr	r3, [pc, #636]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800672c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672e:	0d1b      	lsrs	r3, r3, #20
 8006730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006734:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006736:	4b9c      	ldr	r3, [pc, #624]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800673a:	0a1b      	lsrs	r3, r3, #8
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006742:	4b99      	ldr	r3, [pc, #612]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006746:	08db      	lsrs	r3, r3, #3
 8006748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	fb02 f303 	mul.w	r3, r2, r3
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800675a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 8111 	beq.w	8006988 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	2b02      	cmp	r3, #2
 800676a:	f000 8083 	beq.w	8006874 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	2b02      	cmp	r3, #2
 8006772:	f200 80a1 	bhi.w	80068b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d056      	beq.n	8006830 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006782:	e099      	b.n	80068b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006784:	4b88      	ldr	r3, [pc, #544]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0320 	and.w	r3, r3, #32
 800678c:	2b00      	cmp	r3, #0
 800678e:	d02d      	beq.n	80067ec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006790:	4b85      	ldr	r3, [pc, #532]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	08db      	lsrs	r3, r3, #3
 8006796:	f003 0303 	and.w	r3, r3, #3
 800679a:	4a84      	ldr	r2, [pc, #528]	@ (80069ac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800679c:	fa22 f303 	lsr.w	r3, r2, r3
 80067a0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	ee07 3a90 	vmov	s15, r3
 80067a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	ee07 3a90 	vmov	s15, r3
 80067b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ba:	4b7b      	ldr	r3, [pc, #492]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c2:	ee07 3a90 	vmov	s15, r3
 80067c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80067ce:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80067d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80067ea:	e087      	b.n	80068fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	ee07 3a90 	vmov	s15, r3
 80067f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067f6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80069b4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80067fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067fe:	4b6a      	ldr	r3, [pc, #424]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006806:	ee07 3a90 	vmov	s15, r3
 800680a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800680e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006812:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800681a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800681e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800682a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800682e:	e065      	b.n	80068fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	ee07 3a90 	vmov	s15, r3
 8006836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80069b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800683e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006842:	4b59      	ldr	r3, [pc, #356]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684a:	ee07 3a90 	vmov	s15, r3
 800684e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006852:	ed97 6a03 	vldr	s12, [r7, #12]
 8006856:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800685a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800685e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800686a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800686e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006872:	e043      	b.n	80068fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800687e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80069bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006886:	4b48      	ldr	r3, [pc, #288]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800688e:	ee07 3a90 	vmov	s15, r3
 8006892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006896:	ed97 6a03 	vldr	s12, [r7, #12]
 800689a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800689e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068b6:	e021      	b.n	80068fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	ee07 3a90 	vmov	s15, r3
 80068be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068c2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80069b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80068c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ca:	4b37      	ldr	r3, [pc, #220]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068da:	ed97 6a03 	vldr	s12, [r7, #12]
 80068de:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80068e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068fa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80068fc:	4b2a      	ldr	r3, [pc, #168]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006900:	0a5b      	lsrs	r3, r3, #9
 8006902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006906:	ee07 3a90 	vmov	s15, r3
 800690a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006912:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006916:	edd7 6a07 	vldr	s13, [r7, #28]
 800691a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800691e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006922:	ee17 2a90 	vmov	r2, s15
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800692a:	4b1f      	ldr	r3, [pc, #124]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800692c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692e:	0c1b      	lsrs	r3, r3, #16
 8006930:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006934:	ee07 3a90 	vmov	s15, r3
 8006938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800693c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006940:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006944:	edd7 6a07 	vldr	s13, [r7, #28]
 8006948:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800694c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006950:	ee17 2a90 	vmov	r2, s15
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006958:	4b13      	ldr	r3, [pc, #76]	@ (80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800695a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695c:	0e1b      	lsrs	r3, r3, #24
 800695e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006962:	ee07 3a90 	vmov	s15, r3
 8006966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800696a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800696e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006972:	edd7 6a07 	vldr	s13, [r7, #28]
 8006976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800697a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800697e:	ee17 2a90 	vmov	r2, s15
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006986:	e008      	b.n	800699a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	609a      	str	r2, [r3, #8]
}
 800699a:	bf00      	nop
 800699c:	3724      	adds	r7, #36	@ 0x24
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	58024400 	.word	0x58024400
 80069ac:	03d09000 	.word	0x03d09000
 80069b0:	46000000 	.word	0x46000000
 80069b4:	4c742400 	.word	0x4c742400
 80069b8:	4a742400 	.word	0x4a742400
 80069bc:	4af42400 	.word	0x4af42400

080069c0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069ce:	4b53      	ldr	r3, [pc, #332]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 80069d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d101      	bne.n	80069de <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e099      	b.n	8006b12 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80069de:	4b4f      	ldr	r3, [pc, #316]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a4e      	ldr	r2, [pc, #312]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 80069e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ea:	f7fb fd73 	bl	80024d4 <HAL_GetTick>
 80069ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069f0:	e008      	b.n	8006a04 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069f2:	f7fb fd6f 	bl	80024d4 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d901      	bls.n	8006a04 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e086      	b.n	8006b12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006a04:	4b45      	ldr	r3, [pc, #276]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1f0      	bne.n	80069f2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006a10:	4b42      	ldr	r3, [pc, #264]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a14:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	031b      	lsls	r3, r3, #12
 8006a1e:	493f      	ldr	r1, [pc, #252]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	025b      	lsls	r3, r3, #9
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	041b      	lsls	r3, r3, #16
 8006a42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a46:	431a      	orrs	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	061b      	lsls	r3, r3, #24
 8006a50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a54:	4931      	ldr	r1, [pc, #196]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006a5a:	4b30      	ldr	r3, [pc, #192]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	492d      	ldr	r1, [pc, #180]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a70:	f023 0220 	bic.w	r2, r3, #32
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	4928      	ldr	r1, [pc, #160]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a7e:	4b27      	ldr	r3, [pc, #156]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a82:	4a26      	ldr	r2, [pc, #152]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a84:	f023 0310 	bic.w	r3, r3, #16
 8006a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a8a:	4b24      	ldr	r3, [pc, #144]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a8e:	4b24      	ldr	r3, [pc, #144]	@ (8006b20 <RCCEx_PLL2_Config+0x160>)
 8006a90:	4013      	ands	r3, r2
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	69d2      	ldr	r2, [r2, #28]
 8006a96:	00d2      	lsls	r2, r2, #3
 8006a98:	4920      	ldr	r1, [pc, #128]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006aa4:	f043 0310 	orr.w	r3, r3, #16
 8006aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d106      	bne.n	8006abe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab4:	4a19      	ldr	r2, [pc, #100]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ab6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006aba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006abc:	e00f      	b.n	8006ade <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d106      	bne.n	8006ad2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ac4:	4b15      	ldr	r3, [pc, #84]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac8:	4a14      	ldr	r2, [pc, #80]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ad0:	e005      	b.n	8006ade <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ad2:	4b12      	ldr	r3, [pc, #72]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad6:	4a11      	ldr	r2, [pc, #68]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ad8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006adc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006ade:	4b0f      	ldr	r3, [pc, #60]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006ae4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ae8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aea:	f7fb fcf3 	bl	80024d4 <HAL_GetTick>
 8006aee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006af0:	e008      	b.n	8006b04 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006af2:	f7fb fcef 	bl	80024d4 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d901      	bls.n	8006b04 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e006      	b.n	8006b12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b04:	4b05      	ldr	r3, [pc, #20]	@ (8006b1c <RCCEx_PLL2_Config+0x15c>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f0      	beq.n	8006af2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	58024400 	.word	0x58024400
 8006b20:	ffff0007 	.word	0xffff0007

08006b24 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b32:	4b53      	ldr	r3, [pc, #332]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b36:	f003 0303 	and.w	r3, r3, #3
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d101      	bne.n	8006b42 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e099      	b.n	8006c76 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006b42:	4b4f      	ldr	r3, [pc, #316]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a4e      	ldr	r2, [pc, #312]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b4e:	f7fb fcc1 	bl	80024d4 <HAL_GetTick>
 8006b52:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b54:	e008      	b.n	8006b68 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b56:	f7fb fcbd 	bl	80024d4 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e086      	b.n	8006c76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b68:	4b45      	ldr	r3, [pc, #276]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f0      	bne.n	8006b56 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006b74:	4b42      	ldr	r3, [pc, #264]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	051b      	lsls	r3, r3, #20
 8006b82:	493f      	ldr	r1, [pc, #252]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	3b01      	subs	r3, #1
 8006b98:	025b      	lsls	r3, r3, #9
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	431a      	orrs	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	041b      	lsls	r3, r3, #16
 8006ba6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006baa:	431a      	orrs	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	061b      	lsls	r3, r3, #24
 8006bb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bb8:	4931      	ldr	r1, [pc, #196]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006bbe:	4b30      	ldr	r3, [pc, #192]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	492d      	ldr	r1, [pc, #180]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	4928      	ldr	r1, [pc, #160]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bde:	4313      	orrs	r3, r2
 8006be0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006be2:	4b27      	ldr	r3, [pc, #156]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be6:	4a26      	ldr	r2, [pc, #152]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006be8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006bee:	4b24      	ldr	r3, [pc, #144]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bf2:	4b24      	ldr	r3, [pc, #144]	@ (8006c84 <RCCEx_PLL3_Config+0x160>)
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	69d2      	ldr	r2, [r2, #28]
 8006bfa:	00d2      	lsls	r2, r2, #3
 8006bfc:	4920      	ldr	r1, [pc, #128]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006c02:	4b1f      	ldr	r3, [pc, #124]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c06:	4a1e      	ldr	r2, [pc, #120]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d106      	bne.n	8006c22 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006c14:	4b1a      	ldr	r3, [pc, #104]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c18:	4a19      	ldr	r2, [pc, #100]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006c1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c20:	e00f      	b.n	8006c42 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d106      	bne.n	8006c36 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006c28:	4b15      	ldr	r3, [pc, #84]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2c:	4a14      	ldr	r2, [pc, #80]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c34:	e005      	b.n	8006c42 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006c36:	4b12      	ldr	r3, [pc, #72]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3a:	4a11      	ldr	r2, [pc, #68]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006c42:	4b0f      	ldr	r3, [pc, #60]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a0e      	ldr	r2, [pc, #56]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c4e:	f7fb fc41 	bl	80024d4 <HAL_GetTick>
 8006c52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c54:	e008      	b.n	8006c68 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c56:	f7fb fc3d 	bl	80024d4 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d901      	bls.n	8006c68 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e006      	b.n	8006c76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c68:	4b05      	ldr	r3, [pc, #20]	@ (8006c80 <RCCEx_PLL3_Config+0x15c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d0f0      	beq.n	8006c56 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	58024400 	.word	0x58024400
 8006c84:	ffff0007 	.word	0xffff0007

08006c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e049      	b.n	8006d2e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d106      	bne.n	8006cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f7fb f8ec 	bl	8001e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	4610      	mov	r0, r2
 8006cc8:	f000 fab8 	bl	800723c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2201      	movs	r2, #1
 8006d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b082      	sub	sp, #8
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d101      	bne.n	8006d48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e049      	b.n	8006ddc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d106      	bne.n	8006d62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f841 	bl	8006de4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2202      	movs	r2, #2
 8006d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	3304      	adds	r3, #4
 8006d72:	4619      	mov	r1, r3
 8006d74:	4610      	mov	r0, r2
 8006d76:	f000 fa61 	bl	800723c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2201      	movs	r2, #1
 8006d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2201      	movs	r2, #1
 8006da6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3708      	adds	r7, #8
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d109      	bne.n	8006e1c <HAL_TIM_PWM_Start+0x24>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	bf14      	ite	ne
 8006e14:	2301      	movne	r3, #1
 8006e16:	2300      	moveq	r3, #0
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	e03c      	b.n	8006e96 <HAL_TIM_PWM_Start+0x9e>
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	2b04      	cmp	r3, #4
 8006e20:	d109      	bne.n	8006e36 <HAL_TIM_PWM_Start+0x3e>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	bf14      	ite	ne
 8006e2e:	2301      	movne	r3, #1
 8006e30:	2300      	moveq	r3, #0
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	e02f      	b.n	8006e96 <HAL_TIM_PWM_Start+0x9e>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b08      	cmp	r3, #8
 8006e3a:	d109      	bne.n	8006e50 <HAL_TIM_PWM_Start+0x58>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	bf14      	ite	ne
 8006e48:	2301      	movne	r3, #1
 8006e4a:	2300      	moveq	r3, #0
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	e022      	b.n	8006e96 <HAL_TIM_PWM_Start+0x9e>
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	2b0c      	cmp	r3, #12
 8006e54:	d109      	bne.n	8006e6a <HAL_TIM_PWM_Start+0x72>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	bf14      	ite	ne
 8006e62:	2301      	movne	r3, #1
 8006e64:	2300      	moveq	r3, #0
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	e015      	b.n	8006e96 <HAL_TIM_PWM_Start+0x9e>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b10      	cmp	r3, #16
 8006e6e:	d109      	bne.n	8006e84 <HAL_TIM_PWM_Start+0x8c>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	bf14      	ite	ne
 8006e7c:	2301      	movne	r3, #1
 8006e7e:	2300      	moveq	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	e008      	b.n	8006e96 <HAL_TIM_PWM_Start+0x9e>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	bf14      	ite	ne
 8006e90:	2301      	movne	r3, #1
 8006e92:	2300      	moveq	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e0a1      	b.n	8006fe2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d104      	bne.n	8006eae <HAL_TIM_PWM_Start+0xb6>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eac:	e023      	b.n	8006ef6 <HAL_TIM_PWM_Start+0xfe>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b04      	cmp	r3, #4
 8006eb2:	d104      	bne.n	8006ebe <HAL_TIM_PWM_Start+0xc6>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ebc:	e01b      	b.n	8006ef6 <HAL_TIM_PWM_Start+0xfe>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b08      	cmp	r3, #8
 8006ec2:	d104      	bne.n	8006ece <HAL_TIM_PWM_Start+0xd6>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ecc:	e013      	b.n	8006ef6 <HAL_TIM_PWM_Start+0xfe>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b0c      	cmp	r3, #12
 8006ed2:	d104      	bne.n	8006ede <HAL_TIM_PWM_Start+0xe6>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006edc:	e00b      	b.n	8006ef6 <HAL_TIM_PWM_Start+0xfe>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b10      	cmp	r3, #16
 8006ee2:	d104      	bne.n	8006eee <HAL_TIM_PWM_Start+0xf6>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006eec:	e003      	b.n	8006ef6 <HAL_TIM_PWM_Start+0xfe>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2201      	movs	r2, #1
 8006efc:	6839      	ldr	r1, [r7, #0]
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 fd12 	bl	8007928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a38      	ldr	r2, [pc, #224]	@ (8006fec <HAL_TIM_PWM_Start+0x1f4>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d013      	beq.n	8006f36 <HAL_TIM_PWM_Start+0x13e>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a37      	ldr	r2, [pc, #220]	@ (8006ff0 <HAL_TIM_PWM_Start+0x1f8>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00e      	beq.n	8006f36 <HAL_TIM_PWM_Start+0x13e>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a35      	ldr	r2, [pc, #212]	@ (8006ff4 <HAL_TIM_PWM_Start+0x1fc>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d009      	beq.n	8006f36 <HAL_TIM_PWM_Start+0x13e>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a34      	ldr	r2, [pc, #208]	@ (8006ff8 <HAL_TIM_PWM_Start+0x200>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d004      	beq.n	8006f36 <HAL_TIM_PWM_Start+0x13e>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a32      	ldr	r2, [pc, #200]	@ (8006ffc <HAL_TIM_PWM_Start+0x204>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d101      	bne.n	8006f3a <HAL_TIM_PWM_Start+0x142>
 8006f36:	2301      	movs	r3, #1
 8006f38:	e000      	b.n	8006f3c <HAL_TIM_PWM_Start+0x144>
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d007      	beq.n	8006f50 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a25      	ldr	r2, [pc, #148]	@ (8006fec <HAL_TIM_PWM_Start+0x1f4>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d022      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f62:	d01d      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a25      	ldr	r2, [pc, #148]	@ (8007000 <HAL_TIM_PWM_Start+0x208>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d018      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a24      	ldr	r2, [pc, #144]	@ (8007004 <HAL_TIM_PWM_Start+0x20c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d013      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a22      	ldr	r2, [pc, #136]	@ (8007008 <HAL_TIM_PWM_Start+0x210>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d00e      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1a      	ldr	r2, [pc, #104]	@ (8006ff0 <HAL_TIM_PWM_Start+0x1f8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d009      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a1e      	ldr	r2, [pc, #120]	@ (800700c <HAL_TIM_PWM_Start+0x214>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d004      	beq.n	8006fa0 <HAL_TIM_PWM_Start+0x1a8>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a16      	ldr	r2, [pc, #88]	@ (8006ff4 <HAL_TIM_PWM_Start+0x1fc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d115      	bne.n	8006fcc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8007010 <HAL_TIM_PWM_Start+0x218>)
 8006fa8:	4013      	ands	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2b06      	cmp	r3, #6
 8006fb0:	d015      	beq.n	8006fde <HAL_TIM_PWM_Start+0x1e6>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fb8:	d011      	beq.n	8006fde <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f042 0201 	orr.w	r2, r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fca:	e008      	b.n	8006fde <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	e000      	b.n	8006fe0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40010400 	.word	0x40010400
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40014400 	.word	0x40014400
 8006ffc:	40014800 	.word	0x40014800
 8007000:	40000400 	.word	0x40000400
 8007004:	40000800 	.word	0x40000800
 8007008:	40000c00 	.word	0x40000c00
 800700c:	40001800 	.word	0x40001800
 8007010:	00010007 	.word	0x00010007

08007014 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b086      	sub	sp, #24
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007020:	2300      	movs	r3, #0
 8007022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800702a:	2b01      	cmp	r3, #1
 800702c:	d101      	bne.n	8007032 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800702e:	2302      	movs	r3, #2
 8007030:	e0ff      	b.n	8007232 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2b14      	cmp	r3, #20
 800703e:	f200 80f0 	bhi.w	8007222 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007042:	a201      	add	r2, pc, #4	@ (adr r2, 8007048 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007048:	0800709d 	.word	0x0800709d
 800704c:	08007223 	.word	0x08007223
 8007050:	08007223 	.word	0x08007223
 8007054:	08007223 	.word	0x08007223
 8007058:	080070dd 	.word	0x080070dd
 800705c:	08007223 	.word	0x08007223
 8007060:	08007223 	.word	0x08007223
 8007064:	08007223 	.word	0x08007223
 8007068:	0800711f 	.word	0x0800711f
 800706c:	08007223 	.word	0x08007223
 8007070:	08007223 	.word	0x08007223
 8007074:	08007223 	.word	0x08007223
 8007078:	0800715f 	.word	0x0800715f
 800707c:	08007223 	.word	0x08007223
 8007080:	08007223 	.word	0x08007223
 8007084:	08007223 	.word	0x08007223
 8007088:	080071a1 	.word	0x080071a1
 800708c:	08007223 	.word	0x08007223
 8007090:	08007223 	.word	0x08007223
 8007094:	08007223 	.word	0x08007223
 8007098:	080071e1 	.word	0x080071e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68b9      	ldr	r1, [r7, #8]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 f96a 	bl	800737c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	699a      	ldr	r2, [r3, #24]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0208 	orr.w	r2, r2, #8
 80070b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699a      	ldr	r2, [r3, #24]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 0204 	bic.w	r2, r2, #4
 80070c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6999      	ldr	r1, [r3, #24]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	691a      	ldr	r2, [r3, #16]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	619a      	str	r2, [r3, #24]
      break;
 80070da:	e0a5      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68b9      	ldr	r1, [r7, #8]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 f9da 	bl	800749c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699a      	ldr	r2, [r3, #24]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	699a      	ldr	r2, [r3, #24]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6999      	ldr	r1, [r3, #24]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	021a      	lsls	r2, r3, #8
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	430a      	orrs	r2, r1
 800711a:	619a      	str	r2, [r3, #24]
      break;
 800711c:	e084      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68b9      	ldr	r1, [r7, #8]
 8007124:	4618      	mov	r0, r3
 8007126:	f000 fa43 	bl	80075b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	69da      	ldr	r2, [r3, #28]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f042 0208 	orr.w	r2, r2, #8
 8007138:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0204 	bic.w	r2, r2, #4
 8007148:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	69d9      	ldr	r1, [r3, #28]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	691a      	ldr	r2, [r3, #16]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	430a      	orrs	r2, r1
 800715a:	61da      	str	r2, [r3, #28]
      break;
 800715c:	e064      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68b9      	ldr	r1, [r7, #8]
 8007164:	4618      	mov	r0, r3
 8007166:	f000 faab 	bl	80076c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69da      	ldr	r2, [r3, #28]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007178:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69da      	ldr	r2, [r3, #28]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	69d9      	ldr	r1, [r3, #28]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	021a      	lsls	r2, r3, #8
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	61da      	str	r2, [r3, #28]
      break;
 800719e:	e043      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68b9      	ldr	r1, [r7, #8]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 faf4 	bl	8007794 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0208 	orr.w	r2, r2, #8
 80071ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f022 0204 	bic.w	r2, r2, #4
 80071ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	691a      	ldr	r2, [r3, #16]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	430a      	orrs	r2, r1
 80071dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80071de:	e023      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68b9      	ldr	r1, [r7, #8]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 fb38 	bl	800785c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800720a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	021a      	lsls	r2, r3, #8
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	430a      	orrs	r2, r1
 800721e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007220:	e002      	b.n	8007228 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	75fb      	strb	r3, [r7, #23]
      break;
 8007226:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007230:	7dfb      	ldrb	r3, [r7, #23]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3718      	adds	r7, #24
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop

0800723c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a43      	ldr	r2, [pc, #268]	@ (800735c <TIM_Base_SetConfig+0x120>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d013      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800725a:	d00f      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a40      	ldr	r2, [pc, #256]	@ (8007360 <TIM_Base_SetConfig+0x124>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d00b      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a3f      	ldr	r2, [pc, #252]	@ (8007364 <TIM_Base_SetConfig+0x128>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d007      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a3e      	ldr	r2, [pc, #248]	@ (8007368 <TIM_Base_SetConfig+0x12c>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a3d      	ldr	r2, [pc, #244]	@ (800736c <TIM_Base_SetConfig+0x130>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d108      	bne.n	800728e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	4313      	orrs	r3, r2
 800728c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a32      	ldr	r2, [pc, #200]	@ (800735c <TIM_Base_SetConfig+0x120>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d01f      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729c:	d01b      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a2f      	ldr	r2, [pc, #188]	@ (8007360 <TIM_Base_SetConfig+0x124>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d017      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a2e      	ldr	r2, [pc, #184]	@ (8007364 <TIM_Base_SetConfig+0x128>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d013      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007368 <TIM_Base_SetConfig+0x12c>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d00f      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a2c      	ldr	r2, [pc, #176]	@ (800736c <TIM_Base_SetConfig+0x130>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d00b      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a2b      	ldr	r2, [pc, #172]	@ (8007370 <TIM_Base_SetConfig+0x134>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d007      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a2a      	ldr	r2, [pc, #168]	@ (8007374 <TIM_Base_SetConfig+0x138>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d003      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a29      	ldr	r2, [pc, #164]	@ (8007378 <TIM_Base_SetConfig+0x13c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d108      	bne.n	80072e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	689a      	ldr	r2, [r3, #8]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a14      	ldr	r2, [pc, #80]	@ (800735c <TIM_Base_SetConfig+0x120>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d00f      	beq.n	800732e <TIM_Base_SetConfig+0xf2>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a16      	ldr	r2, [pc, #88]	@ (800736c <TIM_Base_SetConfig+0x130>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d00b      	beq.n	800732e <TIM_Base_SetConfig+0xf2>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a15      	ldr	r2, [pc, #84]	@ (8007370 <TIM_Base_SetConfig+0x134>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d007      	beq.n	800732e <TIM_Base_SetConfig+0xf2>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a14      	ldr	r2, [pc, #80]	@ (8007374 <TIM_Base_SetConfig+0x138>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d003      	beq.n	800732e <TIM_Base_SetConfig+0xf2>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a13      	ldr	r2, [pc, #76]	@ (8007378 <TIM_Base_SetConfig+0x13c>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d103      	bne.n	8007336 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	691a      	ldr	r2, [r3, #16]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f043 0204 	orr.w	r2, r3, #4
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	601a      	str	r2, [r3, #0]
}
 800734e:	bf00      	nop
 8007350:	3714      	adds	r7, #20
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	40010000 	.word	0x40010000
 8007360:	40000400 	.word	0x40000400
 8007364:	40000800 	.word	0x40000800
 8007368:	40000c00 	.word	0x40000c00
 800736c:	40010400 	.word	0x40010400
 8007370:	40014000 	.word	0x40014000
 8007374:	40014400 	.word	0x40014400
 8007378:	40014800 	.word	0x40014800

0800737c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a1b      	ldr	r3, [r3, #32]
 800738a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	f023 0201 	bic.w	r2, r3, #1
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	4b37      	ldr	r3, [pc, #220]	@ (8007484 <TIM_OC1_SetConfig+0x108>)
 80073a8:	4013      	ands	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f023 0303 	bic.w	r3, r3, #3
 80073b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	f023 0302 	bic.w	r3, r3, #2
 80073c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a2d      	ldr	r2, [pc, #180]	@ (8007488 <TIM_OC1_SetConfig+0x10c>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00f      	beq.n	80073f8 <TIM_OC1_SetConfig+0x7c>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a2c      	ldr	r2, [pc, #176]	@ (800748c <TIM_OC1_SetConfig+0x110>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d00b      	beq.n	80073f8 <TIM_OC1_SetConfig+0x7c>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a2b      	ldr	r2, [pc, #172]	@ (8007490 <TIM_OC1_SetConfig+0x114>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d007      	beq.n	80073f8 <TIM_OC1_SetConfig+0x7c>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007494 <TIM_OC1_SetConfig+0x118>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d003      	beq.n	80073f8 <TIM_OC1_SetConfig+0x7c>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a29      	ldr	r2, [pc, #164]	@ (8007498 <TIM_OC1_SetConfig+0x11c>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d10c      	bne.n	8007412 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f023 0308 	bic.w	r3, r3, #8
 80073fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	68db      	ldr	r3, [r3, #12]
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	4313      	orrs	r3, r2
 8007408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f023 0304 	bic.w	r3, r3, #4
 8007410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a1c      	ldr	r2, [pc, #112]	@ (8007488 <TIM_OC1_SetConfig+0x10c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d00f      	beq.n	800743a <TIM_OC1_SetConfig+0xbe>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a1b      	ldr	r2, [pc, #108]	@ (800748c <TIM_OC1_SetConfig+0x110>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d00b      	beq.n	800743a <TIM_OC1_SetConfig+0xbe>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a1a      	ldr	r2, [pc, #104]	@ (8007490 <TIM_OC1_SetConfig+0x114>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d007      	beq.n	800743a <TIM_OC1_SetConfig+0xbe>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a19      	ldr	r2, [pc, #100]	@ (8007494 <TIM_OC1_SetConfig+0x118>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d003      	beq.n	800743a <TIM_OC1_SetConfig+0xbe>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a18      	ldr	r2, [pc, #96]	@ (8007498 <TIM_OC1_SetConfig+0x11c>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d111      	bne.n	800745e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	4313      	orrs	r3, r2
 8007452:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	4313      	orrs	r3, r2
 800745c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	697a      	ldr	r2, [r7, #20]
 8007476:	621a      	str	r2, [r3, #32]
}
 8007478:	bf00      	nop
 800747a:	371c      	adds	r7, #28
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	fffeff8f 	.word	0xfffeff8f
 8007488:	40010000 	.word	0x40010000
 800748c:	40010400 	.word	0x40010400
 8007490:	40014000 	.word	0x40014000
 8007494:	40014400 	.word	0x40014400
 8007498:	40014800 	.word	0x40014800

0800749c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800749c:	b480      	push	{r7}
 800749e:	b087      	sub	sp, #28
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	f023 0210 	bic.w	r2, r3, #16
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	4b34      	ldr	r3, [pc, #208]	@ (8007598 <TIM_OC2_SetConfig+0xfc>)
 80074c8:	4013      	ands	r3, r2
 80074ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	021b      	lsls	r3, r3, #8
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	4313      	orrs	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	f023 0320 	bic.w	r3, r3, #32
 80074e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	011b      	lsls	r3, r3, #4
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a29      	ldr	r2, [pc, #164]	@ (800759c <TIM_OC2_SetConfig+0x100>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d003      	beq.n	8007504 <TIM_OC2_SetConfig+0x68>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a28      	ldr	r2, [pc, #160]	@ (80075a0 <TIM_OC2_SetConfig+0x104>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d10d      	bne.n	8007520 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800750a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	011b      	lsls	r3, r3, #4
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	4313      	orrs	r3, r2
 8007516:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800751e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a1e      	ldr	r2, [pc, #120]	@ (800759c <TIM_OC2_SetConfig+0x100>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d00f      	beq.n	8007548 <TIM_OC2_SetConfig+0xac>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a1d      	ldr	r2, [pc, #116]	@ (80075a0 <TIM_OC2_SetConfig+0x104>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d00b      	beq.n	8007548 <TIM_OC2_SetConfig+0xac>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a1c      	ldr	r2, [pc, #112]	@ (80075a4 <TIM_OC2_SetConfig+0x108>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d007      	beq.n	8007548 <TIM_OC2_SetConfig+0xac>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a1b      	ldr	r2, [pc, #108]	@ (80075a8 <TIM_OC2_SetConfig+0x10c>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d003      	beq.n	8007548 <TIM_OC2_SetConfig+0xac>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a1a      	ldr	r2, [pc, #104]	@ (80075ac <TIM_OC2_SetConfig+0x110>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d113      	bne.n	8007570 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800754e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4313      	orrs	r3, r2
 8007562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	693a      	ldr	r2, [r7, #16]
 800756c:	4313      	orrs	r3, r2
 800756e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	697a      	ldr	r2, [r7, #20]
 8007588:	621a      	str	r2, [r3, #32]
}
 800758a:	bf00      	nop
 800758c:	371c      	adds	r7, #28
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	feff8fff 	.word	0xfeff8fff
 800759c:	40010000 	.word	0x40010000
 80075a0:	40010400 	.word	0x40010400
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40014400 	.word	0x40014400
 80075ac:	40014800 	.word	0x40014800

080075b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a1b      	ldr	r3, [r3, #32]
 80075c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	69db      	ldr	r3, [r3, #28]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075d8:	68fa      	ldr	r2, [r7, #12]
 80075da:	4b33      	ldr	r3, [pc, #204]	@ (80076a8 <TIM_OC3_SetConfig+0xf8>)
 80075dc:	4013      	ands	r3, r2
 80075de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80075f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	021b      	lsls	r3, r3, #8
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	4313      	orrs	r3, r2
 8007604:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a28      	ldr	r2, [pc, #160]	@ (80076ac <TIM_OC3_SetConfig+0xfc>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d003      	beq.n	8007616 <TIM_OC3_SetConfig+0x66>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a27      	ldr	r2, [pc, #156]	@ (80076b0 <TIM_OC3_SetConfig+0x100>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d10d      	bne.n	8007632 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800761c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	021b      	lsls	r3, r3, #8
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	4313      	orrs	r3, r2
 8007628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a1d      	ldr	r2, [pc, #116]	@ (80076ac <TIM_OC3_SetConfig+0xfc>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d00f      	beq.n	800765a <TIM_OC3_SetConfig+0xaa>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a1c      	ldr	r2, [pc, #112]	@ (80076b0 <TIM_OC3_SetConfig+0x100>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d00b      	beq.n	800765a <TIM_OC3_SetConfig+0xaa>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a1b      	ldr	r2, [pc, #108]	@ (80076b4 <TIM_OC3_SetConfig+0x104>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d007      	beq.n	800765a <TIM_OC3_SetConfig+0xaa>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a1a      	ldr	r2, [pc, #104]	@ (80076b8 <TIM_OC3_SetConfig+0x108>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d003      	beq.n	800765a <TIM_OC3_SetConfig+0xaa>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a19      	ldr	r2, [pc, #100]	@ (80076bc <TIM_OC3_SetConfig+0x10c>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d113      	bne.n	8007682 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	011b      	lsls	r3, r3, #4
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	4313      	orrs	r3, r2
 8007674:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	011b      	lsls	r3, r3, #4
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	4313      	orrs	r3, r2
 8007680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	685a      	ldr	r2, [r3, #4]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	621a      	str	r2, [r3, #32]
}
 800769c:	bf00      	nop
 800769e:	371c      	adds	r7, #28
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	fffeff8f 	.word	0xfffeff8f
 80076ac:	40010000 	.word	0x40010000
 80076b0:	40010400 	.word	0x40010400
 80076b4:	40014000 	.word	0x40014000
 80076b8:	40014400 	.word	0x40014400
 80076bc:	40014800 	.word	0x40014800

080076c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4b24      	ldr	r3, [pc, #144]	@ (800777c <TIM_OC4_SetConfig+0xbc>)
 80076ec:	4013      	ands	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	021b      	lsls	r3, r3, #8
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800770a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	031b      	lsls	r3, r3, #12
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a19      	ldr	r2, [pc, #100]	@ (8007780 <TIM_OC4_SetConfig+0xc0>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d00f      	beq.n	8007740 <TIM_OC4_SetConfig+0x80>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a18      	ldr	r2, [pc, #96]	@ (8007784 <TIM_OC4_SetConfig+0xc4>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d00b      	beq.n	8007740 <TIM_OC4_SetConfig+0x80>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <TIM_OC4_SetConfig+0xc8>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d007      	beq.n	8007740 <TIM_OC4_SetConfig+0x80>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a16      	ldr	r2, [pc, #88]	@ (800778c <TIM_OC4_SetConfig+0xcc>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d003      	beq.n	8007740 <TIM_OC4_SetConfig+0x80>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a15      	ldr	r2, [pc, #84]	@ (8007790 <TIM_OC4_SetConfig+0xd0>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d109      	bne.n	8007754 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007746:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	019b      	lsls	r3, r3, #6
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	4313      	orrs	r3, r2
 8007752:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	621a      	str	r2, [r3, #32]
}
 800776e:	bf00      	nop
 8007770:	371c      	adds	r7, #28
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	feff8fff 	.word	0xfeff8fff
 8007780:	40010000 	.word	0x40010000
 8007784:	40010400 	.word	0x40010400
 8007788:	40014000 	.word	0x40014000
 800778c:	40014400 	.word	0x40014400
 8007790:	40014800 	.word	0x40014800

08007794 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a1b      	ldr	r3, [r3, #32]
 80077a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	4b21      	ldr	r3, [pc, #132]	@ (8007844 <TIM_OC5_SetConfig+0xb0>)
 80077c0:	4013      	ands	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80077d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	041b      	lsls	r3, r3, #16
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	4313      	orrs	r3, r2
 80077e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a18      	ldr	r2, [pc, #96]	@ (8007848 <TIM_OC5_SetConfig+0xb4>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d00f      	beq.n	800780a <TIM_OC5_SetConfig+0x76>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a17      	ldr	r2, [pc, #92]	@ (800784c <TIM_OC5_SetConfig+0xb8>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d00b      	beq.n	800780a <TIM_OC5_SetConfig+0x76>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4a16      	ldr	r2, [pc, #88]	@ (8007850 <TIM_OC5_SetConfig+0xbc>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d007      	beq.n	800780a <TIM_OC5_SetConfig+0x76>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a15      	ldr	r2, [pc, #84]	@ (8007854 <TIM_OC5_SetConfig+0xc0>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d003      	beq.n	800780a <TIM_OC5_SetConfig+0x76>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a14      	ldr	r2, [pc, #80]	@ (8007858 <TIM_OC5_SetConfig+0xc4>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d109      	bne.n	800781e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007810:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	021b      	lsls	r3, r3, #8
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	685a      	ldr	r2, [r3, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	621a      	str	r2, [r3, #32]
}
 8007838:	bf00      	nop
 800783a:	371c      	adds	r7, #28
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr
 8007844:	fffeff8f 	.word	0xfffeff8f
 8007848:	40010000 	.word	0x40010000
 800784c:	40010400 	.word	0x40010400
 8007850:	40014000 	.word	0x40014000
 8007854:	40014400 	.word	0x40014400
 8007858:	40014800 	.word	0x40014800

0800785c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	4b22      	ldr	r3, [pc, #136]	@ (8007910 <TIM_OC6_SetConfig+0xb4>)
 8007888:	4013      	ands	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	021b      	lsls	r3, r3, #8
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	4313      	orrs	r3, r2
 8007896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800789e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	051b      	lsls	r3, r3, #20
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a19      	ldr	r2, [pc, #100]	@ (8007914 <TIM_OC6_SetConfig+0xb8>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d00f      	beq.n	80078d4 <TIM_OC6_SetConfig+0x78>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a18      	ldr	r2, [pc, #96]	@ (8007918 <TIM_OC6_SetConfig+0xbc>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d00b      	beq.n	80078d4 <TIM_OC6_SetConfig+0x78>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a17      	ldr	r2, [pc, #92]	@ (800791c <TIM_OC6_SetConfig+0xc0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d007      	beq.n	80078d4 <TIM_OC6_SetConfig+0x78>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a16      	ldr	r2, [pc, #88]	@ (8007920 <TIM_OC6_SetConfig+0xc4>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d003      	beq.n	80078d4 <TIM_OC6_SetConfig+0x78>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a15      	ldr	r2, [pc, #84]	@ (8007924 <TIM_OC6_SetConfig+0xc8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d109      	bne.n	80078e8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	029b      	lsls	r3, r3, #10
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	621a      	str	r2, [r3, #32]
}
 8007902:	bf00      	nop
 8007904:	371c      	adds	r7, #28
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr
 800790e:	bf00      	nop
 8007910:	feff8fff 	.word	0xfeff8fff
 8007914:	40010000 	.word	0x40010000
 8007918:	40010400 	.word	0x40010400
 800791c:	40014000 	.word	0x40014000
 8007920:	40014400 	.word	0x40014400
 8007924:	40014800 	.word	0x40014800

08007928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	f003 031f 	and.w	r3, r3, #31
 800793a:	2201      	movs	r2, #1
 800793c:	fa02 f303 	lsl.w	r3, r2, r3
 8007940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6a1a      	ldr	r2, [r3, #32]
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	43db      	mvns	r3, r3
 800794a:	401a      	ands	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6a1a      	ldr	r2, [r3, #32]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f003 031f 	and.w	r3, r3, #31
 800795a:	6879      	ldr	r1, [r7, #4]
 800795c:	fa01 f303 	lsl.w	r3, r1, r3
 8007960:	431a      	orrs	r2, r3
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	621a      	str	r2, [r3, #32]
}
 8007966:	bf00      	nop
 8007968:	371c      	adds	r7, #28
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr

08007972 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b082      	sub	sp, #8
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e042      	b.n	8007a0a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800798a:	2b00      	cmp	r3, #0
 800798c:	d106      	bne.n	800799c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7fa fb16 	bl	8001fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2224      	movs	r2, #36	@ 0x24
 80079a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 0201 	bic.w	r2, r2, #1
 80079b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 fa09 	bl	8008dd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 fc9e 	bl	8008304 <UART_SetConfig>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d101      	bne.n	80079d2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e01b      	b.n	8007a0a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80079e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	689a      	ldr	r2, [r3, #8]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80079f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f042 0201 	orr.w	r2, r2, #1
 8007a00:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f001 fa88 	bl	8008f18 <UART_CheckIdleState>
 8007a08:	4603      	mov	r3, r0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b08a      	sub	sp, #40	@ 0x28
 8007a16:	af02      	add	r7, sp, #8
 8007a18:	60f8      	str	r0, [r7, #12]
 8007a1a:	60b9      	str	r1, [r7, #8]
 8007a1c:	603b      	str	r3, [r7, #0]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a28:	2b20      	cmp	r3, #32
 8007a2a:	d17b      	bne.n	8007b24 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <HAL_UART_Transmit+0x26>
 8007a32:	88fb      	ldrh	r3, [r7, #6]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d101      	bne.n	8007a3c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e074      	b.n	8007b26 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2221      	movs	r2, #33	@ 0x21
 8007a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a4c:	f7fa fd42 	bl	80024d4 <HAL_GetTick>
 8007a50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	88fa      	ldrh	r2, [r7, #6]
 8007a56:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	88fa      	ldrh	r2, [r7, #6]
 8007a5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a6a:	d108      	bne.n	8007a7e <HAL_UART_Transmit+0x6c>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d104      	bne.n	8007a7e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	e003      	b.n	8007a86 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a82:	2300      	movs	r3, #0
 8007a84:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007a86:	e030      	b.n	8007aea <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	2180      	movs	r1, #128	@ 0x80
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f001 faea 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d005      	beq.n	8007aaa <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e03d      	b.n	8007b26 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10b      	bne.n	8007ac8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	881b      	ldrh	r3, [r3, #0]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007abe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	3302      	adds	r3, #2
 8007ac4:	61bb      	str	r3, [r7, #24]
 8007ac6:	e007      	b.n	8007ad8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	781a      	ldrb	r2, [r3, #0]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1c8      	bne.n	8007a88 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2200      	movs	r2, #0
 8007afe:	2140      	movs	r1, #64	@ 0x40
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f001 fab3 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d005      	beq.n	8007b18 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e006      	b.n	8007b26 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2220      	movs	r2, #32
 8007b1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007b20:	2300      	movs	r3, #0
 8007b22:	e000      	b.n	8007b26 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007b24:	2302      	movs	r3, #2
  }
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3720      	adds	r7, #32
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
	...

08007b30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b0ba      	sub	sp, #232	@ 0xe8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	69db      	ldr	r3, [r3, #28]
 8007b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007b56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007b5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007b5e:	4013      	ands	r3, r2
 8007b60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007b64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d11b      	bne.n	8007ba4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b70:	f003 0320 	and.w	r3, r3, #32
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d015      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b7c:	f003 0320 	and.w	r3, r3, #32
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d105      	bne.n	8007b90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d009      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8393 	beq.w	80082c0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	4798      	blx	r3
      }
      return;
 8007ba2:	e38d      	b.n	80082c0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007ba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 8123 	beq.w	8007df4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007bae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007bb2:	4b8d      	ldr	r3, [pc, #564]	@ (8007de8 <HAL_UART_IRQHandler+0x2b8>)
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007bba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007bbe:	4b8b      	ldr	r3, [pc, #556]	@ (8007dec <HAL_UART_IRQHandler+0x2bc>)
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f000 8116 	beq.w	8007df4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bcc:	f003 0301 	and.w	r3, r3, #1
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d011      	beq.n	8007bf8 <HAL_UART_IRQHandler+0xc8>
 8007bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00b      	beq.n	8007bf8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2201      	movs	r2, #1
 8007be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bee:	f043 0201 	orr.w	r2, r3, #1
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bfc:	f003 0302 	and.w	r3, r3, #2
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d011      	beq.n	8007c28 <HAL_UART_IRQHandler+0xf8>
 8007c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00b      	beq.n	8007c28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2202      	movs	r2, #2
 8007c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c1e:	f043 0204 	orr.w	r2, r3, #4
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c2c:	f003 0304 	and.w	r3, r3, #4
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d011      	beq.n	8007c58 <HAL_UART_IRQHandler+0x128>
 8007c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00b      	beq.n	8007c58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2204      	movs	r2, #4
 8007c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c4e:	f043 0202 	orr.w	r2, r3, #2
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c5c:	f003 0308 	and.w	r3, r3, #8
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d017      	beq.n	8007c94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c68:	f003 0320 	and.w	r3, r3, #32
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d105      	bne.n	8007c7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007c70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007c74:	4b5c      	ldr	r3, [pc, #368]	@ (8007de8 <HAL_UART_IRQHandler+0x2b8>)
 8007c76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00b      	beq.n	8007c94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2208      	movs	r2, #8
 8007c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c8a:	f043 0208 	orr.w	r2, r3, #8
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d012      	beq.n	8007cc6 <HAL_UART_IRQHandler+0x196>
 8007ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ca4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00c      	beq.n	8007cc6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cbc:	f043 0220 	orr.w	r2, r3, #32
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 82f9 	beq.w	80082c4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d013      	beq.n	8007d06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ce2:	f003 0320 	and.w	r3, r3, #32
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d105      	bne.n	8007cf6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007cea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d003      	beq.n	8007d06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d1a:	2b40      	cmp	r3, #64	@ 0x40
 8007d1c:	d005      	beq.n	8007d2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007d1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d054      	beq.n	8007dd4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f001 fb2e 	bl	800938c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d3a:	2b40      	cmp	r3, #64	@ 0x40
 8007d3c:	d146      	bne.n	8007dcc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3308      	adds	r3, #8
 8007d44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d4c:	e853 3f00 	ldrex	r3, [r3]
 8007d50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007d54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	3308      	adds	r3, #8
 8007d66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007d6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007d76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007d82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1d9      	bne.n	8007d3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d017      	beq.n	8007dc4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d9a:	4a15      	ldr	r2, [pc, #84]	@ (8007df0 <HAL_UART_IRQHandler+0x2c0>)
 8007d9c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7fa ffff 	bl	8002da8 <HAL_DMA_Abort_IT>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d019      	beq.n	8007de4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dc2:	e00f      	b.n	8007de4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f7f9 f8a0 	bl	8000f0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dca:	e00b      	b.n	8007de4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f7f9 f89c 	bl	8000f0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dd2:	e007      	b.n	8007de4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7f9 f898 	bl	8000f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007de2:	e26f      	b.n	80082c4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007de4:	bf00      	nop
    return;
 8007de6:	e26d      	b.n	80082c4 <HAL_UART_IRQHandler+0x794>
 8007de8:	10000001 	.word	0x10000001
 8007dec:	04000120 	.word	0x04000120
 8007df0:	08009459 	.word	0x08009459

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	f040 8203 	bne.w	8008204 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e02:	f003 0310 	and.w	r3, r3, #16
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f000 81fc 	beq.w	8008204 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e10:	f003 0310 	and.w	r3, r3, #16
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 81f5 	beq.w	8008204 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2210      	movs	r2, #16
 8007e20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e2c:	2b40      	cmp	r3, #64	@ 0x40
 8007e2e:	f040 816d 	bne.w	800810c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4aa4      	ldr	r2, [pc, #656]	@ (80080cc <HAL_UART_IRQHandler+0x59c>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d068      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4aa1      	ldr	r2, [pc, #644]	@ (80080d0 <HAL_UART_IRQHandler+0x5a0>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d061      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a9f      	ldr	r2, [pc, #636]	@ (80080d4 <HAL_UART_IRQHandler+0x5a4>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d05a      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a9c      	ldr	r2, [pc, #624]	@ (80080d8 <HAL_UART_IRQHandler+0x5a8>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d053      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a9a      	ldr	r2, [pc, #616]	@ (80080dc <HAL_UART_IRQHandler+0x5ac>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d04c      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a97      	ldr	r2, [pc, #604]	@ (80080e0 <HAL_UART_IRQHandler+0x5b0>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d045      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a95      	ldr	r2, [pc, #596]	@ (80080e4 <HAL_UART_IRQHandler+0x5b4>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d03e      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a92      	ldr	r2, [pc, #584]	@ (80080e8 <HAL_UART_IRQHandler+0x5b8>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d037      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a90      	ldr	r2, [pc, #576]	@ (80080ec <HAL_UART_IRQHandler+0x5bc>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d030      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a8d      	ldr	r2, [pc, #564]	@ (80080f0 <HAL_UART_IRQHandler+0x5c0>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d029      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a8b      	ldr	r2, [pc, #556]	@ (80080f4 <HAL_UART_IRQHandler+0x5c4>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d022      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a88      	ldr	r2, [pc, #544]	@ (80080f8 <HAL_UART_IRQHandler+0x5c8>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d01b      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a86      	ldr	r2, [pc, #536]	@ (80080fc <HAL_UART_IRQHandler+0x5cc>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d014      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a83      	ldr	r2, [pc, #524]	@ (8008100 <HAL_UART_IRQHandler+0x5d0>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d00d      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a81      	ldr	r2, [pc, #516]	@ (8008104 <HAL_UART_IRQHandler+0x5d4>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d006      	beq.n	8007f12 <HAL_UART_IRQHandler+0x3e2>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a7e      	ldr	r2, [pc, #504]	@ (8008108 <HAL_UART_IRQHandler+0x5d8>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d106      	bne.n	8007f20 <HAL_UART_IRQHandler+0x3f0>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	e005      	b.n	8007f2c <HAL_UART_IRQHandler+0x3fc>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f000 80ad 	beq.w	8008094 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f44:	429a      	cmp	r2, r3
 8007f46:	f080 80a5 	bcs.w	8008094 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f5a:	69db      	ldr	r3, [r3, #28]
 8007f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f60:	f000 8087 	beq.w	8008072 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f70:	e853 3f00 	ldrex	r3, [r3]
 8007f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	461a      	mov	r2, r3
 8007f8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f92:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007fa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1da      	bne.n	8007f64 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	3308      	adds	r3, #8
 8007fb4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007fb8:	e853 3f00 	ldrex	r3, [r3]
 8007fbc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007fbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fc0:	f023 0301 	bic.w	r3, r3, #1
 8007fc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	3308      	adds	r3, #8
 8007fce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007fd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007fd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007fda:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007fe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e1      	bne.n	8007fae <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	3308      	adds	r3, #8
 8007ff0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ff4:	e853 3f00 	ldrex	r3, [r3]
 8007ff8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ffa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ffc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008000:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3308      	adds	r3, #8
 800800a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800800e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008010:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008012:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008014:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008016:	e841 2300 	strex	r3, r2, [r1]
 800801a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800801c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1e3      	bne.n	8007fea <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2220      	movs	r2, #32
 8008026:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800803e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008040:	f023 0310 	bic.w	r3, r3, #16
 8008044:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	461a      	mov	r2, r3
 800804e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008052:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008054:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008056:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008058:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800805a:	e841 2300 	strex	r3, r2, [r1]
 800805e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1e4      	bne.n	8008030 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800806c:	4618      	mov	r0, r3
 800806e:	f7fa fb7d 	bl	800276c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2202      	movs	r2, #2
 8008076:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008084:	b29b      	uxth	r3, r3
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	b29b      	uxth	r3, r3
 800808a:	4619      	mov	r1, r3
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7f8 ff0d 	bl	8000eac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008092:	e119      	b.n	80082c8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800809a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800809e:	429a      	cmp	r2, r3
 80080a0:	f040 8112 	bne.w	80082c8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080aa:	69db      	ldr	r3, [r3, #28]
 80080ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080b0:	f040 810a 	bne.w	80082c8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7f8 fef2 	bl	8000eac <HAL_UARTEx_RxEventCallback>
      return;
 80080c8:	e0fe      	b.n	80082c8 <HAL_UART_IRQHandler+0x798>
 80080ca:	bf00      	nop
 80080cc:	40020010 	.word	0x40020010
 80080d0:	40020028 	.word	0x40020028
 80080d4:	40020040 	.word	0x40020040
 80080d8:	40020058 	.word	0x40020058
 80080dc:	40020070 	.word	0x40020070
 80080e0:	40020088 	.word	0x40020088
 80080e4:	400200a0 	.word	0x400200a0
 80080e8:	400200b8 	.word	0x400200b8
 80080ec:	40020410 	.word	0x40020410
 80080f0:	40020428 	.word	0x40020428
 80080f4:	40020440 	.word	0x40020440
 80080f8:	40020458 	.word	0x40020458
 80080fc:	40020470 	.word	0x40020470
 8008100:	40020488 	.word	0x40020488
 8008104:	400204a0 	.word	0x400204a0
 8008108:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008118:	b29b      	uxth	r3, r3
 800811a:	1ad3      	subs	r3, r2, r3
 800811c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008126:	b29b      	uxth	r3, r3
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 80cf 	beq.w	80082cc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800812e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008132:	2b00      	cmp	r3, #0
 8008134:	f000 80ca 	beq.w	80082cc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008140:	e853 3f00 	ldrex	r3, [r3]
 8008144:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008148:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800814c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800815a:	647b      	str	r3, [r7, #68]	@ 0x44
 800815c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008160:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008162:	e841 2300 	strex	r3, r2, [r1]
 8008166:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1e4      	bne.n	8008138 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3308      	adds	r3, #8
 8008174:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	e853 3f00 	ldrex	r3, [r3]
 800817c:	623b      	str	r3, [r7, #32]
   return(result);
 800817e:	6a3a      	ldr	r2, [r7, #32]
 8008180:	4b55      	ldr	r3, [pc, #340]	@ (80082d8 <HAL_UART_IRQHandler+0x7a8>)
 8008182:	4013      	ands	r3, r2
 8008184:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	3308      	adds	r3, #8
 800818e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008192:	633a      	str	r2, [r7, #48]	@ 0x30
 8008194:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800819a:	e841 2300 	strex	r3, r2, [r1]
 800819e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1e3      	bne.n	800816e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2220      	movs	r2, #32
 80081aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	e853 3f00 	ldrex	r3, [r3]
 80081c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f023 0310 	bic.w	r3, r3, #16
 80081ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	461a      	mov	r2, r3
 80081d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80081dc:	61fb      	str	r3, [r7, #28]
 80081de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e0:	69b9      	ldr	r1, [r7, #24]
 80081e2:	69fa      	ldr	r2, [r7, #28]
 80081e4:	e841 2300 	strex	r3, r2, [r1]
 80081e8:	617b      	str	r3, [r7, #20]
   return(result);
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1e4      	bne.n	80081ba <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2202      	movs	r2, #2
 80081f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f7f8 fe55 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008202:	e063      	b.n	80082cc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008208:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00e      	beq.n	800822e <HAL_UART_IRQHandler+0x6fe>
 8008210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d008      	beq.n	800822e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008224:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f001 fe74 	bl	8009f14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800822c:	e051      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800822e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008236:	2b00      	cmp	r3, #0
 8008238:	d014      	beq.n	8008264 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800823a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800823e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008242:	2b00      	cmp	r3, #0
 8008244:	d105      	bne.n	8008252 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800824a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800824e:	2b00      	cmp	r3, #0
 8008250:	d008      	beq.n	8008264 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008256:	2b00      	cmp	r3, #0
 8008258:	d03a      	beq.n	80082d0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	4798      	blx	r3
    }
    return;
 8008262:	e035      	b.n	80082d0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	d009      	beq.n	8008284 <HAL_UART_IRQHandler+0x754>
 8008270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 f8fd 	bl	800947c <UART_EndTransmit_IT>
    return;
 8008282:	e026      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008288:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800828c:	2b00      	cmp	r3, #0
 800828e:	d009      	beq.n	80082a4 <HAL_UART_IRQHandler+0x774>
 8008290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008294:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d003      	beq.n	80082a4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f001 fe4d 	bl	8009f3c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082a2:	e016      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80082a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d010      	beq.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
 80082b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	da0c      	bge.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f001 fe35 	bl	8009f28 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082be:	e008      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80082c0:	bf00      	nop
 80082c2:	e006      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80082c4:	bf00      	nop
 80082c6:	e004      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80082c8:	bf00      	nop
 80082ca:	e002      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80082cc:	bf00      	nop
 80082ce:	e000      	b.n	80082d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80082d0:	bf00      	nop
  }
}
 80082d2:	37e8      	adds	r7, #232	@ 0xe8
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	effffffe 	.word	0xeffffffe

080082dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80082e4:	bf00      	nop
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008308:	b092      	sub	sp, #72	@ 0x48
 800830a:	af00      	add	r7, sp, #0
 800830c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	431a      	orrs	r2, r3
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	431a      	orrs	r2, r3
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	69db      	ldr	r3, [r3, #28]
 8008328:	4313      	orrs	r3, r2
 800832a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	4bbe      	ldr	r3, [pc, #760]	@ (800862c <UART_SetConfig+0x328>)
 8008334:	4013      	ands	r3, r2
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	6812      	ldr	r2, [r2, #0]
 800833a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800833c:	430b      	orrs	r3, r1
 800833e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	68da      	ldr	r2, [r3, #12]
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4ab3      	ldr	r2, [pc, #716]	@ (8008630 <UART_SetConfig+0x32c>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d004      	beq.n	8008370 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800836c:	4313      	orrs	r3, r2
 800836e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689a      	ldr	r2, [r3, #8]
 8008376:	4baf      	ldr	r3, [pc, #700]	@ (8008634 <UART_SetConfig+0x330>)
 8008378:	4013      	ands	r3, r2
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	6812      	ldr	r2, [r2, #0]
 800837e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008380:	430b      	orrs	r3, r1
 8008382:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800838a:	f023 010f 	bic.w	r1, r3, #15
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4aa6      	ldr	r2, [pc, #664]	@ (8008638 <UART_SetConfig+0x334>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d177      	bne.n	8008494 <UART_SetConfig+0x190>
 80083a4:	4ba5      	ldr	r3, [pc, #660]	@ (800863c <UART_SetConfig+0x338>)
 80083a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083ac:	2b28      	cmp	r3, #40	@ 0x28
 80083ae:	d86d      	bhi.n	800848c <UART_SetConfig+0x188>
 80083b0:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <UART_SetConfig+0xb4>)
 80083b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b6:	bf00      	nop
 80083b8:	0800845d 	.word	0x0800845d
 80083bc:	0800848d 	.word	0x0800848d
 80083c0:	0800848d 	.word	0x0800848d
 80083c4:	0800848d 	.word	0x0800848d
 80083c8:	0800848d 	.word	0x0800848d
 80083cc:	0800848d 	.word	0x0800848d
 80083d0:	0800848d 	.word	0x0800848d
 80083d4:	0800848d 	.word	0x0800848d
 80083d8:	08008465 	.word	0x08008465
 80083dc:	0800848d 	.word	0x0800848d
 80083e0:	0800848d 	.word	0x0800848d
 80083e4:	0800848d 	.word	0x0800848d
 80083e8:	0800848d 	.word	0x0800848d
 80083ec:	0800848d 	.word	0x0800848d
 80083f0:	0800848d 	.word	0x0800848d
 80083f4:	0800848d 	.word	0x0800848d
 80083f8:	0800846d 	.word	0x0800846d
 80083fc:	0800848d 	.word	0x0800848d
 8008400:	0800848d 	.word	0x0800848d
 8008404:	0800848d 	.word	0x0800848d
 8008408:	0800848d 	.word	0x0800848d
 800840c:	0800848d 	.word	0x0800848d
 8008410:	0800848d 	.word	0x0800848d
 8008414:	0800848d 	.word	0x0800848d
 8008418:	08008475 	.word	0x08008475
 800841c:	0800848d 	.word	0x0800848d
 8008420:	0800848d 	.word	0x0800848d
 8008424:	0800848d 	.word	0x0800848d
 8008428:	0800848d 	.word	0x0800848d
 800842c:	0800848d 	.word	0x0800848d
 8008430:	0800848d 	.word	0x0800848d
 8008434:	0800848d 	.word	0x0800848d
 8008438:	0800847d 	.word	0x0800847d
 800843c:	0800848d 	.word	0x0800848d
 8008440:	0800848d 	.word	0x0800848d
 8008444:	0800848d 	.word	0x0800848d
 8008448:	0800848d 	.word	0x0800848d
 800844c:	0800848d 	.word	0x0800848d
 8008450:	0800848d 	.word	0x0800848d
 8008454:	0800848d 	.word	0x0800848d
 8008458:	08008485 	.word	0x08008485
 800845c:	2301      	movs	r3, #1
 800845e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008462:	e222      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008464:	2304      	movs	r3, #4
 8008466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846a:	e21e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800846c:	2308      	movs	r3, #8
 800846e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008472:	e21a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008474:	2310      	movs	r3, #16
 8008476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800847a:	e216      	b.n	80088aa <UART_SetConfig+0x5a6>
 800847c:	2320      	movs	r3, #32
 800847e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008482:	e212      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008484:	2340      	movs	r3, #64	@ 0x40
 8008486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800848a:	e20e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800848c:	2380      	movs	r3, #128	@ 0x80
 800848e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008492:	e20a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a69      	ldr	r2, [pc, #420]	@ (8008640 <UART_SetConfig+0x33c>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d130      	bne.n	8008500 <UART_SetConfig+0x1fc>
 800849e:	4b67      	ldr	r3, [pc, #412]	@ (800863c <UART_SetConfig+0x338>)
 80084a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	2b05      	cmp	r3, #5
 80084a8:	d826      	bhi.n	80084f8 <UART_SetConfig+0x1f4>
 80084aa:	a201      	add	r2, pc, #4	@ (adr r2, 80084b0 <UART_SetConfig+0x1ac>)
 80084ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b0:	080084c9 	.word	0x080084c9
 80084b4:	080084d1 	.word	0x080084d1
 80084b8:	080084d9 	.word	0x080084d9
 80084bc:	080084e1 	.word	0x080084e1
 80084c0:	080084e9 	.word	0x080084e9
 80084c4:	080084f1 	.word	0x080084f1
 80084c8:	2300      	movs	r3, #0
 80084ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ce:	e1ec      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084d0:	2304      	movs	r3, #4
 80084d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084d6:	e1e8      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084d8:	2308      	movs	r3, #8
 80084da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084de:	e1e4      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084e0:	2310      	movs	r3, #16
 80084e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084e6:	e1e0      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084e8:	2320      	movs	r3, #32
 80084ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ee:	e1dc      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084f0:	2340      	movs	r3, #64	@ 0x40
 80084f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084f6:	e1d8      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084f8:	2380      	movs	r3, #128	@ 0x80
 80084fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084fe:	e1d4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a4f      	ldr	r2, [pc, #316]	@ (8008644 <UART_SetConfig+0x340>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d130      	bne.n	800856c <UART_SetConfig+0x268>
 800850a:	4b4c      	ldr	r3, [pc, #304]	@ (800863c <UART_SetConfig+0x338>)
 800850c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800850e:	f003 0307 	and.w	r3, r3, #7
 8008512:	2b05      	cmp	r3, #5
 8008514:	d826      	bhi.n	8008564 <UART_SetConfig+0x260>
 8008516:	a201      	add	r2, pc, #4	@ (adr r2, 800851c <UART_SetConfig+0x218>)
 8008518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851c:	08008535 	.word	0x08008535
 8008520:	0800853d 	.word	0x0800853d
 8008524:	08008545 	.word	0x08008545
 8008528:	0800854d 	.word	0x0800854d
 800852c:	08008555 	.word	0x08008555
 8008530:	0800855d 	.word	0x0800855d
 8008534:	2300      	movs	r3, #0
 8008536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853a:	e1b6      	b.n	80088aa <UART_SetConfig+0x5a6>
 800853c:	2304      	movs	r3, #4
 800853e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008542:	e1b2      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008544:	2308      	movs	r3, #8
 8008546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800854a:	e1ae      	b.n	80088aa <UART_SetConfig+0x5a6>
 800854c:	2310      	movs	r3, #16
 800854e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008552:	e1aa      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008554:	2320      	movs	r3, #32
 8008556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800855a:	e1a6      	b.n	80088aa <UART_SetConfig+0x5a6>
 800855c:	2340      	movs	r3, #64	@ 0x40
 800855e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008562:	e1a2      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008564:	2380      	movs	r3, #128	@ 0x80
 8008566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800856a:	e19e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a35      	ldr	r2, [pc, #212]	@ (8008648 <UART_SetConfig+0x344>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d130      	bne.n	80085d8 <UART_SetConfig+0x2d4>
 8008576:	4b31      	ldr	r3, [pc, #196]	@ (800863c <UART_SetConfig+0x338>)
 8008578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800857a:	f003 0307 	and.w	r3, r3, #7
 800857e:	2b05      	cmp	r3, #5
 8008580:	d826      	bhi.n	80085d0 <UART_SetConfig+0x2cc>
 8008582:	a201      	add	r2, pc, #4	@ (adr r2, 8008588 <UART_SetConfig+0x284>)
 8008584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008588:	080085a1 	.word	0x080085a1
 800858c:	080085a9 	.word	0x080085a9
 8008590:	080085b1 	.word	0x080085b1
 8008594:	080085b9 	.word	0x080085b9
 8008598:	080085c1 	.word	0x080085c1
 800859c:	080085c9 	.word	0x080085c9
 80085a0:	2300      	movs	r3, #0
 80085a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085a6:	e180      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085a8:	2304      	movs	r3, #4
 80085aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ae:	e17c      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085b0:	2308      	movs	r3, #8
 80085b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085b6:	e178      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085b8:	2310      	movs	r3, #16
 80085ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085be:	e174      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085c0:	2320      	movs	r3, #32
 80085c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085c6:	e170      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085c8:	2340      	movs	r3, #64	@ 0x40
 80085ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ce:	e16c      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085d0:	2380      	movs	r3, #128	@ 0x80
 80085d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d6:	e168      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a1b      	ldr	r2, [pc, #108]	@ (800864c <UART_SetConfig+0x348>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d142      	bne.n	8008668 <UART_SetConfig+0x364>
 80085e2:	4b16      	ldr	r3, [pc, #88]	@ (800863c <UART_SetConfig+0x338>)
 80085e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	2b05      	cmp	r3, #5
 80085ec:	d838      	bhi.n	8008660 <UART_SetConfig+0x35c>
 80085ee:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <UART_SetConfig+0x2f0>)
 80085f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f4:	0800860d 	.word	0x0800860d
 80085f8:	08008615 	.word	0x08008615
 80085fc:	0800861d 	.word	0x0800861d
 8008600:	08008625 	.word	0x08008625
 8008604:	08008651 	.word	0x08008651
 8008608:	08008659 	.word	0x08008659
 800860c:	2300      	movs	r3, #0
 800860e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008612:	e14a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008614:	2304      	movs	r3, #4
 8008616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800861a:	e146      	b.n	80088aa <UART_SetConfig+0x5a6>
 800861c:	2308      	movs	r3, #8
 800861e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008622:	e142      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008624:	2310      	movs	r3, #16
 8008626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800862a:	e13e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800862c:	cfff69f3 	.word	0xcfff69f3
 8008630:	58000c00 	.word	0x58000c00
 8008634:	11fff4ff 	.word	0x11fff4ff
 8008638:	40011000 	.word	0x40011000
 800863c:	58024400 	.word	0x58024400
 8008640:	40004400 	.word	0x40004400
 8008644:	40004800 	.word	0x40004800
 8008648:	40004c00 	.word	0x40004c00
 800864c:	40005000 	.word	0x40005000
 8008650:	2320      	movs	r3, #32
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e128      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008658:	2340      	movs	r3, #64	@ 0x40
 800865a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800865e:	e124      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008666:	e120      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4acb      	ldr	r2, [pc, #812]	@ (800899c <UART_SetConfig+0x698>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d176      	bne.n	8008760 <UART_SetConfig+0x45c>
 8008672:	4bcb      	ldr	r3, [pc, #812]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008676:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800867a:	2b28      	cmp	r3, #40	@ 0x28
 800867c:	d86c      	bhi.n	8008758 <UART_SetConfig+0x454>
 800867e:	a201      	add	r2, pc, #4	@ (adr r2, 8008684 <UART_SetConfig+0x380>)
 8008680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008684:	08008729 	.word	0x08008729
 8008688:	08008759 	.word	0x08008759
 800868c:	08008759 	.word	0x08008759
 8008690:	08008759 	.word	0x08008759
 8008694:	08008759 	.word	0x08008759
 8008698:	08008759 	.word	0x08008759
 800869c:	08008759 	.word	0x08008759
 80086a0:	08008759 	.word	0x08008759
 80086a4:	08008731 	.word	0x08008731
 80086a8:	08008759 	.word	0x08008759
 80086ac:	08008759 	.word	0x08008759
 80086b0:	08008759 	.word	0x08008759
 80086b4:	08008759 	.word	0x08008759
 80086b8:	08008759 	.word	0x08008759
 80086bc:	08008759 	.word	0x08008759
 80086c0:	08008759 	.word	0x08008759
 80086c4:	08008739 	.word	0x08008739
 80086c8:	08008759 	.word	0x08008759
 80086cc:	08008759 	.word	0x08008759
 80086d0:	08008759 	.word	0x08008759
 80086d4:	08008759 	.word	0x08008759
 80086d8:	08008759 	.word	0x08008759
 80086dc:	08008759 	.word	0x08008759
 80086e0:	08008759 	.word	0x08008759
 80086e4:	08008741 	.word	0x08008741
 80086e8:	08008759 	.word	0x08008759
 80086ec:	08008759 	.word	0x08008759
 80086f0:	08008759 	.word	0x08008759
 80086f4:	08008759 	.word	0x08008759
 80086f8:	08008759 	.word	0x08008759
 80086fc:	08008759 	.word	0x08008759
 8008700:	08008759 	.word	0x08008759
 8008704:	08008749 	.word	0x08008749
 8008708:	08008759 	.word	0x08008759
 800870c:	08008759 	.word	0x08008759
 8008710:	08008759 	.word	0x08008759
 8008714:	08008759 	.word	0x08008759
 8008718:	08008759 	.word	0x08008759
 800871c:	08008759 	.word	0x08008759
 8008720:	08008759 	.word	0x08008759
 8008724:	08008751 	.word	0x08008751
 8008728:	2301      	movs	r3, #1
 800872a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800872e:	e0bc      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008730:	2304      	movs	r3, #4
 8008732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008736:	e0b8      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008738:	2308      	movs	r3, #8
 800873a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800873e:	e0b4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008740:	2310      	movs	r3, #16
 8008742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008746:	e0b0      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008748:	2320      	movs	r3, #32
 800874a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800874e:	e0ac      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008750:	2340      	movs	r3, #64	@ 0x40
 8008752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008756:	e0a8      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008758:	2380      	movs	r3, #128	@ 0x80
 800875a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800875e:	e0a4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a8f      	ldr	r2, [pc, #572]	@ (80089a4 <UART_SetConfig+0x6a0>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d130      	bne.n	80087cc <UART_SetConfig+0x4c8>
 800876a:	4b8d      	ldr	r3, [pc, #564]	@ (80089a0 <UART_SetConfig+0x69c>)
 800876c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800876e:	f003 0307 	and.w	r3, r3, #7
 8008772:	2b05      	cmp	r3, #5
 8008774:	d826      	bhi.n	80087c4 <UART_SetConfig+0x4c0>
 8008776:	a201      	add	r2, pc, #4	@ (adr r2, 800877c <UART_SetConfig+0x478>)
 8008778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877c:	08008795 	.word	0x08008795
 8008780:	0800879d 	.word	0x0800879d
 8008784:	080087a5 	.word	0x080087a5
 8008788:	080087ad 	.word	0x080087ad
 800878c:	080087b5 	.word	0x080087b5
 8008790:	080087bd 	.word	0x080087bd
 8008794:	2300      	movs	r3, #0
 8008796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800879a:	e086      	b.n	80088aa <UART_SetConfig+0x5a6>
 800879c:	2304      	movs	r3, #4
 800879e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087a2:	e082      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087a4:	2308      	movs	r3, #8
 80087a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087aa:	e07e      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087ac:	2310      	movs	r3, #16
 80087ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087b2:	e07a      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087b4:	2320      	movs	r3, #32
 80087b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ba:	e076      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087bc:	2340      	movs	r3, #64	@ 0x40
 80087be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087c2:	e072      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087c4:	2380      	movs	r3, #128	@ 0x80
 80087c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ca:	e06e      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a75      	ldr	r2, [pc, #468]	@ (80089a8 <UART_SetConfig+0x6a4>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d130      	bne.n	8008838 <UART_SetConfig+0x534>
 80087d6:	4b72      	ldr	r3, [pc, #456]	@ (80089a0 <UART_SetConfig+0x69c>)
 80087d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087da:	f003 0307 	and.w	r3, r3, #7
 80087de:	2b05      	cmp	r3, #5
 80087e0:	d826      	bhi.n	8008830 <UART_SetConfig+0x52c>
 80087e2:	a201      	add	r2, pc, #4	@ (adr r2, 80087e8 <UART_SetConfig+0x4e4>)
 80087e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e8:	08008801 	.word	0x08008801
 80087ec:	08008809 	.word	0x08008809
 80087f0:	08008811 	.word	0x08008811
 80087f4:	08008819 	.word	0x08008819
 80087f8:	08008821 	.word	0x08008821
 80087fc:	08008829 	.word	0x08008829
 8008800:	2300      	movs	r3, #0
 8008802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008806:	e050      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008808:	2304      	movs	r3, #4
 800880a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800880e:	e04c      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008810:	2308      	movs	r3, #8
 8008812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008816:	e048      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008818:	2310      	movs	r3, #16
 800881a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800881e:	e044      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008820:	2320      	movs	r3, #32
 8008822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008826:	e040      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008828:	2340      	movs	r3, #64	@ 0x40
 800882a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800882e:	e03c      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008830:	2380      	movs	r3, #128	@ 0x80
 8008832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008836:	e038      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a5b      	ldr	r2, [pc, #364]	@ (80089ac <UART_SetConfig+0x6a8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d130      	bne.n	80088a4 <UART_SetConfig+0x5a0>
 8008842:	4b57      	ldr	r3, [pc, #348]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	2b05      	cmp	r3, #5
 800884c:	d826      	bhi.n	800889c <UART_SetConfig+0x598>
 800884e:	a201      	add	r2, pc, #4	@ (adr r2, 8008854 <UART_SetConfig+0x550>)
 8008850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008854:	0800886d 	.word	0x0800886d
 8008858:	08008875 	.word	0x08008875
 800885c:	0800887d 	.word	0x0800887d
 8008860:	08008885 	.word	0x08008885
 8008864:	0800888d 	.word	0x0800888d
 8008868:	08008895 	.word	0x08008895
 800886c:	2302      	movs	r3, #2
 800886e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008872:	e01a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008874:	2304      	movs	r3, #4
 8008876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800887a:	e016      	b.n	80088aa <UART_SetConfig+0x5a6>
 800887c:	2308      	movs	r3, #8
 800887e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008882:	e012      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008884:	2310      	movs	r3, #16
 8008886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800888a:	e00e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800888c:	2320      	movs	r3, #32
 800888e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008892:	e00a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008894:	2340      	movs	r3, #64	@ 0x40
 8008896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889a:	e006      	b.n	80088aa <UART_SetConfig+0x5a6>
 800889c:	2380      	movs	r3, #128	@ 0x80
 800889e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a2:	e002      	b.n	80088aa <UART_SetConfig+0x5a6>
 80088a4:	2380      	movs	r3, #128	@ 0x80
 80088a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a3f      	ldr	r2, [pc, #252]	@ (80089ac <UART_SetConfig+0x6a8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	f040 80f8 	bne.w	8008aa6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80088b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80088ba:	2b20      	cmp	r3, #32
 80088bc:	dc46      	bgt.n	800894c <UART_SetConfig+0x648>
 80088be:	2b02      	cmp	r3, #2
 80088c0:	f2c0 8082 	blt.w	80089c8 <UART_SetConfig+0x6c4>
 80088c4:	3b02      	subs	r3, #2
 80088c6:	2b1e      	cmp	r3, #30
 80088c8:	d87e      	bhi.n	80089c8 <UART_SetConfig+0x6c4>
 80088ca:	a201      	add	r2, pc, #4	@ (adr r2, 80088d0 <UART_SetConfig+0x5cc>)
 80088cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d0:	08008953 	.word	0x08008953
 80088d4:	080089c9 	.word	0x080089c9
 80088d8:	0800895b 	.word	0x0800895b
 80088dc:	080089c9 	.word	0x080089c9
 80088e0:	080089c9 	.word	0x080089c9
 80088e4:	080089c9 	.word	0x080089c9
 80088e8:	0800896b 	.word	0x0800896b
 80088ec:	080089c9 	.word	0x080089c9
 80088f0:	080089c9 	.word	0x080089c9
 80088f4:	080089c9 	.word	0x080089c9
 80088f8:	080089c9 	.word	0x080089c9
 80088fc:	080089c9 	.word	0x080089c9
 8008900:	080089c9 	.word	0x080089c9
 8008904:	080089c9 	.word	0x080089c9
 8008908:	0800897b 	.word	0x0800897b
 800890c:	080089c9 	.word	0x080089c9
 8008910:	080089c9 	.word	0x080089c9
 8008914:	080089c9 	.word	0x080089c9
 8008918:	080089c9 	.word	0x080089c9
 800891c:	080089c9 	.word	0x080089c9
 8008920:	080089c9 	.word	0x080089c9
 8008924:	080089c9 	.word	0x080089c9
 8008928:	080089c9 	.word	0x080089c9
 800892c:	080089c9 	.word	0x080089c9
 8008930:	080089c9 	.word	0x080089c9
 8008934:	080089c9 	.word	0x080089c9
 8008938:	080089c9 	.word	0x080089c9
 800893c:	080089c9 	.word	0x080089c9
 8008940:	080089c9 	.word	0x080089c9
 8008944:	080089c9 	.word	0x080089c9
 8008948:	080089bb 	.word	0x080089bb
 800894c:	2b40      	cmp	r3, #64	@ 0x40
 800894e:	d037      	beq.n	80089c0 <UART_SetConfig+0x6bc>
 8008950:	e03a      	b.n	80089c8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008952:	f7fd fd77 	bl	8006444 <HAL_RCCEx_GetD3PCLK1Freq>
 8008956:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008958:	e03c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800895a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800895e:	4618      	mov	r0, r3
 8008960:	f7fd fd86 	bl	8006470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008968:	e034      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800896a:	f107 0318 	add.w	r3, r7, #24
 800896e:	4618      	mov	r0, r3
 8008970:	f7fd fed2 	bl	8006718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008978:	e02c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800897a:	4b09      	ldr	r3, [pc, #36]	@ (80089a0 <UART_SetConfig+0x69c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 0320 	and.w	r3, r3, #32
 8008982:	2b00      	cmp	r3, #0
 8008984:	d016      	beq.n	80089b4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008986:	4b06      	ldr	r3, [pc, #24]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	08db      	lsrs	r3, r3, #3
 800898c:	f003 0303 	and.w	r3, r3, #3
 8008990:	4a07      	ldr	r2, [pc, #28]	@ (80089b0 <UART_SetConfig+0x6ac>)
 8008992:	fa22 f303 	lsr.w	r3, r2, r3
 8008996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008998:	e01c      	b.n	80089d4 <UART_SetConfig+0x6d0>
 800899a:	bf00      	nop
 800899c:	40011400 	.word	0x40011400
 80089a0:	58024400 	.word	0x58024400
 80089a4:	40007800 	.word	0x40007800
 80089a8:	40007c00 	.word	0x40007c00
 80089ac:	58000c00 	.word	0x58000c00
 80089b0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80089b4:	4b9d      	ldr	r3, [pc, #628]	@ (8008c2c <UART_SetConfig+0x928>)
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b8:	e00c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80089ba:	4b9d      	ldr	r3, [pc, #628]	@ (8008c30 <UART_SetConfig+0x92c>)
 80089bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089be:	e009      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089c6:	e005      	b.n	80089d4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80089c8:	2300      	movs	r3, #0
 80089ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80089d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f000 81de 	beq.w	8008d98 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e0:	4a94      	ldr	r2, [pc, #592]	@ (8008c34 <UART_SetConfig+0x930>)
 80089e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089e6:	461a      	mov	r2, r3
 80089e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80089ee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	685a      	ldr	r2, [r3, #4]
 80089f4:	4613      	mov	r3, r2
 80089f6:	005b      	lsls	r3, r3, #1
 80089f8:	4413      	add	r3, r2
 80089fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d305      	bcc.n	8008a0c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d903      	bls.n	8008a14 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008a12:	e1c1      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a16:	2200      	movs	r2, #0
 8008a18:	60bb      	str	r3, [r7, #8]
 8008a1a:	60fa      	str	r2, [r7, #12]
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a20:	4a84      	ldr	r2, [pc, #528]	@ (8008c34 <UART_SetConfig+0x930>)
 8008a22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	2200      	movs	r2, #0
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	607a      	str	r2, [r7, #4]
 8008a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a36:	f7f7 fe77 	bl	8000728 <__aeabi_uldivmod>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	4610      	mov	r0, r2
 8008a40:	4619      	mov	r1, r3
 8008a42:	f04f 0200 	mov.w	r2, #0
 8008a46:	f04f 0300 	mov.w	r3, #0
 8008a4a:	020b      	lsls	r3, r1, #8
 8008a4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a50:	0202      	lsls	r2, r0, #8
 8008a52:	6979      	ldr	r1, [r7, #20]
 8008a54:	6849      	ldr	r1, [r1, #4]
 8008a56:	0849      	lsrs	r1, r1, #1
 8008a58:	2000      	movs	r0, #0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	eb12 0804 	adds.w	r8, r2, r4
 8008a62:	eb43 0905 	adc.w	r9, r3, r5
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	469a      	mov	sl, r3
 8008a6e:	4693      	mov	fp, r2
 8008a70:	4652      	mov	r2, sl
 8008a72:	465b      	mov	r3, fp
 8008a74:	4640      	mov	r0, r8
 8008a76:	4649      	mov	r1, r9
 8008a78:	f7f7 fe56 	bl	8000728 <__aeabi_uldivmod>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	460b      	mov	r3, r1
 8008a80:	4613      	mov	r3, r2
 8008a82:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a8a:	d308      	bcc.n	8008a9e <UART_SetConfig+0x79a>
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a92:	d204      	bcs.n	8008a9e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a9a:	60da      	str	r2, [r3, #12]
 8008a9c:	e17c      	b.n	8008d98 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008aa4:	e178      	b.n	8008d98 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aae:	f040 80c5 	bne.w	8008c3c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008ab2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	2b20      	cmp	r3, #32
 8008ab8:	dc48      	bgt.n	8008b4c <UART_SetConfig+0x848>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	db7b      	blt.n	8008bb6 <UART_SetConfig+0x8b2>
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d879      	bhi.n	8008bb6 <UART_SetConfig+0x8b2>
 8008ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ac8 <UART_SetConfig+0x7c4>)
 8008ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac8:	08008b53 	.word	0x08008b53
 8008acc:	08008b5b 	.word	0x08008b5b
 8008ad0:	08008bb7 	.word	0x08008bb7
 8008ad4:	08008bb7 	.word	0x08008bb7
 8008ad8:	08008b63 	.word	0x08008b63
 8008adc:	08008bb7 	.word	0x08008bb7
 8008ae0:	08008bb7 	.word	0x08008bb7
 8008ae4:	08008bb7 	.word	0x08008bb7
 8008ae8:	08008b73 	.word	0x08008b73
 8008aec:	08008bb7 	.word	0x08008bb7
 8008af0:	08008bb7 	.word	0x08008bb7
 8008af4:	08008bb7 	.word	0x08008bb7
 8008af8:	08008bb7 	.word	0x08008bb7
 8008afc:	08008bb7 	.word	0x08008bb7
 8008b00:	08008bb7 	.word	0x08008bb7
 8008b04:	08008bb7 	.word	0x08008bb7
 8008b08:	08008b83 	.word	0x08008b83
 8008b0c:	08008bb7 	.word	0x08008bb7
 8008b10:	08008bb7 	.word	0x08008bb7
 8008b14:	08008bb7 	.word	0x08008bb7
 8008b18:	08008bb7 	.word	0x08008bb7
 8008b1c:	08008bb7 	.word	0x08008bb7
 8008b20:	08008bb7 	.word	0x08008bb7
 8008b24:	08008bb7 	.word	0x08008bb7
 8008b28:	08008bb7 	.word	0x08008bb7
 8008b2c:	08008bb7 	.word	0x08008bb7
 8008b30:	08008bb7 	.word	0x08008bb7
 8008b34:	08008bb7 	.word	0x08008bb7
 8008b38:	08008bb7 	.word	0x08008bb7
 8008b3c:	08008bb7 	.word	0x08008bb7
 8008b40:	08008bb7 	.word	0x08008bb7
 8008b44:	08008bb7 	.word	0x08008bb7
 8008b48:	08008ba9 	.word	0x08008ba9
 8008b4c:	2b40      	cmp	r3, #64	@ 0x40
 8008b4e:	d02e      	beq.n	8008bae <UART_SetConfig+0x8aa>
 8008b50:	e031      	b.n	8008bb6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b52:	f7fc fa41 	bl	8004fd8 <HAL_RCC_GetPCLK1Freq>
 8008b56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b58:	e033      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b5a:	f7fc fa53 	bl	8005004 <HAL_RCC_GetPCLK2Freq>
 8008b5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b60:	e02f      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7fd fc82 	bl	8006470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b70:	e027      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b72:	f107 0318 	add.w	r3, r7, #24
 8008b76:	4618      	mov	r0, r3
 8008b78:	f7fd fdce 	bl	8006718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b80:	e01f      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b82:	4b2d      	ldr	r3, [pc, #180]	@ (8008c38 <UART_SetConfig+0x934>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0320 	and.w	r3, r3, #32
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d009      	beq.n	8008ba2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8008c38 <UART_SetConfig+0x934>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	08db      	lsrs	r3, r3, #3
 8008b94:	f003 0303 	and.w	r3, r3, #3
 8008b98:	4a24      	ldr	r2, [pc, #144]	@ (8008c2c <UART_SetConfig+0x928>)
 8008b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008ba0:	e00f      	b.n	8008bc2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008ba2:	4b22      	ldr	r3, [pc, #136]	@ (8008c2c <UART_SetConfig+0x928>)
 8008ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ba6:	e00c      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008ba8:	4b21      	ldr	r3, [pc, #132]	@ (8008c30 <UART_SetConfig+0x92c>)
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bac:	e009      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb4:	e005      	b.n	8008bc2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008bc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 80e7 	beq.w	8008d98 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bce:	4a19      	ldr	r2, [pc, #100]	@ (8008c34 <UART_SetConfig+0x930>)
 8008bd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bdc:	005a      	lsls	r2, r3, #1
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	085b      	lsrs	r3, r3, #1
 8008be4:	441a      	add	r2, r3
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf2:	2b0f      	cmp	r3, #15
 8008bf4:	d916      	bls.n	8008c24 <UART_SetConfig+0x920>
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bfc:	d212      	bcs.n	8008c24 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	f023 030f 	bic.w	r3, r3, #15
 8008c06:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	085b      	lsrs	r3, r3, #1
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	f003 0307 	and.w	r3, r3, #7
 8008c12:	b29a      	uxth	r2, r3
 8008c14:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c16:	4313      	orrs	r3, r2
 8008c18:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008c20:	60da      	str	r2, [r3, #12]
 8008c22:	e0b9      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008c2a:	e0b5      	b.n	8008d98 <UART_SetConfig+0xa94>
 8008c2c:	03d09000 	.word	0x03d09000
 8008c30:	003d0900 	.word	0x003d0900
 8008c34:	0800eba0 	.word	0x0800eba0
 8008c38:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c3c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008c40:	2b20      	cmp	r3, #32
 8008c42:	dc49      	bgt.n	8008cd8 <UART_SetConfig+0x9d4>
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	db7c      	blt.n	8008d42 <UART_SetConfig+0xa3e>
 8008c48:	2b20      	cmp	r3, #32
 8008c4a:	d87a      	bhi.n	8008d42 <UART_SetConfig+0xa3e>
 8008c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8008c54 <UART_SetConfig+0x950>)
 8008c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c52:	bf00      	nop
 8008c54:	08008cdf 	.word	0x08008cdf
 8008c58:	08008ce7 	.word	0x08008ce7
 8008c5c:	08008d43 	.word	0x08008d43
 8008c60:	08008d43 	.word	0x08008d43
 8008c64:	08008cef 	.word	0x08008cef
 8008c68:	08008d43 	.word	0x08008d43
 8008c6c:	08008d43 	.word	0x08008d43
 8008c70:	08008d43 	.word	0x08008d43
 8008c74:	08008cff 	.word	0x08008cff
 8008c78:	08008d43 	.word	0x08008d43
 8008c7c:	08008d43 	.word	0x08008d43
 8008c80:	08008d43 	.word	0x08008d43
 8008c84:	08008d43 	.word	0x08008d43
 8008c88:	08008d43 	.word	0x08008d43
 8008c8c:	08008d43 	.word	0x08008d43
 8008c90:	08008d43 	.word	0x08008d43
 8008c94:	08008d0f 	.word	0x08008d0f
 8008c98:	08008d43 	.word	0x08008d43
 8008c9c:	08008d43 	.word	0x08008d43
 8008ca0:	08008d43 	.word	0x08008d43
 8008ca4:	08008d43 	.word	0x08008d43
 8008ca8:	08008d43 	.word	0x08008d43
 8008cac:	08008d43 	.word	0x08008d43
 8008cb0:	08008d43 	.word	0x08008d43
 8008cb4:	08008d43 	.word	0x08008d43
 8008cb8:	08008d43 	.word	0x08008d43
 8008cbc:	08008d43 	.word	0x08008d43
 8008cc0:	08008d43 	.word	0x08008d43
 8008cc4:	08008d43 	.word	0x08008d43
 8008cc8:	08008d43 	.word	0x08008d43
 8008ccc:	08008d43 	.word	0x08008d43
 8008cd0:	08008d43 	.word	0x08008d43
 8008cd4:	08008d35 	.word	0x08008d35
 8008cd8:	2b40      	cmp	r3, #64	@ 0x40
 8008cda:	d02e      	beq.n	8008d3a <UART_SetConfig+0xa36>
 8008cdc:	e031      	b.n	8008d42 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cde:	f7fc f97b 	bl	8004fd8 <HAL_RCC_GetPCLK1Freq>
 8008ce2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008ce4:	e033      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ce6:	f7fc f98d 	bl	8005004 <HAL_RCC_GetPCLK2Freq>
 8008cea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cec:	e02f      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fd fbbc 	bl	8006470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfc:	e027      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cfe:	f107 0318 	add.w	r3, r7, #24
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fd fd08 	bl	8006718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d0c:	e01f      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8008dc4 <UART_SetConfig+0xac0>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0320 	and.w	r3, r3, #32
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d009      	beq.n	8008d2e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8008dc4 <UART_SetConfig+0xac0>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	08db      	lsrs	r3, r3, #3
 8008d20:	f003 0303 	and.w	r3, r3, #3
 8008d24:	4a28      	ldr	r2, [pc, #160]	@ (8008dc8 <UART_SetConfig+0xac4>)
 8008d26:	fa22 f303 	lsr.w	r3, r2, r3
 8008d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008d2c:	e00f      	b.n	8008d4e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008d2e:	4b26      	ldr	r3, [pc, #152]	@ (8008dc8 <UART_SetConfig+0xac4>)
 8008d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d32:	e00c      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008d34:	4b25      	ldr	r3, [pc, #148]	@ (8008dcc <UART_SetConfig+0xac8>)
 8008d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d38:	e009      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d40:	e005      	b.n	8008d4e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008d4c:	bf00      	nop
    }

    if (pclk != 0U)
 8008d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d021      	beq.n	8008d98 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d58:	4a1d      	ldr	r2, [pc, #116]	@ (8008dd0 <UART_SetConfig+0xacc>)
 8008d5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d62:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	085b      	lsrs	r3, r3, #1
 8008d6c:	441a      	add	r2, r3
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d76:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	2b0f      	cmp	r3, #15
 8008d7c:	d909      	bls.n	8008d92 <UART_SetConfig+0xa8e>
 8008d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d84:	d205      	bcs.n	8008d92 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	60da      	str	r2, [r3, #12]
 8008d90:	e002      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	2200      	movs	r2, #0
 8008dac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	2200      	movs	r2, #0
 8008db2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008db4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3748      	adds	r7, #72	@ 0x48
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dc2:	bf00      	nop
 8008dc4:	58024400 	.word	0x58024400
 8008dc8:	03d09000 	.word	0x03d09000
 8008dcc:	003d0900 	.word	0x003d0900
 8008dd0:	0800eba0 	.word	0x0800eba0

08008dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de0:	f003 0308 	and.w	r3, r3, #8
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00a      	beq.n	8008dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e02:	f003 0301 	and.w	r3, r3, #1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	430a      	orrs	r2, r1
 8008e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00a      	beq.n	8008e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	430a      	orrs	r2, r1
 8008e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e46:	f003 0304 	and.w	r3, r3, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00a      	beq.n	8008e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	430a      	orrs	r2, r1
 8008e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e68:	f003 0310 	and.w	r3, r3, #16
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00a      	beq.n	8008e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	430a      	orrs	r2, r1
 8008e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e8a:	f003 0320 	and.w	r3, r3, #32
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00a      	beq.n	8008ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01a      	beq.n	8008eea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	430a      	orrs	r2, r1
 8008ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ece:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ed2:	d10a      	bne.n	8008eea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	430a      	orrs	r2, r1
 8008ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00a      	beq.n	8008f0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	430a      	orrs	r2, r1
 8008f0a:	605a      	str	r2, [r3, #4]
  }
}
 8008f0c:	bf00      	nop
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b098      	sub	sp, #96	@ 0x60
 8008f1c:	af02      	add	r7, sp, #8
 8008f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f28:	f7f9 fad4 	bl	80024d4 <HAL_GetTick>
 8008f2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f003 0308 	and.w	r3, r3, #8
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d12f      	bne.n	8008f9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f40:	9300      	str	r3, [sp, #0]
 8008f42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f44:	2200      	movs	r2, #0
 8008f46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 f88e 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d022      	beq.n	8008f9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	461a      	mov	r2, r3
 8008f72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f7c:	e841 2300 	strex	r3, r2, [r1]
 8008f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e6      	bne.n	8008f56 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	e063      	b.n	8009064 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f003 0304 	and.w	r3, r3, #4
 8008fa6:	2b04      	cmp	r3, #4
 8008fa8:	d149      	bne.n	800903e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008faa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f857 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d03c      	beq.n	800903e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fcc:	e853 3f00 	ldrex	r3, [r3]
 8008fd0:	623b      	str	r3, [r7, #32]
   return(result);
 8008fd2:	6a3b      	ldr	r3, [r7, #32]
 8008fd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	461a      	mov	r2, r3
 8008fe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fe4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fea:	e841 2300 	strex	r3, r2, [r1]
 8008fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1e6      	bne.n	8008fc4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	3308      	adds	r3, #8
 8008ffc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	e853 3f00 	ldrex	r3, [r3]
 8009004:	60fb      	str	r3, [r7, #12]
   return(result);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f023 0301 	bic.w	r3, r3, #1
 800900c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	3308      	adds	r3, #8
 8009014:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009016:	61fa      	str	r2, [r7, #28]
 8009018:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901a:	69b9      	ldr	r1, [r7, #24]
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	e841 2300 	strex	r3, r2, [r1]
 8009022:	617b      	str	r3, [r7, #20]
   return(result);
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1e5      	bne.n	8008ff6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2220      	movs	r2, #32
 800902e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e012      	b.n	8009064 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2220      	movs	r2, #32
 8009042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2220      	movs	r2, #32
 800904a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3758      	adds	r7, #88	@ 0x58
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	603b      	str	r3, [r7, #0]
 8009078:	4613      	mov	r3, r2
 800907a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800907c:	e04f      	b.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d04b      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	f7f9 fa25 	bl	80024d4 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	429a      	cmp	r2, r3
 8009094:	d302      	bcc.n	800909c <UART_WaitOnFlagUntilTimeout+0x30>
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d101      	bne.n	80090a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	e04e      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f003 0304 	and.w	r3, r3, #4
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d037      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	2b80      	cmp	r3, #128	@ 0x80
 80090b2:	d034      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2b40      	cmp	r3, #64	@ 0x40
 80090b8:	d031      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	69db      	ldr	r3, [r3, #28]
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	2b08      	cmp	r3, #8
 80090c6:	d110      	bne.n	80090ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2208      	movs	r2, #8
 80090ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 f95b 	bl	800938c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2208      	movs	r2, #8
 80090da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e029      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	69db      	ldr	r3, [r3, #28]
 80090f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090f8:	d111      	bne.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009102:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 f941 	bl	800938c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2220      	movs	r2, #32
 800910e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e00f      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69da      	ldr	r2, [r3, #28]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	4013      	ands	r3, r2
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	429a      	cmp	r2, r3
 800912c:	bf0c      	ite	eq
 800912e:	2301      	moveq	r3, #1
 8009130:	2300      	movne	r3, #0
 8009132:	b2db      	uxtb	r3, r3
 8009134:	461a      	mov	r2, r3
 8009136:	79fb      	ldrb	r3, [r7, #7]
 8009138:	429a      	cmp	r2, r3
 800913a:	d0a0      	beq.n	800907e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
	...

08009148 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009148:	b480      	push	{r7}
 800914a:	b0a3      	sub	sp, #140	@ 0x8c
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	4613      	mov	r3, r2
 8009154:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	68ba      	ldr	r2, [r7, #8]
 800915a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	88fa      	ldrh	r2, [r7, #6]
 8009160:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	88fa      	ldrh	r2, [r7, #6]
 8009168:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800917a:	d10e      	bne.n	800919a <UART_Start_Receive_IT+0x52>
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d105      	bne.n	8009190 <UART_Start_Receive_IT+0x48>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800918a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800918e:	e02d      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	22ff      	movs	r2, #255	@ 0xff
 8009194:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009198:	e028      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d10d      	bne.n	80091be <UART_Start_Receive_IT+0x76>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d104      	bne.n	80091b4 <UART_Start_Receive_IT+0x6c>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	22ff      	movs	r2, #255	@ 0xff
 80091ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091b2:	e01b      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	227f      	movs	r2, #127	@ 0x7f
 80091b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091bc:	e016      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091c6:	d10d      	bne.n	80091e4 <UART_Start_Receive_IT+0x9c>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d104      	bne.n	80091da <UART_Start_Receive_IT+0x92>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	227f      	movs	r2, #127	@ 0x7f
 80091d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091d8:	e008      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	223f      	movs	r2, #63	@ 0x3f
 80091de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091e2:	e003      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2222      	movs	r2, #34	@ 0x22
 80091f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3308      	adds	r3, #8
 8009202:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009206:	e853 3f00 	ldrex	r3, [r3]
 800920a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800920c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800920e:	f043 0301 	orr.w	r3, r3, #1
 8009212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3308      	adds	r3, #8
 800921c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009220:	673a      	str	r2, [r7, #112]	@ 0x70
 8009222:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009224:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009226:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009228:	e841 2300 	strex	r3, r2, [r1]
 800922c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800922e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009230:	2b00      	cmp	r3, #0
 8009232:	d1e3      	bne.n	80091fc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800923c:	d14f      	bne.n	80092de <UART_Start_Receive_IT+0x196>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009244:	88fa      	ldrh	r2, [r7, #6]
 8009246:	429a      	cmp	r2, r3
 8009248:	d349      	bcc.n	80092de <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009252:	d107      	bne.n	8009264 <UART_Start_Receive_IT+0x11c>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	691b      	ldr	r3, [r3, #16]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d103      	bne.n	8009264 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4a47      	ldr	r2, [pc, #284]	@ (800937c <UART_Start_Receive_IT+0x234>)
 8009260:	675a      	str	r2, [r3, #116]	@ 0x74
 8009262:	e002      	b.n	800926a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	4a46      	ldr	r2, [pc, #280]	@ (8009380 <UART_Start_Receive_IT+0x238>)
 8009268:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d01a      	beq.n	80092a8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800927a:	e853 3f00 	ldrex	r3, [r3]
 800927e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009286:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009294:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009296:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009298:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800929a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800929c:	e841 2300 	strex	r3, r2, [r1]
 80092a0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80092a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d1e4      	bne.n	8009272 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3308      	adds	r3, #8
 80092ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b2:	e853 3f00 	ldrex	r3, [r3]
 80092b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	3308      	adds	r3, #8
 80092c6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092c8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80092ca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80092d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d1e5      	bne.n	80092a8 <UART_Start_Receive_IT+0x160>
 80092dc:	e046      	b.n	800936c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092e6:	d107      	bne.n	80092f8 <UART_Start_Receive_IT+0x1b0>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	691b      	ldr	r3, [r3, #16]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d103      	bne.n	80092f8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	4a24      	ldr	r2, [pc, #144]	@ (8009384 <UART_Start_Receive_IT+0x23c>)
 80092f4:	675a      	str	r2, [r3, #116]	@ 0x74
 80092f6:	e002      	b.n	80092fe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	4a23      	ldr	r2, [pc, #140]	@ (8009388 <UART_Start_Receive_IT+0x240>)
 80092fc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d019      	beq.n	800933a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930e:	e853 3f00 	ldrex	r3, [r3]
 8009312:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009316:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800931a:	677b      	str	r3, [r7, #116]	@ 0x74
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009324:	637b      	str	r3, [r7, #52]	@ 0x34
 8009326:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800932a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800932c:	e841 2300 	strex	r3, r2, [r1]
 8009330:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1e6      	bne.n	8009306 <UART_Start_Receive_IT+0x1be>
 8009338:	e018      	b.n	800936c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	e853 3f00 	ldrex	r3, [r3]
 8009346:	613b      	str	r3, [r7, #16]
   return(result);
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f043 0320 	orr.w	r3, r3, #32
 800934e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	461a      	mov	r2, r3
 8009356:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009358:	623b      	str	r3, [r7, #32]
 800935a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935c:	69f9      	ldr	r1, [r7, #28]
 800935e:	6a3a      	ldr	r2, [r7, #32]
 8009360:	e841 2300 	strex	r3, r2, [r1]
 8009364:	61bb      	str	r3, [r7, #24]
   return(result);
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1e6      	bne.n	800933a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	378c      	adds	r7, #140	@ 0x8c
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	08009ba9 	.word	0x08009ba9
 8009380:	08009845 	.word	0x08009845
 8009384:	0800968d 	.word	0x0800968d
 8009388:	080094d5 	.word	0x080094d5

0800938c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800938c:	b480      	push	{r7}
 800938e:	b095      	sub	sp, #84	@ 0x54
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939c:	e853 3f00 	ldrex	r3, [r3]
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80093b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093ba:	e841 2300 	strex	r3, r2, [r1]
 80093be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1e6      	bne.n	8009394 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3308      	adds	r3, #8
 80093cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ce:	6a3b      	ldr	r3, [r7, #32]
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80093d6:	69fa      	ldr	r2, [r7, #28]
 80093d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009454 <UART_EndRxTransfer+0xc8>)
 80093da:	4013      	ands	r3, r2
 80093dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3308      	adds	r3, #8
 80093e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e5      	bne.n	80093c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d118      	bne.n	8009434 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f023 0310 	bic.w	r3, r3, #16
 8009416:	647b      	str	r3, [r7, #68]	@ 0x44
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009420:	61bb      	str	r3, [r7, #24]
 8009422:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6979      	ldr	r1, [r7, #20]
 8009426:	69ba      	ldr	r2, [r7, #24]
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	613b      	str	r3, [r7, #16]
   return(result);
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e6      	bne.n	8009402 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2220      	movs	r2, #32
 8009438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009448:	bf00      	nop
 800944a:	3754      	adds	r7, #84	@ 0x54
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	effffffe 	.word	0xeffffffe

08009458 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009464:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f7f7 fd4b 	bl	8000f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009474:	bf00      	nop
 8009476:	3710      	adds	r7, #16
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b088      	sub	sp, #32
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	e853 3f00 	ldrex	r3, [r3]
 8009490:	60bb      	str	r3, [r7, #8]
   return(result);
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009498:	61fb      	str	r3, [r7, #28]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	461a      	mov	r2, r3
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	61bb      	str	r3, [r7, #24]
 80094a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a6:	6979      	ldr	r1, [r7, #20]
 80094a8:	69ba      	ldr	r2, [r7, #24]
 80094aa:	e841 2300 	strex	r3, r2, [r1]
 80094ae:	613b      	str	r3, [r7, #16]
   return(result);
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1e6      	bne.n	8009484 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f7fe ff09 	bl	80082dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ca:	bf00      	nop
 80094cc:	3720      	adds	r7, #32
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
	...

080094d4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b09c      	sub	sp, #112	@ 0x70
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80094e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094ec:	2b22      	cmp	r3, #34	@ 0x22
 80094ee:	f040 80be 	bne.w	800966e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80094fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009500:	b2d9      	uxtb	r1, r3
 8009502:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009506:	b2da      	uxtb	r2, r3
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800950c:	400a      	ands	r2, r1
 800950e:	b2d2      	uxtb	r2, r2
 8009510:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009516:	1c5a      	adds	r2, r3, #1
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009522:	b29b      	uxth	r3, r3
 8009524:	3b01      	subs	r3, #1
 8009526:	b29a      	uxth	r2, r3
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009534:	b29b      	uxth	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	f040 80a1 	bne.w	800967e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009544:	e853 3f00 	ldrex	r3, [r3]
 8009548:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800954a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800954c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009550:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	461a      	mov	r2, r3
 8009558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800955a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800955c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800955e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009560:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009562:	e841 2300 	strex	r3, r2, [r1]
 8009566:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009568:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1e6      	bne.n	800953c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	3308      	adds	r3, #8
 8009574:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009578:	e853 3f00 	ldrex	r3, [r3]
 800957c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800957e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009580:	f023 0301 	bic.w	r3, r3, #1
 8009584:	667b      	str	r3, [r7, #100]	@ 0x64
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	3308      	adds	r3, #8
 800958c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800958e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009590:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009592:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009594:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009596:	e841 2300 	strex	r3, r2, [r1]
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800959c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1e5      	bne.n	800956e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2220      	movs	r2, #32
 80095a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a33      	ldr	r2, [pc, #204]	@ (8009688 <UART_RxISR_8BIT+0x1b4>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d01f      	beq.n	8009600 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d018      	beq.n	8009600 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	e853 3f00 	ldrex	r3, [r3]
 80095da:	623b      	str	r3, [r7, #32]
   return(result);
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80095e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	461a      	mov	r2, r3
 80095ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80095ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f4:	e841 2300 	strex	r3, r2, [r1]
 80095f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d1e6      	bne.n	80095ce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009604:	2b01      	cmp	r3, #1
 8009606:	d12e      	bne.n	8009666 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	e853 3f00 	ldrex	r3, [r3]
 800961a:	60fb      	str	r3, [r7, #12]
   return(result);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	f023 0310 	bic.w	r3, r3, #16
 8009622:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	461a      	mov	r2, r3
 800962a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800962c:	61fb      	str	r3, [r7, #28]
 800962e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009630:	69b9      	ldr	r1, [r7, #24]
 8009632:	69fa      	ldr	r2, [r7, #28]
 8009634:	e841 2300 	strex	r3, r2, [r1]
 8009638:	617b      	str	r3, [r7, #20]
   return(result);
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1e6      	bne.n	800960e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	69db      	ldr	r3, [r3, #28]
 8009646:	f003 0310 	and.w	r3, r3, #16
 800964a:	2b10      	cmp	r3, #16
 800964c:	d103      	bne.n	8009656 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2210      	movs	r2, #16
 8009654:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800965c:	4619      	mov	r1, r3
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f7f7 fc24 	bl	8000eac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009664:	e00b      	b.n	800967e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7fe fe42 	bl	80082f0 <HAL_UART_RxCpltCallback>
}
 800966c:	e007      	b.n	800967e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	699a      	ldr	r2, [r3, #24]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f042 0208 	orr.w	r2, r2, #8
 800967c:	619a      	str	r2, [r3, #24]
}
 800967e:	bf00      	nop
 8009680:	3770      	adds	r7, #112	@ 0x70
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	58000c00 	.word	0x58000c00

0800968c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b09c      	sub	sp, #112	@ 0x70
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800969a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096a4:	2b22      	cmp	r3, #34	@ 0x22
 80096a6:	f040 80be 	bne.w	8009826 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80096ba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80096be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80096c2:	4013      	ands	r3, r2
 80096c4:	b29a      	uxth	r2, r3
 80096c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096c8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ce:	1c9a      	adds	r2, r3, #2
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096da:	b29b      	uxth	r3, r3
 80096dc:	3b01      	subs	r3, #1
 80096de:	b29a      	uxth	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f040 80a1 	bne.w	8009836 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096fc:	e853 3f00 	ldrex	r3, [r3]
 8009700:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009704:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009708:	667b      	str	r3, [r7, #100]	@ 0x64
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	461a      	mov	r2, r3
 8009710:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009712:	657b      	str	r3, [r7, #84]	@ 0x54
 8009714:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009716:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009718:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800971a:	e841 2300 	strex	r3, r2, [r1]
 800971e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1e6      	bne.n	80096f4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3308      	adds	r3, #8
 800972c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009730:	e853 3f00 	ldrex	r3, [r3]
 8009734:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	f023 0301 	bic.w	r3, r3, #1
 800973c:	663b      	str	r3, [r7, #96]	@ 0x60
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	3308      	adds	r3, #8
 8009744:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009746:	643a      	str	r2, [r7, #64]	@ 0x40
 8009748:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800974c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800974e:	e841 2300 	strex	r3, r2, [r1]
 8009752:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009756:	2b00      	cmp	r3, #0
 8009758:	d1e5      	bne.n	8009726 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2220      	movs	r2, #32
 800975e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a33      	ldr	r2, [pc, #204]	@ (8009840 <UART_RxISR_16BIT+0x1b4>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d01f      	beq.n	80097b8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009782:	2b00      	cmp	r3, #0
 8009784:	d018      	beq.n	80097b8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	6a3b      	ldr	r3, [r7, #32]
 800978e:	e853 3f00 	ldrex	r3, [r3]
 8009792:	61fb      	str	r3, [r7, #28]
   return(result);
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800979a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	461a      	mov	r2, r3
 80097a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097a6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097ac:	e841 2300 	strex	r3, r2, [r1]
 80097b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1e6      	bne.n	8009786 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d12e      	bne.n	800981e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	e853 3f00 	ldrex	r3, [r3]
 80097d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	f023 0310 	bic.w	r3, r3, #16
 80097da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	461a      	mov	r2, r3
 80097e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097e4:	61bb      	str	r3, [r7, #24]
 80097e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097e8:	6979      	ldr	r1, [r7, #20]
 80097ea:	69ba      	ldr	r2, [r7, #24]
 80097ec:	e841 2300 	strex	r3, r2, [r1]
 80097f0:	613b      	str	r3, [r7, #16]
   return(result);
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d1e6      	bne.n	80097c6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	69db      	ldr	r3, [r3, #28]
 80097fe:	f003 0310 	and.w	r3, r3, #16
 8009802:	2b10      	cmp	r3, #16
 8009804:	d103      	bne.n	800980e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2210      	movs	r2, #16
 800980c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7f7 fb48 	bl	8000eac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800981c:	e00b      	b.n	8009836 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7fe fd66 	bl	80082f0 <HAL_UART_RxCpltCallback>
}
 8009824:	e007      	b.n	8009836 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	699a      	ldr	r2, [r3, #24]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f042 0208 	orr.w	r2, r2, #8
 8009834:	619a      	str	r2, [r3, #24]
}
 8009836:	bf00      	nop
 8009838:	3770      	adds	r7, #112	@ 0x70
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	58000c00 	.word	0x58000c00

08009844 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b0ac      	sub	sp, #176	@ 0xb0
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009852:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	69db      	ldr	r3, [r3, #28]
 800985c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800987a:	2b22      	cmp	r3, #34	@ 0x22
 800987c:	f040 8181 	bne.w	8009b82 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009886:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800988a:	e124      	b.n	8009ad6 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009892:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009896:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800989a:	b2d9      	uxtb	r1, r3
 800989c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80098a0:	b2da      	uxtb	r2, r3
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098a6:	400a      	ands	r2, r1
 80098a8:	b2d2      	uxtb	r2, r2
 80098aa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098b0:	1c5a      	adds	r2, r3, #1
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098bc:	b29b      	uxth	r3, r3
 80098be:	3b01      	subs	r3, #1
 80098c0:	b29a      	uxth	r2, r3
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	69db      	ldr	r3, [r3, #28]
 80098ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80098d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d053      	beq.n	8009986 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d011      	beq.n	800990e <UART_RxISR_8BIT_FIFOEN+0xca>
 80098ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80098ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00b      	beq.n	800990e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	2201      	movs	r2, #1
 80098fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009904:	f043 0201 	orr.w	r2, r3, #1
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800990e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009912:	f003 0302 	and.w	r3, r3, #2
 8009916:	2b00      	cmp	r3, #0
 8009918:	d011      	beq.n	800993e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800991a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00b      	beq.n	800993e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2202      	movs	r2, #2
 800992c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009934:	f043 0204 	orr.w	r2, r3, #4
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800993e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009942:	f003 0304 	and.w	r3, r3, #4
 8009946:	2b00      	cmp	r3, #0
 8009948:	d011      	beq.n	800996e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800994a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800994e:	f003 0301 	and.w	r3, r3, #1
 8009952:	2b00      	cmp	r3, #0
 8009954:	d00b      	beq.n	800996e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2204      	movs	r2, #4
 800995c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009964:	f043 0202 	orr.w	r2, r3, #2
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009974:	2b00      	cmp	r3, #0
 8009976:	d006      	beq.n	8009986 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f7f7 fac6 	bl	8000f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800998c:	b29b      	uxth	r3, r3
 800998e:	2b00      	cmp	r3, #0
 8009990:	f040 80a1 	bne.w	8009ad6 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800999c:	e853 3f00 	ldrex	r3, [r3]
 80099a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80099a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	461a      	mov	r2, r3
 80099b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80099b8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ba:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80099bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80099be:	e841 2300 	strex	r3, r2, [r1]
 80099c2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80099c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1e4      	bne.n	8009994 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	3308      	adds	r3, #8
 80099d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80099da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80099dc:	4b6f      	ldr	r3, [pc, #444]	@ (8009b9c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80099de:	4013      	ands	r3, r2
 80099e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	3308      	adds	r3, #8
 80099ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80099ee:	66ba      	str	r2, [r7, #104]	@ 0x68
 80099f0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80099f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80099f6:	e841 2300 	strex	r3, r2, [r1]
 80099fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80099fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1e3      	bne.n	80099ca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2220      	movs	r2, #32
 8009a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a61      	ldr	r2, [pc, #388]	@ (8009ba0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d021      	beq.n	8009a64 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d01a      	beq.n	8009a64 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a36:	e853 3f00 	ldrex	r3, [r3]
 8009a3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009a50:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a52:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a54:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009a56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a58:	e841 2300 	strex	r3, r2, [r1]
 8009a5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009a5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1e4      	bne.n	8009a2e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d130      	bne.n	8009ace <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7a:	e853 3f00 	ldrex	r3, [r3]
 8009a7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a82:	f023 0310 	bic.w	r3, r3, #16
 8009a86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a9c:	e841 2300 	strex	r3, r2, [r1]
 8009aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1e4      	bne.n	8009a72 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	69db      	ldr	r3, [r3, #28]
 8009aae:	f003 0310 	and.w	r3, r3, #16
 8009ab2:	2b10      	cmp	r3, #16
 8009ab4:	d103      	bne.n	8009abe <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2210      	movs	r2, #16
 8009abc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7f7 f9f0 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009acc:	e00e      	b.n	8009aec <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f7fe fc0e 	bl	80082f0 <HAL_UART_RxCpltCallback>
        break;
 8009ad4:	e00a      	b.n	8009aec <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ad6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d006      	beq.n	8009aec <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8009ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ae2:	f003 0320 	and.w	r3, r3, #32
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	f47f aed0 	bne.w	800988c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009af2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009af6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d049      	beq.n	8009b92 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b04:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d242      	bcs.n	8009b92 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	3308      	adds	r3, #8
 8009b12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b14:	6a3b      	ldr	r3, [r7, #32]
 8009b16:	e853 3f00 	ldrex	r3, [r3]
 8009b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	3308      	adds	r3, #8
 8009b2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b38:	e841 2300 	strex	r3, r2, [r1]
 8009b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e3      	bne.n	8009b0c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a17      	ldr	r2, [pc, #92]	@ (8009ba4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009b48:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	e853 3f00 	ldrex	r3, [r3]
 8009b56:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	f043 0320 	orr.w	r3, r3, #32
 8009b5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b6c:	61bb      	str	r3, [r7, #24]
 8009b6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b70:	6979      	ldr	r1, [r7, #20]
 8009b72:	69ba      	ldr	r2, [r7, #24]
 8009b74:	e841 2300 	strex	r3, r2, [r1]
 8009b78:	613b      	str	r3, [r7, #16]
   return(result);
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e4      	bne.n	8009b4a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b80:	e007      	b.n	8009b92 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	699a      	ldr	r2, [r3, #24]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f042 0208 	orr.w	r2, r2, #8
 8009b90:	619a      	str	r2, [r3, #24]
}
 8009b92:	bf00      	nop
 8009b94:	37b0      	adds	r7, #176	@ 0xb0
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	effffffe 	.word	0xeffffffe
 8009ba0:	58000c00 	.word	0x58000c00
 8009ba4:	080094d5 	.word	0x080094d5

08009ba8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b0ae      	sub	sp, #184	@ 0xb8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009bb6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bde:	2b22      	cmp	r3, #34	@ 0x22
 8009be0:	f040 8185 	bne.w	8009eee <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009bea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bee:	e128      	b.n	8009e42 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009c02:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009c06:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	b29a      	uxth	r2, r3
 8009c0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c18:	1c9a      	adds	r2, r3, #2
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	3b01      	subs	r3, #1
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009c3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c3e:	f003 0307 	and.w	r3, r3, #7
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d053      	beq.n	8009cee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c4a:	f003 0301 	and.w	r3, r3, #1
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d011      	beq.n	8009c76 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009c52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00b      	beq.n	8009c76 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2201      	movs	r2, #1
 8009c64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c6c:	f043 0201 	orr.w	r2, r3, #1
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c7a:	f003 0302 	and.w	r3, r3, #2
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d011      	beq.n	8009ca6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00b      	beq.n	8009ca6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2202      	movs	r2, #2
 8009c94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c9c:	f043 0204 	orr.w	r2, r3, #4
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ca6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009caa:	f003 0304 	and.w	r3, r3, #4
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d011      	beq.n	8009cd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009cb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d00b      	beq.n	8009cd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2204      	movs	r2, #4
 8009cc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ccc:	f043 0202 	orr.w	r2, r3, #2
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d006      	beq.n	8009cee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7f7 f912 	bl	8000f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cf4:	b29b      	uxth	r3, r3
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f040 80a3 	bne.w	8009e42 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d04:	e853 3f00 	ldrex	r3, [r3]
 8009d08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	461a      	mov	r2, r3
 8009d1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d22:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009d26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009d2a:	e841 2300 	strex	r3, r2, [r1]
 8009d2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1e2      	bne.n	8009cfc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	3308      	adds	r3, #8
 8009d3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d40:	e853 3f00 	ldrex	r3, [r3]
 8009d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009d46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009d48:	4b6f      	ldr	r3, [pc, #444]	@ (8009f08 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009d4a:	4013      	ands	r3, r2
 8009d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	3308      	adds	r3, #8
 8009d56:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009d5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009d60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d62:	e841 2300 	strex	r3, r2, [r1]
 8009d66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1e3      	bne.n	8009d36 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2220      	movs	r2, #32
 8009d72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a61      	ldr	r2, [pc, #388]	@ (8009f0c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d021      	beq.n	8009dd0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d01a      	beq.n	8009dd0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da2:	e853 3f00 	ldrex	r3, [r3]
 8009da6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009da8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009daa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009dae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	461a      	mov	r2, r3
 8009db8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dbe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009dc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009dc4:	e841 2300 	strex	r3, r2, [r1]
 8009dc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1e4      	bne.n	8009d9a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d130      	bne.n	8009e3a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de6:	e853 3f00 	ldrex	r3, [r3]
 8009dea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dee:	f023 0310 	bic.w	r3, r3, #16
 8009df2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e08:	e841 2300 	strex	r3, r2, [r1]
 8009e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1e4      	bne.n	8009dde <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	69db      	ldr	r3, [r3, #28]
 8009e1a:	f003 0310 	and.w	r3, r3, #16
 8009e1e:	2b10      	cmp	r3, #16
 8009e20:	d103      	bne.n	8009e2a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2210      	movs	r2, #16
 8009e28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e30:	4619      	mov	r1, r3
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f7f7 f83a 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009e38:	e00e      	b.n	8009e58 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f7fe fa58 	bl	80082f0 <HAL_UART_RxCpltCallback>
        break;
 8009e40:	e00a      	b.n	8009e58 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009e42:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d006      	beq.n	8009e58 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8009e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e4e:	f003 0320 	and.w	r3, r3, #32
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	f47f aecc 	bne.w	8009bf0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e5e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009e62:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d049      	beq.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x356>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009e70:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d242      	bcs.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	3308      	adds	r3, #8
 8009e7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e82:	e853 3f00 	ldrex	r3, [r3]
 8009e86:	623b      	str	r3, [r7, #32]
   return(result);
 8009e88:	6a3b      	ldr	r3, [r7, #32]
 8009e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	3308      	adds	r3, #8
 8009e98:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009e9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea4:	e841 2300 	strex	r3, r2, [r1]
 8009ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1e3      	bne.n	8009e78 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a17      	ldr	r2, [pc, #92]	@ (8009f10 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009eb4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	e853 3f00 	ldrex	r3, [r3]
 8009ec2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f043 0320 	orr.w	r3, r3, #32
 8009eca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ed8:	61fb      	str	r3, [r7, #28]
 8009eda:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009edc:	69b9      	ldr	r1, [r7, #24]
 8009ede:	69fa      	ldr	r2, [r7, #28]
 8009ee0:	e841 2300 	strex	r3, r2, [r1]
 8009ee4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d1e4      	bne.n	8009eb6 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009eec:	e007      	b.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	699a      	ldr	r2, [r3, #24]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f042 0208 	orr.w	r2, r2, #8
 8009efc:	619a      	str	r2, [r3, #24]
}
 8009efe:	bf00      	nop
 8009f00:	37b8      	adds	r7, #184	@ 0xb8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	effffffe 	.word	0xeffffffe
 8009f0c:	58000c00 	.word	0x58000c00
 8009f10:	0800968d 	.word	0x0800968d

08009f14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009f44:	bf00      	nop
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b085      	sub	sp, #20
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d101      	bne.n	8009f66 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f62:	2302      	movs	r3, #2
 8009f64:	e027      	b.n	8009fb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2224      	movs	r2, #36	@ 0x24
 8009f72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f022 0201 	bic.w	r2, r2, #1
 8009f8c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2220      	movs	r2, #32
 8009fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3714      	adds	r7, #20
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr

08009fc2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b084      	sub	sp, #16
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
 8009fca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d101      	bne.n	8009fda <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	e02d      	b.n	800a036 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2224      	movs	r2, #36	@ 0x24
 8009fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0201 	bic.w	r2, r2, #1
 800a000:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	683a      	ldr	r2, [r7, #0]
 800a012:	430a      	orrs	r2, r1
 800a014:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 f8a0 	bl	800a15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
 800a046:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d101      	bne.n	800a056 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a052:	2302      	movs	r3, #2
 800a054:	e02d      	b.n	800a0b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2224      	movs	r2, #36	@ 0x24
 800a062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f022 0201 	bic.w	r2, r2, #1
 800a07c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	683a      	ldr	r2, [r7, #0]
 800a08e:	430a      	orrs	r2, r1
 800a090:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f862 	bl	800a15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2220      	movs	r2, #32
 800a0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b08c      	sub	sp, #48	@ 0x30
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	60b9      	str	r1, [r7, #8]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0d4:	2b20      	cmp	r3, #32
 800a0d6:	d13b      	bne.n	800a150 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d002      	beq.n	800a0e4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800a0de:	88fb      	ldrh	r3, [r7, #6]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d101      	bne.n	800a0e8 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e034      	b.n	800a152 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800a0f4:	88fb      	ldrh	r3, [r7, #6]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	68b9      	ldr	r1, [r7, #8]
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f7ff f824 	bl	8009148 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a104:	2b01      	cmp	r3, #1
 800a106:	d11d      	bne.n	800a144 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	2210      	movs	r2, #16
 800a10e:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	e853 3f00 	ldrex	r3, [r3]
 800a11c:	617b      	str	r3, [r7, #20]
   return(result);
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	f043 0310 	orr.w	r3, r3, #16
 800a124:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	461a      	mov	r2, r3
 800a12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a130:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a132:	6a39      	ldr	r1, [r7, #32]
 800a134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a136:	e841 2300 	strex	r3, r2, [r1]
 800a13a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1e6      	bne.n	800a110 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800a142:	e002      	b.n	800a14a <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800a144:	2301      	movs	r3, #1
 800a146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800a14a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a14e:	e000      	b.n	800a152 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 800a150:	2302      	movs	r3, #2
  }
}
 800a152:	4618      	mov	r0, r3
 800a154:	3730      	adds	r7, #48	@ 0x30
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
	...

0800a15c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b085      	sub	sp, #20
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d108      	bne.n	800a17e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2201      	movs	r2, #1
 800a178:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a17c:	e031      	b.n	800a1e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a17e:	2310      	movs	r3, #16
 800a180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a182:	2310      	movs	r3, #16
 800a184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	0e5b      	lsrs	r3, r3, #25
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	f003 0307 	and.w	r3, r3, #7
 800a194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	0f5b      	lsrs	r3, r3, #29
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	f003 0307 	and.w	r3, r3, #7
 800a1a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	7b3a      	ldrb	r2, [r7, #12]
 800a1aa:	4911      	ldr	r1, [pc, #68]	@ (800a1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a1ac:	5c8a      	ldrb	r2, [r1, r2]
 800a1ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1b2:	7b3a      	ldrb	r2, [r7, #12]
 800a1b4:	490f      	ldr	r1, [pc, #60]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1bc:	b29a      	uxth	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
 800a1c6:	7b7a      	ldrb	r2, [r7, #13]
 800a1c8:	4909      	ldr	r1, [pc, #36]	@ (800a1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a1ca:	5c8a      	ldrb	r2, [r1, r2]
 800a1cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1d0:	7b7a      	ldrb	r2, [r7, #13]
 800a1d2:	4908      	ldr	r1, [pc, #32]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1d6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1da:	b29a      	uxth	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1e2:	bf00      	nop
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	0800ebb8 	.word	0x0800ebb8
 800a1f4:	0800ebc0 	.word	0x0800ebc0

0800a1f8 <__cvt>:
 800a1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1fa:	ed2d 8b02 	vpush	{d8}
 800a1fe:	eeb0 8b40 	vmov.f64	d8, d0
 800a202:	b085      	sub	sp, #20
 800a204:	4617      	mov	r7, r2
 800a206:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a208:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a20a:	ee18 2a90 	vmov	r2, s17
 800a20e:	f025 0520 	bic.w	r5, r5, #32
 800a212:	2a00      	cmp	r2, #0
 800a214:	bfb6      	itet	lt
 800a216:	222d      	movlt	r2, #45	@ 0x2d
 800a218:	2200      	movge	r2, #0
 800a21a:	eeb1 8b40 	vneglt.f64	d8, d0
 800a21e:	2d46      	cmp	r5, #70	@ 0x46
 800a220:	460c      	mov	r4, r1
 800a222:	701a      	strb	r2, [r3, #0]
 800a224:	d004      	beq.n	800a230 <__cvt+0x38>
 800a226:	2d45      	cmp	r5, #69	@ 0x45
 800a228:	d100      	bne.n	800a22c <__cvt+0x34>
 800a22a:	3401      	adds	r4, #1
 800a22c:	2102      	movs	r1, #2
 800a22e:	e000      	b.n	800a232 <__cvt+0x3a>
 800a230:	2103      	movs	r1, #3
 800a232:	ab03      	add	r3, sp, #12
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	ab02      	add	r3, sp, #8
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	4622      	mov	r2, r4
 800a23c:	4633      	mov	r3, r6
 800a23e:	eeb0 0b48 	vmov.f64	d0, d8
 800a242:	f001 f89d 	bl	800b380 <_dtoa_r>
 800a246:	2d47      	cmp	r5, #71	@ 0x47
 800a248:	d114      	bne.n	800a274 <__cvt+0x7c>
 800a24a:	07fb      	lsls	r3, r7, #31
 800a24c:	d50a      	bpl.n	800a264 <__cvt+0x6c>
 800a24e:	1902      	adds	r2, r0, r4
 800a250:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a258:	bf08      	it	eq
 800a25a:	9203      	streq	r2, [sp, #12]
 800a25c:	2130      	movs	r1, #48	@ 0x30
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	4293      	cmp	r3, r2
 800a262:	d319      	bcc.n	800a298 <__cvt+0xa0>
 800a264:	9b03      	ldr	r3, [sp, #12]
 800a266:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a268:	1a1b      	subs	r3, r3, r0
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	b005      	add	sp, #20
 800a26e:	ecbd 8b02 	vpop	{d8}
 800a272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a274:	2d46      	cmp	r5, #70	@ 0x46
 800a276:	eb00 0204 	add.w	r2, r0, r4
 800a27a:	d1e9      	bne.n	800a250 <__cvt+0x58>
 800a27c:	7803      	ldrb	r3, [r0, #0]
 800a27e:	2b30      	cmp	r3, #48	@ 0x30
 800a280:	d107      	bne.n	800a292 <__cvt+0x9a>
 800a282:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a28a:	bf1c      	itt	ne
 800a28c:	f1c4 0401 	rsbne	r4, r4, #1
 800a290:	6034      	strne	r4, [r6, #0]
 800a292:	6833      	ldr	r3, [r6, #0]
 800a294:	441a      	add	r2, r3
 800a296:	e7db      	b.n	800a250 <__cvt+0x58>
 800a298:	1c5c      	adds	r4, r3, #1
 800a29a:	9403      	str	r4, [sp, #12]
 800a29c:	7019      	strb	r1, [r3, #0]
 800a29e:	e7de      	b.n	800a25e <__cvt+0x66>

0800a2a0 <__exponent>:
 800a2a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2a2:	2900      	cmp	r1, #0
 800a2a4:	bfba      	itte	lt
 800a2a6:	4249      	neglt	r1, r1
 800a2a8:	232d      	movlt	r3, #45	@ 0x2d
 800a2aa:	232b      	movge	r3, #43	@ 0x2b
 800a2ac:	2909      	cmp	r1, #9
 800a2ae:	7002      	strb	r2, [r0, #0]
 800a2b0:	7043      	strb	r3, [r0, #1]
 800a2b2:	dd29      	ble.n	800a308 <__exponent+0x68>
 800a2b4:	f10d 0307 	add.w	r3, sp, #7
 800a2b8:	461d      	mov	r5, r3
 800a2ba:	270a      	movs	r7, #10
 800a2bc:	461a      	mov	r2, r3
 800a2be:	fbb1 f6f7 	udiv	r6, r1, r7
 800a2c2:	fb07 1416 	mls	r4, r7, r6, r1
 800a2c6:	3430      	adds	r4, #48	@ 0x30
 800a2c8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	2c63      	cmp	r4, #99	@ 0x63
 800a2d0:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2d4:	4631      	mov	r1, r6
 800a2d6:	dcf1      	bgt.n	800a2bc <__exponent+0x1c>
 800a2d8:	3130      	adds	r1, #48	@ 0x30
 800a2da:	1e94      	subs	r4, r2, #2
 800a2dc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a2e0:	1c41      	adds	r1, r0, #1
 800a2e2:	4623      	mov	r3, r4
 800a2e4:	42ab      	cmp	r3, r5
 800a2e6:	d30a      	bcc.n	800a2fe <__exponent+0x5e>
 800a2e8:	f10d 0309 	add.w	r3, sp, #9
 800a2ec:	1a9b      	subs	r3, r3, r2
 800a2ee:	42ac      	cmp	r4, r5
 800a2f0:	bf88      	it	hi
 800a2f2:	2300      	movhi	r3, #0
 800a2f4:	3302      	adds	r3, #2
 800a2f6:	4403      	add	r3, r0
 800a2f8:	1a18      	subs	r0, r3, r0
 800a2fa:	b003      	add	sp, #12
 800a2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a302:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a306:	e7ed      	b.n	800a2e4 <__exponent+0x44>
 800a308:	2330      	movs	r3, #48	@ 0x30
 800a30a:	3130      	adds	r1, #48	@ 0x30
 800a30c:	7083      	strb	r3, [r0, #2]
 800a30e:	70c1      	strb	r1, [r0, #3]
 800a310:	1d03      	adds	r3, r0, #4
 800a312:	e7f1      	b.n	800a2f8 <__exponent+0x58>
 800a314:	0000      	movs	r0, r0
	...

0800a318 <_printf_float>:
 800a318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a31c:	b08d      	sub	sp, #52	@ 0x34
 800a31e:	460c      	mov	r4, r1
 800a320:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a324:	4616      	mov	r6, r2
 800a326:	461f      	mov	r7, r3
 800a328:	4605      	mov	r5, r0
 800a32a:	f000 ff13 	bl	800b154 <_localeconv_r>
 800a32e:	f8d0 b000 	ldr.w	fp, [r0]
 800a332:	4658      	mov	r0, fp
 800a334:	f7f6 f834 	bl	80003a0 <strlen>
 800a338:	2300      	movs	r3, #0
 800a33a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a33c:	f8d8 3000 	ldr.w	r3, [r8]
 800a340:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a344:	6822      	ldr	r2, [r4, #0]
 800a346:	9005      	str	r0, [sp, #20]
 800a348:	3307      	adds	r3, #7
 800a34a:	f023 0307 	bic.w	r3, r3, #7
 800a34e:	f103 0108 	add.w	r1, r3, #8
 800a352:	f8c8 1000 	str.w	r1, [r8]
 800a356:	ed93 0b00 	vldr	d0, [r3]
 800a35a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a5b8 <_printf_float+0x2a0>
 800a35e:	eeb0 7bc0 	vabs.f64	d7, d0
 800a362:	eeb4 7b46 	vcmp.f64	d7, d6
 800a366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a36a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a36e:	dd24      	ble.n	800a3ba <_printf_float+0xa2>
 800a370:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a378:	d502      	bpl.n	800a380 <_printf_float+0x68>
 800a37a:	232d      	movs	r3, #45	@ 0x2d
 800a37c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a380:	498f      	ldr	r1, [pc, #572]	@ (800a5c0 <_printf_float+0x2a8>)
 800a382:	4b90      	ldr	r3, [pc, #576]	@ (800a5c4 <_printf_float+0x2ac>)
 800a384:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a388:	bf8c      	ite	hi
 800a38a:	4688      	movhi	r8, r1
 800a38c:	4698      	movls	r8, r3
 800a38e:	f022 0204 	bic.w	r2, r2, #4
 800a392:	2303      	movs	r3, #3
 800a394:	6123      	str	r3, [r4, #16]
 800a396:	6022      	str	r2, [r4, #0]
 800a398:	f04f 0a00 	mov.w	sl, #0
 800a39c:	9700      	str	r7, [sp, #0]
 800a39e:	4633      	mov	r3, r6
 800a3a0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	f000 f9d1 	bl	800a74c <_printf_common>
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	f040 8089 	bne.w	800a4c2 <_printf_float+0x1aa>
 800a3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3b4:	b00d      	add	sp, #52	@ 0x34
 800a3b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ba:	eeb4 0b40 	vcmp.f64	d0, d0
 800a3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3c2:	d709      	bvc.n	800a3d8 <_printf_float+0xc0>
 800a3c4:	ee10 3a90 	vmov	r3, s1
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	bfbc      	itt	lt
 800a3cc:	232d      	movlt	r3, #45	@ 0x2d
 800a3ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a3d2:	497d      	ldr	r1, [pc, #500]	@ (800a5c8 <_printf_float+0x2b0>)
 800a3d4:	4b7d      	ldr	r3, [pc, #500]	@ (800a5cc <_printf_float+0x2b4>)
 800a3d6:	e7d5      	b.n	800a384 <_printf_float+0x6c>
 800a3d8:	6863      	ldr	r3, [r4, #4]
 800a3da:	1c59      	adds	r1, r3, #1
 800a3dc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a3e0:	d139      	bne.n	800a456 <_printf_float+0x13e>
 800a3e2:	2306      	movs	r3, #6
 800a3e4:	6063      	str	r3, [r4, #4]
 800a3e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	6022      	str	r2, [r4, #0]
 800a3ee:	9303      	str	r3, [sp, #12]
 800a3f0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a3f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a3f6:	ab09      	add	r3, sp, #36	@ 0x24
 800a3f8:	9300      	str	r3, [sp, #0]
 800a3fa:	6861      	ldr	r1, [r4, #4]
 800a3fc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a400:	4628      	mov	r0, r5
 800a402:	f7ff fef9 	bl	800a1f8 <__cvt>
 800a406:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a40a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a40c:	4680      	mov	r8, r0
 800a40e:	d129      	bne.n	800a464 <_printf_float+0x14c>
 800a410:	1cc8      	adds	r0, r1, #3
 800a412:	db02      	blt.n	800a41a <_printf_float+0x102>
 800a414:	6863      	ldr	r3, [r4, #4]
 800a416:	4299      	cmp	r1, r3
 800a418:	dd41      	ble.n	800a49e <_printf_float+0x186>
 800a41a:	f1a9 0902 	sub.w	r9, r9, #2
 800a41e:	fa5f f989 	uxtb.w	r9, r9
 800a422:	3901      	subs	r1, #1
 800a424:	464a      	mov	r2, r9
 800a426:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a42a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a42c:	f7ff ff38 	bl	800a2a0 <__exponent>
 800a430:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a432:	1813      	adds	r3, r2, r0
 800a434:	2a01      	cmp	r2, #1
 800a436:	4682      	mov	sl, r0
 800a438:	6123      	str	r3, [r4, #16]
 800a43a:	dc02      	bgt.n	800a442 <_printf_float+0x12a>
 800a43c:	6822      	ldr	r2, [r4, #0]
 800a43e:	07d2      	lsls	r2, r2, #31
 800a440:	d501      	bpl.n	800a446 <_printf_float+0x12e>
 800a442:	3301      	adds	r3, #1
 800a444:	6123      	str	r3, [r4, #16]
 800a446:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d0a6      	beq.n	800a39c <_printf_float+0x84>
 800a44e:	232d      	movs	r3, #45	@ 0x2d
 800a450:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a454:	e7a2      	b.n	800a39c <_printf_float+0x84>
 800a456:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a45a:	d1c4      	bne.n	800a3e6 <_printf_float+0xce>
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d1c2      	bne.n	800a3e6 <_printf_float+0xce>
 800a460:	2301      	movs	r3, #1
 800a462:	e7bf      	b.n	800a3e4 <_printf_float+0xcc>
 800a464:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a468:	d9db      	bls.n	800a422 <_printf_float+0x10a>
 800a46a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a46e:	d118      	bne.n	800a4a2 <_printf_float+0x18a>
 800a470:	2900      	cmp	r1, #0
 800a472:	6863      	ldr	r3, [r4, #4]
 800a474:	dd0b      	ble.n	800a48e <_printf_float+0x176>
 800a476:	6121      	str	r1, [r4, #16]
 800a478:	b913      	cbnz	r3, 800a480 <_printf_float+0x168>
 800a47a:	6822      	ldr	r2, [r4, #0]
 800a47c:	07d0      	lsls	r0, r2, #31
 800a47e:	d502      	bpl.n	800a486 <_printf_float+0x16e>
 800a480:	3301      	adds	r3, #1
 800a482:	440b      	add	r3, r1
 800a484:	6123      	str	r3, [r4, #16]
 800a486:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a488:	f04f 0a00 	mov.w	sl, #0
 800a48c:	e7db      	b.n	800a446 <_printf_float+0x12e>
 800a48e:	b913      	cbnz	r3, 800a496 <_printf_float+0x17e>
 800a490:	6822      	ldr	r2, [r4, #0]
 800a492:	07d2      	lsls	r2, r2, #31
 800a494:	d501      	bpl.n	800a49a <_printf_float+0x182>
 800a496:	3302      	adds	r3, #2
 800a498:	e7f4      	b.n	800a484 <_printf_float+0x16c>
 800a49a:	2301      	movs	r3, #1
 800a49c:	e7f2      	b.n	800a484 <_printf_float+0x16c>
 800a49e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a4a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4a4:	4299      	cmp	r1, r3
 800a4a6:	db05      	blt.n	800a4b4 <_printf_float+0x19c>
 800a4a8:	6823      	ldr	r3, [r4, #0]
 800a4aa:	6121      	str	r1, [r4, #16]
 800a4ac:	07d8      	lsls	r0, r3, #31
 800a4ae:	d5ea      	bpl.n	800a486 <_printf_float+0x16e>
 800a4b0:	1c4b      	adds	r3, r1, #1
 800a4b2:	e7e7      	b.n	800a484 <_printf_float+0x16c>
 800a4b4:	2900      	cmp	r1, #0
 800a4b6:	bfd4      	ite	le
 800a4b8:	f1c1 0202 	rsble	r2, r1, #2
 800a4bc:	2201      	movgt	r2, #1
 800a4be:	4413      	add	r3, r2
 800a4c0:	e7e0      	b.n	800a484 <_printf_float+0x16c>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	055a      	lsls	r2, r3, #21
 800a4c6:	d407      	bmi.n	800a4d8 <_printf_float+0x1c0>
 800a4c8:	6923      	ldr	r3, [r4, #16]
 800a4ca:	4642      	mov	r2, r8
 800a4cc:	4631      	mov	r1, r6
 800a4ce:	4628      	mov	r0, r5
 800a4d0:	47b8      	blx	r7
 800a4d2:	3001      	adds	r0, #1
 800a4d4:	d12a      	bne.n	800a52c <_printf_float+0x214>
 800a4d6:	e76b      	b.n	800a3b0 <_printf_float+0x98>
 800a4d8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a4dc:	f240 80e0 	bls.w	800a6a0 <_printf_float+0x388>
 800a4e0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a4e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a4e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4ec:	d133      	bne.n	800a556 <_printf_float+0x23e>
 800a4ee:	4a38      	ldr	r2, [pc, #224]	@ (800a5d0 <_printf_float+0x2b8>)
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	4631      	mov	r1, r6
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	47b8      	blx	r7
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	f43f af59 	beq.w	800a3b0 <_printf_float+0x98>
 800a4fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a502:	4543      	cmp	r3, r8
 800a504:	db02      	blt.n	800a50c <_printf_float+0x1f4>
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	07d8      	lsls	r0, r3, #31
 800a50a:	d50f      	bpl.n	800a52c <_printf_float+0x214>
 800a50c:	9b05      	ldr	r3, [sp, #20]
 800a50e:	465a      	mov	r2, fp
 800a510:	4631      	mov	r1, r6
 800a512:	4628      	mov	r0, r5
 800a514:	47b8      	blx	r7
 800a516:	3001      	adds	r0, #1
 800a518:	f43f af4a 	beq.w	800a3b0 <_printf_float+0x98>
 800a51c:	f04f 0900 	mov.w	r9, #0
 800a520:	f108 38ff 	add.w	r8, r8, #4294967295
 800a524:	f104 0a1a 	add.w	sl, r4, #26
 800a528:	45c8      	cmp	r8, r9
 800a52a:	dc09      	bgt.n	800a540 <_printf_float+0x228>
 800a52c:	6823      	ldr	r3, [r4, #0]
 800a52e:	079b      	lsls	r3, r3, #30
 800a530:	f100 8107 	bmi.w	800a742 <_printf_float+0x42a>
 800a534:	68e0      	ldr	r0, [r4, #12]
 800a536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a538:	4298      	cmp	r0, r3
 800a53a:	bfb8      	it	lt
 800a53c:	4618      	movlt	r0, r3
 800a53e:	e739      	b.n	800a3b4 <_printf_float+0x9c>
 800a540:	2301      	movs	r3, #1
 800a542:	4652      	mov	r2, sl
 800a544:	4631      	mov	r1, r6
 800a546:	4628      	mov	r0, r5
 800a548:	47b8      	blx	r7
 800a54a:	3001      	adds	r0, #1
 800a54c:	f43f af30 	beq.w	800a3b0 <_printf_float+0x98>
 800a550:	f109 0901 	add.w	r9, r9, #1
 800a554:	e7e8      	b.n	800a528 <_printf_float+0x210>
 800a556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a558:	2b00      	cmp	r3, #0
 800a55a:	dc3b      	bgt.n	800a5d4 <_printf_float+0x2bc>
 800a55c:	4a1c      	ldr	r2, [pc, #112]	@ (800a5d0 <_printf_float+0x2b8>)
 800a55e:	2301      	movs	r3, #1
 800a560:	4631      	mov	r1, r6
 800a562:	4628      	mov	r0, r5
 800a564:	47b8      	blx	r7
 800a566:	3001      	adds	r0, #1
 800a568:	f43f af22 	beq.w	800a3b0 <_printf_float+0x98>
 800a56c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a570:	ea59 0303 	orrs.w	r3, r9, r3
 800a574:	d102      	bne.n	800a57c <_printf_float+0x264>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	07d9      	lsls	r1, r3, #31
 800a57a:	d5d7      	bpl.n	800a52c <_printf_float+0x214>
 800a57c:	9b05      	ldr	r3, [sp, #20]
 800a57e:	465a      	mov	r2, fp
 800a580:	4631      	mov	r1, r6
 800a582:	4628      	mov	r0, r5
 800a584:	47b8      	blx	r7
 800a586:	3001      	adds	r0, #1
 800a588:	f43f af12 	beq.w	800a3b0 <_printf_float+0x98>
 800a58c:	f04f 0a00 	mov.w	sl, #0
 800a590:	f104 0b1a 	add.w	fp, r4, #26
 800a594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a596:	425b      	negs	r3, r3
 800a598:	4553      	cmp	r3, sl
 800a59a:	dc01      	bgt.n	800a5a0 <_printf_float+0x288>
 800a59c:	464b      	mov	r3, r9
 800a59e:	e794      	b.n	800a4ca <_printf_float+0x1b2>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	465a      	mov	r2, fp
 800a5a4:	4631      	mov	r1, r6
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	47b8      	blx	r7
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	f43f af00 	beq.w	800a3b0 <_printf_float+0x98>
 800a5b0:	f10a 0a01 	add.w	sl, sl, #1
 800a5b4:	e7ee      	b.n	800a594 <_printf_float+0x27c>
 800a5b6:	bf00      	nop
 800a5b8:	ffffffff 	.word	0xffffffff
 800a5bc:	7fefffff 	.word	0x7fefffff
 800a5c0:	0800eccd 	.word	0x0800eccd
 800a5c4:	0800ecc9 	.word	0x0800ecc9
 800a5c8:	0800ecd5 	.word	0x0800ecd5
 800a5cc:	0800ecd1 	.word	0x0800ecd1
 800a5d0:	0800ecd9 	.word	0x0800ecd9
 800a5d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5da:	4553      	cmp	r3, sl
 800a5dc:	bfa8      	it	ge
 800a5de:	4653      	movge	r3, sl
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	4699      	mov	r9, r3
 800a5e4:	dc37      	bgt.n	800a656 <_printf_float+0x33e>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	9307      	str	r3, [sp, #28]
 800a5ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5ee:	f104 021a 	add.w	r2, r4, #26
 800a5f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5f4:	9907      	ldr	r1, [sp, #28]
 800a5f6:	9306      	str	r3, [sp, #24]
 800a5f8:	eba3 0309 	sub.w	r3, r3, r9
 800a5fc:	428b      	cmp	r3, r1
 800a5fe:	dc31      	bgt.n	800a664 <_printf_float+0x34c>
 800a600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a602:	459a      	cmp	sl, r3
 800a604:	dc3b      	bgt.n	800a67e <_printf_float+0x366>
 800a606:	6823      	ldr	r3, [r4, #0]
 800a608:	07da      	lsls	r2, r3, #31
 800a60a:	d438      	bmi.n	800a67e <_printf_float+0x366>
 800a60c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a60e:	ebaa 0903 	sub.w	r9, sl, r3
 800a612:	9b06      	ldr	r3, [sp, #24]
 800a614:	ebaa 0303 	sub.w	r3, sl, r3
 800a618:	4599      	cmp	r9, r3
 800a61a:	bfa8      	it	ge
 800a61c:	4699      	movge	r9, r3
 800a61e:	f1b9 0f00 	cmp.w	r9, #0
 800a622:	dc34      	bgt.n	800a68e <_printf_float+0x376>
 800a624:	f04f 0800 	mov.w	r8, #0
 800a628:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a62c:	f104 0b1a 	add.w	fp, r4, #26
 800a630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a632:	ebaa 0303 	sub.w	r3, sl, r3
 800a636:	eba3 0309 	sub.w	r3, r3, r9
 800a63a:	4543      	cmp	r3, r8
 800a63c:	f77f af76 	ble.w	800a52c <_printf_float+0x214>
 800a640:	2301      	movs	r3, #1
 800a642:	465a      	mov	r2, fp
 800a644:	4631      	mov	r1, r6
 800a646:	4628      	mov	r0, r5
 800a648:	47b8      	blx	r7
 800a64a:	3001      	adds	r0, #1
 800a64c:	f43f aeb0 	beq.w	800a3b0 <_printf_float+0x98>
 800a650:	f108 0801 	add.w	r8, r8, #1
 800a654:	e7ec      	b.n	800a630 <_printf_float+0x318>
 800a656:	4642      	mov	r2, r8
 800a658:	4631      	mov	r1, r6
 800a65a:	4628      	mov	r0, r5
 800a65c:	47b8      	blx	r7
 800a65e:	3001      	adds	r0, #1
 800a660:	d1c1      	bne.n	800a5e6 <_printf_float+0x2ce>
 800a662:	e6a5      	b.n	800a3b0 <_printf_float+0x98>
 800a664:	2301      	movs	r3, #1
 800a666:	4631      	mov	r1, r6
 800a668:	4628      	mov	r0, r5
 800a66a:	9206      	str	r2, [sp, #24]
 800a66c:	47b8      	blx	r7
 800a66e:	3001      	adds	r0, #1
 800a670:	f43f ae9e 	beq.w	800a3b0 <_printf_float+0x98>
 800a674:	9b07      	ldr	r3, [sp, #28]
 800a676:	9a06      	ldr	r2, [sp, #24]
 800a678:	3301      	adds	r3, #1
 800a67a:	9307      	str	r3, [sp, #28]
 800a67c:	e7b9      	b.n	800a5f2 <_printf_float+0x2da>
 800a67e:	9b05      	ldr	r3, [sp, #20]
 800a680:	465a      	mov	r2, fp
 800a682:	4631      	mov	r1, r6
 800a684:	4628      	mov	r0, r5
 800a686:	47b8      	blx	r7
 800a688:	3001      	adds	r0, #1
 800a68a:	d1bf      	bne.n	800a60c <_printf_float+0x2f4>
 800a68c:	e690      	b.n	800a3b0 <_printf_float+0x98>
 800a68e:	9a06      	ldr	r2, [sp, #24]
 800a690:	464b      	mov	r3, r9
 800a692:	4442      	add	r2, r8
 800a694:	4631      	mov	r1, r6
 800a696:	4628      	mov	r0, r5
 800a698:	47b8      	blx	r7
 800a69a:	3001      	adds	r0, #1
 800a69c:	d1c2      	bne.n	800a624 <_printf_float+0x30c>
 800a69e:	e687      	b.n	800a3b0 <_printf_float+0x98>
 800a6a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a6a4:	f1b9 0f01 	cmp.w	r9, #1
 800a6a8:	dc01      	bgt.n	800a6ae <_printf_float+0x396>
 800a6aa:	07db      	lsls	r3, r3, #31
 800a6ac:	d536      	bpl.n	800a71c <_printf_float+0x404>
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	4642      	mov	r2, r8
 800a6b2:	4631      	mov	r1, r6
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	47b8      	blx	r7
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	f43f ae79 	beq.w	800a3b0 <_printf_float+0x98>
 800a6be:	9b05      	ldr	r3, [sp, #20]
 800a6c0:	465a      	mov	r2, fp
 800a6c2:	4631      	mov	r1, r6
 800a6c4:	4628      	mov	r0, r5
 800a6c6:	47b8      	blx	r7
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	f43f ae71 	beq.w	800a3b0 <_printf_float+0x98>
 800a6ce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a6d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a6d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6da:	f109 39ff 	add.w	r9, r9, #4294967295
 800a6de:	d018      	beq.n	800a712 <_printf_float+0x3fa>
 800a6e0:	464b      	mov	r3, r9
 800a6e2:	f108 0201 	add.w	r2, r8, #1
 800a6e6:	4631      	mov	r1, r6
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	47b8      	blx	r7
 800a6ec:	3001      	adds	r0, #1
 800a6ee:	d10c      	bne.n	800a70a <_printf_float+0x3f2>
 800a6f0:	e65e      	b.n	800a3b0 <_printf_float+0x98>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	465a      	mov	r2, fp
 800a6f6:	4631      	mov	r1, r6
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	47b8      	blx	r7
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	f43f ae57 	beq.w	800a3b0 <_printf_float+0x98>
 800a702:	f108 0801 	add.w	r8, r8, #1
 800a706:	45c8      	cmp	r8, r9
 800a708:	dbf3      	blt.n	800a6f2 <_printf_float+0x3da>
 800a70a:	4653      	mov	r3, sl
 800a70c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a710:	e6dc      	b.n	800a4cc <_printf_float+0x1b4>
 800a712:	f04f 0800 	mov.w	r8, #0
 800a716:	f104 0b1a 	add.w	fp, r4, #26
 800a71a:	e7f4      	b.n	800a706 <_printf_float+0x3ee>
 800a71c:	2301      	movs	r3, #1
 800a71e:	4642      	mov	r2, r8
 800a720:	e7e1      	b.n	800a6e6 <_printf_float+0x3ce>
 800a722:	2301      	movs	r3, #1
 800a724:	464a      	mov	r2, r9
 800a726:	4631      	mov	r1, r6
 800a728:	4628      	mov	r0, r5
 800a72a:	47b8      	blx	r7
 800a72c:	3001      	adds	r0, #1
 800a72e:	f43f ae3f 	beq.w	800a3b0 <_printf_float+0x98>
 800a732:	f108 0801 	add.w	r8, r8, #1
 800a736:	68e3      	ldr	r3, [r4, #12]
 800a738:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a73a:	1a5b      	subs	r3, r3, r1
 800a73c:	4543      	cmp	r3, r8
 800a73e:	dcf0      	bgt.n	800a722 <_printf_float+0x40a>
 800a740:	e6f8      	b.n	800a534 <_printf_float+0x21c>
 800a742:	f04f 0800 	mov.w	r8, #0
 800a746:	f104 0919 	add.w	r9, r4, #25
 800a74a:	e7f4      	b.n	800a736 <_printf_float+0x41e>

0800a74c <_printf_common>:
 800a74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a750:	4616      	mov	r6, r2
 800a752:	4698      	mov	r8, r3
 800a754:	688a      	ldr	r2, [r1, #8]
 800a756:	690b      	ldr	r3, [r1, #16]
 800a758:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a75c:	4293      	cmp	r3, r2
 800a75e:	bfb8      	it	lt
 800a760:	4613      	movlt	r3, r2
 800a762:	6033      	str	r3, [r6, #0]
 800a764:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a768:	4607      	mov	r7, r0
 800a76a:	460c      	mov	r4, r1
 800a76c:	b10a      	cbz	r2, 800a772 <_printf_common+0x26>
 800a76e:	3301      	adds	r3, #1
 800a770:	6033      	str	r3, [r6, #0]
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	0699      	lsls	r1, r3, #26
 800a776:	bf42      	ittt	mi
 800a778:	6833      	ldrmi	r3, [r6, #0]
 800a77a:	3302      	addmi	r3, #2
 800a77c:	6033      	strmi	r3, [r6, #0]
 800a77e:	6825      	ldr	r5, [r4, #0]
 800a780:	f015 0506 	ands.w	r5, r5, #6
 800a784:	d106      	bne.n	800a794 <_printf_common+0x48>
 800a786:	f104 0a19 	add.w	sl, r4, #25
 800a78a:	68e3      	ldr	r3, [r4, #12]
 800a78c:	6832      	ldr	r2, [r6, #0]
 800a78e:	1a9b      	subs	r3, r3, r2
 800a790:	42ab      	cmp	r3, r5
 800a792:	dc26      	bgt.n	800a7e2 <_printf_common+0x96>
 800a794:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a798:	6822      	ldr	r2, [r4, #0]
 800a79a:	3b00      	subs	r3, #0
 800a79c:	bf18      	it	ne
 800a79e:	2301      	movne	r3, #1
 800a7a0:	0692      	lsls	r2, r2, #26
 800a7a2:	d42b      	bmi.n	800a7fc <_printf_common+0xb0>
 800a7a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a7a8:	4641      	mov	r1, r8
 800a7aa:	4638      	mov	r0, r7
 800a7ac:	47c8      	blx	r9
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	d01e      	beq.n	800a7f0 <_printf_common+0xa4>
 800a7b2:	6823      	ldr	r3, [r4, #0]
 800a7b4:	6922      	ldr	r2, [r4, #16]
 800a7b6:	f003 0306 	and.w	r3, r3, #6
 800a7ba:	2b04      	cmp	r3, #4
 800a7bc:	bf02      	ittt	eq
 800a7be:	68e5      	ldreq	r5, [r4, #12]
 800a7c0:	6833      	ldreq	r3, [r6, #0]
 800a7c2:	1aed      	subeq	r5, r5, r3
 800a7c4:	68a3      	ldr	r3, [r4, #8]
 800a7c6:	bf0c      	ite	eq
 800a7c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a7cc:	2500      	movne	r5, #0
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	bfc4      	itt	gt
 800a7d2:	1a9b      	subgt	r3, r3, r2
 800a7d4:	18ed      	addgt	r5, r5, r3
 800a7d6:	2600      	movs	r6, #0
 800a7d8:	341a      	adds	r4, #26
 800a7da:	42b5      	cmp	r5, r6
 800a7dc:	d11a      	bne.n	800a814 <_printf_common+0xc8>
 800a7de:	2000      	movs	r0, #0
 800a7e0:	e008      	b.n	800a7f4 <_printf_common+0xa8>
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	4652      	mov	r2, sl
 800a7e6:	4641      	mov	r1, r8
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	47c8      	blx	r9
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	d103      	bne.n	800a7f8 <_printf_common+0xac>
 800a7f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f8:	3501      	adds	r5, #1
 800a7fa:	e7c6      	b.n	800a78a <_printf_common+0x3e>
 800a7fc:	18e1      	adds	r1, r4, r3
 800a7fe:	1c5a      	adds	r2, r3, #1
 800a800:	2030      	movs	r0, #48	@ 0x30
 800a802:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a806:	4422      	add	r2, r4
 800a808:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a80c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a810:	3302      	adds	r3, #2
 800a812:	e7c7      	b.n	800a7a4 <_printf_common+0x58>
 800a814:	2301      	movs	r3, #1
 800a816:	4622      	mov	r2, r4
 800a818:	4641      	mov	r1, r8
 800a81a:	4638      	mov	r0, r7
 800a81c:	47c8      	blx	r9
 800a81e:	3001      	adds	r0, #1
 800a820:	d0e6      	beq.n	800a7f0 <_printf_common+0xa4>
 800a822:	3601      	adds	r6, #1
 800a824:	e7d9      	b.n	800a7da <_printf_common+0x8e>
	...

0800a828 <_printf_i>:
 800a828:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a82c:	7e0f      	ldrb	r7, [r1, #24]
 800a82e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a830:	2f78      	cmp	r7, #120	@ 0x78
 800a832:	4691      	mov	r9, r2
 800a834:	4680      	mov	r8, r0
 800a836:	460c      	mov	r4, r1
 800a838:	469a      	mov	sl, r3
 800a83a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a83e:	d807      	bhi.n	800a850 <_printf_i+0x28>
 800a840:	2f62      	cmp	r7, #98	@ 0x62
 800a842:	d80a      	bhi.n	800a85a <_printf_i+0x32>
 800a844:	2f00      	cmp	r7, #0
 800a846:	f000 80d1 	beq.w	800a9ec <_printf_i+0x1c4>
 800a84a:	2f58      	cmp	r7, #88	@ 0x58
 800a84c:	f000 80b8 	beq.w	800a9c0 <_printf_i+0x198>
 800a850:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a854:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a858:	e03a      	b.n	800a8d0 <_printf_i+0xa8>
 800a85a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a85e:	2b15      	cmp	r3, #21
 800a860:	d8f6      	bhi.n	800a850 <_printf_i+0x28>
 800a862:	a101      	add	r1, pc, #4	@ (adr r1, 800a868 <_printf_i+0x40>)
 800a864:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a868:	0800a8c1 	.word	0x0800a8c1
 800a86c:	0800a8d5 	.word	0x0800a8d5
 800a870:	0800a851 	.word	0x0800a851
 800a874:	0800a851 	.word	0x0800a851
 800a878:	0800a851 	.word	0x0800a851
 800a87c:	0800a851 	.word	0x0800a851
 800a880:	0800a8d5 	.word	0x0800a8d5
 800a884:	0800a851 	.word	0x0800a851
 800a888:	0800a851 	.word	0x0800a851
 800a88c:	0800a851 	.word	0x0800a851
 800a890:	0800a851 	.word	0x0800a851
 800a894:	0800a9d3 	.word	0x0800a9d3
 800a898:	0800a8ff 	.word	0x0800a8ff
 800a89c:	0800a98d 	.word	0x0800a98d
 800a8a0:	0800a851 	.word	0x0800a851
 800a8a4:	0800a851 	.word	0x0800a851
 800a8a8:	0800a9f5 	.word	0x0800a9f5
 800a8ac:	0800a851 	.word	0x0800a851
 800a8b0:	0800a8ff 	.word	0x0800a8ff
 800a8b4:	0800a851 	.word	0x0800a851
 800a8b8:	0800a851 	.word	0x0800a851
 800a8bc:	0800a995 	.word	0x0800a995
 800a8c0:	6833      	ldr	r3, [r6, #0]
 800a8c2:	1d1a      	adds	r2, r3, #4
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	6032      	str	r2, [r6, #0]
 800a8c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e09c      	b.n	800aa0e <_printf_i+0x1e6>
 800a8d4:	6833      	ldr	r3, [r6, #0]
 800a8d6:	6820      	ldr	r0, [r4, #0]
 800a8d8:	1d19      	adds	r1, r3, #4
 800a8da:	6031      	str	r1, [r6, #0]
 800a8dc:	0606      	lsls	r6, r0, #24
 800a8de:	d501      	bpl.n	800a8e4 <_printf_i+0xbc>
 800a8e0:	681d      	ldr	r5, [r3, #0]
 800a8e2:	e003      	b.n	800a8ec <_printf_i+0xc4>
 800a8e4:	0645      	lsls	r5, r0, #25
 800a8e6:	d5fb      	bpl.n	800a8e0 <_printf_i+0xb8>
 800a8e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8ec:	2d00      	cmp	r5, #0
 800a8ee:	da03      	bge.n	800a8f8 <_printf_i+0xd0>
 800a8f0:	232d      	movs	r3, #45	@ 0x2d
 800a8f2:	426d      	negs	r5, r5
 800a8f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8f8:	4858      	ldr	r0, [pc, #352]	@ (800aa5c <_printf_i+0x234>)
 800a8fa:	230a      	movs	r3, #10
 800a8fc:	e011      	b.n	800a922 <_printf_i+0xfa>
 800a8fe:	6821      	ldr	r1, [r4, #0]
 800a900:	6833      	ldr	r3, [r6, #0]
 800a902:	0608      	lsls	r0, r1, #24
 800a904:	f853 5b04 	ldr.w	r5, [r3], #4
 800a908:	d402      	bmi.n	800a910 <_printf_i+0xe8>
 800a90a:	0649      	lsls	r1, r1, #25
 800a90c:	bf48      	it	mi
 800a90e:	b2ad      	uxthmi	r5, r5
 800a910:	2f6f      	cmp	r7, #111	@ 0x6f
 800a912:	4852      	ldr	r0, [pc, #328]	@ (800aa5c <_printf_i+0x234>)
 800a914:	6033      	str	r3, [r6, #0]
 800a916:	bf14      	ite	ne
 800a918:	230a      	movne	r3, #10
 800a91a:	2308      	moveq	r3, #8
 800a91c:	2100      	movs	r1, #0
 800a91e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a922:	6866      	ldr	r6, [r4, #4]
 800a924:	60a6      	str	r6, [r4, #8]
 800a926:	2e00      	cmp	r6, #0
 800a928:	db05      	blt.n	800a936 <_printf_i+0x10e>
 800a92a:	6821      	ldr	r1, [r4, #0]
 800a92c:	432e      	orrs	r6, r5
 800a92e:	f021 0104 	bic.w	r1, r1, #4
 800a932:	6021      	str	r1, [r4, #0]
 800a934:	d04b      	beq.n	800a9ce <_printf_i+0x1a6>
 800a936:	4616      	mov	r6, r2
 800a938:	fbb5 f1f3 	udiv	r1, r5, r3
 800a93c:	fb03 5711 	mls	r7, r3, r1, r5
 800a940:	5dc7      	ldrb	r7, [r0, r7]
 800a942:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a946:	462f      	mov	r7, r5
 800a948:	42bb      	cmp	r3, r7
 800a94a:	460d      	mov	r5, r1
 800a94c:	d9f4      	bls.n	800a938 <_printf_i+0x110>
 800a94e:	2b08      	cmp	r3, #8
 800a950:	d10b      	bne.n	800a96a <_printf_i+0x142>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	07df      	lsls	r7, r3, #31
 800a956:	d508      	bpl.n	800a96a <_printf_i+0x142>
 800a958:	6923      	ldr	r3, [r4, #16]
 800a95a:	6861      	ldr	r1, [r4, #4]
 800a95c:	4299      	cmp	r1, r3
 800a95e:	bfde      	ittt	le
 800a960:	2330      	movle	r3, #48	@ 0x30
 800a962:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a966:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a96a:	1b92      	subs	r2, r2, r6
 800a96c:	6122      	str	r2, [r4, #16]
 800a96e:	f8cd a000 	str.w	sl, [sp]
 800a972:	464b      	mov	r3, r9
 800a974:	aa03      	add	r2, sp, #12
 800a976:	4621      	mov	r1, r4
 800a978:	4640      	mov	r0, r8
 800a97a:	f7ff fee7 	bl	800a74c <_printf_common>
 800a97e:	3001      	adds	r0, #1
 800a980:	d14a      	bne.n	800aa18 <_printf_i+0x1f0>
 800a982:	f04f 30ff 	mov.w	r0, #4294967295
 800a986:	b004      	add	sp, #16
 800a988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	f043 0320 	orr.w	r3, r3, #32
 800a992:	6023      	str	r3, [r4, #0]
 800a994:	4832      	ldr	r0, [pc, #200]	@ (800aa60 <_printf_i+0x238>)
 800a996:	2778      	movs	r7, #120	@ 0x78
 800a998:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a99c:	6823      	ldr	r3, [r4, #0]
 800a99e:	6831      	ldr	r1, [r6, #0]
 800a9a0:	061f      	lsls	r7, r3, #24
 800a9a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a9a6:	d402      	bmi.n	800a9ae <_printf_i+0x186>
 800a9a8:	065f      	lsls	r7, r3, #25
 800a9aa:	bf48      	it	mi
 800a9ac:	b2ad      	uxthmi	r5, r5
 800a9ae:	6031      	str	r1, [r6, #0]
 800a9b0:	07d9      	lsls	r1, r3, #31
 800a9b2:	bf44      	itt	mi
 800a9b4:	f043 0320 	orrmi.w	r3, r3, #32
 800a9b8:	6023      	strmi	r3, [r4, #0]
 800a9ba:	b11d      	cbz	r5, 800a9c4 <_printf_i+0x19c>
 800a9bc:	2310      	movs	r3, #16
 800a9be:	e7ad      	b.n	800a91c <_printf_i+0xf4>
 800a9c0:	4826      	ldr	r0, [pc, #152]	@ (800aa5c <_printf_i+0x234>)
 800a9c2:	e7e9      	b.n	800a998 <_printf_i+0x170>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	f023 0320 	bic.w	r3, r3, #32
 800a9ca:	6023      	str	r3, [r4, #0]
 800a9cc:	e7f6      	b.n	800a9bc <_printf_i+0x194>
 800a9ce:	4616      	mov	r6, r2
 800a9d0:	e7bd      	b.n	800a94e <_printf_i+0x126>
 800a9d2:	6833      	ldr	r3, [r6, #0]
 800a9d4:	6825      	ldr	r5, [r4, #0]
 800a9d6:	6961      	ldr	r1, [r4, #20]
 800a9d8:	1d18      	adds	r0, r3, #4
 800a9da:	6030      	str	r0, [r6, #0]
 800a9dc:	062e      	lsls	r6, r5, #24
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	d501      	bpl.n	800a9e6 <_printf_i+0x1be>
 800a9e2:	6019      	str	r1, [r3, #0]
 800a9e4:	e002      	b.n	800a9ec <_printf_i+0x1c4>
 800a9e6:	0668      	lsls	r0, r5, #25
 800a9e8:	d5fb      	bpl.n	800a9e2 <_printf_i+0x1ba>
 800a9ea:	8019      	strh	r1, [r3, #0]
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	6123      	str	r3, [r4, #16]
 800a9f0:	4616      	mov	r6, r2
 800a9f2:	e7bc      	b.n	800a96e <_printf_i+0x146>
 800a9f4:	6833      	ldr	r3, [r6, #0]
 800a9f6:	1d1a      	adds	r2, r3, #4
 800a9f8:	6032      	str	r2, [r6, #0]
 800a9fa:	681e      	ldr	r6, [r3, #0]
 800a9fc:	6862      	ldr	r2, [r4, #4]
 800a9fe:	2100      	movs	r1, #0
 800aa00:	4630      	mov	r0, r6
 800aa02:	f7f5 fc7d 	bl	8000300 <memchr>
 800aa06:	b108      	cbz	r0, 800aa0c <_printf_i+0x1e4>
 800aa08:	1b80      	subs	r0, r0, r6
 800aa0a:	6060      	str	r0, [r4, #4]
 800aa0c:	6863      	ldr	r3, [r4, #4]
 800aa0e:	6123      	str	r3, [r4, #16]
 800aa10:	2300      	movs	r3, #0
 800aa12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa16:	e7aa      	b.n	800a96e <_printf_i+0x146>
 800aa18:	6923      	ldr	r3, [r4, #16]
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	4649      	mov	r1, r9
 800aa1e:	4640      	mov	r0, r8
 800aa20:	47d0      	blx	sl
 800aa22:	3001      	adds	r0, #1
 800aa24:	d0ad      	beq.n	800a982 <_printf_i+0x15a>
 800aa26:	6823      	ldr	r3, [r4, #0]
 800aa28:	079b      	lsls	r3, r3, #30
 800aa2a:	d413      	bmi.n	800aa54 <_printf_i+0x22c>
 800aa2c:	68e0      	ldr	r0, [r4, #12]
 800aa2e:	9b03      	ldr	r3, [sp, #12]
 800aa30:	4298      	cmp	r0, r3
 800aa32:	bfb8      	it	lt
 800aa34:	4618      	movlt	r0, r3
 800aa36:	e7a6      	b.n	800a986 <_printf_i+0x15e>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	4632      	mov	r2, r6
 800aa3c:	4649      	mov	r1, r9
 800aa3e:	4640      	mov	r0, r8
 800aa40:	47d0      	blx	sl
 800aa42:	3001      	adds	r0, #1
 800aa44:	d09d      	beq.n	800a982 <_printf_i+0x15a>
 800aa46:	3501      	adds	r5, #1
 800aa48:	68e3      	ldr	r3, [r4, #12]
 800aa4a:	9903      	ldr	r1, [sp, #12]
 800aa4c:	1a5b      	subs	r3, r3, r1
 800aa4e:	42ab      	cmp	r3, r5
 800aa50:	dcf2      	bgt.n	800aa38 <_printf_i+0x210>
 800aa52:	e7eb      	b.n	800aa2c <_printf_i+0x204>
 800aa54:	2500      	movs	r5, #0
 800aa56:	f104 0619 	add.w	r6, r4, #25
 800aa5a:	e7f5      	b.n	800aa48 <_printf_i+0x220>
 800aa5c:	0800ecdb 	.word	0x0800ecdb
 800aa60:	0800ecec 	.word	0x0800ecec

0800aa64 <_scanf_float>:
 800aa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	b087      	sub	sp, #28
 800aa6a:	4691      	mov	r9, r2
 800aa6c:	9303      	str	r3, [sp, #12]
 800aa6e:	688b      	ldr	r3, [r1, #8]
 800aa70:	1e5a      	subs	r2, r3, #1
 800aa72:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aa76:	bf81      	itttt	hi
 800aa78:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aa7c:	eb03 0b05 	addhi.w	fp, r3, r5
 800aa80:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aa84:	608b      	strhi	r3, [r1, #8]
 800aa86:	680b      	ldr	r3, [r1, #0]
 800aa88:	460a      	mov	r2, r1
 800aa8a:	f04f 0500 	mov.w	r5, #0
 800aa8e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800aa92:	f842 3b1c 	str.w	r3, [r2], #28
 800aa96:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800aa9a:	4680      	mov	r8, r0
 800aa9c:	460c      	mov	r4, r1
 800aa9e:	bf98      	it	ls
 800aaa0:	f04f 0b00 	movls.w	fp, #0
 800aaa4:	9201      	str	r2, [sp, #4]
 800aaa6:	4616      	mov	r6, r2
 800aaa8:	46aa      	mov	sl, r5
 800aaaa:	462f      	mov	r7, r5
 800aaac:	9502      	str	r5, [sp, #8]
 800aaae:	68a2      	ldr	r2, [r4, #8]
 800aab0:	b15a      	cbz	r2, 800aaca <_scanf_float+0x66>
 800aab2:	f8d9 3000 	ldr.w	r3, [r9]
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	2b4e      	cmp	r3, #78	@ 0x4e
 800aaba:	d863      	bhi.n	800ab84 <_scanf_float+0x120>
 800aabc:	2b40      	cmp	r3, #64	@ 0x40
 800aabe:	d83b      	bhi.n	800ab38 <_scanf_float+0xd4>
 800aac0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800aac4:	b2c8      	uxtb	r0, r1
 800aac6:	280e      	cmp	r0, #14
 800aac8:	d939      	bls.n	800ab3e <_scanf_float+0xda>
 800aaca:	b11f      	cbz	r7, 800aad4 <_scanf_float+0x70>
 800aacc:	6823      	ldr	r3, [r4, #0]
 800aace:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aad8:	f1ba 0f01 	cmp.w	sl, #1
 800aadc:	f200 8114 	bhi.w	800ad08 <_scanf_float+0x2a4>
 800aae0:	9b01      	ldr	r3, [sp, #4]
 800aae2:	429e      	cmp	r6, r3
 800aae4:	f200 8105 	bhi.w	800acf2 <_scanf_float+0x28e>
 800aae8:	2001      	movs	r0, #1
 800aaea:	b007      	add	sp, #28
 800aaec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800aaf4:	2a0d      	cmp	r2, #13
 800aaf6:	d8e8      	bhi.n	800aaca <_scanf_float+0x66>
 800aaf8:	a101      	add	r1, pc, #4	@ (adr r1, 800ab00 <_scanf_float+0x9c>)
 800aafa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aafe:	bf00      	nop
 800ab00:	0800ac49 	.word	0x0800ac49
 800ab04:	0800aacb 	.word	0x0800aacb
 800ab08:	0800aacb 	.word	0x0800aacb
 800ab0c:	0800aacb 	.word	0x0800aacb
 800ab10:	0800aca5 	.word	0x0800aca5
 800ab14:	0800ac7f 	.word	0x0800ac7f
 800ab18:	0800aacb 	.word	0x0800aacb
 800ab1c:	0800aacb 	.word	0x0800aacb
 800ab20:	0800ac57 	.word	0x0800ac57
 800ab24:	0800aacb 	.word	0x0800aacb
 800ab28:	0800aacb 	.word	0x0800aacb
 800ab2c:	0800aacb 	.word	0x0800aacb
 800ab30:	0800aacb 	.word	0x0800aacb
 800ab34:	0800ac13 	.word	0x0800ac13
 800ab38:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ab3c:	e7da      	b.n	800aaf4 <_scanf_float+0x90>
 800ab3e:	290e      	cmp	r1, #14
 800ab40:	d8c3      	bhi.n	800aaca <_scanf_float+0x66>
 800ab42:	a001      	add	r0, pc, #4	@ (adr r0, 800ab48 <_scanf_float+0xe4>)
 800ab44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ab48:	0800ac03 	.word	0x0800ac03
 800ab4c:	0800aacb 	.word	0x0800aacb
 800ab50:	0800ac03 	.word	0x0800ac03
 800ab54:	0800ac93 	.word	0x0800ac93
 800ab58:	0800aacb 	.word	0x0800aacb
 800ab5c:	0800aba5 	.word	0x0800aba5
 800ab60:	0800abe9 	.word	0x0800abe9
 800ab64:	0800abe9 	.word	0x0800abe9
 800ab68:	0800abe9 	.word	0x0800abe9
 800ab6c:	0800abe9 	.word	0x0800abe9
 800ab70:	0800abe9 	.word	0x0800abe9
 800ab74:	0800abe9 	.word	0x0800abe9
 800ab78:	0800abe9 	.word	0x0800abe9
 800ab7c:	0800abe9 	.word	0x0800abe9
 800ab80:	0800abe9 	.word	0x0800abe9
 800ab84:	2b6e      	cmp	r3, #110	@ 0x6e
 800ab86:	d809      	bhi.n	800ab9c <_scanf_float+0x138>
 800ab88:	2b60      	cmp	r3, #96	@ 0x60
 800ab8a:	d8b1      	bhi.n	800aaf0 <_scanf_float+0x8c>
 800ab8c:	2b54      	cmp	r3, #84	@ 0x54
 800ab8e:	d07b      	beq.n	800ac88 <_scanf_float+0x224>
 800ab90:	2b59      	cmp	r3, #89	@ 0x59
 800ab92:	d19a      	bne.n	800aaca <_scanf_float+0x66>
 800ab94:	2d07      	cmp	r5, #7
 800ab96:	d198      	bne.n	800aaca <_scanf_float+0x66>
 800ab98:	2508      	movs	r5, #8
 800ab9a:	e02f      	b.n	800abfc <_scanf_float+0x198>
 800ab9c:	2b74      	cmp	r3, #116	@ 0x74
 800ab9e:	d073      	beq.n	800ac88 <_scanf_float+0x224>
 800aba0:	2b79      	cmp	r3, #121	@ 0x79
 800aba2:	e7f6      	b.n	800ab92 <_scanf_float+0x12e>
 800aba4:	6821      	ldr	r1, [r4, #0]
 800aba6:	05c8      	lsls	r0, r1, #23
 800aba8:	d51e      	bpl.n	800abe8 <_scanf_float+0x184>
 800abaa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800abae:	6021      	str	r1, [r4, #0]
 800abb0:	3701      	adds	r7, #1
 800abb2:	f1bb 0f00 	cmp.w	fp, #0
 800abb6:	d003      	beq.n	800abc0 <_scanf_float+0x15c>
 800abb8:	3201      	adds	r2, #1
 800abba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800abbe:	60a2      	str	r2, [r4, #8]
 800abc0:	68a3      	ldr	r3, [r4, #8]
 800abc2:	3b01      	subs	r3, #1
 800abc4:	60a3      	str	r3, [r4, #8]
 800abc6:	6923      	ldr	r3, [r4, #16]
 800abc8:	3301      	adds	r3, #1
 800abca:	6123      	str	r3, [r4, #16]
 800abcc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800abd0:	3b01      	subs	r3, #1
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f8c9 3004 	str.w	r3, [r9, #4]
 800abd8:	f340 8082 	ble.w	800ace0 <_scanf_float+0x27c>
 800abdc:	f8d9 3000 	ldr.w	r3, [r9]
 800abe0:	3301      	adds	r3, #1
 800abe2:	f8c9 3000 	str.w	r3, [r9]
 800abe6:	e762      	b.n	800aaae <_scanf_float+0x4a>
 800abe8:	eb1a 0105 	adds.w	r1, sl, r5
 800abec:	f47f af6d 	bne.w	800aaca <_scanf_float+0x66>
 800abf0:	6822      	ldr	r2, [r4, #0]
 800abf2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800abf6:	6022      	str	r2, [r4, #0]
 800abf8:	460d      	mov	r5, r1
 800abfa:	468a      	mov	sl, r1
 800abfc:	f806 3b01 	strb.w	r3, [r6], #1
 800ac00:	e7de      	b.n	800abc0 <_scanf_float+0x15c>
 800ac02:	6822      	ldr	r2, [r4, #0]
 800ac04:	0610      	lsls	r0, r2, #24
 800ac06:	f57f af60 	bpl.w	800aaca <_scanf_float+0x66>
 800ac0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ac0e:	6022      	str	r2, [r4, #0]
 800ac10:	e7f4      	b.n	800abfc <_scanf_float+0x198>
 800ac12:	f1ba 0f00 	cmp.w	sl, #0
 800ac16:	d10c      	bne.n	800ac32 <_scanf_float+0x1ce>
 800ac18:	b977      	cbnz	r7, 800ac38 <_scanf_float+0x1d4>
 800ac1a:	6822      	ldr	r2, [r4, #0]
 800ac1c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac20:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac24:	d108      	bne.n	800ac38 <_scanf_float+0x1d4>
 800ac26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac2a:	6022      	str	r2, [r4, #0]
 800ac2c:	f04f 0a01 	mov.w	sl, #1
 800ac30:	e7e4      	b.n	800abfc <_scanf_float+0x198>
 800ac32:	f1ba 0f02 	cmp.w	sl, #2
 800ac36:	d050      	beq.n	800acda <_scanf_float+0x276>
 800ac38:	2d01      	cmp	r5, #1
 800ac3a:	d002      	beq.n	800ac42 <_scanf_float+0x1de>
 800ac3c:	2d04      	cmp	r5, #4
 800ac3e:	f47f af44 	bne.w	800aaca <_scanf_float+0x66>
 800ac42:	3501      	adds	r5, #1
 800ac44:	b2ed      	uxtb	r5, r5
 800ac46:	e7d9      	b.n	800abfc <_scanf_float+0x198>
 800ac48:	f1ba 0f01 	cmp.w	sl, #1
 800ac4c:	f47f af3d 	bne.w	800aaca <_scanf_float+0x66>
 800ac50:	f04f 0a02 	mov.w	sl, #2
 800ac54:	e7d2      	b.n	800abfc <_scanf_float+0x198>
 800ac56:	b975      	cbnz	r5, 800ac76 <_scanf_float+0x212>
 800ac58:	2f00      	cmp	r7, #0
 800ac5a:	f47f af37 	bne.w	800aacc <_scanf_float+0x68>
 800ac5e:	6822      	ldr	r2, [r4, #0]
 800ac60:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac64:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac68:	f040 80fc 	bne.w	800ae64 <_scanf_float+0x400>
 800ac6c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac70:	6022      	str	r2, [r4, #0]
 800ac72:	2501      	movs	r5, #1
 800ac74:	e7c2      	b.n	800abfc <_scanf_float+0x198>
 800ac76:	2d03      	cmp	r5, #3
 800ac78:	d0e3      	beq.n	800ac42 <_scanf_float+0x1de>
 800ac7a:	2d05      	cmp	r5, #5
 800ac7c:	e7df      	b.n	800ac3e <_scanf_float+0x1da>
 800ac7e:	2d02      	cmp	r5, #2
 800ac80:	f47f af23 	bne.w	800aaca <_scanf_float+0x66>
 800ac84:	2503      	movs	r5, #3
 800ac86:	e7b9      	b.n	800abfc <_scanf_float+0x198>
 800ac88:	2d06      	cmp	r5, #6
 800ac8a:	f47f af1e 	bne.w	800aaca <_scanf_float+0x66>
 800ac8e:	2507      	movs	r5, #7
 800ac90:	e7b4      	b.n	800abfc <_scanf_float+0x198>
 800ac92:	6822      	ldr	r2, [r4, #0]
 800ac94:	0591      	lsls	r1, r2, #22
 800ac96:	f57f af18 	bpl.w	800aaca <_scanf_float+0x66>
 800ac9a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ac9e:	6022      	str	r2, [r4, #0]
 800aca0:	9702      	str	r7, [sp, #8]
 800aca2:	e7ab      	b.n	800abfc <_scanf_float+0x198>
 800aca4:	6822      	ldr	r2, [r4, #0]
 800aca6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800acaa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800acae:	d005      	beq.n	800acbc <_scanf_float+0x258>
 800acb0:	0550      	lsls	r0, r2, #21
 800acb2:	f57f af0a 	bpl.w	800aaca <_scanf_float+0x66>
 800acb6:	2f00      	cmp	r7, #0
 800acb8:	f000 80d4 	beq.w	800ae64 <_scanf_float+0x400>
 800acbc:	0591      	lsls	r1, r2, #22
 800acbe:	bf58      	it	pl
 800acc0:	9902      	ldrpl	r1, [sp, #8]
 800acc2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800acc6:	bf58      	it	pl
 800acc8:	1a79      	subpl	r1, r7, r1
 800acca:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800acce:	bf58      	it	pl
 800acd0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800acd4:	6022      	str	r2, [r4, #0]
 800acd6:	2700      	movs	r7, #0
 800acd8:	e790      	b.n	800abfc <_scanf_float+0x198>
 800acda:	f04f 0a03 	mov.w	sl, #3
 800acde:	e78d      	b.n	800abfc <_scanf_float+0x198>
 800ace0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ace4:	4649      	mov	r1, r9
 800ace6:	4640      	mov	r0, r8
 800ace8:	4798      	blx	r3
 800acea:	2800      	cmp	r0, #0
 800acec:	f43f aedf 	beq.w	800aaae <_scanf_float+0x4a>
 800acf0:	e6eb      	b.n	800aaca <_scanf_float+0x66>
 800acf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acf6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acfa:	464a      	mov	r2, r9
 800acfc:	4640      	mov	r0, r8
 800acfe:	4798      	blx	r3
 800ad00:	6923      	ldr	r3, [r4, #16]
 800ad02:	3b01      	subs	r3, #1
 800ad04:	6123      	str	r3, [r4, #16]
 800ad06:	e6eb      	b.n	800aae0 <_scanf_float+0x7c>
 800ad08:	1e6b      	subs	r3, r5, #1
 800ad0a:	2b06      	cmp	r3, #6
 800ad0c:	d824      	bhi.n	800ad58 <_scanf_float+0x2f4>
 800ad0e:	2d02      	cmp	r5, #2
 800ad10:	d836      	bhi.n	800ad80 <_scanf_float+0x31c>
 800ad12:	9b01      	ldr	r3, [sp, #4]
 800ad14:	429e      	cmp	r6, r3
 800ad16:	f67f aee7 	bls.w	800aae8 <_scanf_float+0x84>
 800ad1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad22:	464a      	mov	r2, r9
 800ad24:	4640      	mov	r0, r8
 800ad26:	4798      	blx	r3
 800ad28:	6923      	ldr	r3, [r4, #16]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	6123      	str	r3, [r4, #16]
 800ad2e:	e7f0      	b.n	800ad12 <_scanf_float+0x2ae>
 800ad30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad34:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ad38:	464a      	mov	r2, r9
 800ad3a:	4640      	mov	r0, r8
 800ad3c:	4798      	blx	r3
 800ad3e:	6923      	ldr	r3, [r4, #16]
 800ad40:	3b01      	subs	r3, #1
 800ad42:	6123      	str	r3, [r4, #16]
 800ad44:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad48:	fa5f fa8a 	uxtb.w	sl, sl
 800ad4c:	f1ba 0f02 	cmp.w	sl, #2
 800ad50:	d1ee      	bne.n	800ad30 <_scanf_float+0x2cc>
 800ad52:	3d03      	subs	r5, #3
 800ad54:	b2ed      	uxtb	r5, r5
 800ad56:	1b76      	subs	r6, r6, r5
 800ad58:	6823      	ldr	r3, [r4, #0]
 800ad5a:	05da      	lsls	r2, r3, #23
 800ad5c:	d530      	bpl.n	800adc0 <_scanf_float+0x35c>
 800ad5e:	055b      	lsls	r3, r3, #21
 800ad60:	d511      	bpl.n	800ad86 <_scanf_float+0x322>
 800ad62:	9b01      	ldr	r3, [sp, #4]
 800ad64:	429e      	cmp	r6, r3
 800ad66:	f67f aebf 	bls.w	800aae8 <_scanf_float+0x84>
 800ad6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad72:	464a      	mov	r2, r9
 800ad74:	4640      	mov	r0, r8
 800ad76:	4798      	blx	r3
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	6123      	str	r3, [r4, #16]
 800ad7e:	e7f0      	b.n	800ad62 <_scanf_float+0x2fe>
 800ad80:	46aa      	mov	sl, r5
 800ad82:	46b3      	mov	fp, r6
 800ad84:	e7de      	b.n	800ad44 <_scanf_float+0x2e0>
 800ad86:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ad8a:	6923      	ldr	r3, [r4, #16]
 800ad8c:	2965      	cmp	r1, #101	@ 0x65
 800ad8e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad92:	f106 35ff 	add.w	r5, r6, #4294967295
 800ad96:	6123      	str	r3, [r4, #16]
 800ad98:	d00c      	beq.n	800adb4 <_scanf_float+0x350>
 800ad9a:	2945      	cmp	r1, #69	@ 0x45
 800ad9c:	d00a      	beq.n	800adb4 <_scanf_float+0x350>
 800ad9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ada2:	464a      	mov	r2, r9
 800ada4:	4640      	mov	r0, r8
 800ada6:	4798      	blx	r3
 800ada8:	6923      	ldr	r3, [r4, #16]
 800adaa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800adae:	3b01      	subs	r3, #1
 800adb0:	1eb5      	subs	r5, r6, #2
 800adb2:	6123      	str	r3, [r4, #16]
 800adb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adb8:	464a      	mov	r2, r9
 800adba:	4640      	mov	r0, r8
 800adbc:	4798      	blx	r3
 800adbe:	462e      	mov	r6, r5
 800adc0:	6822      	ldr	r2, [r4, #0]
 800adc2:	f012 0210 	ands.w	r2, r2, #16
 800adc6:	d001      	beq.n	800adcc <_scanf_float+0x368>
 800adc8:	2000      	movs	r0, #0
 800adca:	e68e      	b.n	800aaea <_scanf_float+0x86>
 800adcc:	7032      	strb	r2, [r6, #0]
 800adce:	6823      	ldr	r3, [r4, #0]
 800add0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800add4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800add8:	d123      	bne.n	800ae22 <_scanf_float+0x3be>
 800adda:	9b02      	ldr	r3, [sp, #8]
 800addc:	429f      	cmp	r7, r3
 800adde:	d00a      	beq.n	800adf6 <_scanf_float+0x392>
 800ade0:	1bda      	subs	r2, r3, r7
 800ade2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ade6:	429e      	cmp	r6, r3
 800ade8:	bf28      	it	cs
 800adea:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800adee:	491e      	ldr	r1, [pc, #120]	@ (800ae68 <_scanf_float+0x404>)
 800adf0:	4630      	mov	r0, r6
 800adf2:	f000 f935 	bl	800b060 <siprintf>
 800adf6:	9901      	ldr	r1, [sp, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	4640      	mov	r0, r8
 800adfc:	f002 fb7a 	bl	800d4f4 <_strtod_r>
 800ae00:	9b03      	ldr	r3, [sp, #12]
 800ae02:	6821      	ldr	r1, [r4, #0]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f011 0f02 	tst.w	r1, #2
 800ae0a:	f103 0204 	add.w	r2, r3, #4
 800ae0e:	d015      	beq.n	800ae3c <_scanf_float+0x3d8>
 800ae10:	9903      	ldr	r1, [sp, #12]
 800ae12:	600a      	str	r2, [r1, #0]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	ed83 0b00 	vstr	d0, [r3]
 800ae1a:	68e3      	ldr	r3, [r4, #12]
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	60e3      	str	r3, [r4, #12]
 800ae20:	e7d2      	b.n	800adc8 <_scanf_float+0x364>
 800ae22:	9b04      	ldr	r3, [sp, #16]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d0e6      	beq.n	800adf6 <_scanf_float+0x392>
 800ae28:	9905      	ldr	r1, [sp, #20]
 800ae2a:	230a      	movs	r3, #10
 800ae2c:	3101      	adds	r1, #1
 800ae2e:	4640      	mov	r0, r8
 800ae30:	f002 fbe0 	bl	800d5f4 <_strtol_r>
 800ae34:	9b04      	ldr	r3, [sp, #16]
 800ae36:	9e05      	ldr	r6, [sp, #20]
 800ae38:	1ac2      	subs	r2, r0, r3
 800ae3a:	e7d2      	b.n	800ade2 <_scanf_float+0x37e>
 800ae3c:	f011 0f04 	tst.w	r1, #4
 800ae40:	9903      	ldr	r1, [sp, #12]
 800ae42:	600a      	str	r2, [r1, #0]
 800ae44:	d1e6      	bne.n	800ae14 <_scanf_float+0x3b0>
 800ae46:	eeb4 0b40 	vcmp.f64	d0, d0
 800ae4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae4e:	681d      	ldr	r5, [r3, #0]
 800ae50:	d705      	bvc.n	800ae5e <_scanf_float+0x3fa>
 800ae52:	4806      	ldr	r0, [pc, #24]	@ (800ae6c <_scanf_float+0x408>)
 800ae54:	f000 fa04 	bl	800b260 <nanf>
 800ae58:	ed85 0a00 	vstr	s0, [r5]
 800ae5c:	e7dd      	b.n	800ae1a <_scanf_float+0x3b6>
 800ae5e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ae62:	e7f9      	b.n	800ae58 <_scanf_float+0x3f4>
 800ae64:	2700      	movs	r7, #0
 800ae66:	e635      	b.n	800aad4 <_scanf_float+0x70>
 800ae68:	0800ecfd 	.word	0x0800ecfd
 800ae6c:	0800ee3e 	.word	0x0800ee3e

0800ae70 <std>:
 800ae70:	2300      	movs	r3, #0
 800ae72:	b510      	push	{r4, lr}
 800ae74:	4604      	mov	r4, r0
 800ae76:	e9c0 3300 	strd	r3, r3, [r0]
 800ae7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae7e:	6083      	str	r3, [r0, #8]
 800ae80:	8181      	strh	r1, [r0, #12]
 800ae82:	6643      	str	r3, [r0, #100]	@ 0x64
 800ae84:	81c2      	strh	r2, [r0, #14]
 800ae86:	6183      	str	r3, [r0, #24]
 800ae88:	4619      	mov	r1, r3
 800ae8a:	2208      	movs	r2, #8
 800ae8c:	305c      	adds	r0, #92	@ 0x5c
 800ae8e:	f000 f94c 	bl	800b12a <memset>
 800ae92:	4b0d      	ldr	r3, [pc, #52]	@ (800aec8 <std+0x58>)
 800ae94:	6263      	str	r3, [r4, #36]	@ 0x24
 800ae96:	4b0d      	ldr	r3, [pc, #52]	@ (800aecc <std+0x5c>)
 800ae98:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae9a:	4b0d      	ldr	r3, [pc, #52]	@ (800aed0 <std+0x60>)
 800ae9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae9e:	4b0d      	ldr	r3, [pc, #52]	@ (800aed4 <std+0x64>)
 800aea0:	6323      	str	r3, [r4, #48]	@ 0x30
 800aea2:	4b0d      	ldr	r3, [pc, #52]	@ (800aed8 <std+0x68>)
 800aea4:	6224      	str	r4, [r4, #32]
 800aea6:	429c      	cmp	r4, r3
 800aea8:	d006      	beq.n	800aeb8 <std+0x48>
 800aeaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aeae:	4294      	cmp	r4, r2
 800aeb0:	d002      	beq.n	800aeb8 <std+0x48>
 800aeb2:	33d0      	adds	r3, #208	@ 0xd0
 800aeb4:	429c      	cmp	r4, r3
 800aeb6:	d105      	bne.n	800aec4 <std+0x54>
 800aeb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aec0:	f000 b9bc 	b.w	800b23c <__retarget_lock_init_recursive>
 800aec4:	bd10      	pop	{r4, pc}
 800aec6:	bf00      	nop
 800aec8:	0800b0a5 	.word	0x0800b0a5
 800aecc:	0800b0c7 	.word	0x0800b0c7
 800aed0:	0800b0ff 	.word	0x0800b0ff
 800aed4:	0800b123 	.word	0x0800b123
 800aed8:	24000e64 	.word	0x24000e64

0800aedc <stdio_exit_handler>:
 800aedc:	4a02      	ldr	r2, [pc, #8]	@ (800aee8 <stdio_exit_handler+0xc>)
 800aede:	4903      	ldr	r1, [pc, #12]	@ (800aeec <stdio_exit_handler+0x10>)
 800aee0:	4803      	ldr	r0, [pc, #12]	@ (800aef0 <stdio_exit_handler+0x14>)
 800aee2:	f000 b869 	b.w	800afb8 <_fwalk_sglue>
 800aee6:	bf00      	nop
 800aee8:	24000014 	.word	0x24000014
 800aeec:	0800dc35 	.word	0x0800dc35
 800aef0:	24000024 	.word	0x24000024

0800aef4 <cleanup_stdio>:
 800aef4:	6841      	ldr	r1, [r0, #4]
 800aef6:	4b0c      	ldr	r3, [pc, #48]	@ (800af28 <cleanup_stdio+0x34>)
 800aef8:	4299      	cmp	r1, r3
 800aefa:	b510      	push	{r4, lr}
 800aefc:	4604      	mov	r4, r0
 800aefe:	d001      	beq.n	800af04 <cleanup_stdio+0x10>
 800af00:	f002 fe98 	bl	800dc34 <_fflush_r>
 800af04:	68a1      	ldr	r1, [r4, #8]
 800af06:	4b09      	ldr	r3, [pc, #36]	@ (800af2c <cleanup_stdio+0x38>)
 800af08:	4299      	cmp	r1, r3
 800af0a:	d002      	beq.n	800af12 <cleanup_stdio+0x1e>
 800af0c:	4620      	mov	r0, r4
 800af0e:	f002 fe91 	bl	800dc34 <_fflush_r>
 800af12:	68e1      	ldr	r1, [r4, #12]
 800af14:	4b06      	ldr	r3, [pc, #24]	@ (800af30 <cleanup_stdio+0x3c>)
 800af16:	4299      	cmp	r1, r3
 800af18:	d004      	beq.n	800af24 <cleanup_stdio+0x30>
 800af1a:	4620      	mov	r0, r4
 800af1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af20:	f002 be88 	b.w	800dc34 <_fflush_r>
 800af24:	bd10      	pop	{r4, pc}
 800af26:	bf00      	nop
 800af28:	24000e64 	.word	0x24000e64
 800af2c:	24000ecc 	.word	0x24000ecc
 800af30:	24000f34 	.word	0x24000f34

0800af34 <global_stdio_init.part.0>:
 800af34:	b510      	push	{r4, lr}
 800af36:	4b0b      	ldr	r3, [pc, #44]	@ (800af64 <global_stdio_init.part.0+0x30>)
 800af38:	4c0b      	ldr	r4, [pc, #44]	@ (800af68 <global_stdio_init.part.0+0x34>)
 800af3a:	4a0c      	ldr	r2, [pc, #48]	@ (800af6c <global_stdio_init.part.0+0x38>)
 800af3c:	601a      	str	r2, [r3, #0]
 800af3e:	4620      	mov	r0, r4
 800af40:	2200      	movs	r2, #0
 800af42:	2104      	movs	r1, #4
 800af44:	f7ff ff94 	bl	800ae70 <std>
 800af48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800af4c:	2201      	movs	r2, #1
 800af4e:	2109      	movs	r1, #9
 800af50:	f7ff ff8e 	bl	800ae70 <std>
 800af54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800af58:	2202      	movs	r2, #2
 800af5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af5e:	2112      	movs	r1, #18
 800af60:	f7ff bf86 	b.w	800ae70 <std>
 800af64:	24000f9c 	.word	0x24000f9c
 800af68:	24000e64 	.word	0x24000e64
 800af6c:	0800aedd 	.word	0x0800aedd

0800af70 <__sfp_lock_acquire>:
 800af70:	4801      	ldr	r0, [pc, #4]	@ (800af78 <__sfp_lock_acquire+0x8>)
 800af72:	f000 b964 	b.w	800b23e <__retarget_lock_acquire_recursive>
 800af76:	bf00      	nop
 800af78:	24000fa5 	.word	0x24000fa5

0800af7c <__sfp_lock_release>:
 800af7c:	4801      	ldr	r0, [pc, #4]	@ (800af84 <__sfp_lock_release+0x8>)
 800af7e:	f000 b95f 	b.w	800b240 <__retarget_lock_release_recursive>
 800af82:	bf00      	nop
 800af84:	24000fa5 	.word	0x24000fa5

0800af88 <__sinit>:
 800af88:	b510      	push	{r4, lr}
 800af8a:	4604      	mov	r4, r0
 800af8c:	f7ff fff0 	bl	800af70 <__sfp_lock_acquire>
 800af90:	6a23      	ldr	r3, [r4, #32]
 800af92:	b11b      	cbz	r3, 800af9c <__sinit+0x14>
 800af94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af98:	f7ff bff0 	b.w	800af7c <__sfp_lock_release>
 800af9c:	4b04      	ldr	r3, [pc, #16]	@ (800afb0 <__sinit+0x28>)
 800af9e:	6223      	str	r3, [r4, #32]
 800afa0:	4b04      	ldr	r3, [pc, #16]	@ (800afb4 <__sinit+0x2c>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d1f5      	bne.n	800af94 <__sinit+0xc>
 800afa8:	f7ff ffc4 	bl	800af34 <global_stdio_init.part.0>
 800afac:	e7f2      	b.n	800af94 <__sinit+0xc>
 800afae:	bf00      	nop
 800afb0:	0800aef5 	.word	0x0800aef5
 800afb4:	24000f9c 	.word	0x24000f9c

0800afb8 <_fwalk_sglue>:
 800afb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afbc:	4607      	mov	r7, r0
 800afbe:	4688      	mov	r8, r1
 800afc0:	4614      	mov	r4, r2
 800afc2:	2600      	movs	r6, #0
 800afc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afc8:	f1b9 0901 	subs.w	r9, r9, #1
 800afcc:	d505      	bpl.n	800afda <_fwalk_sglue+0x22>
 800afce:	6824      	ldr	r4, [r4, #0]
 800afd0:	2c00      	cmp	r4, #0
 800afd2:	d1f7      	bne.n	800afc4 <_fwalk_sglue+0xc>
 800afd4:	4630      	mov	r0, r6
 800afd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afda:	89ab      	ldrh	r3, [r5, #12]
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d907      	bls.n	800aff0 <_fwalk_sglue+0x38>
 800afe0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afe4:	3301      	adds	r3, #1
 800afe6:	d003      	beq.n	800aff0 <_fwalk_sglue+0x38>
 800afe8:	4629      	mov	r1, r5
 800afea:	4638      	mov	r0, r7
 800afec:	47c0      	blx	r8
 800afee:	4306      	orrs	r6, r0
 800aff0:	3568      	adds	r5, #104	@ 0x68
 800aff2:	e7e9      	b.n	800afc8 <_fwalk_sglue+0x10>

0800aff4 <sniprintf>:
 800aff4:	b40c      	push	{r2, r3}
 800aff6:	b530      	push	{r4, r5, lr}
 800aff8:	4b18      	ldr	r3, [pc, #96]	@ (800b05c <sniprintf+0x68>)
 800affa:	1e0c      	subs	r4, r1, #0
 800affc:	681d      	ldr	r5, [r3, #0]
 800affe:	b09d      	sub	sp, #116	@ 0x74
 800b000:	da08      	bge.n	800b014 <sniprintf+0x20>
 800b002:	238b      	movs	r3, #139	@ 0x8b
 800b004:	602b      	str	r3, [r5, #0]
 800b006:	f04f 30ff 	mov.w	r0, #4294967295
 800b00a:	b01d      	add	sp, #116	@ 0x74
 800b00c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b010:	b002      	add	sp, #8
 800b012:	4770      	bx	lr
 800b014:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b018:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b01c:	f04f 0300 	mov.w	r3, #0
 800b020:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b022:	bf14      	ite	ne
 800b024:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b028:	4623      	moveq	r3, r4
 800b02a:	9304      	str	r3, [sp, #16]
 800b02c:	9307      	str	r3, [sp, #28]
 800b02e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b032:	9002      	str	r0, [sp, #8]
 800b034:	9006      	str	r0, [sp, #24]
 800b036:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b03a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b03c:	ab21      	add	r3, sp, #132	@ 0x84
 800b03e:	a902      	add	r1, sp, #8
 800b040:	4628      	mov	r0, r5
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	f002 fb34 	bl	800d6b0 <_svfiprintf_r>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	bfbc      	itt	lt
 800b04c:	238b      	movlt	r3, #139	@ 0x8b
 800b04e:	602b      	strlt	r3, [r5, #0]
 800b050:	2c00      	cmp	r4, #0
 800b052:	d0da      	beq.n	800b00a <sniprintf+0x16>
 800b054:	9b02      	ldr	r3, [sp, #8]
 800b056:	2200      	movs	r2, #0
 800b058:	701a      	strb	r2, [r3, #0]
 800b05a:	e7d6      	b.n	800b00a <sniprintf+0x16>
 800b05c:	24000020 	.word	0x24000020

0800b060 <siprintf>:
 800b060:	b40e      	push	{r1, r2, r3}
 800b062:	b510      	push	{r4, lr}
 800b064:	b09d      	sub	sp, #116	@ 0x74
 800b066:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b068:	9002      	str	r0, [sp, #8]
 800b06a:	9006      	str	r0, [sp, #24]
 800b06c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b070:	480a      	ldr	r0, [pc, #40]	@ (800b09c <siprintf+0x3c>)
 800b072:	9107      	str	r1, [sp, #28]
 800b074:	9104      	str	r1, [sp, #16]
 800b076:	490a      	ldr	r1, [pc, #40]	@ (800b0a0 <siprintf+0x40>)
 800b078:	f853 2b04 	ldr.w	r2, [r3], #4
 800b07c:	9105      	str	r1, [sp, #20]
 800b07e:	2400      	movs	r4, #0
 800b080:	a902      	add	r1, sp, #8
 800b082:	6800      	ldr	r0, [r0, #0]
 800b084:	9301      	str	r3, [sp, #4]
 800b086:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b088:	f002 fb12 	bl	800d6b0 <_svfiprintf_r>
 800b08c:	9b02      	ldr	r3, [sp, #8]
 800b08e:	701c      	strb	r4, [r3, #0]
 800b090:	b01d      	add	sp, #116	@ 0x74
 800b092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b096:	b003      	add	sp, #12
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	24000020 	.word	0x24000020
 800b0a0:	ffff0208 	.word	0xffff0208

0800b0a4 <__sread>:
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ac:	f000 f878 	bl	800b1a0 <_read_r>
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	bfab      	itete	ge
 800b0b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0b6:	89a3      	ldrhlt	r3, [r4, #12]
 800b0b8:	181b      	addge	r3, r3, r0
 800b0ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0be:	bfac      	ite	ge
 800b0c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0c2:	81a3      	strhlt	r3, [r4, #12]
 800b0c4:	bd10      	pop	{r4, pc}

0800b0c6 <__swrite>:
 800b0c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ca:	461f      	mov	r7, r3
 800b0cc:	898b      	ldrh	r3, [r1, #12]
 800b0ce:	05db      	lsls	r3, r3, #23
 800b0d0:	4605      	mov	r5, r0
 800b0d2:	460c      	mov	r4, r1
 800b0d4:	4616      	mov	r6, r2
 800b0d6:	d505      	bpl.n	800b0e4 <__swrite+0x1e>
 800b0d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0dc:	2302      	movs	r3, #2
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f000 f84c 	bl	800b17c <_lseek_r>
 800b0e4:	89a3      	ldrh	r3, [r4, #12]
 800b0e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0ee:	81a3      	strh	r3, [r4, #12]
 800b0f0:	4632      	mov	r2, r6
 800b0f2:	463b      	mov	r3, r7
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0fa:	f000 b863 	b.w	800b1c4 <_write_r>

0800b0fe <__sseek>:
 800b0fe:	b510      	push	{r4, lr}
 800b100:	460c      	mov	r4, r1
 800b102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b106:	f000 f839 	bl	800b17c <_lseek_r>
 800b10a:	1c43      	adds	r3, r0, #1
 800b10c:	89a3      	ldrh	r3, [r4, #12]
 800b10e:	bf15      	itete	ne
 800b110:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b112:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b116:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b11a:	81a3      	strheq	r3, [r4, #12]
 800b11c:	bf18      	it	ne
 800b11e:	81a3      	strhne	r3, [r4, #12]
 800b120:	bd10      	pop	{r4, pc}

0800b122 <__sclose>:
 800b122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b126:	f000 b819 	b.w	800b15c <_close_r>

0800b12a <memset>:
 800b12a:	4402      	add	r2, r0
 800b12c:	4603      	mov	r3, r0
 800b12e:	4293      	cmp	r3, r2
 800b130:	d100      	bne.n	800b134 <memset+0xa>
 800b132:	4770      	bx	lr
 800b134:	f803 1b01 	strb.w	r1, [r3], #1
 800b138:	e7f9      	b.n	800b12e <memset+0x4>

0800b13a <strchr>:
 800b13a:	b2c9      	uxtb	r1, r1
 800b13c:	4603      	mov	r3, r0
 800b13e:	4618      	mov	r0, r3
 800b140:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b144:	b112      	cbz	r2, 800b14c <strchr+0x12>
 800b146:	428a      	cmp	r2, r1
 800b148:	d1f9      	bne.n	800b13e <strchr+0x4>
 800b14a:	4770      	bx	lr
 800b14c:	2900      	cmp	r1, #0
 800b14e:	bf18      	it	ne
 800b150:	2000      	movne	r0, #0
 800b152:	4770      	bx	lr

0800b154 <_localeconv_r>:
 800b154:	4800      	ldr	r0, [pc, #0]	@ (800b158 <_localeconv_r+0x4>)
 800b156:	4770      	bx	lr
 800b158:	24000160 	.word	0x24000160

0800b15c <_close_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4d06      	ldr	r5, [pc, #24]	@ (800b178 <_close_r+0x1c>)
 800b160:	2300      	movs	r3, #0
 800b162:	4604      	mov	r4, r0
 800b164:	4608      	mov	r0, r1
 800b166:	602b      	str	r3, [r5, #0]
 800b168:	f7f7 f898 	bl	800229c <_close>
 800b16c:	1c43      	adds	r3, r0, #1
 800b16e:	d102      	bne.n	800b176 <_close_r+0x1a>
 800b170:	682b      	ldr	r3, [r5, #0]
 800b172:	b103      	cbz	r3, 800b176 <_close_r+0x1a>
 800b174:	6023      	str	r3, [r4, #0]
 800b176:	bd38      	pop	{r3, r4, r5, pc}
 800b178:	24000fa0 	.word	0x24000fa0

0800b17c <_lseek_r>:
 800b17c:	b538      	push	{r3, r4, r5, lr}
 800b17e:	4d07      	ldr	r5, [pc, #28]	@ (800b19c <_lseek_r+0x20>)
 800b180:	4604      	mov	r4, r0
 800b182:	4608      	mov	r0, r1
 800b184:	4611      	mov	r1, r2
 800b186:	2200      	movs	r2, #0
 800b188:	602a      	str	r2, [r5, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	f7f7 f8ad 	bl	80022ea <_lseek>
 800b190:	1c43      	adds	r3, r0, #1
 800b192:	d102      	bne.n	800b19a <_lseek_r+0x1e>
 800b194:	682b      	ldr	r3, [r5, #0]
 800b196:	b103      	cbz	r3, 800b19a <_lseek_r+0x1e>
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	bd38      	pop	{r3, r4, r5, pc}
 800b19c:	24000fa0 	.word	0x24000fa0

0800b1a0 <_read_r>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	4d07      	ldr	r5, [pc, #28]	@ (800b1c0 <_read_r+0x20>)
 800b1a4:	4604      	mov	r4, r0
 800b1a6:	4608      	mov	r0, r1
 800b1a8:	4611      	mov	r1, r2
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	602a      	str	r2, [r5, #0]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	f7f7 f83b 	bl	800222a <_read>
 800b1b4:	1c43      	adds	r3, r0, #1
 800b1b6:	d102      	bne.n	800b1be <_read_r+0x1e>
 800b1b8:	682b      	ldr	r3, [r5, #0]
 800b1ba:	b103      	cbz	r3, 800b1be <_read_r+0x1e>
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	bd38      	pop	{r3, r4, r5, pc}
 800b1c0:	24000fa0 	.word	0x24000fa0

0800b1c4 <_write_r>:
 800b1c4:	b538      	push	{r3, r4, r5, lr}
 800b1c6:	4d07      	ldr	r5, [pc, #28]	@ (800b1e4 <_write_r+0x20>)
 800b1c8:	4604      	mov	r4, r0
 800b1ca:	4608      	mov	r0, r1
 800b1cc:	4611      	mov	r1, r2
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	602a      	str	r2, [r5, #0]
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	f7f7 f846 	bl	8002264 <_write>
 800b1d8:	1c43      	adds	r3, r0, #1
 800b1da:	d102      	bne.n	800b1e2 <_write_r+0x1e>
 800b1dc:	682b      	ldr	r3, [r5, #0]
 800b1de:	b103      	cbz	r3, 800b1e2 <_write_r+0x1e>
 800b1e0:	6023      	str	r3, [r4, #0]
 800b1e2:	bd38      	pop	{r3, r4, r5, pc}
 800b1e4:	24000fa0 	.word	0x24000fa0

0800b1e8 <__errno>:
 800b1e8:	4b01      	ldr	r3, [pc, #4]	@ (800b1f0 <__errno+0x8>)
 800b1ea:	6818      	ldr	r0, [r3, #0]
 800b1ec:	4770      	bx	lr
 800b1ee:	bf00      	nop
 800b1f0:	24000020 	.word	0x24000020

0800b1f4 <__libc_init_array>:
 800b1f4:	b570      	push	{r4, r5, r6, lr}
 800b1f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b22c <__libc_init_array+0x38>)
 800b1f8:	4c0d      	ldr	r4, [pc, #52]	@ (800b230 <__libc_init_array+0x3c>)
 800b1fa:	1b64      	subs	r4, r4, r5
 800b1fc:	10a4      	asrs	r4, r4, #2
 800b1fe:	2600      	movs	r6, #0
 800b200:	42a6      	cmp	r6, r4
 800b202:	d109      	bne.n	800b218 <__libc_init_array+0x24>
 800b204:	4d0b      	ldr	r5, [pc, #44]	@ (800b234 <__libc_init_array+0x40>)
 800b206:	4c0c      	ldr	r4, [pc, #48]	@ (800b238 <__libc_init_array+0x44>)
 800b208:	f003 fae6 	bl	800e7d8 <_init>
 800b20c:	1b64      	subs	r4, r4, r5
 800b20e:	10a4      	asrs	r4, r4, #2
 800b210:	2600      	movs	r6, #0
 800b212:	42a6      	cmp	r6, r4
 800b214:	d105      	bne.n	800b222 <__libc_init_array+0x2e>
 800b216:	bd70      	pop	{r4, r5, r6, pc}
 800b218:	f855 3b04 	ldr.w	r3, [r5], #4
 800b21c:	4798      	blx	r3
 800b21e:	3601      	adds	r6, #1
 800b220:	e7ee      	b.n	800b200 <__libc_init_array+0xc>
 800b222:	f855 3b04 	ldr.w	r3, [r5], #4
 800b226:	4798      	blx	r3
 800b228:	3601      	adds	r6, #1
 800b22a:	e7f2      	b.n	800b212 <__libc_init_array+0x1e>
 800b22c:	0800eff8 	.word	0x0800eff8
 800b230:	0800eff8 	.word	0x0800eff8
 800b234:	0800eff8 	.word	0x0800eff8
 800b238:	0800effc 	.word	0x0800effc

0800b23c <__retarget_lock_init_recursive>:
 800b23c:	4770      	bx	lr

0800b23e <__retarget_lock_acquire_recursive>:
 800b23e:	4770      	bx	lr

0800b240 <__retarget_lock_release_recursive>:
 800b240:	4770      	bx	lr

0800b242 <memcpy>:
 800b242:	440a      	add	r2, r1
 800b244:	4291      	cmp	r1, r2
 800b246:	f100 33ff 	add.w	r3, r0, #4294967295
 800b24a:	d100      	bne.n	800b24e <memcpy+0xc>
 800b24c:	4770      	bx	lr
 800b24e:	b510      	push	{r4, lr}
 800b250:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b254:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b258:	4291      	cmp	r1, r2
 800b25a:	d1f9      	bne.n	800b250 <memcpy+0xe>
 800b25c:	bd10      	pop	{r4, pc}
	...

0800b260 <nanf>:
 800b260:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b268 <nanf+0x8>
 800b264:	4770      	bx	lr
 800b266:	bf00      	nop
 800b268:	7fc00000 	.word	0x7fc00000

0800b26c <quorem>:
 800b26c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b270:	6903      	ldr	r3, [r0, #16]
 800b272:	690c      	ldr	r4, [r1, #16]
 800b274:	42a3      	cmp	r3, r4
 800b276:	4607      	mov	r7, r0
 800b278:	db7e      	blt.n	800b378 <quorem+0x10c>
 800b27a:	3c01      	subs	r4, #1
 800b27c:	f101 0814 	add.w	r8, r1, #20
 800b280:	00a3      	lsls	r3, r4, #2
 800b282:	f100 0514 	add.w	r5, r0, #20
 800b286:	9300      	str	r3, [sp, #0]
 800b288:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b28c:	9301      	str	r3, [sp, #4]
 800b28e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b292:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b296:	3301      	adds	r3, #1
 800b298:	429a      	cmp	r2, r3
 800b29a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b29e:	fbb2 f6f3 	udiv	r6, r2, r3
 800b2a2:	d32e      	bcc.n	800b302 <quorem+0x96>
 800b2a4:	f04f 0a00 	mov.w	sl, #0
 800b2a8:	46c4      	mov	ip, r8
 800b2aa:	46ae      	mov	lr, r5
 800b2ac:	46d3      	mov	fp, sl
 800b2ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2b2:	b298      	uxth	r0, r3
 800b2b4:	fb06 a000 	mla	r0, r6, r0, sl
 800b2b8:	0c02      	lsrs	r2, r0, #16
 800b2ba:	0c1b      	lsrs	r3, r3, #16
 800b2bc:	fb06 2303 	mla	r3, r6, r3, r2
 800b2c0:	f8de 2000 	ldr.w	r2, [lr]
 800b2c4:	b280      	uxth	r0, r0
 800b2c6:	b292      	uxth	r2, r2
 800b2c8:	1a12      	subs	r2, r2, r0
 800b2ca:	445a      	add	r2, fp
 800b2cc:	f8de 0000 	ldr.w	r0, [lr]
 800b2d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2de:	b292      	uxth	r2, r2
 800b2e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2e4:	45e1      	cmp	r9, ip
 800b2e6:	f84e 2b04 	str.w	r2, [lr], #4
 800b2ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2ee:	d2de      	bcs.n	800b2ae <quorem+0x42>
 800b2f0:	9b00      	ldr	r3, [sp, #0]
 800b2f2:	58eb      	ldr	r3, [r5, r3]
 800b2f4:	b92b      	cbnz	r3, 800b302 <quorem+0x96>
 800b2f6:	9b01      	ldr	r3, [sp, #4]
 800b2f8:	3b04      	subs	r3, #4
 800b2fa:	429d      	cmp	r5, r3
 800b2fc:	461a      	mov	r2, r3
 800b2fe:	d32f      	bcc.n	800b360 <quorem+0xf4>
 800b300:	613c      	str	r4, [r7, #16]
 800b302:	4638      	mov	r0, r7
 800b304:	f001 f956 	bl	800c5b4 <__mcmp>
 800b308:	2800      	cmp	r0, #0
 800b30a:	db25      	blt.n	800b358 <quorem+0xec>
 800b30c:	4629      	mov	r1, r5
 800b30e:	2000      	movs	r0, #0
 800b310:	f858 2b04 	ldr.w	r2, [r8], #4
 800b314:	f8d1 c000 	ldr.w	ip, [r1]
 800b318:	fa1f fe82 	uxth.w	lr, r2
 800b31c:	fa1f f38c 	uxth.w	r3, ip
 800b320:	eba3 030e 	sub.w	r3, r3, lr
 800b324:	4403      	add	r3, r0
 800b326:	0c12      	lsrs	r2, r2, #16
 800b328:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b32c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b330:	b29b      	uxth	r3, r3
 800b332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b336:	45c1      	cmp	r9, r8
 800b338:	f841 3b04 	str.w	r3, [r1], #4
 800b33c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b340:	d2e6      	bcs.n	800b310 <quorem+0xa4>
 800b342:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b34a:	b922      	cbnz	r2, 800b356 <quorem+0xea>
 800b34c:	3b04      	subs	r3, #4
 800b34e:	429d      	cmp	r5, r3
 800b350:	461a      	mov	r2, r3
 800b352:	d30b      	bcc.n	800b36c <quorem+0x100>
 800b354:	613c      	str	r4, [r7, #16]
 800b356:	3601      	adds	r6, #1
 800b358:	4630      	mov	r0, r6
 800b35a:	b003      	add	sp, #12
 800b35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b360:	6812      	ldr	r2, [r2, #0]
 800b362:	3b04      	subs	r3, #4
 800b364:	2a00      	cmp	r2, #0
 800b366:	d1cb      	bne.n	800b300 <quorem+0x94>
 800b368:	3c01      	subs	r4, #1
 800b36a:	e7c6      	b.n	800b2fa <quorem+0x8e>
 800b36c:	6812      	ldr	r2, [r2, #0]
 800b36e:	3b04      	subs	r3, #4
 800b370:	2a00      	cmp	r2, #0
 800b372:	d1ef      	bne.n	800b354 <quorem+0xe8>
 800b374:	3c01      	subs	r4, #1
 800b376:	e7ea      	b.n	800b34e <quorem+0xe2>
 800b378:	2000      	movs	r0, #0
 800b37a:	e7ee      	b.n	800b35a <quorem+0xee>
 800b37c:	0000      	movs	r0, r0
	...

0800b380 <_dtoa_r>:
 800b380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	ed2d 8b02 	vpush	{d8}
 800b388:	69c7      	ldr	r7, [r0, #28]
 800b38a:	b091      	sub	sp, #68	@ 0x44
 800b38c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b390:	ec55 4b10 	vmov	r4, r5, d0
 800b394:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b396:	9107      	str	r1, [sp, #28]
 800b398:	4681      	mov	r9, r0
 800b39a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b39c:	930d      	str	r3, [sp, #52]	@ 0x34
 800b39e:	b97f      	cbnz	r7, 800b3c0 <_dtoa_r+0x40>
 800b3a0:	2010      	movs	r0, #16
 800b3a2:	f000 fd95 	bl	800bed0 <malloc>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	f8c9 001c 	str.w	r0, [r9, #28]
 800b3ac:	b920      	cbnz	r0, 800b3b8 <_dtoa_r+0x38>
 800b3ae:	4ba0      	ldr	r3, [pc, #640]	@ (800b630 <_dtoa_r+0x2b0>)
 800b3b0:	21ef      	movs	r1, #239	@ 0xef
 800b3b2:	48a0      	ldr	r0, [pc, #640]	@ (800b634 <_dtoa_r+0x2b4>)
 800b3b4:	f002 fd40 	bl	800de38 <__assert_func>
 800b3b8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b3bc:	6007      	str	r7, [r0, #0]
 800b3be:	60c7      	str	r7, [r0, #12]
 800b3c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3c4:	6819      	ldr	r1, [r3, #0]
 800b3c6:	b159      	cbz	r1, 800b3e0 <_dtoa_r+0x60>
 800b3c8:	685a      	ldr	r2, [r3, #4]
 800b3ca:	604a      	str	r2, [r1, #4]
 800b3cc:	2301      	movs	r3, #1
 800b3ce:	4093      	lsls	r3, r2
 800b3d0:	608b      	str	r3, [r1, #8]
 800b3d2:	4648      	mov	r0, r9
 800b3d4:	f000 fe72 	bl	800c0bc <_Bfree>
 800b3d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	601a      	str	r2, [r3, #0]
 800b3e0:	1e2b      	subs	r3, r5, #0
 800b3e2:	bfbb      	ittet	lt
 800b3e4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3e8:	9303      	strlt	r3, [sp, #12]
 800b3ea:	2300      	movge	r3, #0
 800b3ec:	2201      	movlt	r2, #1
 800b3ee:	bfac      	ite	ge
 800b3f0:	6033      	strge	r3, [r6, #0]
 800b3f2:	6032      	strlt	r2, [r6, #0]
 800b3f4:	4b90      	ldr	r3, [pc, #576]	@ (800b638 <_dtoa_r+0x2b8>)
 800b3f6:	9e03      	ldr	r6, [sp, #12]
 800b3f8:	43b3      	bics	r3, r6
 800b3fa:	d110      	bne.n	800b41e <_dtoa_r+0x9e>
 800b3fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b402:	6013      	str	r3, [r2, #0]
 800b404:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b408:	4323      	orrs	r3, r4
 800b40a:	f000 84e6 	beq.w	800bdda <_dtoa_r+0xa5a>
 800b40e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b410:	4f8a      	ldr	r7, [pc, #552]	@ (800b63c <_dtoa_r+0x2bc>)
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 84e8 	beq.w	800bde8 <_dtoa_r+0xa68>
 800b418:	1cfb      	adds	r3, r7, #3
 800b41a:	f000 bce3 	b.w	800bde4 <_dtoa_r+0xa64>
 800b41e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b422:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b42a:	d10a      	bne.n	800b442 <_dtoa_r+0xc2>
 800b42c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b42e:	2301      	movs	r3, #1
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b434:	b113      	cbz	r3, 800b43c <_dtoa_r+0xbc>
 800b436:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b438:	4b81      	ldr	r3, [pc, #516]	@ (800b640 <_dtoa_r+0x2c0>)
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	4f81      	ldr	r7, [pc, #516]	@ (800b644 <_dtoa_r+0x2c4>)
 800b43e:	f000 bcd3 	b.w	800bde8 <_dtoa_r+0xa68>
 800b442:	aa0e      	add	r2, sp, #56	@ 0x38
 800b444:	a90f      	add	r1, sp, #60	@ 0x3c
 800b446:	4648      	mov	r0, r9
 800b448:	eeb0 0b48 	vmov.f64	d0, d8
 800b44c:	f001 f9d2 	bl	800c7f4 <__d2b>
 800b450:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b454:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b456:	9001      	str	r0, [sp, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d045      	beq.n	800b4e8 <_dtoa_r+0x168>
 800b45c:	eeb0 7b48 	vmov.f64	d7, d8
 800b460:	ee18 1a90 	vmov	r1, s17
 800b464:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b468:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b46c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b470:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b474:	2500      	movs	r5, #0
 800b476:	ee07 1a90 	vmov	s15, r1
 800b47a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b47e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b618 <_dtoa_r+0x298>
 800b482:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b486:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b620 <_dtoa_r+0x2a0>
 800b48a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b48e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b628 <_dtoa_r+0x2a8>
 800b492:	ee07 3a90 	vmov	s15, r3
 800b496:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b49a:	eeb0 7b46 	vmov.f64	d7, d6
 800b49e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b4a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b4a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ae:	ee16 8a90 	vmov	r8, s13
 800b4b2:	d508      	bpl.n	800b4c6 <_dtoa_r+0x146>
 800b4b4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b4b8:	eeb4 6b47 	vcmp.f64	d6, d7
 800b4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4c0:	bf18      	it	ne
 800b4c2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b4c6:	f1b8 0f16 	cmp.w	r8, #22
 800b4ca:	d82b      	bhi.n	800b524 <_dtoa_r+0x1a4>
 800b4cc:	495e      	ldr	r1, [pc, #376]	@ (800b648 <_dtoa_r+0x2c8>)
 800b4ce:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b4d2:	ed91 7b00 	vldr	d7, [r1]
 800b4d6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b4da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4de:	d501      	bpl.n	800b4e4 <_dtoa_r+0x164>
 800b4e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	e01e      	b.n	800b526 <_dtoa_r+0x1a6>
 800b4e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4ea:	4413      	add	r3, r2
 800b4ec:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b4f0:	2920      	cmp	r1, #32
 800b4f2:	bfc1      	itttt	gt
 800b4f4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b4f8:	408e      	lslgt	r6, r1
 800b4fa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b4fe:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b502:	bfd6      	itet	le
 800b504:	f1c1 0120 	rsble	r1, r1, #32
 800b508:	4331      	orrgt	r1, r6
 800b50a:	fa04 f101 	lslle.w	r1, r4, r1
 800b50e:	ee07 1a90 	vmov	s15, r1
 800b512:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b516:	3b01      	subs	r3, #1
 800b518:	ee17 1a90 	vmov	r1, s15
 800b51c:	2501      	movs	r5, #1
 800b51e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b522:	e7a8      	b.n	800b476 <_dtoa_r+0xf6>
 800b524:	2101      	movs	r1, #1
 800b526:	1ad2      	subs	r2, r2, r3
 800b528:	1e53      	subs	r3, r2, #1
 800b52a:	9306      	str	r3, [sp, #24]
 800b52c:	bf45      	ittet	mi
 800b52e:	f1c2 0301 	rsbmi	r3, r2, #1
 800b532:	9304      	strmi	r3, [sp, #16]
 800b534:	2300      	movpl	r3, #0
 800b536:	2300      	movmi	r3, #0
 800b538:	bf4c      	ite	mi
 800b53a:	9306      	strmi	r3, [sp, #24]
 800b53c:	9304      	strpl	r3, [sp, #16]
 800b53e:	f1b8 0f00 	cmp.w	r8, #0
 800b542:	910c      	str	r1, [sp, #48]	@ 0x30
 800b544:	db18      	blt.n	800b578 <_dtoa_r+0x1f8>
 800b546:	9b06      	ldr	r3, [sp, #24]
 800b548:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b54c:	4443      	add	r3, r8
 800b54e:	9306      	str	r3, [sp, #24]
 800b550:	2300      	movs	r3, #0
 800b552:	9a07      	ldr	r2, [sp, #28]
 800b554:	2a09      	cmp	r2, #9
 800b556:	d845      	bhi.n	800b5e4 <_dtoa_r+0x264>
 800b558:	2a05      	cmp	r2, #5
 800b55a:	bfc4      	itt	gt
 800b55c:	3a04      	subgt	r2, #4
 800b55e:	9207      	strgt	r2, [sp, #28]
 800b560:	9a07      	ldr	r2, [sp, #28]
 800b562:	f1a2 0202 	sub.w	r2, r2, #2
 800b566:	bfcc      	ite	gt
 800b568:	2400      	movgt	r4, #0
 800b56a:	2401      	movle	r4, #1
 800b56c:	2a03      	cmp	r2, #3
 800b56e:	d844      	bhi.n	800b5fa <_dtoa_r+0x27a>
 800b570:	e8df f002 	tbb	[pc, r2]
 800b574:	0b173634 	.word	0x0b173634
 800b578:	9b04      	ldr	r3, [sp, #16]
 800b57a:	2200      	movs	r2, #0
 800b57c:	eba3 0308 	sub.w	r3, r3, r8
 800b580:	9304      	str	r3, [sp, #16]
 800b582:	920a      	str	r2, [sp, #40]	@ 0x28
 800b584:	f1c8 0300 	rsb	r3, r8, #0
 800b588:	e7e3      	b.n	800b552 <_dtoa_r+0x1d2>
 800b58a:	2201      	movs	r2, #1
 800b58c:	9208      	str	r2, [sp, #32]
 800b58e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b590:	eb08 0b02 	add.w	fp, r8, r2
 800b594:	f10b 0a01 	add.w	sl, fp, #1
 800b598:	4652      	mov	r2, sl
 800b59a:	2a01      	cmp	r2, #1
 800b59c:	bfb8      	it	lt
 800b59e:	2201      	movlt	r2, #1
 800b5a0:	e006      	b.n	800b5b0 <_dtoa_r+0x230>
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	9208      	str	r2, [sp, #32]
 800b5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5a8:	2a00      	cmp	r2, #0
 800b5aa:	dd29      	ble.n	800b600 <_dtoa_r+0x280>
 800b5ac:	4693      	mov	fp, r2
 800b5ae:	4692      	mov	sl, r2
 800b5b0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b5b4:	2100      	movs	r1, #0
 800b5b6:	2004      	movs	r0, #4
 800b5b8:	f100 0614 	add.w	r6, r0, #20
 800b5bc:	4296      	cmp	r6, r2
 800b5be:	d926      	bls.n	800b60e <_dtoa_r+0x28e>
 800b5c0:	6079      	str	r1, [r7, #4]
 800b5c2:	4648      	mov	r0, r9
 800b5c4:	9305      	str	r3, [sp, #20]
 800b5c6:	f000 fd39 	bl	800c03c <_Balloc>
 800b5ca:	9b05      	ldr	r3, [sp, #20]
 800b5cc:	4607      	mov	r7, r0
 800b5ce:	2800      	cmp	r0, #0
 800b5d0:	d13e      	bne.n	800b650 <_dtoa_r+0x2d0>
 800b5d2:	4b1e      	ldr	r3, [pc, #120]	@ (800b64c <_dtoa_r+0x2cc>)
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5da:	e6ea      	b.n	800b3b2 <_dtoa_r+0x32>
 800b5dc:	2200      	movs	r2, #0
 800b5de:	e7e1      	b.n	800b5a4 <_dtoa_r+0x224>
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	e7d3      	b.n	800b58c <_dtoa_r+0x20c>
 800b5e4:	2401      	movs	r4, #1
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b5ec:	f04f 3bff 	mov.w	fp, #4294967295
 800b5f0:	2100      	movs	r1, #0
 800b5f2:	46da      	mov	sl, fp
 800b5f4:	2212      	movs	r2, #18
 800b5f6:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5f8:	e7da      	b.n	800b5b0 <_dtoa_r+0x230>
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	9208      	str	r2, [sp, #32]
 800b5fe:	e7f5      	b.n	800b5ec <_dtoa_r+0x26c>
 800b600:	f04f 0b01 	mov.w	fp, #1
 800b604:	46da      	mov	sl, fp
 800b606:	465a      	mov	r2, fp
 800b608:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b60c:	e7d0      	b.n	800b5b0 <_dtoa_r+0x230>
 800b60e:	3101      	adds	r1, #1
 800b610:	0040      	lsls	r0, r0, #1
 800b612:	e7d1      	b.n	800b5b8 <_dtoa_r+0x238>
 800b614:	f3af 8000 	nop.w
 800b618:	636f4361 	.word	0x636f4361
 800b61c:	3fd287a7 	.word	0x3fd287a7
 800b620:	8b60c8b3 	.word	0x8b60c8b3
 800b624:	3fc68a28 	.word	0x3fc68a28
 800b628:	509f79fb 	.word	0x509f79fb
 800b62c:	3fd34413 	.word	0x3fd34413
 800b630:	0800ed0f 	.word	0x0800ed0f
 800b634:	0800ed26 	.word	0x0800ed26
 800b638:	7ff00000 	.word	0x7ff00000
 800b63c:	0800ed0b 	.word	0x0800ed0b
 800b640:	0800ecda 	.word	0x0800ecda
 800b644:	0800ecd9 	.word	0x0800ecd9
 800b648:	0800eed8 	.word	0x0800eed8
 800b64c:	0800ed7e 	.word	0x0800ed7e
 800b650:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b654:	f1ba 0f0e 	cmp.w	sl, #14
 800b658:	6010      	str	r0, [r2, #0]
 800b65a:	d86e      	bhi.n	800b73a <_dtoa_r+0x3ba>
 800b65c:	2c00      	cmp	r4, #0
 800b65e:	d06c      	beq.n	800b73a <_dtoa_r+0x3ba>
 800b660:	f1b8 0f00 	cmp.w	r8, #0
 800b664:	f340 80b4 	ble.w	800b7d0 <_dtoa_r+0x450>
 800b668:	4ac8      	ldr	r2, [pc, #800]	@ (800b98c <_dtoa_r+0x60c>)
 800b66a:	f008 010f 	and.w	r1, r8, #15
 800b66e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b672:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b676:	ed92 7b00 	vldr	d7, [r2]
 800b67a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b67e:	f000 809b 	beq.w	800b7b8 <_dtoa_r+0x438>
 800b682:	4ac3      	ldr	r2, [pc, #780]	@ (800b990 <_dtoa_r+0x610>)
 800b684:	ed92 6b08 	vldr	d6, [r2, #32]
 800b688:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b68c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b690:	f001 010f 	and.w	r1, r1, #15
 800b694:	2203      	movs	r2, #3
 800b696:	48be      	ldr	r0, [pc, #760]	@ (800b990 <_dtoa_r+0x610>)
 800b698:	2900      	cmp	r1, #0
 800b69a:	f040 808f 	bne.w	800b7bc <_dtoa_r+0x43c>
 800b69e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b6a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b6a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b6aa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b6ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b6b0:	2900      	cmp	r1, #0
 800b6b2:	f000 80b3 	beq.w	800b81c <_dtoa_r+0x49c>
 800b6b6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b6ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6c2:	f140 80ab 	bpl.w	800b81c <_dtoa_r+0x49c>
 800b6c6:	f1ba 0f00 	cmp.w	sl, #0
 800b6ca:	f000 80a7 	beq.w	800b81c <_dtoa_r+0x49c>
 800b6ce:	f1bb 0f00 	cmp.w	fp, #0
 800b6d2:	dd30      	ble.n	800b736 <_dtoa_r+0x3b6>
 800b6d4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b6d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b6dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b6e0:	f108 31ff 	add.w	r1, r8, #4294967295
 800b6e4:	9105      	str	r1, [sp, #20]
 800b6e6:	3201      	adds	r2, #1
 800b6e8:	465c      	mov	r4, fp
 800b6ea:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b6ee:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b6f2:	ee07 2a90 	vmov	s15, r2
 800b6f6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b6fa:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b6fe:	ee15 2a90 	vmov	r2, s11
 800b702:	ec51 0b15 	vmov	r0, r1, d5
 800b706:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b70a:	2c00      	cmp	r4, #0
 800b70c:	f040 808a 	bne.w	800b824 <_dtoa_r+0x4a4>
 800b710:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b714:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b718:	ec41 0b17 	vmov	d7, r0, r1
 800b71c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b724:	f300 826a 	bgt.w	800bbfc <_dtoa_r+0x87c>
 800b728:	eeb1 7b47 	vneg.f64	d7, d7
 800b72c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b734:	d423      	bmi.n	800b77e <_dtoa_r+0x3fe>
 800b736:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b73a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b73c:	2a00      	cmp	r2, #0
 800b73e:	f2c0 8129 	blt.w	800b994 <_dtoa_r+0x614>
 800b742:	f1b8 0f0e 	cmp.w	r8, #14
 800b746:	f300 8125 	bgt.w	800b994 <_dtoa_r+0x614>
 800b74a:	4b90      	ldr	r3, [pc, #576]	@ (800b98c <_dtoa_r+0x60c>)
 800b74c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b750:	ed93 6b00 	vldr	d6, [r3]
 800b754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b756:	2b00      	cmp	r3, #0
 800b758:	f280 80c8 	bge.w	800b8ec <_dtoa_r+0x56c>
 800b75c:	f1ba 0f00 	cmp.w	sl, #0
 800b760:	f300 80c4 	bgt.w	800b8ec <_dtoa_r+0x56c>
 800b764:	d10b      	bne.n	800b77e <_dtoa_r+0x3fe>
 800b766:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b76a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b76e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b772:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b77a:	f2c0 823c 	blt.w	800bbf6 <_dtoa_r+0x876>
 800b77e:	2400      	movs	r4, #0
 800b780:	4625      	mov	r5, r4
 800b782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b784:	43db      	mvns	r3, r3
 800b786:	9305      	str	r3, [sp, #20]
 800b788:	463e      	mov	r6, r7
 800b78a:	f04f 0800 	mov.w	r8, #0
 800b78e:	4621      	mov	r1, r4
 800b790:	4648      	mov	r0, r9
 800b792:	f000 fc93 	bl	800c0bc <_Bfree>
 800b796:	2d00      	cmp	r5, #0
 800b798:	f000 80a2 	beq.w	800b8e0 <_dtoa_r+0x560>
 800b79c:	f1b8 0f00 	cmp.w	r8, #0
 800b7a0:	d005      	beq.n	800b7ae <_dtoa_r+0x42e>
 800b7a2:	45a8      	cmp	r8, r5
 800b7a4:	d003      	beq.n	800b7ae <_dtoa_r+0x42e>
 800b7a6:	4641      	mov	r1, r8
 800b7a8:	4648      	mov	r0, r9
 800b7aa:	f000 fc87 	bl	800c0bc <_Bfree>
 800b7ae:	4629      	mov	r1, r5
 800b7b0:	4648      	mov	r0, r9
 800b7b2:	f000 fc83 	bl	800c0bc <_Bfree>
 800b7b6:	e093      	b.n	800b8e0 <_dtoa_r+0x560>
 800b7b8:	2202      	movs	r2, #2
 800b7ba:	e76c      	b.n	800b696 <_dtoa_r+0x316>
 800b7bc:	07cc      	lsls	r4, r1, #31
 800b7be:	d504      	bpl.n	800b7ca <_dtoa_r+0x44a>
 800b7c0:	ed90 6b00 	vldr	d6, [r0]
 800b7c4:	3201      	adds	r2, #1
 800b7c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b7ca:	1049      	asrs	r1, r1, #1
 800b7cc:	3008      	adds	r0, #8
 800b7ce:	e763      	b.n	800b698 <_dtoa_r+0x318>
 800b7d0:	d022      	beq.n	800b818 <_dtoa_r+0x498>
 800b7d2:	f1c8 0100 	rsb	r1, r8, #0
 800b7d6:	4a6d      	ldr	r2, [pc, #436]	@ (800b98c <_dtoa_r+0x60c>)
 800b7d8:	f001 000f 	and.w	r0, r1, #15
 800b7dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b7e0:	ed92 7b00 	vldr	d7, [r2]
 800b7e4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b7e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7ec:	4868      	ldr	r0, [pc, #416]	@ (800b990 <_dtoa_r+0x610>)
 800b7ee:	1109      	asrs	r1, r1, #4
 800b7f0:	2400      	movs	r4, #0
 800b7f2:	2202      	movs	r2, #2
 800b7f4:	b929      	cbnz	r1, 800b802 <_dtoa_r+0x482>
 800b7f6:	2c00      	cmp	r4, #0
 800b7f8:	f43f af57 	beq.w	800b6aa <_dtoa_r+0x32a>
 800b7fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b800:	e753      	b.n	800b6aa <_dtoa_r+0x32a>
 800b802:	07ce      	lsls	r6, r1, #31
 800b804:	d505      	bpl.n	800b812 <_dtoa_r+0x492>
 800b806:	ed90 6b00 	vldr	d6, [r0]
 800b80a:	3201      	adds	r2, #1
 800b80c:	2401      	movs	r4, #1
 800b80e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b812:	1049      	asrs	r1, r1, #1
 800b814:	3008      	adds	r0, #8
 800b816:	e7ed      	b.n	800b7f4 <_dtoa_r+0x474>
 800b818:	2202      	movs	r2, #2
 800b81a:	e746      	b.n	800b6aa <_dtoa_r+0x32a>
 800b81c:	f8cd 8014 	str.w	r8, [sp, #20]
 800b820:	4654      	mov	r4, sl
 800b822:	e762      	b.n	800b6ea <_dtoa_r+0x36a>
 800b824:	4a59      	ldr	r2, [pc, #356]	@ (800b98c <_dtoa_r+0x60c>)
 800b826:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b82a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b82e:	9a08      	ldr	r2, [sp, #32]
 800b830:	ec41 0b17 	vmov	d7, r0, r1
 800b834:	443c      	add	r4, r7
 800b836:	b34a      	cbz	r2, 800b88c <_dtoa_r+0x50c>
 800b838:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b83c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b840:	463e      	mov	r6, r7
 800b842:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b846:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b84a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b84e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b852:	ee14 2a90 	vmov	r2, s9
 800b856:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b85a:	3230      	adds	r2, #48	@ 0x30
 800b85c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b860:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b868:	f806 2b01 	strb.w	r2, [r6], #1
 800b86c:	d438      	bmi.n	800b8e0 <_dtoa_r+0x560>
 800b86e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b872:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b87a:	d46e      	bmi.n	800b95a <_dtoa_r+0x5da>
 800b87c:	42a6      	cmp	r6, r4
 800b87e:	f43f af5a 	beq.w	800b736 <_dtoa_r+0x3b6>
 800b882:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b886:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b88a:	e7e0      	b.n	800b84e <_dtoa_r+0x4ce>
 800b88c:	4621      	mov	r1, r4
 800b88e:	463e      	mov	r6, r7
 800b890:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b894:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b898:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b89c:	ee14 2a90 	vmov	r2, s9
 800b8a0:	3230      	adds	r2, #48	@ 0x30
 800b8a2:	f806 2b01 	strb.w	r2, [r6], #1
 800b8a6:	42a6      	cmp	r6, r4
 800b8a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b8ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b8b0:	d119      	bne.n	800b8e6 <_dtoa_r+0x566>
 800b8b2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b8b6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b8ba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8c2:	dc4a      	bgt.n	800b95a <_dtoa_r+0x5da>
 800b8c4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b8c8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d0:	f57f af31 	bpl.w	800b736 <_dtoa_r+0x3b6>
 800b8d4:	460e      	mov	r6, r1
 800b8d6:	3901      	subs	r1, #1
 800b8d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b8dc:	2b30      	cmp	r3, #48	@ 0x30
 800b8de:	d0f9      	beq.n	800b8d4 <_dtoa_r+0x554>
 800b8e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b8e4:	e027      	b.n	800b936 <_dtoa_r+0x5b6>
 800b8e6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b8ea:	e7d5      	b.n	800b898 <_dtoa_r+0x518>
 800b8ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8f0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b8f4:	463e      	mov	r6, r7
 800b8f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b8fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b8fe:	ee15 3a10 	vmov	r3, s10
 800b902:	3330      	adds	r3, #48	@ 0x30
 800b904:	f806 3b01 	strb.w	r3, [r6], #1
 800b908:	1bf3      	subs	r3, r6, r7
 800b90a:	459a      	cmp	sl, r3
 800b90c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b910:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b914:	d132      	bne.n	800b97c <_dtoa_r+0x5fc>
 800b916:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b91a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b91e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b922:	dc18      	bgt.n	800b956 <_dtoa_r+0x5d6>
 800b924:	eeb4 7b46 	vcmp.f64	d7, d6
 800b928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b92c:	d103      	bne.n	800b936 <_dtoa_r+0x5b6>
 800b92e:	ee15 3a10 	vmov	r3, s10
 800b932:	07db      	lsls	r3, r3, #31
 800b934:	d40f      	bmi.n	800b956 <_dtoa_r+0x5d6>
 800b936:	9901      	ldr	r1, [sp, #4]
 800b938:	4648      	mov	r0, r9
 800b93a:	f000 fbbf 	bl	800c0bc <_Bfree>
 800b93e:	2300      	movs	r3, #0
 800b940:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b942:	7033      	strb	r3, [r6, #0]
 800b944:	f108 0301 	add.w	r3, r8, #1
 800b948:	6013      	str	r3, [r2, #0]
 800b94a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	f000 824b 	beq.w	800bde8 <_dtoa_r+0xa68>
 800b952:	601e      	str	r6, [r3, #0]
 800b954:	e248      	b.n	800bde8 <_dtoa_r+0xa68>
 800b956:	f8cd 8014 	str.w	r8, [sp, #20]
 800b95a:	4633      	mov	r3, r6
 800b95c:	461e      	mov	r6, r3
 800b95e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b962:	2a39      	cmp	r2, #57	@ 0x39
 800b964:	d106      	bne.n	800b974 <_dtoa_r+0x5f4>
 800b966:	429f      	cmp	r7, r3
 800b968:	d1f8      	bne.n	800b95c <_dtoa_r+0x5dc>
 800b96a:	9a05      	ldr	r2, [sp, #20]
 800b96c:	3201      	adds	r2, #1
 800b96e:	9205      	str	r2, [sp, #20]
 800b970:	2230      	movs	r2, #48	@ 0x30
 800b972:	703a      	strb	r2, [r7, #0]
 800b974:	781a      	ldrb	r2, [r3, #0]
 800b976:	3201      	adds	r2, #1
 800b978:	701a      	strb	r2, [r3, #0]
 800b97a:	e7b1      	b.n	800b8e0 <_dtoa_r+0x560>
 800b97c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b980:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b988:	d1b5      	bne.n	800b8f6 <_dtoa_r+0x576>
 800b98a:	e7d4      	b.n	800b936 <_dtoa_r+0x5b6>
 800b98c:	0800eed8 	.word	0x0800eed8
 800b990:	0800eeb0 	.word	0x0800eeb0
 800b994:	9908      	ldr	r1, [sp, #32]
 800b996:	2900      	cmp	r1, #0
 800b998:	f000 80e9 	beq.w	800bb6e <_dtoa_r+0x7ee>
 800b99c:	9907      	ldr	r1, [sp, #28]
 800b99e:	2901      	cmp	r1, #1
 800b9a0:	f300 80cb 	bgt.w	800bb3a <_dtoa_r+0x7ba>
 800b9a4:	2d00      	cmp	r5, #0
 800b9a6:	f000 80c4 	beq.w	800bb32 <_dtoa_r+0x7b2>
 800b9aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b9ae:	9e04      	ldr	r6, [sp, #16]
 800b9b0:	461c      	mov	r4, r3
 800b9b2:	9305      	str	r3, [sp, #20]
 800b9b4:	9b04      	ldr	r3, [sp, #16]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	9304      	str	r3, [sp, #16]
 800b9ba:	9b06      	ldr	r3, [sp, #24]
 800b9bc:	2101      	movs	r1, #1
 800b9be:	4413      	add	r3, r2
 800b9c0:	4648      	mov	r0, r9
 800b9c2:	9306      	str	r3, [sp, #24]
 800b9c4:	f000 fc78 	bl	800c2b8 <__i2b>
 800b9c8:	9b05      	ldr	r3, [sp, #20]
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	b166      	cbz	r6, 800b9e8 <_dtoa_r+0x668>
 800b9ce:	9a06      	ldr	r2, [sp, #24]
 800b9d0:	2a00      	cmp	r2, #0
 800b9d2:	dd09      	ble.n	800b9e8 <_dtoa_r+0x668>
 800b9d4:	42b2      	cmp	r2, r6
 800b9d6:	9904      	ldr	r1, [sp, #16]
 800b9d8:	bfa8      	it	ge
 800b9da:	4632      	movge	r2, r6
 800b9dc:	1a89      	subs	r1, r1, r2
 800b9de:	9104      	str	r1, [sp, #16]
 800b9e0:	9906      	ldr	r1, [sp, #24]
 800b9e2:	1ab6      	subs	r6, r6, r2
 800b9e4:	1a8a      	subs	r2, r1, r2
 800b9e6:	9206      	str	r2, [sp, #24]
 800b9e8:	b30b      	cbz	r3, 800ba2e <_dtoa_r+0x6ae>
 800b9ea:	9a08      	ldr	r2, [sp, #32]
 800b9ec:	2a00      	cmp	r2, #0
 800b9ee:	f000 80c5 	beq.w	800bb7c <_dtoa_r+0x7fc>
 800b9f2:	2c00      	cmp	r4, #0
 800b9f4:	f000 80bf 	beq.w	800bb76 <_dtoa_r+0x7f6>
 800b9f8:	4629      	mov	r1, r5
 800b9fa:	4622      	mov	r2, r4
 800b9fc:	4648      	mov	r0, r9
 800b9fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba00:	f000 fd12 	bl	800c428 <__pow5mult>
 800ba04:	9a01      	ldr	r2, [sp, #4]
 800ba06:	4601      	mov	r1, r0
 800ba08:	4605      	mov	r5, r0
 800ba0a:	4648      	mov	r0, r9
 800ba0c:	f000 fc6a 	bl	800c2e4 <__multiply>
 800ba10:	9901      	ldr	r1, [sp, #4]
 800ba12:	9005      	str	r0, [sp, #20]
 800ba14:	4648      	mov	r0, r9
 800ba16:	f000 fb51 	bl	800c0bc <_Bfree>
 800ba1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba1c:	1b1b      	subs	r3, r3, r4
 800ba1e:	f000 80b0 	beq.w	800bb82 <_dtoa_r+0x802>
 800ba22:	9905      	ldr	r1, [sp, #20]
 800ba24:	461a      	mov	r2, r3
 800ba26:	4648      	mov	r0, r9
 800ba28:	f000 fcfe 	bl	800c428 <__pow5mult>
 800ba2c:	9001      	str	r0, [sp, #4]
 800ba2e:	2101      	movs	r1, #1
 800ba30:	4648      	mov	r0, r9
 800ba32:	f000 fc41 	bl	800c2b8 <__i2b>
 800ba36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba38:	4604      	mov	r4, r0
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	f000 81da 	beq.w	800bdf4 <_dtoa_r+0xa74>
 800ba40:	461a      	mov	r2, r3
 800ba42:	4601      	mov	r1, r0
 800ba44:	4648      	mov	r0, r9
 800ba46:	f000 fcef 	bl	800c428 <__pow5mult>
 800ba4a:	9b07      	ldr	r3, [sp, #28]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	4604      	mov	r4, r0
 800ba50:	f300 80a0 	bgt.w	800bb94 <_dtoa_r+0x814>
 800ba54:	9b02      	ldr	r3, [sp, #8]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	f040 8096 	bne.w	800bb88 <_dtoa_r+0x808>
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ba62:	2a00      	cmp	r2, #0
 800ba64:	f040 8092 	bne.w	800bb8c <_dtoa_r+0x80c>
 800ba68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ba6c:	0d12      	lsrs	r2, r2, #20
 800ba6e:	0512      	lsls	r2, r2, #20
 800ba70:	2a00      	cmp	r2, #0
 800ba72:	f000 808d 	beq.w	800bb90 <_dtoa_r+0x810>
 800ba76:	9b04      	ldr	r3, [sp, #16]
 800ba78:	3301      	adds	r3, #1
 800ba7a:	9304      	str	r3, [sp, #16]
 800ba7c:	9b06      	ldr	r3, [sp, #24]
 800ba7e:	3301      	adds	r3, #1
 800ba80:	9306      	str	r3, [sp, #24]
 800ba82:	2301      	movs	r3, #1
 800ba84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	f000 81b9 	beq.w	800be00 <_dtoa_r+0xa80>
 800ba8e:	6922      	ldr	r2, [r4, #16]
 800ba90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ba94:	6910      	ldr	r0, [r2, #16]
 800ba96:	f000 fbc3 	bl	800c220 <__hi0bits>
 800ba9a:	f1c0 0020 	rsb	r0, r0, #32
 800ba9e:	9b06      	ldr	r3, [sp, #24]
 800baa0:	4418      	add	r0, r3
 800baa2:	f010 001f 	ands.w	r0, r0, #31
 800baa6:	f000 8081 	beq.w	800bbac <_dtoa_r+0x82c>
 800baaa:	f1c0 0220 	rsb	r2, r0, #32
 800baae:	2a04      	cmp	r2, #4
 800bab0:	dd73      	ble.n	800bb9a <_dtoa_r+0x81a>
 800bab2:	9b04      	ldr	r3, [sp, #16]
 800bab4:	f1c0 001c 	rsb	r0, r0, #28
 800bab8:	4403      	add	r3, r0
 800baba:	9304      	str	r3, [sp, #16]
 800babc:	9b06      	ldr	r3, [sp, #24]
 800babe:	4406      	add	r6, r0
 800bac0:	4403      	add	r3, r0
 800bac2:	9306      	str	r3, [sp, #24]
 800bac4:	9b04      	ldr	r3, [sp, #16]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dd05      	ble.n	800bad6 <_dtoa_r+0x756>
 800baca:	9901      	ldr	r1, [sp, #4]
 800bacc:	461a      	mov	r2, r3
 800bace:	4648      	mov	r0, r9
 800bad0:	f000 fd04 	bl	800c4dc <__lshift>
 800bad4:	9001      	str	r0, [sp, #4]
 800bad6:	9b06      	ldr	r3, [sp, #24]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	dd05      	ble.n	800bae8 <_dtoa_r+0x768>
 800badc:	4621      	mov	r1, r4
 800bade:	461a      	mov	r2, r3
 800bae0:	4648      	mov	r0, r9
 800bae2:	f000 fcfb 	bl	800c4dc <__lshift>
 800bae6:	4604      	mov	r4, r0
 800bae8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baea:	2b00      	cmp	r3, #0
 800baec:	d060      	beq.n	800bbb0 <_dtoa_r+0x830>
 800baee:	9801      	ldr	r0, [sp, #4]
 800baf0:	4621      	mov	r1, r4
 800baf2:	f000 fd5f 	bl	800c5b4 <__mcmp>
 800baf6:	2800      	cmp	r0, #0
 800baf8:	da5a      	bge.n	800bbb0 <_dtoa_r+0x830>
 800bafa:	f108 33ff 	add.w	r3, r8, #4294967295
 800bafe:	9305      	str	r3, [sp, #20]
 800bb00:	9901      	ldr	r1, [sp, #4]
 800bb02:	2300      	movs	r3, #0
 800bb04:	220a      	movs	r2, #10
 800bb06:	4648      	mov	r0, r9
 800bb08:	f000 fafa 	bl	800c100 <__multadd>
 800bb0c:	9b08      	ldr	r3, [sp, #32]
 800bb0e:	9001      	str	r0, [sp, #4]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	f000 8177 	beq.w	800be04 <_dtoa_r+0xa84>
 800bb16:	4629      	mov	r1, r5
 800bb18:	2300      	movs	r3, #0
 800bb1a:	220a      	movs	r2, #10
 800bb1c:	4648      	mov	r0, r9
 800bb1e:	f000 faef 	bl	800c100 <__multadd>
 800bb22:	f1bb 0f00 	cmp.w	fp, #0
 800bb26:	4605      	mov	r5, r0
 800bb28:	dc6e      	bgt.n	800bc08 <_dtoa_r+0x888>
 800bb2a:	9b07      	ldr	r3, [sp, #28]
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	dc48      	bgt.n	800bbc2 <_dtoa_r+0x842>
 800bb30:	e06a      	b.n	800bc08 <_dtoa_r+0x888>
 800bb32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb34:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bb38:	e739      	b.n	800b9ae <_dtoa_r+0x62e>
 800bb3a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800bb3e:	42a3      	cmp	r3, r4
 800bb40:	db07      	blt.n	800bb52 <_dtoa_r+0x7d2>
 800bb42:	f1ba 0f00 	cmp.w	sl, #0
 800bb46:	eba3 0404 	sub.w	r4, r3, r4
 800bb4a:	db0b      	blt.n	800bb64 <_dtoa_r+0x7e4>
 800bb4c:	9e04      	ldr	r6, [sp, #16]
 800bb4e:	4652      	mov	r2, sl
 800bb50:	e72f      	b.n	800b9b2 <_dtoa_r+0x632>
 800bb52:	1ae2      	subs	r2, r4, r3
 800bb54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb56:	9e04      	ldr	r6, [sp, #16]
 800bb58:	4413      	add	r3, r2
 800bb5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb5c:	4652      	mov	r2, sl
 800bb5e:	4623      	mov	r3, r4
 800bb60:	2400      	movs	r4, #0
 800bb62:	e726      	b.n	800b9b2 <_dtoa_r+0x632>
 800bb64:	9a04      	ldr	r2, [sp, #16]
 800bb66:	eba2 060a 	sub.w	r6, r2, sl
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	e721      	b.n	800b9b2 <_dtoa_r+0x632>
 800bb6e:	9e04      	ldr	r6, [sp, #16]
 800bb70:	9d08      	ldr	r5, [sp, #32]
 800bb72:	461c      	mov	r4, r3
 800bb74:	e72a      	b.n	800b9cc <_dtoa_r+0x64c>
 800bb76:	9a01      	ldr	r2, [sp, #4]
 800bb78:	9205      	str	r2, [sp, #20]
 800bb7a:	e752      	b.n	800ba22 <_dtoa_r+0x6a2>
 800bb7c:	9901      	ldr	r1, [sp, #4]
 800bb7e:	461a      	mov	r2, r3
 800bb80:	e751      	b.n	800ba26 <_dtoa_r+0x6a6>
 800bb82:	9b05      	ldr	r3, [sp, #20]
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	e752      	b.n	800ba2e <_dtoa_r+0x6ae>
 800bb88:	2300      	movs	r3, #0
 800bb8a:	e77b      	b.n	800ba84 <_dtoa_r+0x704>
 800bb8c:	9b02      	ldr	r3, [sp, #8]
 800bb8e:	e779      	b.n	800ba84 <_dtoa_r+0x704>
 800bb90:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bb92:	e778      	b.n	800ba86 <_dtoa_r+0x706>
 800bb94:	2300      	movs	r3, #0
 800bb96:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb98:	e779      	b.n	800ba8e <_dtoa_r+0x70e>
 800bb9a:	d093      	beq.n	800bac4 <_dtoa_r+0x744>
 800bb9c:	9b04      	ldr	r3, [sp, #16]
 800bb9e:	321c      	adds	r2, #28
 800bba0:	4413      	add	r3, r2
 800bba2:	9304      	str	r3, [sp, #16]
 800bba4:	9b06      	ldr	r3, [sp, #24]
 800bba6:	4416      	add	r6, r2
 800bba8:	4413      	add	r3, r2
 800bbaa:	e78a      	b.n	800bac2 <_dtoa_r+0x742>
 800bbac:	4602      	mov	r2, r0
 800bbae:	e7f5      	b.n	800bb9c <_dtoa_r+0x81c>
 800bbb0:	f1ba 0f00 	cmp.w	sl, #0
 800bbb4:	f8cd 8014 	str.w	r8, [sp, #20]
 800bbb8:	46d3      	mov	fp, sl
 800bbba:	dc21      	bgt.n	800bc00 <_dtoa_r+0x880>
 800bbbc:	9b07      	ldr	r3, [sp, #28]
 800bbbe:	2b02      	cmp	r3, #2
 800bbc0:	dd1e      	ble.n	800bc00 <_dtoa_r+0x880>
 800bbc2:	f1bb 0f00 	cmp.w	fp, #0
 800bbc6:	f47f addc 	bne.w	800b782 <_dtoa_r+0x402>
 800bbca:	4621      	mov	r1, r4
 800bbcc:	465b      	mov	r3, fp
 800bbce:	2205      	movs	r2, #5
 800bbd0:	4648      	mov	r0, r9
 800bbd2:	f000 fa95 	bl	800c100 <__multadd>
 800bbd6:	4601      	mov	r1, r0
 800bbd8:	4604      	mov	r4, r0
 800bbda:	9801      	ldr	r0, [sp, #4]
 800bbdc:	f000 fcea 	bl	800c5b4 <__mcmp>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	f77f adce 	ble.w	800b782 <_dtoa_r+0x402>
 800bbe6:	463e      	mov	r6, r7
 800bbe8:	2331      	movs	r3, #49	@ 0x31
 800bbea:	f806 3b01 	strb.w	r3, [r6], #1
 800bbee:	9b05      	ldr	r3, [sp, #20]
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	9305      	str	r3, [sp, #20]
 800bbf4:	e5c9      	b.n	800b78a <_dtoa_r+0x40a>
 800bbf6:	f8cd 8014 	str.w	r8, [sp, #20]
 800bbfa:	4654      	mov	r4, sl
 800bbfc:	4625      	mov	r5, r4
 800bbfe:	e7f2      	b.n	800bbe6 <_dtoa_r+0x866>
 800bc00:	9b08      	ldr	r3, [sp, #32]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	f000 8102 	beq.w	800be0c <_dtoa_r+0xa8c>
 800bc08:	2e00      	cmp	r6, #0
 800bc0a:	dd05      	ble.n	800bc18 <_dtoa_r+0x898>
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	4632      	mov	r2, r6
 800bc10:	4648      	mov	r0, r9
 800bc12:	f000 fc63 	bl	800c4dc <__lshift>
 800bc16:	4605      	mov	r5, r0
 800bc18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d058      	beq.n	800bcd0 <_dtoa_r+0x950>
 800bc1e:	6869      	ldr	r1, [r5, #4]
 800bc20:	4648      	mov	r0, r9
 800bc22:	f000 fa0b 	bl	800c03c <_Balloc>
 800bc26:	4606      	mov	r6, r0
 800bc28:	b928      	cbnz	r0, 800bc36 <_dtoa_r+0x8b6>
 800bc2a:	4b82      	ldr	r3, [pc, #520]	@ (800be34 <_dtoa_r+0xab4>)
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc32:	f7ff bbbe 	b.w	800b3b2 <_dtoa_r+0x32>
 800bc36:	692a      	ldr	r2, [r5, #16]
 800bc38:	3202      	adds	r2, #2
 800bc3a:	0092      	lsls	r2, r2, #2
 800bc3c:	f105 010c 	add.w	r1, r5, #12
 800bc40:	300c      	adds	r0, #12
 800bc42:	f7ff fafe 	bl	800b242 <memcpy>
 800bc46:	2201      	movs	r2, #1
 800bc48:	4631      	mov	r1, r6
 800bc4a:	4648      	mov	r0, r9
 800bc4c:	f000 fc46 	bl	800c4dc <__lshift>
 800bc50:	1c7b      	adds	r3, r7, #1
 800bc52:	9304      	str	r3, [sp, #16]
 800bc54:	eb07 030b 	add.w	r3, r7, fp
 800bc58:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc5a:	9b02      	ldr	r3, [sp, #8]
 800bc5c:	f003 0301 	and.w	r3, r3, #1
 800bc60:	46a8      	mov	r8, r5
 800bc62:	9308      	str	r3, [sp, #32]
 800bc64:	4605      	mov	r5, r0
 800bc66:	9b04      	ldr	r3, [sp, #16]
 800bc68:	9801      	ldr	r0, [sp, #4]
 800bc6a:	4621      	mov	r1, r4
 800bc6c:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc70:	f7ff fafc 	bl	800b26c <quorem>
 800bc74:	4641      	mov	r1, r8
 800bc76:	9002      	str	r0, [sp, #8]
 800bc78:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bc7c:	9801      	ldr	r0, [sp, #4]
 800bc7e:	f000 fc99 	bl	800c5b4 <__mcmp>
 800bc82:	462a      	mov	r2, r5
 800bc84:	9006      	str	r0, [sp, #24]
 800bc86:	4621      	mov	r1, r4
 800bc88:	4648      	mov	r0, r9
 800bc8a:	f000 fcaf 	bl	800c5ec <__mdiff>
 800bc8e:	68c2      	ldr	r2, [r0, #12]
 800bc90:	4606      	mov	r6, r0
 800bc92:	b9fa      	cbnz	r2, 800bcd4 <_dtoa_r+0x954>
 800bc94:	4601      	mov	r1, r0
 800bc96:	9801      	ldr	r0, [sp, #4]
 800bc98:	f000 fc8c 	bl	800c5b4 <__mcmp>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	4631      	mov	r1, r6
 800bca0:	4648      	mov	r0, r9
 800bca2:	920a      	str	r2, [sp, #40]	@ 0x28
 800bca4:	f000 fa0a 	bl	800c0bc <_Bfree>
 800bca8:	9b07      	ldr	r3, [sp, #28]
 800bcaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bcac:	9e04      	ldr	r6, [sp, #16]
 800bcae:	ea42 0103 	orr.w	r1, r2, r3
 800bcb2:	9b08      	ldr	r3, [sp, #32]
 800bcb4:	4319      	orrs	r1, r3
 800bcb6:	d10f      	bne.n	800bcd8 <_dtoa_r+0x958>
 800bcb8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bcbc:	d028      	beq.n	800bd10 <_dtoa_r+0x990>
 800bcbe:	9b06      	ldr	r3, [sp, #24]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	dd02      	ble.n	800bcca <_dtoa_r+0x94a>
 800bcc4:	9b02      	ldr	r3, [sp, #8]
 800bcc6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bcca:	f88b a000 	strb.w	sl, [fp]
 800bcce:	e55e      	b.n	800b78e <_dtoa_r+0x40e>
 800bcd0:	4628      	mov	r0, r5
 800bcd2:	e7bd      	b.n	800bc50 <_dtoa_r+0x8d0>
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	e7e2      	b.n	800bc9e <_dtoa_r+0x91e>
 800bcd8:	9b06      	ldr	r3, [sp, #24]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	db04      	blt.n	800bce8 <_dtoa_r+0x968>
 800bcde:	9907      	ldr	r1, [sp, #28]
 800bce0:	430b      	orrs	r3, r1
 800bce2:	9908      	ldr	r1, [sp, #32]
 800bce4:	430b      	orrs	r3, r1
 800bce6:	d120      	bne.n	800bd2a <_dtoa_r+0x9aa>
 800bce8:	2a00      	cmp	r2, #0
 800bcea:	ddee      	ble.n	800bcca <_dtoa_r+0x94a>
 800bcec:	9901      	ldr	r1, [sp, #4]
 800bcee:	2201      	movs	r2, #1
 800bcf0:	4648      	mov	r0, r9
 800bcf2:	f000 fbf3 	bl	800c4dc <__lshift>
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	9001      	str	r0, [sp, #4]
 800bcfa:	f000 fc5b 	bl	800c5b4 <__mcmp>
 800bcfe:	2800      	cmp	r0, #0
 800bd00:	dc03      	bgt.n	800bd0a <_dtoa_r+0x98a>
 800bd02:	d1e2      	bne.n	800bcca <_dtoa_r+0x94a>
 800bd04:	f01a 0f01 	tst.w	sl, #1
 800bd08:	d0df      	beq.n	800bcca <_dtoa_r+0x94a>
 800bd0a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd0e:	d1d9      	bne.n	800bcc4 <_dtoa_r+0x944>
 800bd10:	2339      	movs	r3, #57	@ 0x39
 800bd12:	f88b 3000 	strb.w	r3, [fp]
 800bd16:	4633      	mov	r3, r6
 800bd18:	461e      	mov	r6, r3
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd20:	2a39      	cmp	r2, #57	@ 0x39
 800bd22:	d052      	beq.n	800bdca <_dtoa_r+0xa4a>
 800bd24:	3201      	adds	r2, #1
 800bd26:	701a      	strb	r2, [r3, #0]
 800bd28:	e531      	b.n	800b78e <_dtoa_r+0x40e>
 800bd2a:	2a00      	cmp	r2, #0
 800bd2c:	dd07      	ble.n	800bd3e <_dtoa_r+0x9be>
 800bd2e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd32:	d0ed      	beq.n	800bd10 <_dtoa_r+0x990>
 800bd34:	f10a 0301 	add.w	r3, sl, #1
 800bd38:	f88b 3000 	strb.w	r3, [fp]
 800bd3c:	e527      	b.n	800b78e <_dtoa_r+0x40e>
 800bd3e:	9b04      	ldr	r3, [sp, #16]
 800bd40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd42:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d029      	beq.n	800bd9e <_dtoa_r+0xa1e>
 800bd4a:	9901      	ldr	r1, [sp, #4]
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	220a      	movs	r2, #10
 800bd50:	4648      	mov	r0, r9
 800bd52:	f000 f9d5 	bl	800c100 <__multadd>
 800bd56:	45a8      	cmp	r8, r5
 800bd58:	9001      	str	r0, [sp, #4]
 800bd5a:	f04f 0300 	mov.w	r3, #0
 800bd5e:	f04f 020a 	mov.w	r2, #10
 800bd62:	4641      	mov	r1, r8
 800bd64:	4648      	mov	r0, r9
 800bd66:	d107      	bne.n	800bd78 <_dtoa_r+0x9f8>
 800bd68:	f000 f9ca 	bl	800c100 <__multadd>
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	4605      	mov	r5, r0
 800bd70:	9b04      	ldr	r3, [sp, #16]
 800bd72:	3301      	adds	r3, #1
 800bd74:	9304      	str	r3, [sp, #16]
 800bd76:	e776      	b.n	800bc66 <_dtoa_r+0x8e6>
 800bd78:	f000 f9c2 	bl	800c100 <__multadd>
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	4680      	mov	r8, r0
 800bd80:	2300      	movs	r3, #0
 800bd82:	220a      	movs	r2, #10
 800bd84:	4648      	mov	r0, r9
 800bd86:	f000 f9bb 	bl	800c100 <__multadd>
 800bd8a:	4605      	mov	r5, r0
 800bd8c:	e7f0      	b.n	800bd70 <_dtoa_r+0x9f0>
 800bd8e:	f1bb 0f00 	cmp.w	fp, #0
 800bd92:	bfcc      	ite	gt
 800bd94:	465e      	movgt	r6, fp
 800bd96:	2601      	movle	r6, #1
 800bd98:	443e      	add	r6, r7
 800bd9a:	f04f 0800 	mov.w	r8, #0
 800bd9e:	9901      	ldr	r1, [sp, #4]
 800bda0:	2201      	movs	r2, #1
 800bda2:	4648      	mov	r0, r9
 800bda4:	f000 fb9a 	bl	800c4dc <__lshift>
 800bda8:	4621      	mov	r1, r4
 800bdaa:	9001      	str	r0, [sp, #4]
 800bdac:	f000 fc02 	bl	800c5b4 <__mcmp>
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	dcb0      	bgt.n	800bd16 <_dtoa_r+0x996>
 800bdb4:	d102      	bne.n	800bdbc <_dtoa_r+0xa3c>
 800bdb6:	f01a 0f01 	tst.w	sl, #1
 800bdba:	d1ac      	bne.n	800bd16 <_dtoa_r+0x996>
 800bdbc:	4633      	mov	r3, r6
 800bdbe:	461e      	mov	r6, r3
 800bdc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdc4:	2a30      	cmp	r2, #48	@ 0x30
 800bdc6:	d0fa      	beq.n	800bdbe <_dtoa_r+0xa3e>
 800bdc8:	e4e1      	b.n	800b78e <_dtoa_r+0x40e>
 800bdca:	429f      	cmp	r7, r3
 800bdcc:	d1a4      	bne.n	800bd18 <_dtoa_r+0x998>
 800bdce:	9b05      	ldr	r3, [sp, #20]
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	9305      	str	r3, [sp, #20]
 800bdd4:	2331      	movs	r3, #49	@ 0x31
 800bdd6:	703b      	strb	r3, [r7, #0]
 800bdd8:	e4d9      	b.n	800b78e <_dtoa_r+0x40e>
 800bdda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bddc:	4f16      	ldr	r7, [pc, #88]	@ (800be38 <_dtoa_r+0xab8>)
 800bdde:	b11b      	cbz	r3, 800bde8 <_dtoa_r+0xa68>
 800bde0:	f107 0308 	add.w	r3, r7, #8
 800bde4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bde6:	6013      	str	r3, [r2, #0]
 800bde8:	4638      	mov	r0, r7
 800bdea:	b011      	add	sp, #68	@ 0x44
 800bdec:	ecbd 8b02 	vpop	{d8}
 800bdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf4:	9b07      	ldr	r3, [sp, #28]
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	f77f ae2c 	ble.w	800ba54 <_dtoa_r+0x6d4>
 800bdfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdfe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be00:	2001      	movs	r0, #1
 800be02:	e64c      	b.n	800ba9e <_dtoa_r+0x71e>
 800be04:	f1bb 0f00 	cmp.w	fp, #0
 800be08:	f77f aed8 	ble.w	800bbbc <_dtoa_r+0x83c>
 800be0c:	463e      	mov	r6, r7
 800be0e:	9801      	ldr	r0, [sp, #4]
 800be10:	4621      	mov	r1, r4
 800be12:	f7ff fa2b 	bl	800b26c <quorem>
 800be16:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800be1a:	f806 ab01 	strb.w	sl, [r6], #1
 800be1e:	1bf2      	subs	r2, r6, r7
 800be20:	4593      	cmp	fp, r2
 800be22:	ddb4      	ble.n	800bd8e <_dtoa_r+0xa0e>
 800be24:	9901      	ldr	r1, [sp, #4]
 800be26:	2300      	movs	r3, #0
 800be28:	220a      	movs	r2, #10
 800be2a:	4648      	mov	r0, r9
 800be2c:	f000 f968 	bl	800c100 <__multadd>
 800be30:	9001      	str	r0, [sp, #4]
 800be32:	e7ec      	b.n	800be0e <_dtoa_r+0xa8e>
 800be34:	0800ed7e 	.word	0x0800ed7e
 800be38:	0800ed02 	.word	0x0800ed02

0800be3c <_free_r>:
 800be3c:	b538      	push	{r3, r4, r5, lr}
 800be3e:	4605      	mov	r5, r0
 800be40:	2900      	cmp	r1, #0
 800be42:	d041      	beq.n	800bec8 <_free_r+0x8c>
 800be44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be48:	1f0c      	subs	r4, r1, #4
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	bfb8      	it	lt
 800be4e:	18e4      	addlt	r4, r4, r3
 800be50:	f000 f8e8 	bl	800c024 <__malloc_lock>
 800be54:	4a1d      	ldr	r2, [pc, #116]	@ (800becc <_free_r+0x90>)
 800be56:	6813      	ldr	r3, [r2, #0]
 800be58:	b933      	cbnz	r3, 800be68 <_free_r+0x2c>
 800be5a:	6063      	str	r3, [r4, #4]
 800be5c:	6014      	str	r4, [r2, #0]
 800be5e:	4628      	mov	r0, r5
 800be60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be64:	f000 b8e4 	b.w	800c030 <__malloc_unlock>
 800be68:	42a3      	cmp	r3, r4
 800be6a:	d908      	bls.n	800be7e <_free_r+0x42>
 800be6c:	6820      	ldr	r0, [r4, #0]
 800be6e:	1821      	adds	r1, r4, r0
 800be70:	428b      	cmp	r3, r1
 800be72:	bf01      	itttt	eq
 800be74:	6819      	ldreq	r1, [r3, #0]
 800be76:	685b      	ldreq	r3, [r3, #4]
 800be78:	1809      	addeq	r1, r1, r0
 800be7a:	6021      	streq	r1, [r4, #0]
 800be7c:	e7ed      	b.n	800be5a <_free_r+0x1e>
 800be7e:	461a      	mov	r2, r3
 800be80:	685b      	ldr	r3, [r3, #4]
 800be82:	b10b      	cbz	r3, 800be88 <_free_r+0x4c>
 800be84:	42a3      	cmp	r3, r4
 800be86:	d9fa      	bls.n	800be7e <_free_r+0x42>
 800be88:	6811      	ldr	r1, [r2, #0]
 800be8a:	1850      	adds	r0, r2, r1
 800be8c:	42a0      	cmp	r0, r4
 800be8e:	d10b      	bne.n	800bea8 <_free_r+0x6c>
 800be90:	6820      	ldr	r0, [r4, #0]
 800be92:	4401      	add	r1, r0
 800be94:	1850      	adds	r0, r2, r1
 800be96:	4283      	cmp	r3, r0
 800be98:	6011      	str	r1, [r2, #0]
 800be9a:	d1e0      	bne.n	800be5e <_free_r+0x22>
 800be9c:	6818      	ldr	r0, [r3, #0]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	6053      	str	r3, [r2, #4]
 800bea2:	4408      	add	r0, r1
 800bea4:	6010      	str	r0, [r2, #0]
 800bea6:	e7da      	b.n	800be5e <_free_r+0x22>
 800bea8:	d902      	bls.n	800beb0 <_free_r+0x74>
 800beaa:	230c      	movs	r3, #12
 800beac:	602b      	str	r3, [r5, #0]
 800beae:	e7d6      	b.n	800be5e <_free_r+0x22>
 800beb0:	6820      	ldr	r0, [r4, #0]
 800beb2:	1821      	adds	r1, r4, r0
 800beb4:	428b      	cmp	r3, r1
 800beb6:	bf04      	itt	eq
 800beb8:	6819      	ldreq	r1, [r3, #0]
 800beba:	685b      	ldreq	r3, [r3, #4]
 800bebc:	6063      	str	r3, [r4, #4]
 800bebe:	bf04      	itt	eq
 800bec0:	1809      	addeq	r1, r1, r0
 800bec2:	6021      	streq	r1, [r4, #0]
 800bec4:	6054      	str	r4, [r2, #4]
 800bec6:	e7ca      	b.n	800be5e <_free_r+0x22>
 800bec8:	bd38      	pop	{r3, r4, r5, pc}
 800beca:	bf00      	nop
 800becc:	24000fac 	.word	0x24000fac

0800bed0 <malloc>:
 800bed0:	4b02      	ldr	r3, [pc, #8]	@ (800bedc <malloc+0xc>)
 800bed2:	4601      	mov	r1, r0
 800bed4:	6818      	ldr	r0, [r3, #0]
 800bed6:	f000 b825 	b.w	800bf24 <_malloc_r>
 800beda:	bf00      	nop
 800bedc:	24000020 	.word	0x24000020

0800bee0 <sbrk_aligned>:
 800bee0:	b570      	push	{r4, r5, r6, lr}
 800bee2:	4e0f      	ldr	r6, [pc, #60]	@ (800bf20 <sbrk_aligned+0x40>)
 800bee4:	460c      	mov	r4, r1
 800bee6:	6831      	ldr	r1, [r6, #0]
 800bee8:	4605      	mov	r5, r0
 800beea:	b911      	cbnz	r1, 800bef2 <sbrk_aligned+0x12>
 800beec:	f001 ff8a 	bl	800de04 <_sbrk_r>
 800bef0:	6030      	str	r0, [r6, #0]
 800bef2:	4621      	mov	r1, r4
 800bef4:	4628      	mov	r0, r5
 800bef6:	f001 ff85 	bl	800de04 <_sbrk_r>
 800befa:	1c43      	adds	r3, r0, #1
 800befc:	d103      	bne.n	800bf06 <sbrk_aligned+0x26>
 800befe:	f04f 34ff 	mov.w	r4, #4294967295
 800bf02:	4620      	mov	r0, r4
 800bf04:	bd70      	pop	{r4, r5, r6, pc}
 800bf06:	1cc4      	adds	r4, r0, #3
 800bf08:	f024 0403 	bic.w	r4, r4, #3
 800bf0c:	42a0      	cmp	r0, r4
 800bf0e:	d0f8      	beq.n	800bf02 <sbrk_aligned+0x22>
 800bf10:	1a21      	subs	r1, r4, r0
 800bf12:	4628      	mov	r0, r5
 800bf14:	f001 ff76 	bl	800de04 <_sbrk_r>
 800bf18:	3001      	adds	r0, #1
 800bf1a:	d1f2      	bne.n	800bf02 <sbrk_aligned+0x22>
 800bf1c:	e7ef      	b.n	800befe <sbrk_aligned+0x1e>
 800bf1e:	bf00      	nop
 800bf20:	24000fa8 	.word	0x24000fa8

0800bf24 <_malloc_r>:
 800bf24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf28:	1ccd      	adds	r5, r1, #3
 800bf2a:	f025 0503 	bic.w	r5, r5, #3
 800bf2e:	3508      	adds	r5, #8
 800bf30:	2d0c      	cmp	r5, #12
 800bf32:	bf38      	it	cc
 800bf34:	250c      	movcc	r5, #12
 800bf36:	2d00      	cmp	r5, #0
 800bf38:	4606      	mov	r6, r0
 800bf3a:	db01      	blt.n	800bf40 <_malloc_r+0x1c>
 800bf3c:	42a9      	cmp	r1, r5
 800bf3e:	d904      	bls.n	800bf4a <_malloc_r+0x26>
 800bf40:	230c      	movs	r3, #12
 800bf42:	6033      	str	r3, [r6, #0]
 800bf44:	2000      	movs	r0, #0
 800bf46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c020 <_malloc_r+0xfc>
 800bf4e:	f000 f869 	bl	800c024 <__malloc_lock>
 800bf52:	f8d8 3000 	ldr.w	r3, [r8]
 800bf56:	461c      	mov	r4, r3
 800bf58:	bb44      	cbnz	r4, 800bfac <_malloc_r+0x88>
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f7ff ffbf 	bl	800bee0 <sbrk_aligned>
 800bf62:	1c43      	adds	r3, r0, #1
 800bf64:	4604      	mov	r4, r0
 800bf66:	d158      	bne.n	800c01a <_malloc_r+0xf6>
 800bf68:	f8d8 4000 	ldr.w	r4, [r8]
 800bf6c:	4627      	mov	r7, r4
 800bf6e:	2f00      	cmp	r7, #0
 800bf70:	d143      	bne.n	800bffa <_malloc_r+0xd6>
 800bf72:	2c00      	cmp	r4, #0
 800bf74:	d04b      	beq.n	800c00e <_malloc_r+0xea>
 800bf76:	6823      	ldr	r3, [r4, #0]
 800bf78:	4639      	mov	r1, r7
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	eb04 0903 	add.w	r9, r4, r3
 800bf80:	f001 ff40 	bl	800de04 <_sbrk_r>
 800bf84:	4581      	cmp	r9, r0
 800bf86:	d142      	bne.n	800c00e <_malloc_r+0xea>
 800bf88:	6821      	ldr	r1, [r4, #0]
 800bf8a:	1a6d      	subs	r5, r5, r1
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	4630      	mov	r0, r6
 800bf90:	f7ff ffa6 	bl	800bee0 <sbrk_aligned>
 800bf94:	3001      	adds	r0, #1
 800bf96:	d03a      	beq.n	800c00e <_malloc_r+0xea>
 800bf98:	6823      	ldr	r3, [r4, #0]
 800bf9a:	442b      	add	r3, r5
 800bf9c:	6023      	str	r3, [r4, #0]
 800bf9e:	f8d8 3000 	ldr.w	r3, [r8]
 800bfa2:	685a      	ldr	r2, [r3, #4]
 800bfa4:	bb62      	cbnz	r2, 800c000 <_malloc_r+0xdc>
 800bfa6:	f8c8 7000 	str.w	r7, [r8]
 800bfaa:	e00f      	b.n	800bfcc <_malloc_r+0xa8>
 800bfac:	6822      	ldr	r2, [r4, #0]
 800bfae:	1b52      	subs	r2, r2, r5
 800bfb0:	d420      	bmi.n	800bff4 <_malloc_r+0xd0>
 800bfb2:	2a0b      	cmp	r2, #11
 800bfb4:	d917      	bls.n	800bfe6 <_malloc_r+0xc2>
 800bfb6:	1961      	adds	r1, r4, r5
 800bfb8:	42a3      	cmp	r3, r4
 800bfba:	6025      	str	r5, [r4, #0]
 800bfbc:	bf18      	it	ne
 800bfbe:	6059      	strne	r1, [r3, #4]
 800bfc0:	6863      	ldr	r3, [r4, #4]
 800bfc2:	bf08      	it	eq
 800bfc4:	f8c8 1000 	streq.w	r1, [r8]
 800bfc8:	5162      	str	r2, [r4, r5]
 800bfca:	604b      	str	r3, [r1, #4]
 800bfcc:	4630      	mov	r0, r6
 800bfce:	f000 f82f 	bl	800c030 <__malloc_unlock>
 800bfd2:	f104 000b 	add.w	r0, r4, #11
 800bfd6:	1d23      	adds	r3, r4, #4
 800bfd8:	f020 0007 	bic.w	r0, r0, #7
 800bfdc:	1ac2      	subs	r2, r0, r3
 800bfde:	bf1c      	itt	ne
 800bfe0:	1a1b      	subne	r3, r3, r0
 800bfe2:	50a3      	strne	r3, [r4, r2]
 800bfe4:	e7af      	b.n	800bf46 <_malloc_r+0x22>
 800bfe6:	6862      	ldr	r2, [r4, #4]
 800bfe8:	42a3      	cmp	r3, r4
 800bfea:	bf0c      	ite	eq
 800bfec:	f8c8 2000 	streq.w	r2, [r8]
 800bff0:	605a      	strne	r2, [r3, #4]
 800bff2:	e7eb      	b.n	800bfcc <_malloc_r+0xa8>
 800bff4:	4623      	mov	r3, r4
 800bff6:	6864      	ldr	r4, [r4, #4]
 800bff8:	e7ae      	b.n	800bf58 <_malloc_r+0x34>
 800bffa:	463c      	mov	r4, r7
 800bffc:	687f      	ldr	r7, [r7, #4]
 800bffe:	e7b6      	b.n	800bf6e <_malloc_r+0x4a>
 800c000:	461a      	mov	r2, r3
 800c002:	685b      	ldr	r3, [r3, #4]
 800c004:	42a3      	cmp	r3, r4
 800c006:	d1fb      	bne.n	800c000 <_malloc_r+0xdc>
 800c008:	2300      	movs	r3, #0
 800c00a:	6053      	str	r3, [r2, #4]
 800c00c:	e7de      	b.n	800bfcc <_malloc_r+0xa8>
 800c00e:	230c      	movs	r3, #12
 800c010:	6033      	str	r3, [r6, #0]
 800c012:	4630      	mov	r0, r6
 800c014:	f000 f80c 	bl	800c030 <__malloc_unlock>
 800c018:	e794      	b.n	800bf44 <_malloc_r+0x20>
 800c01a:	6005      	str	r5, [r0, #0]
 800c01c:	e7d6      	b.n	800bfcc <_malloc_r+0xa8>
 800c01e:	bf00      	nop
 800c020:	24000fac 	.word	0x24000fac

0800c024 <__malloc_lock>:
 800c024:	4801      	ldr	r0, [pc, #4]	@ (800c02c <__malloc_lock+0x8>)
 800c026:	f7ff b90a 	b.w	800b23e <__retarget_lock_acquire_recursive>
 800c02a:	bf00      	nop
 800c02c:	24000fa4 	.word	0x24000fa4

0800c030 <__malloc_unlock>:
 800c030:	4801      	ldr	r0, [pc, #4]	@ (800c038 <__malloc_unlock+0x8>)
 800c032:	f7ff b905 	b.w	800b240 <__retarget_lock_release_recursive>
 800c036:	bf00      	nop
 800c038:	24000fa4 	.word	0x24000fa4

0800c03c <_Balloc>:
 800c03c:	b570      	push	{r4, r5, r6, lr}
 800c03e:	69c6      	ldr	r6, [r0, #28]
 800c040:	4604      	mov	r4, r0
 800c042:	460d      	mov	r5, r1
 800c044:	b976      	cbnz	r6, 800c064 <_Balloc+0x28>
 800c046:	2010      	movs	r0, #16
 800c048:	f7ff ff42 	bl	800bed0 <malloc>
 800c04c:	4602      	mov	r2, r0
 800c04e:	61e0      	str	r0, [r4, #28]
 800c050:	b920      	cbnz	r0, 800c05c <_Balloc+0x20>
 800c052:	4b18      	ldr	r3, [pc, #96]	@ (800c0b4 <_Balloc+0x78>)
 800c054:	4818      	ldr	r0, [pc, #96]	@ (800c0b8 <_Balloc+0x7c>)
 800c056:	216b      	movs	r1, #107	@ 0x6b
 800c058:	f001 feee 	bl	800de38 <__assert_func>
 800c05c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c060:	6006      	str	r6, [r0, #0]
 800c062:	60c6      	str	r6, [r0, #12]
 800c064:	69e6      	ldr	r6, [r4, #28]
 800c066:	68f3      	ldr	r3, [r6, #12]
 800c068:	b183      	cbz	r3, 800c08c <_Balloc+0x50>
 800c06a:	69e3      	ldr	r3, [r4, #28]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c072:	b9b8      	cbnz	r0, 800c0a4 <_Balloc+0x68>
 800c074:	2101      	movs	r1, #1
 800c076:	fa01 f605 	lsl.w	r6, r1, r5
 800c07a:	1d72      	adds	r2, r6, #5
 800c07c:	0092      	lsls	r2, r2, #2
 800c07e:	4620      	mov	r0, r4
 800c080:	f001 fef8 	bl	800de74 <_calloc_r>
 800c084:	b160      	cbz	r0, 800c0a0 <_Balloc+0x64>
 800c086:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c08a:	e00e      	b.n	800c0aa <_Balloc+0x6e>
 800c08c:	2221      	movs	r2, #33	@ 0x21
 800c08e:	2104      	movs	r1, #4
 800c090:	4620      	mov	r0, r4
 800c092:	f001 feef 	bl	800de74 <_calloc_r>
 800c096:	69e3      	ldr	r3, [r4, #28]
 800c098:	60f0      	str	r0, [r6, #12]
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1e4      	bne.n	800c06a <_Balloc+0x2e>
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	6802      	ldr	r2, [r0, #0]
 800c0a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0b0:	e7f7      	b.n	800c0a2 <_Balloc+0x66>
 800c0b2:	bf00      	nop
 800c0b4:	0800ed0f 	.word	0x0800ed0f
 800c0b8:	0800ed8f 	.word	0x0800ed8f

0800c0bc <_Bfree>:
 800c0bc:	b570      	push	{r4, r5, r6, lr}
 800c0be:	69c6      	ldr	r6, [r0, #28]
 800c0c0:	4605      	mov	r5, r0
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	b976      	cbnz	r6, 800c0e4 <_Bfree+0x28>
 800c0c6:	2010      	movs	r0, #16
 800c0c8:	f7ff ff02 	bl	800bed0 <malloc>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	61e8      	str	r0, [r5, #28]
 800c0d0:	b920      	cbnz	r0, 800c0dc <_Bfree+0x20>
 800c0d2:	4b09      	ldr	r3, [pc, #36]	@ (800c0f8 <_Bfree+0x3c>)
 800c0d4:	4809      	ldr	r0, [pc, #36]	@ (800c0fc <_Bfree+0x40>)
 800c0d6:	218f      	movs	r1, #143	@ 0x8f
 800c0d8:	f001 feae 	bl	800de38 <__assert_func>
 800c0dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0e0:	6006      	str	r6, [r0, #0]
 800c0e2:	60c6      	str	r6, [r0, #12]
 800c0e4:	b13c      	cbz	r4, 800c0f6 <_Bfree+0x3a>
 800c0e6:	69eb      	ldr	r3, [r5, #28]
 800c0e8:	6862      	ldr	r2, [r4, #4]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0f0:	6021      	str	r1, [r4, #0]
 800c0f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	0800ed0f 	.word	0x0800ed0f
 800c0fc:	0800ed8f 	.word	0x0800ed8f

0800c100 <__multadd>:
 800c100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c104:	690d      	ldr	r5, [r1, #16]
 800c106:	4607      	mov	r7, r0
 800c108:	460c      	mov	r4, r1
 800c10a:	461e      	mov	r6, r3
 800c10c:	f101 0c14 	add.w	ip, r1, #20
 800c110:	2000      	movs	r0, #0
 800c112:	f8dc 3000 	ldr.w	r3, [ip]
 800c116:	b299      	uxth	r1, r3
 800c118:	fb02 6101 	mla	r1, r2, r1, r6
 800c11c:	0c1e      	lsrs	r6, r3, #16
 800c11e:	0c0b      	lsrs	r3, r1, #16
 800c120:	fb02 3306 	mla	r3, r2, r6, r3
 800c124:	b289      	uxth	r1, r1
 800c126:	3001      	adds	r0, #1
 800c128:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c12c:	4285      	cmp	r5, r0
 800c12e:	f84c 1b04 	str.w	r1, [ip], #4
 800c132:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c136:	dcec      	bgt.n	800c112 <__multadd+0x12>
 800c138:	b30e      	cbz	r6, 800c17e <__multadd+0x7e>
 800c13a:	68a3      	ldr	r3, [r4, #8]
 800c13c:	42ab      	cmp	r3, r5
 800c13e:	dc19      	bgt.n	800c174 <__multadd+0x74>
 800c140:	6861      	ldr	r1, [r4, #4]
 800c142:	4638      	mov	r0, r7
 800c144:	3101      	adds	r1, #1
 800c146:	f7ff ff79 	bl	800c03c <_Balloc>
 800c14a:	4680      	mov	r8, r0
 800c14c:	b928      	cbnz	r0, 800c15a <__multadd+0x5a>
 800c14e:	4602      	mov	r2, r0
 800c150:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <__multadd+0x84>)
 800c152:	480d      	ldr	r0, [pc, #52]	@ (800c188 <__multadd+0x88>)
 800c154:	21ba      	movs	r1, #186	@ 0xba
 800c156:	f001 fe6f 	bl	800de38 <__assert_func>
 800c15a:	6922      	ldr	r2, [r4, #16]
 800c15c:	3202      	adds	r2, #2
 800c15e:	f104 010c 	add.w	r1, r4, #12
 800c162:	0092      	lsls	r2, r2, #2
 800c164:	300c      	adds	r0, #12
 800c166:	f7ff f86c 	bl	800b242 <memcpy>
 800c16a:	4621      	mov	r1, r4
 800c16c:	4638      	mov	r0, r7
 800c16e:	f7ff ffa5 	bl	800c0bc <_Bfree>
 800c172:	4644      	mov	r4, r8
 800c174:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c178:	3501      	adds	r5, #1
 800c17a:	615e      	str	r6, [r3, #20]
 800c17c:	6125      	str	r5, [r4, #16]
 800c17e:	4620      	mov	r0, r4
 800c180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c184:	0800ed7e 	.word	0x0800ed7e
 800c188:	0800ed8f 	.word	0x0800ed8f

0800c18c <__s2b>:
 800c18c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c190:	460c      	mov	r4, r1
 800c192:	4615      	mov	r5, r2
 800c194:	461f      	mov	r7, r3
 800c196:	2209      	movs	r2, #9
 800c198:	3308      	adds	r3, #8
 800c19a:	4606      	mov	r6, r0
 800c19c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c1a0:	2100      	movs	r1, #0
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	db09      	blt.n	800c1bc <__s2b+0x30>
 800c1a8:	4630      	mov	r0, r6
 800c1aa:	f7ff ff47 	bl	800c03c <_Balloc>
 800c1ae:	b940      	cbnz	r0, 800c1c2 <__s2b+0x36>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	4b19      	ldr	r3, [pc, #100]	@ (800c218 <__s2b+0x8c>)
 800c1b4:	4819      	ldr	r0, [pc, #100]	@ (800c21c <__s2b+0x90>)
 800c1b6:	21d3      	movs	r1, #211	@ 0xd3
 800c1b8:	f001 fe3e 	bl	800de38 <__assert_func>
 800c1bc:	0052      	lsls	r2, r2, #1
 800c1be:	3101      	adds	r1, #1
 800c1c0:	e7f0      	b.n	800c1a4 <__s2b+0x18>
 800c1c2:	9b08      	ldr	r3, [sp, #32]
 800c1c4:	6143      	str	r3, [r0, #20]
 800c1c6:	2d09      	cmp	r5, #9
 800c1c8:	f04f 0301 	mov.w	r3, #1
 800c1cc:	6103      	str	r3, [r0, #16]
 800c1ce:	dd16      	ble.n	800c1fe <__s2b+0x72>
 800c1d0:	f104 0909 	add.w	r9, r4, #9
 800c1d4:	46c8      	mov	r8, r9
 800c1d6:	442c      	add	r4, r5
 800c1d8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c1dc:	4601      	mov	r1, r0
 800c1de:	3b30      	subs	r3, #48	@ 0x30
 800c1e0:	220a      	movs	r2, #10
 800c1e2:	4630      	mov	r0, r6
 800c1e4:	f7ff ff8c 	bl	800c100 <__multadd>
 800c1e8:	45a0      	cmp	r8, r4
 800c1ea:	d1f5      	bne.n	800c1d8 <__s2b+0x4c>
 800c1ec:	f1a5 0408 	sub.w	r4, r5, #8
 800c1f0:	444c      	add	r4, r9
 800c1f2:	1b2d      	subs	r5, r5, r4
 800c1f4:	1963      	adds	r3, r4, r5
 800c1f6:	42bb      	cmp	r3, r7
 800c1f8:	db04      	blt.n	800c204 <__s2b+0x78>
 800c1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1fe:	340a      	adds	r4, #10
 800c200:	2509      	movs	r5, #9
 800c202:	e7f6      	b.n	800c1f2 <__s2b+0x66>
 800c204:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c208:	4601      	mov	r1, r0
 800c20a:	3b30      	subs	r3, #48	@ 0x30
 800c20c:	220a      	movs	r2, #10
 800c20e:	4630      	mov	r0, r6
 800c210:	f7ff ff76 	bl	800c100 <__multadd>
 800c214:	e7ee      	b.n	800c1f4 <__s2b+0x68>
 800c216:	bf00      	nop
 800c218:	0800ed7e 	.word	0x0800ed7e
 800c21c:	0800ed8f 	.word	0x0800ed8f

0800c220 <__hi0bits>:
 800c220:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c224:	4603      	mov	r3, r0
 800c226:	bf36      	itet	cc
 800c228:	0403      	lslcc	r3, r0, #16
 800c22a:	2000      	movcs	r0, #0
 800c22c:	2010      	movcc	r0, #16
 800c22e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c232:	bf3c      	itt	cc
 800c234:	021b      	lslcc	r3, r3, #8
 800c236:	3008      	addcc	r0, #8
 800c238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c23c:	bf3c      	itt	cc
 800c23e:	011b      	lslcc	r3, r3, #4
 800c240:	3004      	addcc	r0, #4
 800c242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c246:	bf3c      	itt	cc
 800c248:	009b      	lslcc	r3, r3, #2
 800c24a:	3002      	addcc	r0, #2
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	db05      	blt.n	800c25c <__hi0bits+0x3c>
 800c250:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c254:	f100 0001 	add.w	r0, r0, #1
 800c258:	bf08      	it	eq
 800c25a:	2020      	moveq	r0, #32
 800c25c:	4770      	bx	lr

0800c25e <__lo0bits>:
 800c25e:	6803      	ldr	r3, [r0, #0]
 800c260:	4602      	mov	r2, r0
 800c262:	f013 0007 	ands.w	r0, r3, #7
 800c266:	d00b      	beq.n	800c280 <__lo0bits+0x22>
 800c268:	07d9      	lsls	r1, r3, #31
 800c26a:	d421      	bmi.n	800c2b0 <__lo0bits+0x52>
 800c26c:	0798      	lsls	r0, r3, #30
 800c26e:	bf49      	itett	mi
 800c270:	085b      	lsrmi	r3, r3, #1
 800c272:	089b      	lsrpl	r3, r3, #2
 800c274:	2001      	movmi	r0, #1
 800c276:	6013      	strmi	r3, [r2, #0]
 800c278:	bf5c      	itt	pl
 800c27a:	6013      	strpl	r3, [r2, #0]
 800c27c:	2002      	movpl	r0, #2
 800c27e:	4770      	bx	lr
 800c280:	b299      	uxth	r1, r3
 800c282:	b909      	cbnz	r1, 800c288 <__lo0bits+0x2a>
 800c284:	0c1b      	lsrs	r3, r3, #16
 800c286:	2010      	movs	r0, #16
 800c288:	b2d9      	uxtb	r1, r3
 800c28a:	b909      	cbnz	r1, 800c290 <__lo0bits+0x32>
 800c28c:	3008      	adds	r0, #8
 800c28e:	0a1b      	lsrs	r3, r3, #8
 800c290:	0719      	lsls	r1, r3, #28
 800c292:	bf04      	itt	eq
 800c294:	091b      	lsreq	r3, r3, #4
 800c296:	3004      	addeq	r0, #4
 800c298:	0799      	lsls	r1, r3, #30
 800c29a:	bf04      	itt	eq
 800c29c:	089b      	lsreq	r3, r3, #2
 800c29e:	3002      	addeq	r0, #2
 800c2a0:	07d9      	lsls	r1, r3, #31
 800c2a2:	d403      	bmi.n	800c2ac <__lo0bits+0x4e>
 800c2a4:	085b      	lsrs	r3, r3, #1
 800c2a6:	f100 0001 	add.w	r0, r0, #1
 800c2aa:	d003      	beq.n	800c2b4 <__lo0bits+0x56>
 800c2ac:	6013      	str	r3, [r2, #0]
 800c2ae:	4770      	bx	lr
 800c2b0:	2000      	movs	r0, #0
 800c2b2:	4770      	bx	lr
 800c2b4:	2020      	movs	r0, #32
 800c2b6:	4770      	bx	lr

0800c2b8 <__i2b>:
 800c2b8:	b510      	push	{r4, lr}
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	2101      	movs	r1, #1
 800c2be:	f7ff febd 	bl	800c03c <_Balloc>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	b928      	cbnz	r0, 800c2d2 <__i2b+0x1a>
 800c2c6:	4b05      	ldr	r3, [pc, #20]	@ (800c2dc <__i2b+0x24>)
 800c2c8:	4805      	ldr	r0, [pc, #20]	@ (800c2e0 <__i2b+0x28>)
 800c2ca:	f240 1145 	movw	r1, #325	@ 0x145
 800c2ce:	f001 fdb3 	bl	800de38 <__assert_func>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	6144      	str	r4, [r0, #20]
 800c2d6:	6103      	str	r3, [r0, #16]
 800c2d8:	bd10      	pop	{r4, pc}
 800c2da:	bf00      	nop
 800c2dc:	0800ed7e 	.word	0x0800ed7e
 800c2e0:	0800ed8f 	.word	0x0800ed8f

0800c2e4 <__multiply>:
 800c2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e8:	4617      	mov	r7, r2
 800c2ea:	690a      	ldr	r2, [r1, #16]
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	bfa8      	it	ge
 800c2f2:	463b      	movge	r3, r7
 800c2f4:	4689      	mov	r9, r1
 800c2f6:	bfa4      	itt	ge
 800c2f8:	460f      	movge	r7, r1
 800c2fa:	4699      	movge	r9, r3
 800c2fc:	693d      	ldr	r5, [r7, #16]
 800c2fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	6879      	ldr	r1, [r7, #4]
 800c306:	eb05 060a 	add.w	r6, r5, sl
 800c30a:	42b3      	cmp	r3, r6
 800c30c:	b085      	sub	sp, #20
 800c30e:	bfb8      	it	lt
 800c310:	3101      	addlt	r1, #1
 800c312:	f7ff fe93 	bl	800c03c <_Balloc>
 800c316:	b930      	cbnz	r0, 800c326 <__multiply+0x42>
 800c318:	4602      	mov	r2, r0
 800c31a:	4b41      	ldr	r3, [pc, #260]	@ (800c420 <__multiply+0x13c>)
 800c31c:	4841      	ldr	r0, [pc, #260]	@ (800c424 <__multiply+0x140>)
 800c31e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c322:	f001 fd89 	bl	800de38 <__assert_func>
 800c326:	f100 0414 	add.w	r4, r0, #20
 800c32a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c32e:	4623      	mov	r3, r4
 800c330:	2200      	movs	r2, #0
 800c332:	4573      	cmp	r3, lr
 800c334:	d320      	bcc.n	800c378 <__multiply+0x94>
 800c336:	f107 0814 	add.w	r8, r7, #20
 800c33a:	f109 0114 	add.w	r1, r9, #20
 800c33e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c342:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c346:	9302      	str	r3, [sp, #8]
 800c348:	1beb      	subs	r3, r5, r7
 800c34a:	3b15      	subs	r3, #21
 800c34c:	f023 0303 	bic.w	r3, r3, #3
 800c350:	3304      	adds	r3, #4
 800c352:	3715      	adds	r7, #21
 800c354:	42bd      	cmp	r5, r7
 800c356:	bf38      	it	cc
 800c358:	2304      	movcc	r3, #4
 800c35a:	9301      	str	r3, [sp, #4]
 800c35c:	9b02      	ldr	r3, [sp, #8]
 800c35e:	9103      	str	r1, [sp, #12]
 800c360:	428b      	cmp	r3, r1
 800c362:	d80c      	bhi.n	800c37e <__multiply+0x9a>
 800c364:	2e00      	cmp	r6, #0
 800c366:	dd03      	ble.n	800c370 <__multiply+0x8c>
 800c368:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d055      	beq.n	800c41c <__multiply+0x138>
 800c370:	6106      	str	r6, [r0, #16]
 800c372:	b005      	add	sp, #20
 800c374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c378:	f843 2b04 	str.w	r2, [r3], #4
 800c37c:	e7d9      	b.n	800c332 <__multiply+0x4e>
 800c37e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c382:	f1ba 0f00 	cmp.w	sl, #0
 800c386:	d01f      	beq.n	800c3c8 <__multiply+0xe4>
 800c388:	46c4      	mov	ip, r8
 800c38a:	46a1      	mov	r9, r4
 800c38c:	2700      	movs	r7, #0
 800c38e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c392:	f8d9 3000 	ldr.w	r3, [r9]
 800c396:	fa1f fb82 	uxth.w	fp, r2
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c3a0:	443b      	add	r3, r7
 800c3a2:	f8d9 7000 	ldr.w	r7, [r9]
 800c3a6:	0c12      	lsrs	r2, r2, #16
 800c3a8:	0c3f      	lsrs	r7, r7, #16
 800c3aa:	fb0a 7202 	mla	r2, sl, r2, r7
 800c3ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c3b2:	b29b      	uxth	r3, r3
 800c3b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3b8:	4565      	cmp	r5, ip
 800c3ba:	f849 3b04 	str.w	r3, [r9], #4
 800c3be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c3c2:	d8e4      	bhi.n	800c38e <__multiply+0xaa>
 800c3c4:	9b01      	ldr	r3, [sp, #4]
 800c3c6:	50e7      	str	r7, [r4, r3]
 800c3c8:	9b03      	ldr	r3, [sp, #12]
 800c3ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c3ce:	3104      	adds	r1, #4
 800c3d0:	f1b9 0f00 	cmp.w	r9, #0
 800c3d4:	d020      	beq.n	800c418 <__multiply+0x134>
 800c3d6:	6823      	ldr	r3, [r4, #0]
 800c3d8:	4647      	mov	r7, r8
 800c3da:	46a4      	mov	ip, r4
 800c3dc:	f04f 0a00 	mov.w	sl, #0
 800c3e0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c3e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c3e8:	fb09 220b 	mla	r2, r9, fp, r2
 800c3ec:	4452      	add	r2, sl
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3f4:	f84c 3b04 	str.w	r3, [ip], #4
 800c3f8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c3fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c400:	f8bc 3000 	ldrh.w	r3, [ip]
 800c404:	fb09 330a 	mla	r3, r9, sl, r3
 800c408:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c40c:	42bd      	cmp	r5, r7
 800c40e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c412:	d8e5      	bhi.n	800c3e0 <__multiply+0xfc>
 800c414:	9a01      	ldr	r2, [sp, #4]
 800c416:	50a3      	str	r3, [r4, r2]
 800c418:	3404      	adds	r4, #4
 800c41a:	e79f      	b.n	800c35c <__multiply+0x78>
 800c41c:	3e01      	subs	r6, #1
 800c41e:	e7a1      	b.n	800c364 <__multiply+0x80>
 800c420:	0800ed7e 	.word	0x0800ed7e
 800c424:	0800ed8f 	.word	0x0800ed8f

0800c428 <__pow5mult>:
 800c428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c42c:	4615      	mov	r5, r2
 800c42e:	f012 0203 	ands.w	r2, r2, #3
 800c432:	4607      	mov	r7, r0
 800c434:	460e      	mov	r6, r1
 800c436:	d007      	beq.n	800c448 <__pow5mult+0x20>
 800c438:	4c25      	ldr	r4, [pc, #148]	@ (800c4d0 <__pow5mult+0xa8>)
 800c43a:	3a01      	subs	r2, #1
 800c43c:	2300      	movs	r3, #0
 800c43e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c442:	f7ff fe5d 	bl	800c100 <__multadd>
 800c446:	4606      	mov	r6, r0
 800c448:	10ad      	asrs	r5, r5, #2
 800c44a:	d03d      	beq.n	800c4c8 <__pow5mult+0xa0>
 800c44c:	69fc      	ldr	r4, [r7, #28]
 800c44e:	b97c      	cbnz	r4, 800c470 <__pow5mult+0x48>
 800c450:	2010      	movs	r0, #16
 800c452:	f7ff fd3d 	bl	800bed0 <malloc>
 800c456:	4602      	mov	r2, r0
 800c458:	61f8      	str	r0, [r7, #28]
 800c45a:	b928      	cbnz	r0, 800c468 <__pow5mult+0x40>
 800c45c:	4b1d      	ldr	r3, [pc, #116]	@ (800c4d4 <__pow5mult+0xac>)
 800c45e:	481e      	ldr	r0, [pc, #120]	@ (800c4d8 <__pow5mult+0xb0>)
 800c460:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c464:	f001 fce8 	bl	800de38 <__assert_func>
 800c468:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c46c:	6004      	str	r4, [r0, #0]
 800c46e:	60c4      	str	r4, [r0, #12]
 800c470:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c474:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c478:	b94c      	cbnz	r4, 800c48e <__pow5mult+0x66>
 800c47a:	f240 2171 	movw	r1, #625	@ 0x271
 800c47e:	4638      	mov	r0, r7
 800c480:	f7ff ff1a 	bl	800c2b8 <__i2b>
 800c484:	2300      	movs	r3, #0
 800c486:	f8c8 0008 	str.w	r0, [r8, #8]
 800c48a:	4604      	mov	r4, r0
 800c48c:	6003      	str	r3, [r0, #0]
 800c48e:	f04f 0900 	mov.w	r9, #0
 800c492:	07eb      	lsls	r3, r5, #31
 800c494:	d50a      	bpl.n	800c4ac <__pow5mult+0x84>
 800c496:	4631      	mov	r1, r6
 800c498:	4622      	mov	r2, r4
 800c49a:	4638      	mov	r0, r7
 800c49c:	f7ff ff22 	bl	800c2e4 <__multiply>
 800c4a0:	4631      	mov	r1, r6
 800c4a2:	4680      	mov	r8, r0
 800c4a4:	4638      	mov	r0, r7
 800c4a6:	f7ff fe09 	bl	800c0bc <_Bfree>
 800c4aa:	4646      	mov	r6, r8
 800c4ac:	106d      	asrs	r5, r5, #1
 800c4ae:	d00b      	beq.n	800c4c8 <__pow5mult+0xa0>
 800c4b0:	6820      	ldr	r0, [r4, #0]
 800c4b2:	b938      	cbnz	r0, 800c4c4 <__pow5mult+0x9c>
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	4621      	mov	r1, r4
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	f7ff ff13 	bl	800c2e4 <__multiply>
 800c4be:	6020      	str	r0, [r4, #0]
 800c4c0:	f8c0 9000 	str.w	r9, [r0]
 800c4c4:	4604      	mov	r4, r0
 800c4c6:	e7e4      	b.n	800c492 <__pow5mult+0x6a>
 800c4c8:	4630      	mov	r0, r6
 800c4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ce:	bf00      	nop
 800c4d0:	0800eea0 	.word	0x0800eea0
 800c4d4:	0800ed0f 	.word	0x0800ed0f
 800c4d8:	0800ed8f 	.word	0x0800ed8f

0800c4dc <__lshift>:
 800c4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	460c      	mov	r4, r1
 800c4e2:	6849      	ldr	r1, [r1, #4]
 800c4e4:	6923      	ldr	r3, [r4, #16]
 800c4e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c4ea:	68a3      	ldr	r3, [r4, #8]
 800c4ec:	4607      	mov	r7, r0
 800c4ee:	4691      	mov	r9, r2
 800c4f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c4f4:	f108 0601 	add.w	r6, r8, #1
 800c4f8:	42b3      	cmp	r3, r6
 800c4fa:	db0b      	blt.n	800c514 <__lshift+0x38>
 800c4fc:	4638      	mov	r0, r7
 800c4fe:	f7ff fd9d 	bl	800c03c <_Balloc>
 800c502:	4605      	mov	r5, r0
 800c504:	b948      	cbnz	r0, 800c51a <__lshift+0x3e>
 800c506:	4602      	mov	r2, r0
 800c508:	4b28      	ldr	r3, [pc, #160]	@ (800c5ac <__lshift+0xd0>)
 800c50a:	4829      	ldr	r0, [pc, #164]	@ (800c5b0 <__lshift+0xd4>)
 800c50c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c510:	f001 fc92 	bl	800de38 <__assert_func>
 800c514:	3101      	adds	r1, #1
 800c516:	005b      	lsls	r3, r3, #1
 800c518:	e7ee      	b.n	800c4f8 <__lshift+0x1c>
 800c51a:	2300      	movs	r3, #0
 800c51c:	f100 0114 	add.w	r1, r0, #20
 800c520:	f100 0210 	add.w	r2, r0, #16
 800c524:	4618      	mov	r0, r3
 800c526:	4553      	cmp	r3, sl
 800c528:	db33      	blt.n	800c592 <__lshift+0xb6>
 800c52a:	6920      	ldr	r0, [r4, #16]
 800c52c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c530:	f104 0314 	add.w	r3, r4, #20
 800c534:	f019 091f 	ands.w	r9, r9, #31
 800c538:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c53c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c540:	d02b      	beq.n	800c59a <__lshift+0xbe>
 800c542:	f1c9 0e20 	rsb	lr, r9, #32
 800c546:	468a      	mov	sl, r1
 800c548:	2200      	movs	r2, #0
 800c54a:	6818      	ldr	r0, [r3, #0]
 800c54c:	fa00 f009 	lsl.w	r0, r0, r9
 800c550:	4310      	orrs	r0, r2
 800c552:	f84a 0b04 	str.w	r0, [sl], #4
 800c556:	f853 2b04 	ldr.w	r2, [r3], #4
 800c55a:	459c      	cmp	ip, r3
 800c55c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c560:	d8f3      	bhi.n	800c54a <__lshift+0x6e>
 800c562:	ebac 0304 	sub.w	r3, ip, r4
 800c566:	3b15      	subs	r3, #21
 800c568:	f023 0303 	bic.w	r3, r3, #3
 800c56c:	3304      	adds	r3, #4
 800c56e:	f104 0015 	add.w	r0, r4, #21
 800c572:	4560      	cmp	r0, ip
 800c574:	bf88      	it	hi
 800c576:	2304      	movhi	r3, #4
 800c578:	50ca      	str	r2, [r1, r3]
 800c57a:	b10a      	cbz	r2, 800c580 <__lshift+0xa4>
 800c57c:	f108 0602 	add.w	r6, r8, #2
 800c580:	3e01      	subs	r6, #1
 800c582:	4638      	mov	r0, r7
 800c584:	612e      	str	r6, [r5, #16]
 800c586:	4621      	mov	r1, r4
 800c588:	f7ff fd98 	bl	800c0bc <_Bfree>
 800c58c:	4628      	mov	r0, r5
 800c58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c592:	f842 0f04 	str.w	r0, [r2, #4]!
 800c596:	3301      	adds	r3, #1
 800c598:	e7c5      	b.n	800c526 <__lshift+0x4a>
 800c59a:	3904      	subs	r1, #4
 800c59c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c5a4:	459c      	cmp	ip, r3
 800c5a6:	d8f9      	bhi.n	800c59c <__lshift+0xc0>
 800c5a8:	e7ea      	b.n	800c580 <__lshift+0xa4>
 800c5aa:	bf00      	nop
 800c5ac:	0800ed7e 	.word	0x0800ed7e
 800c5b0:	0800ed8f 	.word	0x0800ed8f

0800c5b4 <__mcmp>:
 800c5b4:	690a      	ldr	r2, [r1, #16]
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	6900      	ldr	r0, [r0, #16]
 800c5ba:	1a80      	subs	r0, r0, r2
 800c5bc:	b530      	push	{r4, r5, lr}
 800c5be:	d10e      	bne.n	800c5de <__mcmp+0x2a>
 800c5c0:	3314      	adds	r3, #20
 800c5c2:	3114      	adds	r1, #20
 800c5c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c5c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c5cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c5d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c5d4:	4295      	cmp	r5, r2
 800c5d6:	d003      	beq.n	800c5e0 <__mcmp+0x2c>
 800c5d8:	d205      	bcs.n	800c5e6 <__mcmp+0x32>
 800c5da:	f04f 30ff 	mov.w	r0, #4294967295
 800c5de:	bd30      	pop	{r4, r5, pc}
 800c5e0:	42a3      	cmp	r3, r4
 800c5e2:	d3f3      	bcc.n	800c5cc <__mcmp+0x18>
 800c5e4:	e7fb      	b.n	800c5de <__mcmp+0x2a>
 800c5e6:	2001      	movs	r0, #1
 800c5e8:	e7f9      	b.n	800c5de <__mcmp+0x2a>
	...

0800c5ec <__mdiff>:
 800c5ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5f0:	4689      	mov	r9, r1
 800c5f2:	4606      	mov	r6, r0
 800c5f4:	4611      	mov	r1, r2
 800c5f6:	4648      	mov	r0, r9
 800c5f8:	4614      	mov	r4, r2
 800c5fa:	f7ff ffdb 	bl	800c5b4 <__mcmp>
 800c5fe:	1e05      	subs	r5, r0, #0
 800c600:	d112      	bne.n	800c628 <__mdiff+0x3c>
 800c602:	4629      	mov	r1, r5
 800c604:	4630      	mov	r0, r6
 800c606:	f7ff fd19 	bl	800c03c <_Balloc>
 800c60a:	4602      	mov	r2, r0
 800c60c:	b928      	cbnz	r0, 800c61a <__mdiff+0x2e>
 800c60e:	4b3f      	ldr	r3, [pc, #252]	@ (800c70c <__mdiff+0x120>)
 800c610:	f240 2137 	movw	r1, #567	@ 0x237
 800c614:	483e      	ldr	r0, [pc, #248]	@ (800c710 <__mdiff+0x124>)
 800c616:	f001 fc0f 	bl	800de38 <__assert_func>
 800c61a:	2301      	movs	r3, #1
 800c61c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c620:	4610      	mov	r0, r2
 800c622:	b003      	add	sp, #12
 800c624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c628:	bfbc      	itt	lt
 800c62a:	464b      	movlt	r3, r9
 800c62c:	46a1      	movlt	r9, r4
 800c62e:	4630      	mov	r0, r6
 800c630:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c634:	bfba      	itte	lt
 800c636:	461c      	movlt	r4, r3
 800c638:	2501      	movlt	r5, #1
 800c63a:	2500      	movge	r5, #0
 800c63c:	f7ff fcfe 	bl	800c03c <_Balloc>
 800c640:	4602      	mov	r2, r0
 800c642:	b918      	cbnz	r0, 800c64c <__mdiff+0x60>
 800c644:	4b31      	ldr	r3, [pc, #196]	@ (800c70c <__mdiff+0x120>)
 800c646:	f240 2145 	movw	r1, #581	@ 0x245
 800c64a:	e7e3      	b.n	800c614 <__mdiff+0x28>
 800c64c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c650:	6926      	ldr	r6, [r4, #16]
 800c652:	60c5      	str	r5, [r0, #12]
 800c654:	f109 0310 	add.w	r3, r9, #16
 800c658:	f109 0514 	add.w	r5, r9, #20
 800c65c:	f104 0e14 	add.w	lr, r4, #20
 800c660:	f100 0b14 	add.w	fp, r0, #20
 800c664:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c668:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c66c:	9301      	str	r3, [sp, #4]
 800c66e:	46d9      	mov	r9, fp
 800c670:	f04f 0c00 	mov.w	ip, #0
 800c674:	9b01      	ldr	r3, [sp, #4]
 800c676:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c67a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c67e:	9301      	str	r3, [sp, #4]
 800c680:	fa1f f38a 	uxth.w	r3, sl
 800c684:	4619      	mov	r1, r3
 800c686:	b283      	uxth	r3, r0
 800c688:	1acb      	subs	r3, r1, r3
 800c68a:	0c00      	lsrs	r0, r0, #16
 800c68c:	4463      	add	r3, ip
 800c68e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c692:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c696:	b29b      	uxth	r3, r3
 800c698:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c69c:	4576      	cmp	r6, lr
 800c69e:	f849 3b04 	str.w	r3, [r9], #4
 800c6a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c6a6:	d8e5      	bhi.n	800c674 <__mdiff+0x88>
 800c6a8:	1b33      	subs	r3, r6, r4
 800c6aa:	3b15      	subs	r3, #21
 800c6ac:	f023 0303 	bic.w	r3, r3, #3
 800c6b0:	3415      	adds	r4, #21
 800c6b2:	3304      	adds	r3, #4
 800c6b4:	42a6      	cmp	r6, r4
 800c6b6:	bf38      	it	cc
 800c6b8:	2304      	movcc	r3, #4
 800c6ba:	441d      	add	r5, r3
 800c6bc:	445b      	add	r3, fp
 800c6be:	461e      	mov	r6, r3
 800c6c0:	462c      	mov	r4, r5
 800c6c2:	4544      	cmp	r4, r8
 800c6c4:	d30e      	bcc.n	800c6e4 <__mdiff+0xf8>
 800c6c6:	f108 0103 	add.w	r1, r8, #3
 800c6ca:	1b49      	subs	r1, r1, r5
 800c6cc:	f021 0103 	bic.w	r1, r1, #3
 800c6d0:	3d03      	subs	r5, #3
 800c6d2:	45a8      	cmp	r8, r5
 800c6d4:	bf38      	it	cc
 800c6d6:	2100      	movcc	r1, #0
 800c6d8:	440b      	add	r3, r1
 800c6da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6de:	b191      	cbz	r1, 800c706 <__mdiff+0x11a>
 800c6e0:	6117      	str	r7, [r2, #16]
 800c6e2:	e79d      	b.n	800c620 <__mdiff+0x34>
 800c6e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c6e8:	46e6      	mov	lr, ip
 800c6ea:	0c08      	lsrs	r0, r1, #16
 800c6ec:	fa1c fc81 	uxtah	ip, ip, r1
 800c6f0:	4471      	add	r1, lr
 800c6f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c6f6:	b289      	uxth	r1, r1
 800c6f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c6fc:	f846 1b04 	str.w	r1, [r6], #4
 800c700:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c704:	e7dd      	b.n	800c6c2 <__mdiff+0xd6>
 800c706:	3f01      	subs	r7, #1
 800c708:	e7e7      	b.n	800c6da <__mdiff+0xee>
 800c70a:	bf00      	nop
 800c70c:	0800ed7e 	.word	0x0800ed7e
 800c710:	0800ed8f 	.word	0x0800ed8f

0800c714 <__ulp>:
 800c714:	b082      	sub	sp, #8
 800c716:	ed8d 0b00 	vstr	d0, [sp]
 800c71a:	9a01      	ldr	r2, [sp, #4]
 800c71c:	4b0f      	ldr	r3, [pc, #60]	@ (800c75c <__ulp+0x48>)
 800c71e:	4013      	ands	r3, r2
 800c720:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c724:	2b00      	cmp	r3, #0
 800c726:	dc08      	bgt.n	800c73a <__ulp+0x26>
 800c728:	425b      	negs	r3, r3
 800c72a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c72e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c732:	da04      	bge.n	800c73e <__ulp+0x2a>
 800c734:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c738:	4113      	asrs	r3, r2
 800c73a:	2200      	movs	r2, #0
 800c73c:	e008      	b.n	800c750 <__ulp+0x3c>
 800c73e:	f1a2 0314 	sub.w	r3, r2, #20
 800c742:	2b1e      	cmp	r3, #30
 800c744:	bfda      	itte	le
 800c746:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c74a:	40da      	lsrle	r2, r3
 800c74c:	2201      	movgt	r2, #1
 800c74e:	2300      	movs	r3, #0
 800c750:	4619      	mov	r1, r3
 800c752:	4610      	mov	r0, r2
 800c754:	ec41 0b10 	vmov	d0, r0, r1
 800c758:	b002      	add	sp, #8
 800c75a:	4770      	bx	lr
 800c75c:	7ff00000 	.word	0x7ff00000

0800c760 <__b2d>:
 800c760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c764:	6906      	ldr	r6, [r0, #16]
 800c766:	f100 0814 	add.w	r8, r0, #20
 800c76a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c76e:	1f37      	subs	r7, r6, #4
 800c770:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c774:	4610      	mov	r0, r2
 800c776:	f7ff fd53 	bl	800c220 <__hi0bits>
 800c77a:	f1c0 0320 	rsb	r3, r0, #32
 800c77e:	280a      	cmp	r0, #10
 800c780:	600b      	str	r3, [r1, #0]
 800c782:	491b      	ldr	r1, [pc, #108]	@ (800c7f0 <__b2d+0x90>)
 800c784:	dc15      	bgt.n	800c7b2 <__b2d+0x52>
 800c786:	f1c0 0c0b 	rsb	ip, r0, #11
 800c78a:	fa22 f30c 	lsr.w	r3, r2, ip
 800c78e:	45b8      	cmp	r8, r7
 800c790:	ea43 0501 	orr.w	r5, r3, r1
 800c794:	bf34      	ite	cc
 800c796:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c79a:	2300      	movcs	r3, #0
 800c79c:	3015      	adds	r0, #21
 800c79e:	fa02 f000 	lsl.w	r0, r2, r0
 800c7a2:	fa23 f30c 	lsr.w	r3, r3, ip
 800c7a6:	4303      	orrs	r3, r0
 800c7a8:	461c      	mov	r4, r3
 800c7aa:	ec45 4b10 	vmov	d0, r4, r5
 800c7ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b2:	45b8      	cmp	r8, r7
 800c7b4:	bf3a      	itte	cc
 800c7b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c7ba:	f1a6 0708 	subcc.w	r7, r6, #8
 800c7be:	2300      	movcs	r3, #0
 800c7c0:	380b      	subs	r0, #11
 800c7c2:	d012      	beq.n	800c7ea <__b2d+0x8a>
 800c7c4:	f1c0 0120 	rsb	r1, r0, #32
 800c7c8:	fa23 f401 	lsr.w	r4, r3, r1
 800c7cc:	4082      	lsls	r2, r0
 800c7ce:	4322      	orrs	r2, r4
 800c7d0:	4547      	cmp	r7, r8
 800c7d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c7d6:	bf8c      	ite	hi
 800c7d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c7dc:	2200      	movls	r2, #0
 800c7de:	4083      	lsls	r3, r0
 800c7e0:	40ca      	lsrs	r2, r1
 800c7e2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	e7de      	b.n	800c7a8 <__b2d+0x48>
 800c7ea:	ea42 0501 	orr.w	r5, r2, r1
 800c7ee:	e7db      	b.n	800c7a8 <__b2d+0x48>
 800c7f0:	3ff00000 	.word	0x3ff00000

0800c7f4 <__d2b>:
 800c7f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7f8:	460f      	mov	r7, r1
 800c7fa:	2101      	movs	r1, #1
 800c7fc:	ec59 8b10 	vmov	r8, r9, d0
 800c800:	4616      	mov	r6, r2
 800c802:	f7ff fc1b 	bl	800c03c <_Balloc>
 800c806:	4604      	mov	r4, r0
 800c808:	b930      	cbnz	r0, 800c818 <__d2b+0x24>
 800c80a:	4602      	mov	r2, r0
 800c80c:	4b23      	ldr	r3, [pc, #140]	@ (800c89c <__d2b+0xa8>)
 800c80e:	4824      	ldr	r0, [pc, #144]	@ (800c8a0 <__d2b+0xac>)
 800c810:	f240 310f 	movw	r1, #783	@ 0x30f
 800c814:	f001 fb10 	bl	800de38 <__assert_func>
 800c818:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c81c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c820:	b10d      	cbz	r5, 800c826 <__d2b+0x32>
 800c822:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c826:	9301      	str	r3, [sp, #4]
 800c828:	f1b8 0300 	subs.w	r3, r8, #0
 800c82c:	d023      	beq.n	800c876 <__d2b+0x82>
 800c82e:	4668      	mov	r0, sp
 800c830:	9300      	str	r3, [sp, #0]
 800c832:	f7ff fd14 	bl	800c25e <__lo0bits>
 800c836:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c83a:	b1d0      	cbz	r0, 800c872 <__d2b+0x7e>
 800c83c:	f1c0 0320 	rsb	r3, r0, #32
 800c840:	fa02 f303 	lsl.w	r3, r2, r3
 800c844:	430b      	orrs	r3, r1
 800c846:	40c2      	lsrs	r2, r0
 800c848:	6163      	str	r3, [r4, #20]
 800c84a:	9201      	str	r2, [sp, #4]
 800c84c:	9b01      	ldr	r3, [sp, #4]
 800c84e:	61a3      	str	r3, [r4, #24]
 800c850:	2b00      	cmp	r3, #0
 800c852:	bf0c      	ite	eq
 800c854:	2201      	moveq	r2, #1
 800c856:	2202      	movne	r2, #2
 800c858:	6122      	str	r2, [r4, #16]
 800c85a:	b1a5      	cbz	r5, 800c886 <__d2b+0x92>
 800c85c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c860:	4405      	add	r5, r0
 800c862:	603d      	str	r5, [r7, #0]
 800c864:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c868:	6030      	str	r0, [r6, #0]
 800c86a:	4620      	mov	r0, r4
 800c86c:	b003      	add	sp, #12
 800c86e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c872:	6161      	str	r1, [r4, #20]
 800c874:	e7ea      	b.n	800c84c <__d2b+0x58>
 800c876:	a801      	add	r0, sp, #4
 800c878:	f7ff fcf1 	bl	800c25e <__lo0bits>
 800c87c:	9b01      	ldr	r3, [sp, #4]
 800c87e:	6163      	str	r3, [r4, #20]
 800c880:	3020      	adds	r0, #32
 800c882:	2201      	movs	r2, #1
 800c884:	e7e8      	b.n	800c858 <__d2b+0x64>
 800c886:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c88a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c88e:	6038      	str	r0, [r7, #0]
 800c890:	6918      	ldr	r0, [r3, #16]
 800c892:	f7ff fcc5 	bl	800c220 <__hi0bits>
 800c896:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c89a:	e7e5      	b.n	800c868 <__d2b+0x74>
 800c89c:	0800ed7e 	.word	0x0800ed7e
 800c8a0:	0800ed8f 	.word	0x0800ed8f

0800c8a4 <__ratio>:
 800c8a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a8:	4688      	mov	r8, r1
 800c8aa:	4669      	mov	r1, sp
 800c8ac:	4681      	mov	r9, r0
 800c8ae:	f7ff ff57 	bl	800c760 <__b2d>
 800c8b2:	a901      	add	r1, sp, #4
 800c8b4:	4640      	mov	r0, r8
 800c8b6:	ec55 4b10 	vmov	r4, r5, d0
 800c8ba:	f7ff ff51 	bl	800c760 <__b2d>
 800c8be:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c8c2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c8c6:	1ad2      	subs	r2, r2, r3
 800c8c8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c8cc:	1a5b      	subs	r3, r3, r1
 800c8ce:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c8d2:	ec57 6b10 	vmov	r6, r7, d0
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	bfd6      	itet	le
 800c8da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c8de:	462a      	movgt	r2, r5
 800c8e0:	463a      	movle	r2, r7
 800c8e2:	46ab      	mov	fp, r5
 800c8e4:	46a2      	mov	sl, r4
 800c8e6:	bfce      	itee	gt
 800c8e8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c8ec:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c8f0:	ee00 3a90 	vmovle	s1, r3
 800c8f4:	ec4b ab17 	vmov	d7, sl, fp
 800c8f8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c8fc:	b003      	add	sp, #12
 800c8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c902 <__copybits>:
 800c902:	3901      	subs	r1, #1
 800c904:	b570      	push	{r4, r5, r6, lr}
 800c906:	1149      	asrs	r1, r1, #5
 800c908:	6914      	ldr	r4, [r2, #16]
 800c90a:	3101      	adds	r1, #1
 800c90c:	f102 0314 	add.w	r3, r2, #20
 800c910:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c914:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c918:	1f05      	subs	r5, r0, #4
 800c91a:	42a3      	cmp	r3, r4
 800c91c:	d30c      	bcc.n	800c938 <__copybits+0x36>
 800c91e:	1aa3      	subs	r3, r4, r2
 800c920:	3b11      	subs	r3, #17
 800c922:	f023 0303 	bic.w	r3, r3, #3
 800c926:	3211      	adds	r2, #17
 800c928:	42a2      	cmp	r2, r4
 800c92a:	bf88      	it	hi
 800c92c:	2300      	movhi	r3, #0
 800c92e:	4418      	add	r0, r3
 800c930:	2300      	movs	r3, #0
 800c932:	4288      	cmp	r0, r1
 800c934:	d305      	bcc.n	800c942 <__copybits+0x40>
 800c936:	bd70      	pop	{r4, r5, r6, pc}
 800c938:	f853 6b04 	ldr.w	r6, [r3], #4
 800c93c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c940:	e7eb      	b.n	800c91a <__copybits+0x18>
 800c942:	f840 3b04 	str.w	r3, [r0], #4
 800c946:	e7f4      	b.n	800c932 <__copybits+0x30>

0800c948 <__any_on>:
 800c948:	f100 0214 	add.w	r2, r0, #20
 800c94c:	6900      	ldr	r0, [r0, #16]
 800c94e:	114b      	asrs	r3, r1, #5
 800c950:	4298      	cmp	r0, r3
 800c952:	b510      	push	{r4, lr}
 800c954:	db11      	blt.n	800c97a <__any_on+0x32>
 800c956:	dd0a      	ble.n	800c96e <__any_on+0x26>
 800c958:	f011 011f 	ands.w	r1, r1, #31
 800c95c:	d007      	beq.n	800c96e <__any_on+0x26>
 800c95e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c962:	fa24 f001 	lsr.w	r0, r4, r1
 800c966:	fa00 f101 	lsl.w	r1, r0, r1
 800c96a:	428c      	cmp	r4, r1
 800c96c:	d10b      	bne.n	800c986 <__any_on+0x3e>
 800c96e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c972:	4293      	cmp	r3, r2
 800c974:	d803      	bhi.n	800c97e <__any_on+0x36>
 800c976:	2000      	movs	r0, #0
 800c978:	bd10      	pop	{r4, pc}
 800c97a:	4603      	mov	r3, r0
 800c97c:	e7f7      	b.n	800c96e <__any_on+0x26>
 800c97e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c982:	2900      	cmp	r1, #0
 800c984:	d0f5      	beq.n	800c972 <__any_on+0x2a>
 800c986:	2001      	movs	r0, #1
 800c988:	e7f6      	b.n	800c978 <__any_on+0x30>

0800c98a <sulp>:
 800c98a:	b570      	push	{r4, r5, r6, lr}
 800c98c:	4604      	mov	r4, r0
 800c98e:	460d      	mov	r5, r1
 800c990:	4616      	mov	r6, r2
 800c992:	ec45 4b10 	vmov	d0, r4, r5
 800c996:	f7ff febd 	bl	800c714 <__ulp>
 800c99a:	b17e      	cbz	r6, 800c9bc <sulp+0x32>
 800c99c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c9a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	dd09      	ble.n	800c9bc <sulp+0x32>
 800c9a8:	051b      	lsls	r3, r3, #20
 800c9aa:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c9ae:	2000      	movs	r0, #0
 800c9b0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c9b4:	ec41 0b17 	vmov	d7, r0, r1
 800c9b8:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c9bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c9c0 <_strtod_l>:
 800c9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c4:	ed2d 8b0a 	vpush	{d8-d12}
 800c9c8:	b097      	sub	sp, #92	@ 0x5c
 800c9ca:	4688      	mov	r8, r1
 800c9cc:	920e      	str	r2, [sp, #56]	@ 0x38
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	9212      	str	r2, [sp, #72]	@ 0x48
 800c9d2:	9005      	str	r0, [sp, #20]
 800c9d4:	f04f 0a00 	mov.w	sl, #0
 800c9d8:	f04f 0b00 	mov.w	fp, #0
 800c9dc:	460a      	mov	r2, r1
 800c9de:	9211      	str	r2, [sp, #68]	@ 0x44
 800c9e0:	7811      	ldrb	r1, [r2, #0]
 800c9e2:	292b      	cmp	r1, #43	@ 0x2b
 800c9e4:	d04c      	beq.n	800ca80 <_strtod_l+0xc0>
 800c9e6:	d839      	bhi.n	800ca5c <_strtod_l+0x9c>
 800c9e8:	290d      	cmp	r1, #13
 800c9ea:	d833      	bhi.n	800ca54 <_strtod_l+0x94>
 800c9ec:	2908      	cmp	r1, #8
 800c9ee:	d833      	bhi.n	800ca58 <_strtod_l+0x98>
 800c9f0:	2900      	cmp	r1, #0
 800c9f2:	d03c      	beq.n	800ca6e <_strtod_l+0xae>
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	9208      	str	r2, [sp, #32]
 800c9f8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c9fa:	782a      	ldrb	r2, [r5, #0]
 800c9fc:	2a30      	cmp	r2, #48	@ 0x30
 800c9fe:	f040 80b7 	bne.w	800cb70 <_strtod_l+0x1b0>
 800ca02:	786a      	ldrb	r2, [r5, #1]
 800ca04:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ca08:	2a58      	cmp	r2, #88	@ 0x58
 800ca0a:	d170      	bne.n	800caee <_strtod_l+0x12e>
 800ca0c:	9302      	str	r3, [sp, #8]
 800ca0e:	9b08      	ldr	r3, [sp, #32]
 800ca10:	9301      	str	r3, [sp, #4]
 800ca12:	ab12      	add	r3, sp, #72	@ 0x48
 800ca14:	9300      	str	r3, [sp, #0]
 800ca16:	4a90      	ldr	r2, [pc, #576]	@ (800cc58 <_strtod_l+0x298>)
 800ca18:	9805      	ldr	r0, [sp, #20]
 800ca1a:	ab13      	add	r3, sp, #76	@ 0x4c
 800ca1c:	a911      	add	r1, sp, #68	@ 0x44
 800ca1e:	f001 faa5 	bl	800df6c <__gethex>
 800ca22:	f010 060f 	ands.w	r6, r0, #15
 800ca26:	4604      	mov	r4, r0
 800ca28:	d005      	beq.n	800ca36 <_strtod_l+0x76>
 800ca2a:	2e06      	cmp	r6, #6
 800ca2c:	d12a      	bne.n	800ca84 <_strtod_l+0xc4>
 800ca2e:	3501      	adds	r5, #1
 800ca30:	2300      	movs	r3, #0
 800ca32:	9511      	str	r5, [sp, #68]	@ 0x44
 800ca34:	9308      	str	r3, [sp, #32]
 800ca36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f040 8537 	bne.w	800d4ac <_strtod_l+0xaec>
 800ca3e:	9b08      	ldr	r3, [sp, #32]
 800ca40:	ec4b ab10 	vmov	d0, sl, fp
 800ca44:	b1cb      	cbz	r3, 800ca7a <_strtod_l+0xba>
 800ca46:	eeb1 0b40 	vneg.f64	d0, d0
 800ca4a:	b017      	add	sp, #92	@ 0x5c
 800ca4c:	ecbd 8b0a 	vpop	{d8-d12}
 800ca50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca54:	2920      	cmp	r1, #32
 800ca56:	d1cd      	bne.n	800c9f4 <_strtod_l+0x34>
 800ca58:	3201      	adds	r2, #1
 800ca5a:	e7c0      	b.n	800c9de <_strtod_l+0x1e>
 800ca5c:	292d      	cmp	r1, #45	@ 0x2d
 800ca5e:	d1c9      	bne.n	800c9f4 <_strtod_l+0x34>
 800ca60:	2101      	movs	r1, #1
 800ca62:	9108      	str	r1, [sp, #32]
 800ca64:	1c51      	adds	r1, r2, #1
 800ca66:	9111      	str	r1, [sp, #68]	@ 0x44
 800ca68:	7852      	ldrb	r2, [r2, #1]
 800ca6a:	2a00      	cmp	r2, #0
 800ca6c:	d1c4      	bne.n	800c9f8 <_strtod_l+0x38>
 800ca6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca70:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	f040 8517 	bne.w	800d4a8 <_strtod_l+0xae8>
 800ca7a:	ec4b ab10 	vmov	d0, sl, fp
 800ca7e:	e7e4      	b.n	800ca4a <_strtod_l+0x8a>
 800ca80:	2100      	movs	r1, #0
 800ca82:	e7ee      	b.n	800ca62 <_strtod_l+0xa2>
 800ca84:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ca86:	b13a      	cbz	r2, 800ca98 <_strtod_l+0xd8>
 800ca88:	2135      	movs	r1, #53	@ 0x35
 800ca8a:	a814      	add	r0, sp, #80	@ 0x50
 800ca8c:	f7ff ff39 	bl	800c902 <__copybits>
 800ca90:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ca92:	9805      	ldr	r0, [sp, #20]
 800ca94:	f7ff fb12 	bl	800c0bc <_Bfree>
 800ca98:	1e73      	subs	r3, r6, #1
 800ca9a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca9c:	2b04      	cmp	r3, #4
 800ca9e:	d806      	bhi.n	800caae <_strtod_l+0xee>
 800caa0:	e8df f003 	tbb	[pc, r3]
 800caa4:	201d0314 	.word	0x201d0314
 800caa8:	14          	.byte	0x14
 800caa9:	00          	.byte	0x00
 800caaa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800caae:	05e3      	lsls	r3, r4, #23
 800cab0:	bf48      	it	mi
 800cab2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cab6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800caba:	0d1b      	lsrs	r3, r3, #20
 800cabc:	051b      	lsls	r3, r3, #20
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d1b9      	bne.n	800ca36 <_strtod_l+0x76>
 800cac2:	f7fe fb91 	bl	800b1e8 <__errno>
 800cac6:	2322      	movs	r3, #34	@ 0x22
 800cac8:	6003      	str	r3, [r0, #0]
 800caca:	e7b4      	b.n	800ca36 <_strtod_l+0x76>
 800cacc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800cad0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cad4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cad8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cadc:	e7e7      	b.n	800caae <_strtod_l+0xee>
 800cade:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cc60 <_strtod_l+0x2a0>
 800cae2:	e7e4      	b.n	800caae <_strtod_l+0xee>
 800cae4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cae8:	f04f 3aff 	mov.w	sl, #4294967295
 800caec:	e7df      	b.n	800caae <_strtod_l+0xee>
 800caee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800caf0:	1c5a      	adds	r2, r3, #1
 800caf2:	9211      	str	r2, [sp, #68]	@ 0x44
 800caf4:	785b      	ldrb	r3, [r3, #1]
 800caf6:	2b30      	cmp	r3, #48	@ 0x30
 800caf8:	d0f9      	beq.n	800caee <_strtod_l+0x12e>
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d09b      	beq.n	800ca36 <_strtod_l+0x76>
 800cafe:	2301      	movs	r3, #1
 800cb00:	9307      	str	r3, [sp, #28]
 800cb02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb04:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb06:	2300      	movs	r3, #0
 800cb08:	9306      	str	r3, [sp, #24]
 800cb0a:	4699      	mov	r9, r3
 800cb0c:	461d      	mov	r5, r3
 800cb0e:	220a      	movs	r2, #10
 800cb10:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800cb12:	7804      	ldrb	r4, [r0, #0]
 800cb14:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800cb18:	b2d9      	uxtb	r1, r3
 800cb1a:	2909      	cmp	r1, #9
 800cb1c:	d92a      	bls.n	800cb74 <_strtod_l+0x1b4>
 800cb1e:	494f      	ldr	r1, [pc, #316]	@ (800cc5c <_strtod_l+0x29c>)
 800cb20:	2201      	movs	r2, #1
 800cb22:	f001 f95d 	bl	800dde0 <strncmp>
 800cb26:	b398      	cbz	r0, 800cb90 <_strtod_l+0x1d0>
 800cb28:	2000      	movs	r0, #0
 800cb2a:	4622      	mov	r2, r4
 800cb2c:	462b      	mov	r3, r5
 800cb2e:	4607      	mov	r7, r0
 800cb30:	4601      	mov	r1, r0
 800cb32:	2a65      	cmp	r2, #101	@ 0x65
 800cb34:	d001      	beq.n	800cb3a <_strtod_l+0x17a>
 800cb36:	2a45      	cmp	r2, #69	@ 0x45
 800cb38:	d118      	bne.n	800cb6c <_strtod_l+0x1ac>
 800cb3a:	b91b      	cbnz	r3, 800cb44 <_strtod_l+0x184>
 800cb3c:	9b07      	ldr	r3, [sp, #28]
 800cb3e:	4303      	orrs	r3, r0
 800cb40:	d095      	beq.n	800ca6e <_strtod_l+0xae>
 800cb42:	2300      	movs	r3, #0
 800cb44:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800cb48:	f108 0201 	add.w	r2, r8, #1
 800cb4c:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb4e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cb52:	2a2b      	cmp	r2, #43	@ 0x2b
 800cb54:	d074      	beq.n	800cc40 <_strtod_l+0x280>
 800cb56:	2a2d      	cmp	r2, #45	@ 0x2d
 800cb58:	d07a      	beq.n	800cc50 <_strtod_l+0x290>
 800cb5a:	f04f 0e00 	mov.w	lr, #0
 800cb5e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800cb62:	2c09      	cmp	r4, #9
 800cb64:	f240 8082 	bls.w	800cc6c <_strtod_l+0x2ac>
 800cb68:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800cb6c:	2400      	movs	r4, #0
 800cb6e:	e09d      	b.n	800ccac <_strtod_l+0x2ec>
 800cb70:	2300      	movs	r3, #0
 800cb72:	e7c5      	b.n	800cb00 <_strtod_l+0x140>
 800cb74:	2d08      	cmp	r5, #8
 800cb76:	bfc8      	it	gt
 800cb78:	9906      	ldrgt	r1, [sp, #24]
 800cb7a:	f100 0001 	add.w	r0, r0, #1
 800cb7e:	bfca      	itet	gt
 800cb80:	fb02 3301 	mlagt	r3, r2, r1, r3
 800cb84:	fb02 3909 	mlale	r9, r2, r9, r3
 800cb88:	9306      	strgt	r3, [sp, #24]
 800cb8a:	3501      	adds	r5, #1
 800cb8c:	9011      	str	r0, [sp, #68]	@ 0x44
 800cb8e:	e7bf      	b.n	800cb10 <_strtod_l+0x150>
 800cb90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb92:	1c5a      	adds	r2, r3, #1
 800cb94:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb96:	785a      	ldrb	r2, [r3, #1]
 800cb98:	b3bd      	cbz	r5, 800cc0a <_strtod_l+0x24a>
 800cb9a:	4607      	mov	r7, r0
 800cb9c:	462b      	mov	r3, r5
 800cb9e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cba2:	2909      	cmp	r1, #9
 800cba4:	d912      	bls.n	800cbcc <_strtod_l+0x20c>
 800cba6:	2101      	movs	r1, #1
 800cba8:	e7c3      	b.n	800cb32 <_strtod_l+0x172>
 800cbaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbac:	1c5a      	adds	r2, r3, #1
 800cbae:	9211      	str	r2, [sp, #68]	@ 0x44
 800cbb0:	785a      	ldrb	r2, [r3, #1]
 800cbb2:	3001      	adds	r0, #1
 800cbb4:	2a30      	cmp	r2, #48	@ 0x30
 800cbb6:	d0f8      	beq.n	800cbaa <_strtod_l+0x1ea>
 800cbb8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cbbc:	2b08      	cmp	r3, #8
 800cbbe:	f200 847a 	bhi.w	800d4b6 <_strtod_l+0xaf6>
 800cbc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbc4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbc6:	4607      	mov	r7, r0
 800cbc8:	2000      	movs	r0, #0
 800cbca:	4603      	mov	r3, r0
 800cbcc:	3a30      	subs	r2, #48	@ 0x30
 800cbce:	f100 0101 	add.w	r1, r0, #1
 800cbd2:	d014      	beq.n	800cbfe <_strtod_l+0x23e>
 800cbd4:	440f      	add	r7, r1
 800cbd6:	469c      	mov	ip, r3
 800cbd8:	f04f 0e0a 	mov.w	lr, #10
 800cbdc:	f10c 0401 	add.w	r4, ip, #1
 800cbe0:	1ae6      	subs	r6, r4, r3
 800cbe2:	42b1      	cmp	r1, r6
 800cbe4:	dc13      	bgt.n	800cc0e <_strtod_l+0x24e>
 800cbe6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cbea:	1819      	adds	r1, r3, r0
 800cbec:	2908      	cmp	r1, #8
 800cbee:	f103 0301 	add.w	r3, r3, #1
 800cbf2:	4403      	add	r3, r0
 800cbf4:	dc19      	bgt.n	800cc2a <_strtod_l+0x26a>
 800cbf6:	210a      	movs	r1, #10
 800cbf8:	fb01 2909 	mla	r9, r1, r9, r2
 800cbfc:	2100      	movs	r1, #0
 800cbfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc00:	1c50      	adds	r0, r2, #1
 800cc02:	9011      	str	r0, [sp, #68]	@ 0x44
 800cc04:	7852      	ldrb	r2, [r2, #1]
 800cc06:	4608      	mov	r0, r1
 800cc08:	e7c9      	b.n	800cb9e <_strtod_l+0x1de>
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	e7d2      	b.n	800cbb4 <_strtod_l+0x1f4>
 800cc0e:	f1bc 0f08 	cmp.w	ip, #8
 800cc12:	dc03      	bgt.n	800cc1c <_strtod_l+0x25c>
 800cc14:	fb0e f909 	mul.w	r9, lr, r9
 800cc18:	46a4      	mov	ip, r4
 800cc1a:	e7df      	b.n	800cbdc <_strtod_l+0x21c>
 800cc1c:	2c10      	cmp	r4, #16
 800cc1e:	bfde      	ittt	le
 800cc20:	9e06      	ldrle	r6, [sp, #24]
 800cc22:	fb0e f606 	mulle.w	r6, lr, r6
 800cc26:	9606      	strle	r6, [sp, #24]
 800cc28:	e7f6      	b.n	800cc18 <_strtod_l+0x258>
 800cc2a:	290f      	cmp	r1, #15
 800cc2c:	bfdf      	itttt	le
 800cc2e:	9806      	ldrle	r0, [sp, #24]
 800cc30:	210a      	movle	r1, #10
 800cc32:	fb01 2200 	mlale	r2, r1, r0, r2
 800cc36:	9206      	strle	r2, [sp, #24]
 800cc38:	e7e0      	b.n	800cbfc <_strtod_l+0x23c>
 800cc3a:	2700      	movs	r7, #0
 800cc3c:	2101      	movs	r1, #1
 800cc3e:	e77d      	b.n	800cb3c <_strtod_l+0x17c>
 800cc40:	f04f 0e00 	mov.w	lr, #0
 800cc44:	f108 0202 	add.w	r2, r8, #2
 800cc48:	9211      	str	r2, [sp, #68]	@ 0x44
 800cc4a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cc4e:	e786      	b.n	800cb5e <_strtod_l+0x19e>
 800cc50:	f04f 0e01 	mov.w	lr, #1
 800cc54:	e7f6      	b.n	800cc44 <_strtod_l+0x284>
 800cc56:	bf00      	nop
 800cc58:	0800efb4 	.word	0x0800efb4
 800cc5c:	0800ede8 	.word	0x0800ede8
 800cc60:	7ff00000 	.word	0x7ff00000
 800cc64:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc66:	1c54      	adds	r4, r2, #1
 800cc68:	9411      	str	r4, [sp, #68]	@ 0x44
 800cc6a:	7852      	ldrb	r2, [r2, #1]
 800cc6c:	2a30      	cmp	r2, #48	@ 0x30
 800cc6e:	d0f9      	beq.n	800cc64 <_strtod_l+0x2a4>
 800cc70:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800cc74:	2c08      	cmp	r4, #8
 800cc76:	f63f af79 	bhi.w	800cb6c <_strtod_l+0x1ac>
 800cc7a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800cc7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc80:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc82:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc84:	1c54      	adds	r4, r2, #1
 800cc86:	9411      	str	r4, [sp, #68]	@ 0x44
 800cc88:	7852      	ldrb	r2, [r2, #1]
 800cc8a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800cc8e:	2e09      	cmp	r6, #9
 800cc90:	d937      	bls.n	800cd02 <_strtod_l+0x342>
 800cc92:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800cc94:	1ba4      	subs	r4, r4, r6
 800cc96:	2c08      	cmp	r4, #8
 800cc98:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800cc9c:	dc02      	bgt.n	800cca4 <_strtod_l+0x2e4>
 800cc9e:	4564      	cmp	r4, ip
 800cca0:	bfa8      	it	ge
 800cca2:	4664      	movge	r4, ip
 800cca4:	f1be 0f00 	cmp.w	lr, #0
 800cca8:	d000      	beq.n	800ccac <_strtod_l+0x2ec>
 800ccaa:	4264      	negs	r4, r4
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d14d      	bne.n	800cd4c <_strtod_l+0x38c>
 800ccb0:	9b07      	ldr	r3, [sp, #28]
 800ccb2:	4318      	orrs	r0, r3
 800ccb4:	f47f aebf 	bne.w	800ca36 <_strtod_l+0x76>
 800ccb8:	2900      	cmp	r1, #0
 800ccba:	f47f aed8 	bne.w	800ca6e <_strtod_l+0xae>
 800ccbe:	2a69      	cmp	r2, #105	@ 0x69
 800ccc0:	d027      	beq.n	800cd12 <_strtod_l+0x352>
 800ccc2:	dc24      	bgt.n	800cd0e <_strtod_l+0x34e>
 800ccc4:	2a49      	cmp	r2, #73	@ 0x49
 800ccc6:	d024      	beq.n	800cd12 <_strtod_l+0x352>
 800ccc8:	2a4e      	cmp	r2, #78	@ 0x4e
 800ccca:	f47f aed0 	bne.w	800ca6e <_strtod_l+0xae>
 800ccce:	4997      	ldr	r1, [pc, #604]	@ (800cf2c <_strtod_l+0x56c>)
 800ccd0:	a811      	add	r0, sp, #68	@ 0x44
 800ccd2:	f001 fb6d 	bl	800e3b0 <__match>
 800ccd6:	2800      	cmp	r0, #0
 800ccd8:	f43f aec9 	beq.w	800ca6e <_strtod_l+0xae>
 800ccdc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	2b28      	cmp	r3, #40	@ 0x28
 800cce2:	d12d      	bne.n	800cd40 <_strtod_l+0x380>
 800cce4:	4992      	ldr	r1, [pc, #584]	@ (800cf30 <_strtod_l+0x570>)
 800cce6:	aa14      	add	r2, sp, #80	@ 0x50
 800cce8:	a811      	add	r0, sp, #68	@ 0x44
 800ccea:	f001 fb75 	bl	800e3d8 <__hexnan>
 800ccee:	2805      	cmp	r0, #5
 800ccf0:	d126      	bne.n	800cd40 <_strtod_l+0x380>
 800ccf2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ccf4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800ccf8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ccfc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cd00:	e699      	b.n	800ca36 <_strtod_l+0x76>
 800cd02:	240a      	movs	r4, #10
 800cd04:	fb04 2c0c 	mla	ip, r4, ip, r2
 800cd08:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800cd0c:	e7b9      	b.n	800cc82 <_strtod_l+0x2c2>
 800cd0e:	2a6e      	cmp	r2, #110	@ 0x6e
 800cd10:	e7db      	b.n	800ccca <_strtod_l+0x30a>
 800cd12:	4988      	ldr	r1, [pc, #544]	@ (800cf34 <_strtod_l+0x574>)
 800cd14:	a811      	add	r0, sp, #68	@ 0x44
 800cd16:	f001 fb4b 	bl	800e3b0 <__match>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	f43f aea7 	beq.w	800ca6e <_strtod_l+0xae>
 800cd20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd22:	4985      	ldr	r1, [pc, #532]	@ (800cf38 <_strtod_l+0x578>)
 800cd24:	3b01      	subs	r3, #1
 800cd26:	a811      	add	r0, sp, #68	@ 0x44
 800cd28:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd2a:	f001 fb41 	bl	800e3b0 <__match>
 800cd2e:	b910      	cbnz	r0, 800cd36 <_strtod_l+0x376>
 800cd30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd32:	3301      	adds	r3, #1
 800cd34:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd36:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800cf4c <_strtod_l+0x58c>
 800cd3a:	f04f 0a00 	mov.w	sl, #0
 800cd3e:	e67a      	b.n	800ca36 <_strtod_l+0x76>
 800cd40:	487e      	ldr	r0, [pc, #504]	@ (800cf3c <_strtod_l+0x57c>)
 800cd42:	f001 f871 	bl	800de28 <nan>
 800cd46:	ec5b ab10 	vmov	sl, fp, d0
 800cd4a:	e674      	b.n	800ca36 <_strtod_l+0x76>
 800cd4c:	ee07 9a90 	vmov	s15, r9
 800cd50:	1be2      	subs	r2, r4, r7
 800cd52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cd56:	2d00      	cmp	r5, #0
 800cd58:	bf08      	it	eq
 800cd5a:	461d      	moveq	r5, r3
 800cd5c:	2b10      	cmp	r3, #16
 800cd5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd60:	461a      	mov	r2, r3
 800cd62:	bfa8      	it	ge
 800cd64:	2210      	movge	r2, #16
 800cd66:	2b09      	cmp	r3, #9
 800cd68:	ec5b ab17 	vmov	sl, fp, d7
 800cd6c:	dc15      	bgt.n	800cd9a <_strtod_l+0x3da>
 800cd6e:	1be1      	subs	r1, r4, r7
 800cd70:	2900      	cmp	r1, #0
 800cd72:	f43f ae60 	beq.w	800ca36 <_strtod_l+0x76>
 800cd76:	eba4 0107 	sub.w	r1, r4, r7
 800cd7a:	dd72      	ble.n	800ce62 <_strtod_l+0x4a2>
 800cd7c:	2916      	cmp	r1, #22
 800cd7e:	dc59      	bgt.n	800ce34 <_strtod_l+0x474>
 800cd80:	4b6f      	ldr	r3, [pc, #444]	@ (800cf40 <_strtod_l+0x580>)
 800cd82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd88:	ed93 7b00 	vldr	d7, [r3]
 800cd8c:	ec4b ab16 	vmov	d6, sl, fp
 800cd90:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cd94:	ec5b ab17 	vmov	sl, fp, d7
 800cd98:	e64d      	b.n	800ca36 <_strtod_l+0x76>
 800cd9a:	4969      	ldr	r1, [pc, #420]	@ (800cf40 <_strtod_l+0x580>)
 800cd9c:	eddd 6a06 	vldr	s13, [sp, #24]
 800cda0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800cda4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800cda8:	2b0f      	cmp	r3, #15
 800cdaa:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800cdae:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cdb2:	ec5b ab16 	vmov	sl, fp, d6
 800cdb6:	ddda      	ble.n	800cd6e <_strtod_l+0x3ae>
 800cdb8:	1a9a      	subs	r2, r3, r2
 800cdba:	1be1      	subs	r1, r4, r7
 800cdbc:	440a      	add	r2, r1
 800cdbe:	2a00      	cmp	r2, #0
 800cdc0:	f340 8094 	ble.w	800ceec <_strtod_l+0x52c>
 800cdc4:	f012 000f 	ands.w	r0, r2, #15
 800cdc8:	d00a      	beq.n	800cde0 <_strtod_l+0x420>
 800cdca:	495d      	ldr	r1, [pc, #372]	@ (800cf40 <_strtod_l+0x580>)
 800cdcc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cdd0:	ed91 7b00 	vldr	d7, [r1]
 800cdd4:	ec4b ab16 	vmov	d6, sl, fp
 800cdd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cddc:	ec5b ab17 	vmov	sl, fp, d7
 800cde0:	f032 020f 	bics.w	r2, r2, #15
 800cde4:	d073      	beq.n	800cece <_strtod_l+0x50e>
 800cde6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800cdea:	dd47      	ble.n	800ce7c <_strtod_l+0x4bc>
 800cdec:	2400      	movs	r4, #0
 800cdee:	4625      	mov	r5, r4
 800cdf0:	9407      	str	r4, [sp, #28]
 800cdf2:	4626      	mov	r6, r4
 800cdf4:	9a05      	ldr	r2, [sp, #20]
 800cdf6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cf4c <_strtod_l+0x58c>
 800cdfa:	2322      	movs	r3, #34	@ 0x22
 800cdfc:	6013      	str	r3, [r2, #0]
 800cdfe:	f04f 0a00 	mov.w	sl, #0
 800ce02:	9b07      	ldr	r3, [sp, #28]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	f43f ae16 	beq.w	800ca36 <_strtod_l+0x76>
 800ce0a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ce0c:	9805      	ldr	r0, [sp, #20]
 800ce0e:	f7ff f955 	bl	800c0bc <_Bfree>
 800ce12:	9805      	ldr	r0, [sp, #20]
 800ce14:	4631      	mov	r1, r6
 800ce16:	f7ff f951 	bl	800c0bc <_Bfree>
 800ce1a:	9805      	ldr	r0, [sp, #20]
 800ce1c:	4629      	mov	r1, r5
 800ce1e:	f7ff f94d 	bl	800c0bc <_Bfree>
 800ce22:	9907      	ldr	r1, [sp, #28]
 800ce24:	9805      	ldr	r0, [sp, #20]
 800ce26:	f7ff f949 	bl	800c0bc <_Bfree>
 800ce2a:	9805      	ldr	r0, [sp, #20]
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	f7ff f945 	bl	800c0bc <_Bfree>
 800ce32:	e600      	b.n	800ca36 <_strtod_l+0x76>
 800ce34:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ce38:	1be0      	subs	r0, r4, r7
 800ce3a:	4281      	cmp	r1, r0
 800ce3c:	dbbc      	blt.n	800cdb8 <_strtod_l+0x3f8>
 800ce3e:	4a40      	ldr	r2, [pc, #256]	@ (800cf40 <_strtod_l+0x580>)
 800ce40:	f1c3 030f 	rsb	r3, r3, #15
 800ce44:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ce48:	ed91 7b00 	vldr	d7, [r1]
 800ce4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce4e:	ec4b ab16 	vmov	d6, sl, fp
 800ce52:	1acb      	subs	r3, r1, r3
 800ce54:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ce58:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce5c:	ed92 6b00 	vldr	d6, [r2]
 800ce60:	e796      	b.n	800cd90 <_strtod_l+0x3d0>
 800ce62:	3116      	adds	r1, #22
 800ce64:	dba8      	blt.n	800cdb8 <_strtod_l+0x3f8>
 800ce66:	4b36      	ldr	r3, [pc, #216]	@ (800cf40 <_strtod_l+0x580>)
 800ce68:	1b3c      	subs	r4, r7, r4
 800ce6a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ce6e:	ed94 7b00 	vldr	d7, [r4]
 800ce72:	ec4b ab16 	vmov	d6, sl, fp
 800ce76:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ce7a:	e78b      	b.n	800cd94 <_strtod_l+0x3d4>
 800ce7c:	2000      	movs	r0, #0
 800ce7e:	ec4b ab17 	vmov	d7, sl, fp
 800ce82:	4e30      	ldr	r6, [pc, #192]	@ (800cf44 <_strtod_l+0x584>)
 800ce84:	1112      	asrs	r2, r2, #4
 800ce86:	4601      	mov	r1, r0
 800ce88:	2a01      	cmp	r2, #1
 800ce8a:	dc23      	bgt.n	800ced4 <_strtod_l+0x514>
 800ce8c:	b108      	cbz	r0, 800ce92 <_strtod_l+0x4d2>
 800ce8e:	ec5b ab17 	vmov	sl, fp, d7
 800ce92:	4a2c      	ldr	r2, [pc, #176]	@ (800cf44 <_strtod_l+0x584>)
 800ce94:	482c      	ldr	r0, [pc, #176]	@ (800cf48 <_strtod_l+0x588>)
 800ce96:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ce9a:	ed92 7b00 	vldr	d7, [r2]
 800ce9e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cea2:	ec4b ab16 	vmov	d6, sl, fp
 800cea6:	4a29      	ldr	r2, [pc, #164]	@ (800cf4c <_strtod_l+0x58c>)
 800cea8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ceac:	ee17 1a90 	vmov	r1, s15
 800ceb0:	400a      	ands	r2, r1
 800ceb2:	4282      	cmp	r2, r0
 800ceb4:	ec5b ab17 	vmov	sl, fp, d7
 800ceb8:	d898      	bhi.n	800cdec <_strtod_l+0x42c>
 800ceba:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800cebe:	4282      	cmp	r2, r0
 800cec0:	bf86      	itte	hi
 800cec2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800cf50 <_strtod_l+0x590>
 800cec6:	f04f 3aff 	movhi.w	sl, #4294967295
 800ceca:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800cece:	2200      	movs	r2, #0
 800ced0:	9206      	str	r2, [sp, #24]
 800ced2:	e076      	b.n	800cfc2 <_strtod_l+0x602>
 800ced4:	f012 0f01 	tst.w	r2, #1
 800ced8:	d004      	beq.n	800cee4 <_strtod_l+0x524>
 800ceda:	ed96 6b00 	vldr	d6, [r6]
 800cede:	2001      	movs	r0, #1
 800cee0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cee4:	3101      	adds	r1, #1
 800cee6:	1052      	asrs	r2, r2, #1
 800cee8:	3608      	adds	r6, #8
 800ceea:	e7cd      	b.n	800ce88 <_strtod_l+0x4c8>
 800ceec:	d0ef      	beq.n	800cece <_strtod_l+0x50e>
 800ceee:	4252      	negs	r2, r2
 800cef0:	f012 000f 	ands.w	r0, r2, #15
 800cef4:	d00a      	beq.n	800cf0c <_strtod_l+0x54c>
 800cef6:	4912      	ldr	r1, [pc, #72]	@ (800cf40 <_strtod_l+0x580>)
 800cef8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cefc:	ed91 7b00 	vldr	d7, [r1]
 800cf00:	ec4b ab16 	vmov	d6, sl, fp
 800cf04:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cf08:	ec5b ab17 	vmov	sl, fp, d7
 800cf0c:	1112      	asrs	r2, r2, #4
 800cf0e:	d0de      	beq.n	800cece <_strtod_l+0x50e>
 800cf10:	2a1f      	cmp	r2, #31
 800cf12:	dd1f      	ble.n	800cf54 <_strtod_l+0x594>
 800cf14:	2400      	movs	r4, #0
 800cf16:	4625      	mov	r5, r4
 800cf18:	9407      	str	r4, [sp, #28]
 800cf1a:	4626      	mov	r6, r4
 800cf1c:	9a05      	ldr	r2, [sp, #20]
 800cf1e:	2322      	movs	r3, #34	@ 0x22
 800cf20:	f04f 0a00 	mov.w	sl, #0
 800cf24:	f04f 0b00 	mov.w	fp, #0
 800cf28:	6013      	str	r3, [r2, #0]
 800cf2a:	e76a      	b.n	800ce02 <_strtod_l+0x442>
 800cf2c:	0800ecd6 	.word	0x0800ecd6
 800cf30:	0800efa0 	.word	0x0800efa0
 800cf34:	0800ecce 	.word	0x0800ecce
 800cf38:	0800ed05 	.word	0x0800ed05
 800cf3c:	0800ee3e 	.word	0x0800ee3e
 800cf40:	0800eed8 	.word	0x0800eed8
 800cf44:	0800eeb0 	.word	0x0800eeb0
 800cf48:	7ca00000 	.word	0x7ca00000
 800cf4c:	7ff00000 	.word	0x7ff00000
 800cf50:	7fefffff 	.word	0x7fefffff
 800cf54:	f012 0110 	ands.w	r1, r2, #16
 800cf58:	bf18      	it	ne
 800cf5a:	216a      	movne	r1, #106	@ 0x6a
 800cf5c:	9106      	str	r1, [sp, #24]
 800cf5e:	ec4b ab17 	vmov	d7, sl, fp
 800cf62:	49af      	ldr	r1, [pc, #700]	@ (800d220 <_strtod_l+0x860>)
 800cf64:	2000      	movs	r0, #0
 800cf66:	07d6      	lsls	r6, r2, #31
 800cf68:	d504      	bpl.n	800cf74 <_strtod_l+0x5b4>
 800cf6a:	ed91 6b00 	vldr	d6, [r1]
 800cf6e:	2001      	movs	r0, #1
 800cf70:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf74:	1052      	asrs	r2, r2, #1
 800cf76:	f101 0108 	add.w	r1, r1, #8
 800cf7a:	d1f4      	bne.n	800cf66 <_strtod_l+0x5a6>
 800cf7c:	b108      	cbz	r0, 800cf82 <_strtod_l+0x5c2>
 800cf7e:	ec5b ab17 	vmov	sl, fp, d7
 800cf82:	9a06      	ldr	r2, [sp, #24]
 800cf84:	b1b2      	cbz	r2, 800cfb4 <_strtod_l+0x5f4>
 800cf86:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800cf8a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800cf8e:	2a00      	cmp	r2, #0
 800cf90:	4658      	mov	r0, fp
 800cf92:	dd0f      	ble.n	800cfb4 <_strtod_l+0x5f4>
 800cf94:	2a1f      	cmp	r2, #31
 800cf96:	dd55      	ble.n	800d044 <_strtod_l+0x684>
 800cf98:	2a34      	cmp	r2, #52	@ 0x34
 800cf9a:	bfde      	ittt	le
 800cf9c:	f04f 32ff 	movle.w	r2, #4294967295
 800cfa0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800cfa4:	408a      	lslle	r2, r1
 800cfa6:	f04f 0a00 	mov.w	sl, #0
 800cfaa:	bfcc      	ite	gt
 800cfac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cfb0:	ea02 0b00 	andle.w	fp, r2, r0
 800cfb4:	ec4b ab17 	vmov	d7, sl, fp
 800cfb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cfbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc0:	d0a8      	beq.n	800cf14 <_strtod_l+0x554>
 800cfc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cfc4:	9805      	ldr	r0, [sp, #20]
 800cfc6:	f8cd 9000 	str.w	r9, [sp]
 800cfca:	462a      	mov	r2, r5
 800cfcc:	f7ff f8de 	bl	800c18c <__s2b>
 800cfd0:	9007      	str	r0, [sp, #28]
 800cfd2:	2800      	cmp	r0, #0
 800cfd4:	f43f af0a 	beq.w	800cdec <_strtod_l+0x42c>
 800cfd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfda:	1b3f      	subs	r7, r7, r4
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	bfb4      	ite	lt
 800cfe0:	463b      	movlt	r3, r7
 800cfe2:	2300      	movge	r3, #0
 800cfe4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800d210 <_strtod_l+0x850>
 800cfec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cff0:	2400      	movs	r4, #0
 800cff2:	930d      	str	r3, [sp, #52]	@ 0x34
 800cff4:	4625      	mov	r5, r4
 800cff6:	9b07      	ldr	r3, [sp, #28]
 800cff8:	9805      	ldr	r0, [sp, #20]
 800cffa:	6859      	ldr	r1, [r3, #4]
 800cffc:	f7ff f81e 	bl	800c03c <_Balloc>
 800d000:	4606      	mov	r6, r0
 800d002:	2800      	cmp	r0, #0
 800d004:	f43f aef6 	beq.w	800cdf4 <_strtod_l+0x434>
 800d008:	9b07      	ldr	r3, [sp, #28]
 800d00a:	691a      	ldr	r2, [r3, #16]
 800d00c:	ec4b ab19 	vmov	d9, sl, fp
 800d010:	3202      	adds	r2, #2
 800d012:	f103 010c 	add.w	r1, r3, #12
 800d016:	0092      	lsls	r2, r2, #2
 800d018:	300c      	adds	r0, #12
 800d01a:	f7fe f912 	bl	800b242 <memcpy>
 800d01e:	eeb0 0b49 	vmov.f64	d0, d9
 800d022:	9805      	ldr	r0, [sp, #20]
 800d024:	aa14      	add	r2, sp, #80	@ 0x50
 800d026:	a913      	add	r1, sp, #76	@ 0x4c
 800d028:	f7ff fbe4 	bl	800c7f4 <__d2b>
 800d02c:	9012      	str	r0, [sp, #72]	@ 0x48
 800d02e:	2800      	cmp	r0, #0
 800d030:	f43f aee0 	beq.w	800cdf4 <_strtod_l+0x434>
 800d034:	9805      	ldr	r0, [sp, #20]
 800d036:	2101      	movs	r1, #1
 800d038:	f7ff f93e 	bl	800c2b8 <__i2b>
 800d03c:	4605      	mov	r5, r0
 800d03e:	b940      	cbnz	r0, 800d052 <_strtod_l+0x692>
 800d040:	2500      	movs	r5, #0
 800d042:	e6d7      	b.n	800cdf4 <_strtod_l+0x434>
 800d044:	f04f 31ff 	mov.w	r1, #4294967295
 800d048:	fa01 f202 	lsl.w	r2, r1, r2
 800d04c:	ea02 0a0a 	and.w	sl, r2, sl
 800d050:	e7b0      	b.n	800cfb4 <_strtod_l+0x5f4>
 800d052:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800d054:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d056:	2f00      	cmp	r7, #0
 800d058:	bfab      	itete	ge
 800d05a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800d05c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800d05e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800d062:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800d066:	bfac      	ite	ge
 800d068:	eb07 0903 	addge.w	r9, r7, r3
 800d06c:	eba3 0807 	sublt.w	r8, r3, r7
 800d070:	9b06      	ldr	r3, [sp, #24]
 800d072:	1aff      	subs	r7, r7, r3
 800d074:	4417      	add	r7, r2
 800d076:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800d07a:	4a6a      	ldr	r2, [pc, #424]	@ (800d224 <_strtod_l+0x864>)
 800d07c:	3f01      	subs	r7, #1
 800d07e:	4297      	cmp	r7, r2
 800d080:	da51      	bge.n	800d126 <_strtod_l+0x766>
 800d082:	1bd1      	subs	r1, r2, r7
 800d084:	291f      	cmp	r1, #31
 800d086:	eba3 0301 	sub.w	r3, r3, r1
 800d08a:	f04f 0201 	mov.w	r2, #1
 800d08e:	dc3e      	bgt.n	800d10e <_strtod_l+0x74e>
 800d090:	408a      	lsls	r2, r1
 800d092:	920c      	str	r2, [sp, #48]	@ 0x30
 800d094:	2200      	movs	r2, #0
 800d096:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d098:	eb09 0703 	add.w	r7, r9, r3
 800d09c:	4498      	add	r8, r3
 800d09e:	9b06      	ldr	r3, [sp, #24]
 800d0a0:	45b9      	cmp	r9, r7
 800d0a2:	4498      	add	r8, r3
 800d0a4:	464b      	mov	r3, r9
 800d0a6:	bfa8      	it	ge
 800d0a8:	463b      	movge	r3, r7
 800d0aa:	4543      	cmp	r3, r8
 800d0ac:	bfa8      	it	ge
 800d0ae:	4643      	movge	r3, r8
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	bfc2      	ittt	gt
 800d0b4:	1aff      	subgt	r7, r7, r3
 800d0b6:	eba8 0803 	subgt.w	r8, r8, r3
 800d0ba:	eba9 0903 	subgt.w	r9, r9, r3
 800d0be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	dd16      	ble.n	800d0f2 <_strtod_l+0x732>
 800d0c4:	4629      	mov	r1, r5
 800d0c6:	9805      	ldr	r0, [sp, #20]
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	f7ff f9ad 	bl	800c428 <__pow5mult>
 800d0ce:	4605      	mov	r5, r0
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	d0b5      	beq.n	800d040 <_strtod_l+0x680>
 800d0d4:	4601      	mov	r1, r0
 800d0d6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d0d8:	9805      	ldr	r0, [sp, #20]
 800d0da:	f7ff f903 	bl	800c2e4 <__multiply>
 800d0de:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	f43f ae87 	beq.w	800cdf4 <_strtod_l+0x434>
 800d0e6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d0e8:	9805      	ldr	r0, [sp, #20]
 800d0ea:	f7fe ffe7 	bl	800c0bc <_Bfree>
 800d0ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0f0:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0f2:	2f00      	cmp	r7, #0
 800d0f4:	dc1b      	bgt.n	800d12e <_strtod_l+0x76e>
 800d0f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	dd21      	ble.n	800d140 <_strtod_l+0x780>
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d100:	9805      	ldr	r0, [sp, #20]
 800d102:	f7ff f991 	bl	800c428 <__pow5mult>
 800d106:	4606      	mov	r6, r0
 800d108:	b9d0      	cbnz	r0, 800d140 <_strtod_l+0x780>
 800d10a:	2600      	movs	r6, #0
 800d10c:	e672      	b.n	800cdf4 <_strtod_l+0x434>
 800d10e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800d112:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800d116:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800d11a:	37e2      	adds	r7, #226	@ 0xe2
 800d11c:	fa02 f107 	lsl.w	r1, r2, r7
 800d120:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d122:	920c      	str	r2, [sp, #48]	@ 0x30
 800d124:	e7b8      	b.n	800d098 <_strtod_l+0x6d8>
 800d126:	2200      	movs	r2, #0
 800d128:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d12a:	2201      	movs	r2, #1
 800d12c:	e7f9      	b.n	800d122 <_strtod_l+0x762>
 800d12e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d130:	9805      	ldr	r0, [sp, #20]
 800d132:	463a      	mov	r2, r7
 800d134:	f7ff f9d2 	bl	800c4dc <__lshift>
 800d138:	9012      	str	r0, [sp, #72]	@ 0x48
 800d13a:	2800      	cmp	r0, #0
 800d13c:	d1db      	bne.n	800d0f6 <_strtod_l+0x736>
 800d13e:	e659      	b.n	800cdf4 <_strtod_l+0x434>
 800d140:	f1b8 0f00 	cmp.w	r8, #0
 800d144:	dd07      	ble.n	800d156 <_strtod_l+0x796>
 800d146:	4631      	mov	r1, r6
 800d148:	9805      	ldr	r0, [sp, #20]
 800d14a:	4642      	mov	r2, r8
 800d14c:	f7ff f9c6 	bl	800c4dc <__lshift>
 800d150:	4606      	mov	r6, r0
 800d152:	2800      	cmp	r0, #0
 800d154:	d0d9      	beq.n	800d10a <_strtod_l+0x74a>
 800d156:	f1b9 0f00 	cmp.w	r9, #0
 800d15a:	dd08      	ble.n	800d16e <_strtod_l+0x7ae>
 800d15c:	4629      	mov	r1, r5
 800d15e:	9805      	ldr	r0, [sp, #20]
 800d160:	464a      	mov	r2, r9
 800d162:	f7ff f9bb 	bl	800c4dc <__lshift>
 800d166:	4605      	mov	r5, r0
 800d168:	2800      	cmp	r0, #0
 800d16a:	f43f ae43 	beq.w	800cdf4 <_strtod_l+0x434>
 800d16e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d170:	9805      	ldr	r0, [sp, #20]
 800d172:	4632      	mov	r2, r6
 800d174:	f7ff fa3a 	bl	800c5ec <__mdiff>
 800d178:	4604      	mov	r4, r0
 800d17a:	2800      	cmp	r0, #0
 800d17c:	f43f ae3a 	beq.w	800cdf4 <_strtod_l+0x434>
 800d180:	2300      	movs	r3, #0
 800d182:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800d186:	60c3      	str	r3, [r0, #12]
 800d188:	4629      	mov	r1, r5
 800d18a:	f7ff fa13 	bl	800c5b4 <__mcmp>
 800d18e:	2800      	cmp	r0, #0
 800d190:	da4c      	bge.n	800d22c <_strtod_l+0x86c>
 800d192:	ea58 080a 	orrs.w	r8, r8, sl
 800d196:	d172      	bne.n	800d27e <_strtod_l+0x8be>
 800d198:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d16e      	bne.n	800d27e <_strtod_l+0x8be>
 800d1a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1a4:	0d1b      	lsrs	r3, r3, #20
 800d1a6:	051b      	lsls	r3, r3, #20
 800d1a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d1ac:	d967      	bls.n	800d27e <_strtod_l+0x8be>
 800d1ae:	6963      	ldr	r3, [r4, #20]
 800d1b0:	b913      	cbnz	r3, 800d1b8 <_strtod_l+0x7f8>
 800d1b2:	6923      	ldr	r3, [r4, #16]
 800d1b4:	2b01      	cmp	r3, #1
 800d1b6:	dd62      	ble.n	800d27e <_strtod_l+0x8be>
 800d1b8:	4621      	mov	r1, r4
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	9805      	ldr	r0, [sp, #20]
 800d1be:	f7ff f98d 	bl	800c4dc <__lshift>
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	4604      	mov	r4, r0
 800d1c6:	f7ff f9f5 	bl	800c5b4 <__mcmp>
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	dd57      	ble.n	800d27e <_strtod_l+0x8be>
 800d1ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1d2:	9a06      	ldr	r2, [sp, #24]
 800d1d4:	0d1b      	lsrs	r3, r3, #20
 800d1d6:	051b      	lsls	r3, r3, #20
 800d1d8:	2a00      	cmp	r2, #0
 800d1da:	d06e      	beq.n	800d2ba <_strtod_l+0x8fa>
 800d1dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d1e0:	d86b      	bhi.n	800d2ba <_strtod_l+0x8fa>
 800d1e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d1e6:	f67f ae99 	bls.w	800cf1c <_strtod_l+0x55c>
 800d1ea:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800d218 <_strtod_l+0x858>
 800d1ee:	ec4b ab16 	vmov	d6, sl, fp
 800d1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d228 <_strtod_l+0x868>)
 800d1f4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d1f8:	ee17 2a90 	vmov	r2, s15
 800d1fc:	4013      	ands	r3, r2
 800d1fe:	ec5b ab17 	vmov	sl, fp, d7
 800d202:	2b00      	cmp	r3, #0
 800d204:	f47f ae01 	bne.w	800ce0a <_strtod_l+0x44a>
 800d208:	9a05      	ldr	r2, [sp, #20]
 800d20a:	2322      	movs	r3, #34	@ 0x22
 800d20c:	6013      	str	r3, [r2, #0]
 800d20e:	e5fc      	b.n	800ce0a <_strtod_l+0x44a>
 800d210:	ffc00000 	.word	0xffc00000
 800d214:	41dfffff 	.word	0x41dfffff
 800d218:	00000000 	.word	0x00000000
 800d21c:	39500000 	.word	0x39500000
 800d220:	0800efc8 	.word	0x0800efc8
 800d224:	fffffc02 	.word	0xfffffc02
 800d228:	7ff00000 	.word	0x7ff00000
 800d22c:	46d9      	mov	r9, fp
 800d22e:	d15d      	bne.n	800d2ec <_strtod_l+0x92c>
 800d230:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d234:	f1b8 0f00 	cmp.w	r8, #0
 800d238:	d02a      	beq.n	800d290 <_strtod_l+0x8d0>
 800d23a:	4aa9      	ldr	r2, [pc, #676]	@ (800d4e0 <_strtod_l+0xb20>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d12a      	bne.n	800d296 <_strtod_l+0x8d6>
 800d240:	9b06      	ldr	r3, [sp, #24]
 800d242:	4652      	mov	r2, sl
 800d244:	b1fb      	cbz	r3, 800d286 <_strtod_l+0x8c6>
 800d246:	4ba7      	ldr	r3, [pc, #668]	@ (800d4e4 <_strtod_l+0xb24>)
 800d248:	ea0b 0303 	and.w	r3, fp, r3
 800d24c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d250:	f04f 31ff 	mov.w	r1, #4294967295
 800d254:	d81a      	bhi.n	800d28c <_strtod_l+0x8cc>
 800d256:	0d1b      	lsrs	r3, r3, #20
 800d258:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d25c:	fa01 f303 	lsl.w	r3, r1, r3
 800d260:	429a      	cmp	r2, r3
 800d262:	d118      	bne.n	800d296 <_strtod_l+0x8d6>
 800d264:	4ba0      	ldr	r3, [pc, #640]	@ (800d4e8 <_strtod_l+0xb28>)
 800d266:	4599      	cmp	r9, r3
 800d268:	d102      	bne.n	800d270 <_strtod_l+0x8b0>
 800d26a:	3201      	adds	r2, #1
 800d26c:	f43f adc2 	beq.w	800cdf4 <_strtod_l+0x434>
 800d270:	4b9c      	ldr	r3, [pc, #624]	@ (800d4e4 <_strtod_l+0xb24>)
 800d272:	ea09 0303 	and.w	r3, r9, r3
 800d276:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800d27a:	f04f 0a00 	mov.w	sl, #0
 800d27e:	9b06      	ldr	r3, [sp, #24]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1b2      	bne.n	800d1ea <_strtod_l+0x82a>
 800d284:	e5c1      	b.n	800ce0a <_strtod_l+0x44a>
 800d286:	f04f 33ff 	mov.w	r3, #4294967295
 800d28a:	e7e9      	b.n	800d260 <_strtod_l+0x8a0>
 800d28c:	460b      	mov	r3, r1
 800d28e:	e7e7      	b.n	800d260 <_strtod_l+0x8a0>
 800d290:	ea53 030a 	orrs.w	r3, r3, sl
 800d294:	d09b      	beq.n	800d1ce <_strtod_l+0x80e>
 800d296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d298:	b1c3      	cbz	r3, 800d2cc <_strtod_l+0x90c>
 800d29a:	ea13 0f09 	tst.w	r3, r9
 800d29e:	d0ee      	beq.n	800d27e <_strtod_l+0x8be>
 800d2a0:	9a06      	ldr	r2, [sp, #24]
 800d2a2:	4650      	mov	r0, sl
 800d2a4:	4659      	mov	r1, fp
 800d2a6:	f1b8 0f00 	cmp.w	r8, #0
 800d2aa:	d013      	beq.n	800d2d4 <_strtod_l+0x914>
 800d2ac:	f7ff fb6d 	bl	800c98a <sulp>
 800d2b0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800d2b4:	ec5b ab17 	vmov	sl, fp, d7
 800d2b8:	e7e1      	b.n	800d27e <_strtod_l+0x8be>
 800d2ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d2be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d2c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d2c6:	f04f 3aff 	mov.w	sl, #4294967295
 800d2ca:	e7d8      	b.n	800d27e <_strtod_l+0x8be>
 800d2cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2ce:	ea13 0f0a 	tst.w	r3, sl
 800d2d2:	e7e4      	b.n	800d29e <_strtod_l+0x8de>
 800d2d4:	f7ff fb59 	bl	800c98a <sulp>
 800d2d8:	ee39 0b40 	vsub.f64	d0, d9, d0
 800d2dc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2e4:	ec5b ab10 	vmov	sl, fp, d0
 800d2e8:	d1c9      	bne.n	800d27e <_strtod_l+0x8be>
 800d2ea:	e617      	b.n	800cf1c <_strtod_l+0x55c>
 800d2ec:	4629      	mov	r1, r5
 800d2ee:	4620      	mov	r0, r4
 800d2f0:	f7ff fad8 	bl	800c8a4 <__ratio>
 800d2f4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800d2f8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d2fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d300:	d85d      	bhi.n	800d3be <_strtod_l+0x9fe>
 800d302:	f1b8 0f00 	cmp.w	r8, #0
 800d306:	d164      	bne.n	800d3d2 <_strtod_l+0xa12>
 800d308:	f1ba 0f00 	cmp.w	sl, #0
 800d30c:	d14b      	bne.n	800d3a6 <_strtod_l+0x9e6>
 800d30e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d312:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d316:	2b00      	cmp	r3, #0
 800d318:	d160      	bne.n	800d3dc <_strtod_l+0xa1c>
 800d31a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800d31e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d326:	d401      	bmi.n	800d32c <_strtod_l+0x96c>
 800d328:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d32c:	eeb1 ab48 	vneg.f64	d10, d8
 800d330:	486c      	ldr	r0, [pc, #432]	@ (800d4e4 <_strtod_l+0xb24>)
 800d332:	496e      	ldr	r1, [pc, #440]	@ (800d4ec <_strtod_l+0xb2c>)
 800d334:	ea09 0700 	and.w	r7, r9, r0
 800d338:	428f      	cmp	r7, r1
 800d33a:	ec53 2b1a 	vmov	r2, r3, d10
 800d33e:	d17d      	bne.n	800d43c <_strtod_l+0xa7c>
 800d340:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800d344:	ec4b ab1c 	vmov	d12, sl, fp
 800d348:	eeb0 0b4c 	vmov.f64	d0, d12
 800d34c:	f7ff f9e2 	bl	800c714 <__ulp>
 800d350:	4864      	ldr	r0, [pc, #400]	@ (800d4e4 <_strtod_l+0xb24>)
 800d352:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800d356:	ee1c 3a90 	vmov	r3, s25
 800d35a:	4a65      	ldr	r2, [pc, #404]	@ (800d4f0 <_strtod_l+0xb30>)
 800d35c:	ea03 0100 	and.w	r1, r3, r0
 800d360:	4291      	cmp	r1, r2
 800d362:	ec5b ab1c 	vmov	sl, fp, d12
 800d366:	d93c      	bls.n	800d3e2 <_strtod_l+0xa22>
 800d368:	ee19 2a90 	vmov	r2, s19
 800d36c:	4b5e      	ldr	r3, [pc, #376]	@ (800d4e8 <_strtod_l+0xb28>)
 800d36e:	429a      	cmp	r2, r3
 800d370:	d104      	bne.n	800d37c <_strtod_l+0x9bc>
 800d372:	ee19 3a10 	vmov	r3, s18
 800d376:	3301      	adds	r3, #1
 800d378:	f43f ad3c 	beq.w	800cdf4 <_strtod_l+0x434>
 800d37c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800d4e8 <_strtod_l+0xb28>
 800d380:	f04f 3aff 	mov.w	sl, #4294967295
 800d384:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d386:	9805      	ldr	r0, [sp, #20]
 800d388:	f7fe fe98 	bl	800c0bc <_Bfree>
 800d38c:	9805      	ldr	r0, [sp, #20]
 800d38e:	4631      	mov	r1, r6
 800d390:	f7fe fe94 	bl	800c0bc <_Bfree>
 800d394:	9805      	ldr	r0, [sp, #20]
 800d396:	4629      	mov	r1, r5
 800d398:	f7fe fe90 	bl	800c0bc <_Bfree>
 800d39c:	9805      	ldr	r0, [sp, #20]
 800d39e:	4621      	mov	r1, r4
 800d3a0:	f7fe fe8c 	bl	800c0bc <_Bfree>
 800d3a4:	e627      	b.n	800cff6 <_strtod_l+0x636>
 800d3a6:	f1ba 0f01 	cmp.w	sl, #1
 800d3aa:	d103      	bne.n	800d3b4 <_strtod_l+0x9f4>
 800d3ac:	f1bb 0f00 	cmp.w	fp, #0
 800d3b0:	f43f adb4 	beq.w	800cf1c <_strtod_l+0x55c>
 800d3b4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d3b8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d3bc:	e7b8      	b.n	800d330 <_strtod_l+0x970>
 800d3be:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d3c2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d3c6:	f1b8 0f00 	cmp.w	r8, #0
 800d3ca:	d0af      	beq.n	800d32c <_strtod_l+0x96c>
 800d3cc:	eeb0 ab48 	vmov.f64	d10, d8
 800d3d0:	e7ae      	b.n	800d330 <_strtod_l+0x970>
 800d3d2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800d3d6:	eeb0 8b4a 	vmov.f64	d8, d10
 800d3da:	e7a9      	b.n	800d330 <_strtod_l+0x970>
 800d3dc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d3e0:	e7a6      	b.n	800d330 <_strtod_l+0x970>
 800d3e2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d3e6:	9b06      	ldr	r3, [sp, #24]
 800d3e8:	46d9      	mov	r9, fp
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d1ca      	bne.n	800d384 <_strtod_l+0x9c4>
 800d3ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3f2:	0d1b      	lsrs	r3, r3, #20
 800d3f4:	051b      	lsls	r3, r3, #20
 800d3f6:	429f      	cmp	r7, r3
 800d3f8:	d1c4      	bne.n	800d384 <_strtod_l+0x9c4>
 800d3fa:	ec51 0b18 	vmov	r0, r1, d8
 800d3fe:	f7f3 f9ab 	bl	8000758 <__aeabi_d2lz>
 800d402:	f7f3 f963 	bl	80006cc <__aeabi_l2d>
 800d406:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800d40a:	ec41 0b17 	vmov	d7, r0, r1
 800d40e:	ea49 090a 	orr.w	r9, r9, sl
 800d412:	ea59 0908 	orrs.w	r9, r9, r8
 800d416:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d41a:	d03c      	beq.n	800d496 <_strtod_l+0xad6>
 800d41c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d4c8 <_strtod_l+0xb08>
 800d420:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d428:	f53f acef 	bmi.w	800ce0a <_strtod_l+0x44a>
 800d42c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800d4d0 <_strtod_l+0xb10>
 800d430:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d438:	dda4      	ble.n	800d384 <_strtod_l+0x9c4>
 800d43a:	e4e6      	b.n	800ce0a <_strtod_l+0x44a>
 800d43c:	9906      	ldr	r1, [sp, #24]
 800d43e:	b1e1      	cbz	r1, 800d47a <_strtod_l+0xaba>
 800d440:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800d444:	d819      	bhi.n	800d47a <_strtod_l+0xaba>
 800d446:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800d44a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d44e:	d811      	bhi.n	800d474 <_strtod_l+0xab4>
 800d450:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800d454:	ee18 3a10 	vmov	r3, s16
 800d458:	2b01      	cmp	r3, #1
 800d45a:	bf38      	it	cc
 800d45c:	2301      	movcc	r3, #1
 800d45e:	ee08 3a10 	vmov	s16, r3
 800d462:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800d466:	f1b8 0f00 	cmp.w	r8, #0
 800d46a:	d111      	bne.n	800d490 <_strtod_l+0xad0>
 800d46c:	eeb1 7b48 	vneg.f64	d7, d8
 800d470:	ec53 2b17 	vmov	r2, r3, d7
 800d474:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800d478:	1bcb      	subs	r3, r1, r7
 800d47a:	eeb0 0b49 	vmov.f64	d0, d9
 800d47e:	ec43 2b1a 	vmov	d10, r2, r3
 800d482:	f7ff f947 	bl	800c714 <__ulp>
 800d486:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800d48a:	ec5b ab19 	vmov	sl, fp, d9
 800d48e:	e7aa      	b.n	800d3e6 <_strtod_l+0xa26>
 800d490:	eeb0 7b48 	vmov.f64	d7, d8
 800d494:	e7ec      	b.n	800d470 <_strtod_l+0xab0>
 800d496:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800d4d8 <_strtod_l+0xb18>
 800d49a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a2:	f57f af6f 	bpl.w	800d384 <_strtod_l+0x9c4>
 800d4a6:	e4b0      	b.n	800ce0a <_strtod_l+0x44a>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	9308      	str	r3, [sp, #32]
 800d4ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d4ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d4b0:	6013      	str	r3, [r2, #0]
 800d4b2:	f7ff bac4 	b.w	800ca3e <_strtod_l+0x7e>
 800d4b6:	2a65      	cmp	r2, #101	@ 0x65
 800d4b8:	f43f abbf 	beq.w	800cc3a <_strtod_l+0x27a>
 800d4bc:	2a45      	cmp	r2, #69	@ 0x45
 800d4be:	f43f abbc 	beq.w	800cc3a <_strtod_l+0x27a>
 800d4c2:	2101      	movs	r1, #1
 800d4c4:	f7ff bbf4 	b.w	800ccb0 <_strtod_l+0x2f0>
 800d4c8:	94a03595 	.word	0x94a03595
 800d4cc:	3fdfffff 	.word	0x3fdfffff
 800d4d0:	35afe535 	.word	0x35afe535
 800d4d4:	3fe00000 	.word	0x3fe00000
 800d4d8:	94a03595 	.word	0x94a03595
 800d4dc:	3fcfffff 	.word	0x3fcfffff
 800d4e0:	000fffff 	.word	0x000fffff
 800d4e4:	7ff00000 	.word	0x7ff00000
 800d4e8:	7fefffff 	.word	0x7fefffff
 800d4ec:	7fe00000 	.word	0x7fe00000
 800d4f0:	7c9fffff 	.word	0x7c9fffff

0800d4f4 <_strtod_r>:
 800d4f4:	4b01      	ldr	r3, [pc, #4]	@ (800d4fc <_strtod_r+0x8>)
 800d4f6:	f7ff ba63 	b.w	800c9c0 <_strtod_l>
 800d4fa:	bf00      	nop
 800d4fc:	24000070 	.word	0x24000070

0800d500 <_strtol_l.isra.0>:
 800d500:	2b24      	cmp	r3, #36	@ 0x24
 800d502:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d506:	4686      	mov	lr, r0
 800d508:	4690      	mov	r8, r2
 800d50a:	d801      	bhi.n	800d510 <_strtol_l.isra.0+0x10>
 800d50c:	2b01      	cmp	r3, #1
 800d50e:	d106      	bne.n	800d51e <_strtol_l.isra.0+0x1e>
 800d510:	f7fd fe6a 	bl	800b1e8 <__errno>
 800d514:	2316      	movs	r3, #22
 800d516:	6003      	str	r3, [r0, #0]
 800d518:	2000      	movs	r0, #0
 800d51a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d51e:	4834      	ldr	r0, [pc, #208]	@ (800d5f0 <_strtol_l.isra.0+0xf0>)
 800d520:	460d      	mov	r5, r1
 800d522:	462a      	mov	r2, r5
 800d524:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d528:	5d06      	ldrb	r6, [r0, r4]
 800d52a:	f016 0608 	ands.w	r6, r6, #8
 800d52e:	d1f8      	bne.n	800d522 <_strtol_l.isra.0+0x22>
 800d530:	2c2d      	cmp	r4, #45	@ 0x2d
 800d532:	d110      	bne.n	800d556 <_strtol_l.isra.0+0x56>
 800d534:	782c      	ldrb	r4, [r5, #0]
 800d536:	2601      	movs	r6, #1
 800d538:	1c95      	adds	r5, r2, #2
 800d53a:	f033 0210 	bics.w	r2, r3, #16
 800d53e:	d115      	bne.n	800d56c <_strtol_l.isra.0+0x6c>
 800d540:	2c30      	cmp	r4, #48	@ 0x30
 800d542:	d10d      	bne.n	800d560 <_strtol_l.isra.0+0x60>
 800d544:	782a      	ldrb	r2, [r5, #0]
 800d546:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d54a:	2a58      	cmp	r2, #88	@ 0x58
 800d54c:	d108      	bne.n	800d560 <_strtol_l.isra.0+0x60>
 800d54e:	786c      	ldrb	r4, [r5, #1]
 800d550:	3502      	adds	r5, #2
 800d552:	2310      	movs	r3, #16
 800d554:	e00a      	b.n	800d56c <_strtol_l.isra.0+0x6c>
 800d556:	2c2b      	cmp	r4, #43	@ 0x2b
 800d558:	bf04      	itt	eq
 800d55a:	782c      	ldrbeq	r4, [r5, #0]
 800d55c:	1c95      	addeq	r5, r2, #2
 800d55e:	e7ec      	b.n	800d53a <_strtol_l.isra.0+0x3a>
 800d560:	2b00      	cmp	r3, #0
 800d562:	d1f6      	bne.n	800d552 <_strtol_l.isra.0+0x52>
 800d564:	2c30      	cmp	r4, #48	@ 0x30
 800d566:	bf14      	ite	ne
 800d568:	230a      	movne	r3, #10
 800d56a:	2308      	moveq	r3, #8
 800d56c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d570:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d574:	2200      	movs	r2, #0
 800d576:	fbbc f9f3 	udiv	r9, ip, r3
 800d57a:	4610      	mov	r0, r2
 800d57c:	fb03 ca19 	mls	sl, r3, r9, ip
 800d580:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d584:	2f09      	cmp	r7, #9
 800d586:	d80f      	bhi.n	800d5a8 <_strtol_l.isra.0+0xa8>
 800d588:	463c      	mov	r4, r7
 800d58a:	42a3      	cmp	r3, r4
 800d58c:	dd1b      	ble.n	800d5c6 <_strtol_l.isra.0+0xc6>
 800d58e:	1c57      	adds	r7, r2, #1
 800d590:	d007      	beq.n	800d5a2 <_strtol_l.isra.0+0xa2>
 800d592:	4581      	cmp	r9, r0
 800d594:	d314      	bcc.n	800d5c0 <_strtol_l.isra.0+0xc0>
 800d596:	d101      	bne.n	800d59c <_strtol_l.isra.0+0x9c>
 800d598:	45a2      	cmp	sl, r4
 800d59a:	db11      	blt.n	800d5c0 <_strtol_l.isra.0+0xc0>
 800d59c:	fb00 4003 	mla	r0, r0, r3, r4
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d5a6:	e7eb      	b.n	800d580 <_strtol_l.isra.0+0x80>
 800d5a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d5ac:	2f19      	cmp	r7, #25
 800d5ae:	d801      	bhi.n	800d5b4 <_strtol_l.isra.0+0xb4>
 800d5b0:	3c37      	subs	r4, #55	@ 0x37
 800d5b2:	e7ea      	b.n	800d58a <_strtol_l.isra.0+0x8a>
 800d5b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d5b8:	2f19      	cmp	r7, #25
 800d5ba:	d804      	bhi.n	800d5c6 <_strtol_l.isra.0+0xc6>
 800d5bc:	3c57      	subs	r4, #87	@ 0x57
 800d5be:	e7e4      	b.n	800d58a <_strtol_l.isra.0+0x8a>
 800d5c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5c4:	e7ed      	b.n	800d5a2 <_strtol_l.isra.0+0xa2>
 800d5c6:	1c53      	adds	r3, r2, #1
 800d5c8:	d108      	bne.n	800d5dc <_strtol_l.isra.0+0xdc>
 800d5ca:	2322      	movs	r3, #34	@ 0x22
 800d5cc:	f8ce 3000 	str.w	r3, [lr]
 800d5d0:	4660      	mov	r0, ip
 800d5d2:	f1b8 0f00 	cmp.w	r8, #0
 800d5d6:	d0a0      	beq.n	800d51a <_strtol_l.isra.0+0x1a>
 800d5d8:	1e69      	subs	r1, r5, #1
 800d5da:	e006      	b.n	800d5ea <_strtol_l.isra.0+0xea>
 800d5dc:	b106      	cbz	r6, 800d5e0 <_strtol_l.isra.0+0xe0>
 800d5de:	4240      	negs	r0, r0
 800d5e0:	f1b8 0f00 	cmp.w	r8, #0
 800d5e4:	d099      	beq.n	800d51a <_strtol_l.isra.0+0x1a>
 800d5e6:	2a00      	cmp	r2, #0
 800d5e8:	d1f6      	bne.n	800d5d8 <_strtol_l.isra.0+0xd8>
 800d5ea:	f8c8 1000 	str.w	r1, [r8]
 800d5ee:	e794      	b.n	800d51a <_strtol_l.isra.0+0x1a>
 800d5f0:	0800ebc9 	.word	0x0800ebc9

0800d5f4 <_strtol_r>:
 800d5f4:	f7ff bf84 	b.w	800d500 <_strtol_l.isra.0>

0800d5f8 <__ssputs_r>:
 800d5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5fc:	688e      	ldr	r6, [r1, #8]
 800d5fe:	461f      	mov	r7, r3
 800d600:	42be      	cmp	r6, r7
 800d602:	680b      	ldr	r3, [r1, #0]
 800d604:	4682      	mov	sl, r0
 800d606:	460c      	mov	r4, r1
 800d608:	4690      	mov	r8, r2
 800d60a:	d82d      	bhi.n	800d668 <__ssputs_r+0x70>
 800d60c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d610:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d614:	d026      	beq.n	800d664 <__ssputs_r+0x6c>
 800d616:	6965      	ldr	r5, [r4, #20]
 800d618:	6909      	ldr	r1, [r1, #16]
 800d61a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d61e:	eba3 0901 	sub.w	r9, r3, r1
 800d622:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d626:	1c7b      	adds	r3, r7, #1
 800d628:	444b      	add	r3, r9
 800d62a:	106d      	asrs	r5, r5, #1
 800d62c:	429d      	cmp	r5, r3
 800d62e:	bf38      	it	cc
 800d630:	461d      	movcc	r5, r3
 800d632:	0553      	lsls	r3, r2, #21
 800d634:	d527      	bpl.n	800d686 <__ssputs_r+0x8e>
 800d636:	4629      	mov	r1, r5
 800d638:	f7fe fc74 	bl	800bf24 <_malloc_r>
 800d63c:	4606      	mov	r6, r0
 800d63e:	b360      	cbz	r0, 800d69a <__ssputs_r+0xa2>
 800d640:	6921      	ldr	r1, [r4, #16]
 800d642:	464a      	mov	r2, r9
 800d644:	f7fd fdfd 	bl	800b242 <memcpy>
 800d648:	89a3      	ldrh	r3, [r4, #12]
 800d64a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d652:	81a3      	strh	r3, [r4, #12]
 800d654:	6126      	str	r6, [r4, #16]
 800d656:	6165      	str	r5, [r4, #20]
 800d658:	444e      	add	r6, r9
 800d65a:	eba5 0509 	sub.w	r5, r5, r9
 800d65e:	6026      	str	r6, [r4, #0]
 800d660:	60a5      	str	r5, [r4, #8]
 800d662:	463e      	mov	r6, r7
 800d664:	42be      	cmp	r6, r7
 800d666:	d900      	bls.n	800d66a <__ssputs_r+0x72>
 800d668:	463e      	mov	r6, r7
 800d66a:	6820      	ldr	r0, [r4, #0]
 800d66c:	4632      	mov	r2, r6
 800d66e:	4641      	mov	r1, r8
 800d670:	f000 fb9c 	bl	800ddac <memmove>
 800d674:	68a3      	ldr	r3, [r4, #8]
 800d676:	1b9b      	subs	r3, r3, r6
 800d678:	60a3      	str	r3, [r4, #8]
 800d67a:	6823      	ldr	r3, [r4, #0]
 800d67c:	4433      	add	r3, r6
 800d67e:	6023      	str	r3, [r4, #0]
 800d680:	2000      	movs	r0, #0
 800d682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d686:	462a      	mov	r2, r5
 800d688:	f000 ff53 	bl	800e532 <_realloc_r>
 800d68c:	4606      	mov	r6, r0
 800d68e:	2800      	cmp	r0, #0
 800d690:	d1e0      	bne.n	800d654 <__ssputs_r+0x5c>
 800d692:	6921      	ldr	r1, [r4, #16]
 800d694:	4650      	mov	r0, sl
 800d696:	f7fe fbd1 	bl	800be3c <_free_r>
 800d69a:	230c      	movs	r3, #12
 800d69c:	f8ca 3000 	str.w	r3, [sl]
 800d6a0:	89a3      	ldrh	r3, [r4, #12]
 800d6a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6a6:	81a3      	strh	r3, [r4, #12]
 800d6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ac:	e7e9      	b.n	800d682 <__ssputs_r+0x8a>
	...

0800d6b0 <_svfiprintf_r>:
 800d6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b4:	4698      	mov	r8, r3
 800d6b6:	898b      	ldrh	r3, [r1, #12]
 800d6b8:	061b      	lsls	r3, r3, #24
 800d6ba:	b09d      	sub	sp, #116	@ 0x74
 800d6bc:	4607      	mov	r7, r0
 800d6be:	460d      	mov	r5, r1
 800d6c0:	4614      	mov	r4, r2
 800d6c2:	d510      	bpl.n	800d6e6 <_svfiprintf_r+0x36>
 800d6c4:	690b      	ldr	r3, [r1, #16]
 800d6c6:	b973      	cbnz	r3, 800d6e6 <_svfiprintf_r+0x36>
 800d6c8:	2140      	movs	r1, #64	@ 0x40
 800d6ca:	f7fe fc2b 	bl	800bf24 <_malloc_r>
 800d6ce:	6028      	str	r0, [r5, #0]
 800d6d0:	6128      	str	r0, [r5, #16]
 800d6d2:	b930      	cbnz	r0, 800d6e2 <_svfiprintf_r+0x32>
 800d6d4:	230c      	movs	r3, #12
 800d6d6:	603b      	str	r3, [r7, #0]
 800d6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6dc:	b01d      	add	sp, #116	@ 0x74
 800d6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6e2:	2340      	movs	r3, #64	@ 0x40
 800d6e4:	616b      	str	r3, [r5, #20]
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ea:	2320      	movs	r3, #32
 800d6ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6f4:	2330      	movs	r3, #48	@ 0x30
 800d6f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d894 <_svfiprintf_r+0x1e4>
 800d6fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6fe:	f04f 0901 	mov.w	r9, #1
 800d702:	4623      	mov	r3, r4
 800d704:	469a      	mov	sl, r3
 800d706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d70a:	b10a      	cbz	r2, 800d710 <_svfiprintf_r+0x60>
 800d70c:	2a25      	cmp	r2, #37	@ 0x25
 800d70e:	d1f9      	bne.n	800d704 <_svfiprintf_r+0x54>
 800d710:	ebba 0b04 	subs.w	fp, sl, r4
 800d714:	d00b      	beq.n	800d72e <_svfiprintf_r+0x7e>
 800d716:	465b      	mov	r3, fp
 800d718:	4622      	mov	r2, r4
 800d71a:	4629      	mov	r1, r5
 800d71c:	4638      	mov	r0, r7
 800d71e:	f7ff ff6b 	bl	800d5f8 <__ssputs_r>
 800d722:	3001      	adds	r0, #1
 800d724:	f000 80a7 	beq.w	800d876 <_svfiprintf_r+0x1c6>
 800d728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d72a:	445a      	add	r2, fp
 800d72c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d72e:	f89a 3000 	ldrb.w	r3, [sl]
 800d732:	2b00      	cmp	r3, #0
 800d734:	f000 809f 	beq.w	800d876 <_svfiprintf_r+0x1c6>
 800d738:	2300      	movs	r3, #0
 800d73a:	f04f 32ff 	mov.w	r2, #4294967295
 800d73e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d742:	f10a 0a01 	add.w	sl, sl, #1
 800d746:	9304      	str	r3, [sp, #16]
 800d748:	9307      	str	r3, [sp, #28]
 800d74a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d74e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d750:	4654      	mov	r4, sl
 800d752:	2205      	movs	r2, #5
 800d754:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d758:	484e      	ldr	r0, [pc, #312]	@ (800d894 <_svfiprintf_r+0x1e4>)
 800d75a:	f7f2 fdd1 	bl	8000300 <memchr>
 800d75e:	9a04      	ldr	r2, [sp, #16]
 800d760:	b9d8      	cbnz	r0, 800d79a <_svfiprintf_r+0xea>
 800d762:	06d0      	lsls	r0, r2, #27
 800d764:	bf44      	itt	mi
 800d766:	2320      	movmi	r3, #32
 800d768:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d76c:	0711      	lsls	r1, r2, #28
 800d76e:	bf44      	itt	mi
 800d770:	232b      	movmi	r3, #43	@ 0x2b
 800d772:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d776:	f89a 3000 	ldrb.w	r3, [sl]
 800d77a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d77c:	d015      	beq.n	800d7aa <_svfiprintf_r+0xfa>
 800d77e:	9a07      	ldr	r2, [sp, #28]
 800d780:	4654      	mov	r4, sl
 800d782:	2000      	movs	r0, #0
 800d784:	f04f 0c0a 	mov.w	ip, #10
 800d788:	4621      	mov	r1, r4
 800d78a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d78e:	3b30      	subs	r3, #48	@ 0x30
 800d790:	2b09      	cmp	r3, #9
 800d792:	d94b      	bls.n	800d82c <_svfiprintf_r+0x17c>
 800d794:	b1b0      	cbz	r0, 800d7c4 <_svfiprintf_r+0x114>
 800d796:	9207      	str	r2, [sp, #28]
 800d798:	e014      	b.n	800d7c4 <_svfiprintf_r+0x114>
 800d79a:	eba0 0308 	sub.w	r3, r0, r8
 800d79e:	fa09 f303 	lsl.w	r3, r9, r3
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	9304      	str	r3, [sp, #16]
 800d7a6:	46a2      	mov	sl, r4
 800d7a8:	e7d2      	b.n	800d750 <_svfiprintf_r+0xa0>
 800d7aa:	9b03      	ldr	r3, [sp, #12]
 800d7ac:	1d19      	adds	r1, r3, #4
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	9103      	str	r1, [sp, #12]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	bfbb      	ittet	lt
 800d7b6:	425b      	neglt	r3, r3
 800d7b8:	f042 0202 	orrlt.w	r2, r2, #2
 800d7bc:	9307      	strge	r3, [sp, #28]
 800d7be:	9307      	strlt	r3, [sp, #28]
 800d7c0:	bfb8      	it	lt
 800d7c2:	9204      	strlt	r2, [sp, #16]
 800d7c4:	7823      	ldrb	r3, [r4, #0]
 800d7c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800d7c8:	d10a      	bne.n	800d7e0 <_svfiprintf_r+0x130>
 800d7ca:	7863      	ldrb	r3, [r4, #1]
 800d7cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7ce:	d132      	bne.n	800d836 <_svfiprintf_r+0x186>
 800d7d0:	9b03      	ldr	r3, [sp, #12]
 800d7d2:	1d1a      	adds	r2, r3, #4
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	9203      	str	r2, [sp, #12]
 800d7d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7dc:	3402      	adds	r4, #2
 800d7de:	9305      	str	r3, [sp, #20]
 800d7e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d8a4 <_svfiprintf_r+0x1f4>
 800d7e4:	7821      	ldrb	r1, [r4, #0]
 800d7e6:	2203      	movs	r2, #3
 800d7e8:	4650      	mov	r0, sl
 800d7ea:	f7f2 fd89 	bl	8000300 <memchr>
 800d7ee:	b138      	cbz	r0, 800d800 <_svfiprintf_r+0x150>
 800d7f0:	9b04      	ldr	r3, [sp, #16]
 800d7f2:	eba0 000a 	sub.w	r0, r0, sl
 800d7f6:	2240      	movs	r2, #64	@ 0x40
 800d7f8:	4082      	lsls	r2, r0
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	3401      	adds	r4, #1
 800d7fe:	9304      	str	r3, [sp, #16]
 800d800:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d804:	4824      	ldr	r0, [pc, #144]	@ (800d898 <_svfiprintf_r+0x1e8>)
 800d806:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d80a:	2206      	movs	r2, #6
 800d80c:	f7f2 fd78 	bl	8000300 <memchr>
 800d810:	2800      	cmp	r0, #0
 800d812:	d036      	beq.n	800d882 <_svfiprintf_r+0x1d2>
 800d814:	4b21      	ldr	r3, [pc, #132]	@ (800d89c <_svfiprintf_r+0x1ec>)
 800d816:	bb1b      	cbnz	r3, 800d860 <_svfiprintf_r+0x1b0>
 800d818:	9b03      	ldr	r3, [sp, #12]
 800d81a:	3307      	adds	r3, #7
 800d81c:	f023 0307 	bic.w	r3, r3, #7
 800d820:	3308      	adds	r3, #8
 800d822:	9303      	str	r3, [sp, #12]
 800d824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d826:	4433      	add	r3, r6
 800d828:	9309      	str	r3, [sp, #36]	@ 0x24
 800d82a:	e76a      	b.n	800d702 <_svfiprintf_r+0x52>
 800d82c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d830:	460c      	mov	r4, r1
 800d832:	2001      	movs	r0, #1
 800d834:	e7a8      	b.n	800d788 <_svfiprintf_r+0xd8>
 800d836:	2300      	movs	r3, #0
 800d838:	3401      	adds	r4, #1
 800d83a:	9305      	str	r3, [sp, #20]
 800d83c:	4619      	mov	r1, r3
 800d83e:	f04f 0c0a 	mov.w	ip, #10
 800d842:	4620      	mov	r0, r4
 800d844:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d848:	3a30      	subs	r2, #48	@ 0x30
 800d84a:	2a09      	cmp	r2, #9
 800d84c:	d903      	bls.n	800d856 <_svfiprintf_r+0x1a6>
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d0c6      	beq.n	800d7e0 <_svfiprintf_r+0x130>
 800d852:	9105      	str	r1, [sp, #20]
 800d854:	e7c4      	b.n	800d7e0 <_svfiprintf_r+0x130>
 800d856:	fb0c 2101 	mla	r1, ip, r1, r2
 800d85a:	4604      	mov	r4, r0
 800d85c:	2301      	movs	r3, #1
 800d85e:	e7f0      	b.n	800d842 <_svfiprintf_r+0x192>
 800d860:	ab03      	add	r3, sp, #12
 800d862:	9300      	str	r3, [sp, #0]
 800d864:	462a      	mov	r2, r5
 800d866:	4b0e      	ldr	r3, [pc, #56]	@ (800d8a0 <_svfiprintf_r+0x1f0>)
 800d868:	a904      	add	r1, sp, #16
 800d86a:	4638      	mov	r0, r7
 800d86c:	f7fc fd54 	bl	800a318 <_printf_float>
 800d870:	1c42      	adds	r2, r0, #1
 800d872:	4606      	mov	r6, r0
 800d874:	d1d6      	bne.n	800d824 <_svfiprintf_r+0x174>
 800d876:	89ab      	ldrh	r3, [r5, #12]
 800d878:	065b      	lsls	r3, r3, #25
 800d87a:	f53f af2d 	bmi.w	800d6d8 <_svfiprintf_r+0x28>
 800d87e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d880:	e72c      	b.n	800d6dc <_svfiprintf_r+0x2c>
 800d882:	ab03      	add	r3, sp, #12
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	462a      	mov	r2, r5
 800d888:	4b05      	ldr	r3, [pc, #20]	@ (800d8a0 <_svfiprintf_r+0x1f0>)
 800d88a:	a904      	add	r1, sp, #16
 800d88c:	4638      	mov	r0, r7
 800d88e:	f7fc ffcb 	bl	800a828 <_printf_i>
 800d892:	e7ed      	b.n	800d870 <_svfiprintf_r+0x1c0>
 800d894:	0800edea 	.word	0x0800edea
 800d898:	0800edf4 	.word	0x0800edf4
 800d89c:	0800a319 	.word	0x0800a319
 800d8a0:	0800d5f9 	.word	0x0800d5f9
 800d8a4:	0800edf0 	.word	0x0800edf0

0800d8a8 <__sfputc_r>:
 800d8a8:	6893      	ldr	r3, [r2, #8]
 800d8aa:	3b01      	subs	r3, #1
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	b410      	push	{r4}
 800d8b0:	6093      	str	r3, [r2, #8]
 800d8b2:	da08      	bge.n	800d8c6 <__sfputc_r+0x1e>
 800d8b4:	6994      	ldr	r4, [r2, #24]
 800d8b6:	42a3      	cmp	r3, r4
 800d8b8:	db01      	blt.n	800d8be <__sfputc_r+0x16>
 800d8ba:	290a      	cmp	r1, #10
 800d8bc:	d103      	bne.n	800d8c6 <__sfputc_r+0x1e>
 800d8be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8c2:	f000 b9df 	b.w	800dc84 <__swbuf_r>
 800d8c6:	6813      	ldr	r3, [r2, #0]
 800d8c8:	1c58      	adds	r0, r3, #1
 800d8ca:	6010      	str	r0, [r2, #0]
 800d8cc:	7019      	strb	r1, [r3, #0]
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8d4:	4770      	bx	lr

0800d8d6 <__sfputs_r>:
 800d8d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8d8:	4606      	mov	r6, r0
 800d8da:	460f      	mov	r7, r1
 800d8dc:	4614      	mov	r4, r2
 800d8de:	18d5      	adds	r5, r2, r3
 800d8e0:	42ac      	cmp	r4, r5
 800d8e2:	d101      	bne.n	800d8e8 <__sfputs_r+0x12>
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	e007      	b.n	800d8f8 <__sfputs_r+0x22>
 800d8e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8ec:	463a      	mov	r2, r7
 800d8ee:	4630      	mov	r0, r6
 800d8f0:	f7ff ffda 	bl	800d8a8 <__sfputc_r>
 800d8f4:	1c43      	adds	r3, r0, #1
 800d8f6:	d1f3      	bne.n	800d8e0 <__sfputs_r+0xa>
 800d8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8fc <_vfiprintf_r>:
 800d8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d900:	460d      	mov	r5, r1
 800d902:	b09d      	sub	sp, #116	@ 0x74
 800d904:	4614      	mov	r4, r2
 800d906:	4698      	mov	r8, r3
 800d908:	4606      	mov	r6, r0
 800d90a:	b118      	cbz	r0, 800d914 <_vfiprintf_r+0x18>
 800d90c:	6a03      	ldr	r3, [r0, #32]
 800d90e:	b90b      	cbnz	r3, 800d914 <_vfiprintf_r+0x18>
 800d910:	f7fd fb3a 	bl	800af88 <__sinit>
 800d914:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d916:	07d9      	lsls	r1, r3, #31
 800d918:	d405      	bmi.n	800d926 <_vfiprintf_r+0x2a>
 800d91a:	89ab      	ldrh	r3, [r5, #12]
 800d91c:	059a      	lsls	r2, r3, #22
 800d91e:	d402      	bmi.n	800d926 <_vfiprintf_r+0x2a>
 800d920:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d922:	f7fd fc8c 	bl	800b23e <__retarget_lock_acquire_recursive>
 800d926:	89ab      	ldrh	r3, [r5, #12]
 800d928:	071b      	lsls	r3, r3, #28
 800d92a:	d501      	bpl.n	800d930 <_vfiprintf_r+0x34>
 800d92c:	692b      	ldr	r3, [r5, #16]
 800d92e:	b99b      	cbnz	r3, 800d958 <_vfiprintf_r+0x5c>
 800d930:	4629      	mov	r1, r5
 800d932:	4630      	mov	r0, r6
 800d934:	f000 f9e4 	bl	800dd00 <__swsetup_r>
 800d938:	b170      	cbz	r0, 800d958 <_vfiprintf_r+0x5c>
 800d93a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d93c:	07dc      	lsls	r4, r3, #31
 800d93e:	d504      	bpl.n	800d94a <_vfiprintf_r+0x4e>
 800d940:	f04f 30ff 	mov.w	r0, #4294967295
 800d944:	b01d      	add	sp, #116	@ 0x74
 800d946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d94a:	89ab      	ldrh	r3, [r5, #12]
 800d94c:	0598      	lsls	r0, r3, #22
 800d94e:	d4f7      	bmi.n	800d940 <_vfiprintf_r+0x44>
 800d950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d952:	f7fd fc75 	bl	800b240 <__retarget_lock_release_recursive>
 800d956:	e7f3      	b.n	800d940 <_vfiprintf_r+0x44>
 800d958:	2300      	movs	r3, #0
 800d95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d95c:	2320      	movs	r3, #32
 800d95e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d962:	f8cd 800c 	str.w	r8, [sp, #12]
 800d966:	2330      	movs	r3, #48	@ 0x30
 800d968:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800db18 <_vfiprintf_r+0x21c>
 800d96c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d970:	f04f 0901 	mov.w	r9, #1
 800d974:	4623      	mov	r3, r4
 800d976:	469a      	mov	sl, r3
 800d978:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d97c:	b10a      	cbz	r2, 800d982 <_vfiprintf_r+0x86>
 800d97e:	2a25      	cmp	r2, #37	@ 0x25
 800d980:	d1f9      	bne.n	800d976 <_vfiprintf_r+0x7a>
 800d982:	ebba 0b04 	subs.w	fp, sl, r4
 800d986:	d00b      	beq.n	800d9a0 <_vfiprintf_r+0xa4>
 800d988:	465b      	mov	r3, fp
 800d98a:	4622      	mov	r2, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	4630      	mov	r0, r6
 800d990:	f7ff ffa1 	bl	800d8d6 <__sfputs_r>
 800d994:	3001      	adds	r0, #1
 800d996:	f000 80a7 	beq.w	800dae8 <_vfiprintf_r+0x1ec>
 800d99a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d99c:	445a      	add	r2, fp
 800d99e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	f000 809f 	beq.w	800dae8 <_vfiprintf_r+0x1ec>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d9b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9b4:	f10a 0a01 	add.w	sl, sl, #1
 800d9b8:	9304      	str	r3, [sp, #16]
 800d9ba:	9307      	str	r3, [sp, #28]
 800d9bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9c2:	4654      	mov	r4, sl
 800d9c4:	2205      	movs	r2, #5
 800d9c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9ca:	4853      	ldr	r0, [pc, #332]	@ (800db18 <_vfiprintf_r+0x21c>)
 800d9cc:	f7f2 fc98 	bl	8000300 <memchr>
 800d9d0:	9a04      	ldr	r2, [sp, #16]
 800d9d2:	b9d8      	cbnz	r0, 800da0c <_vfiprintf_r+0x110>
 800d9d4:	06d1      	lsls	r1, r2, #27
 800d9d6:	bf44      	itt	mi
 800d9d8:	2320      	movmi	r3, #32
 800d9da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9de:	0713      	lsls	r3, r2, #28
 800d9e0:	bf44      	itt	mi
 800d9e2:	232b      	movmi	r3, #43	@ 0x2b
 800d9e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9ee:	d015      	beq.n	800da1c <_vfiprintf_r+0x120>
 800d9f0:	9a07      	ldr	r2, [sp, #28]
 800d9f2:	4654      	mov	r4, sl
 800d9f4:	2000      	movs	r0, #0
 800d9f6:	f04f 0c0a 	mov.w	ip, #10
 800d9fa:	4621      	mov	r1, r4
 800d9fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da00:	3b30      	subs	r3, #48	@ 0x30
 800da02:	2b09      	cmp	r3, #9
 800da04:	d94b      	bls.n	800da9e <_vfiprintf_r+0x1a2>
 800da06:	b1b0      	cbz	r0, 800da36 <_vfiprintf_r+0x13a>
 800da08:	9207      	str	r2, [sp, #28]
 800da0a:	e014      	b.n	800da36 <_vfiprintf_r+0x13a>
 800da0c:	eba0 0308 	sub.w	r3, r0, r8
 800da10:	fa09 f303 	lsl.w	r3, r9, r3
 800da14:	4313      	orrs	r3, r2
 800da16:	9304      	str	r3, [sp, #16]
 800da18:	46a2      	mov	sl, r4
 800da1a:	e7d2      	b.n	800d9c2 <_vfiprintf_r+0xc6>
 800da1c:	9b03      	ldr	r3, [sp, #12]
 800da1e:	1d19      	adds	r1, r3, #4
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	9103      	str	r1, [sp, #12]
 800da24:	2b00      	cmp	r3, #0
 800da26:	bfbb      	ittet	lt
 800da28:	425b      	neglt	r3, r3
 800da2a:	f042 0202 	orrlt.w	r2, r2, #2
 800da2e:	9307      	strge	r3, [sp, #28]
 800da30:	9307      	strlt	r3, [sp, #28]
 800da32:	bfb8      	it	lt
 800da34:	9204      	strlt	r2, [sp, #16]
 800da36:	7823      	ldrb	r3, [r4, #0]
 800da38:	2b2e      	cmp	r3, #46	@ 0x2e
 800da3a:	d10a      	bne.n	800da52 <_vfiprintf_r+0x156>
 800da3c:	7863      	ldrb	r3, [r4, #1]
 800da3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800da40:	d132      	bne.n	800daa8 <_vfiprintf_r+0x1ac>
 800da42:	9b03      	ldr	r3, [sp, #12]
 800da44:	1d1a      	adds	r2, r3, #4
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	9203      	str	r2, [sp, #12]
 800da4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da4e:	3402      	adds	r4, #2
 800da50:	9305      	str	r3, [sp, #20]
 800da52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db28 <_vfiprintf_r+0x22c>
 800da56:	7821      	ldrb	r1, [r4, #0]
 800da58:	2203      	movs	r2, #3
 800da5a:	4650      	mov	r0, sl
 800da5c:	f7f2 fc50 	bl	8000300 <memchr>
 800da60:	b138      	cbz	r0, 800da72 <_vfiprintf_r+0x176>
 800da62:	9b04      	ldr	r3, [sp, #16]
 800da64:	eba0 000a 	sub.w	r0, r0, sl
 800da68:	2240      	movs	r2, #64	@ 0x40
 800da6a:	4082      	lsls	r2, r0
 800da6c:	4313      	orrs	r3, r2
 800da6e:	3401      	adds	r4, #1
 800da70:	9304      	str	r3, [sp, #16]
 800da72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da76:	4829      	ldr	r0, [pc, #164]	@ (800db1c <_vfiprintf_r+0x220>)
 800da78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da7c:	2206      	movs	r2, #6
 800da7e:	f7f2 fc3f 	bl	8000300 <memchr>
 800da82:	2800      	cmp	r0, #0
 800da84:	d03f      	beq.n	800db06 <_vfiprintf_r+0x20a>
 800da86:	4b26      	ldr	r3, [pc, #152]	@ (800db20 <_vfiprintf_r+0x224>)
 800da88:	bb1b      	cbnz	r3, 800dad2 <_vfiprintf_r+0x1d6>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	3307      	adds	r3, #7
 800da8e:	f023 0307 	bic.w	r3, r3, #7
 800da92:	3308      	adds	r3, #8
 800da94:	9303      	str	r3, [sp, #12]
 800da96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da98:	443b      	add	r3, r7
 800da9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da9c:	e76a      	b.n	800d974 <_vfiprintf_r+0x78>
 800da9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800daa2:	460c      	mov	r4, r1
 800daa4:	2001      	movs	r0, #1
 800daa6:	e7a8      	b.n	800d9fa <_vfiprintf_r+0xfe>
 800daa8:	2300      	movs	r3, #0
 800daaa:	3401      	adds	r4, #1
 800daac:	9305      	str	r3, [sp, #20]
 800daae:	4619      	mov	r1, r3
 800dab0:	f04f 0c0a 	mov.w	ip, #10
 800dab4:	4620      	mov	r0, r4
 800dab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daba:	3a30      	subs	r2, #48	@ 0x30
 800dabc:	2a09      	cmp	r2, #9
 800dabe:	d903      	bls.n	800dac8 <_vfiprintf_r+0x1cc>
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d0c6      	beq.n	800da52 <_vfiprintf_r+0x156>
 800dac4:	9105      	str	r1, [sp, #20]
 800dac6:	e7c4      	b.n	800da52 <_vfiprintf_r+0x156>
 800dac8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dacc:	4604      	mov	r4, r0
 800dace:	2301      	movs	r3, #1
 800dad0:	e7f0      	b.n	800dab4 <_vfiprintf_r+0x1b8>
 800dad2:	ab03      	add	r3, sp, #12
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	462a      	mov	r2, r5
 800dad8:	4b12      	ldr	r3, [pc, #72]	@ (800db24 <_vfiprintf_r+0x228>)
 800dada:	a904      	add	r1, sp, #16
 800dadc:	4630      	mov	r0, r6
 800dade:	f7fc fc1b 	bl	800a318 <_printf_float>
 800dae2:	4607      	mov	r7, r0
 800dae4:	1c78      	adds	r0, r7, #1
 800dae6:	d1d6      	bne.n	800da96 <_vfiprintf_r+0x19a>
 800dae8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daea:	07d9      	lsls	r1, r3, #31
 800daec:	d405      	bmi.n	800dafa <_vfiprintf_r+0x1fe>
 800daee:	89ab      	ldrh	r3, [r5, #12]
 800daf0:	059a      	lsls	r2, r3, #22
 800daf2:	d402      	bmi.n	800dafa <_vfiprintf_r+0x1fe>
 800daf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800daf6:	f7fd fba3 	bl	800b240 <__retarget_lock_release_recursive>
 800dafa:	89ab      	ldrh	r3, [r5, #12]
 800dafc:	065b      	lsls	r3, r3, #25
 800dafe:	f53f af1f 	bmi.w	800d940 <_vfiprintf_r+0x44>
 800db02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db04:	e71e      	b.n	800d944 <_vfiprintf_r+0x48>
 800db06:	ab03      	add	r3, sp, #12
 800db08:	9300      	str	r3, [sp, #0]
 800db0a:	462a      	mov	r2, r5
 800db0c:	4b05      	ldr	r3, [pc, #20]	@ (800db24 <_vfiprintf_r+0x228>)
 800db0e:	a904      	add	r1, sp, #16
 800db10:	4630      	mov	r0, r6
 800db12:	f7fc fe89 	bl	800a828 <_printf_i>
 800db16:	e7e4      	b.n	800dae2 <_vfiprintf_r+0x1e6>
 800db18:	0800edea 	.word	0x0800edea
 800db1c:	0800edf4 	.word	0x0800edf4
 800db20:	0800a319 	.word	0x0800a319
 800db24:	0800d8d7 	.word	0x0800d8d7
 800db28:	0800edf0 	.word	0x0800edf0

0800db2c <__sflush_r>:
 800db2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db34:	0716      	lsls	r6, r2, #28
 800db36:	4605      	mov	r5, r0
 800db38:	460c      	mov	r4, r1
 800db3a:	d454      	bmi.n	800dbe6 <__sflush_r+0xba>
 800db3c:	684b      	ldr	r3, [r1, #4]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	dc02      	bgt.n	800db48 <__sflush_r+0x1c>
 800db42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db44:	2b00      	cmp	r3, #0
 800db46:	dd48      	ble.n	800dbda <__sflush_r+0xae>
 800db48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db4a:	2e00      	cmp	r6, #0
 800db4c:	d045      	beq.n	800dbda <__sflush_r+0xae>
 800db4e:	2300      	movs	r3, #0
 800db50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db54:	682f      	ldr	r7, [r5, #0]
 800db56:	6a21      	ldr	r1, [r4, #32]
 800db58:	602b      	str	r3, [r5, #0]
 800db5a:	d030      	beq.n	800dbbe <__sflush_r+0x92>
 800db5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db5e:	89a3      	ldrh	r3, [r4, #12]
 800db60:	0759      	lsls	r1, r3, #29
 800db62:	d505      	bpl.n	800db70 <__sflush_r+0x44>
 800db64:	6863      	ldr	r3, [r4, #4]
 800db66:	1ad2      	subs	r2, r2, r3
 800db68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db6a:	b10b      	cbz	r3, 800db70 <__sflush_r+0x44>
 800db6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db6e:	1ad2      	subs	r2, r2, r3
 800db70:	2300      	movs	r3, #0
 800db72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db74:	6a21      	ldr	r1, [r4, #32]
 800db76:	4628      	mov	r0, r5
 800db78:	47b0      	blx	r6
 800db7a:	1c43      	adds	r3, r0, #1
 800db7c:	89a3      	ldrh	r3, [r4, #12]
 800db7e:	d106      	bne.n	800db8e <__sflush_r+0x62>
 800db80:	6829      	ldr	r1, [r5, #0]
 800db82:	291d      	cmp	r1, #29
 800db84:	d82b      	bhi.n	800dbde <__sflush_r+0xb2>
 800db86:	4a2a      	ldr	r2, [pc, #168]	@ (800dc30 <__sflush_r+0x104>)
 800db88:	40ca      	lsrs	r2, r1
 800db8a:	07d6      	lsls	r6, r2, #31
 800db8c:	d527      	bpl.n	800dbde <__sflush_r+0xb2>
 800db8e:	2200      	movs	r2, #0
 800db90:	6062      	str	r2, [r4, #4]
 800db92:	04d9      	lsls	r1, r3, #19
 800db94:	6922      	ldr	r2, [r4, #16]
 800db96:	6022      	str	r2, [r4, #0]
 800db98:	d504      	bpl.n	800dba4 <__sflush_r+0x78>
 800db9a:	1c42      	adds	r2, r0, #1
 800db9c:	d101      	bne.n	800dba2 <__sflush_r+0x76>
 800db9e:	682b      	ldr	r3, [r5, #0]
 800dba0:	b903      	cbnz	r3, 800dba4 <__sflush_r+0x78>
 800dba2:	6560      	str	r0, [r4, #84]	@ 0x54
 800dba4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dba6:	602f      	str	r7, [r5, #0]
 800dba8:	b1b9      	cbz	r1, 800dbda <__sflush_r+0xae>
 800dbaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbae:	4299      	cmp	r1, r3
 800dbb0:	d002      	beq.n	800dbb8 <__sflush_r+0x8c>
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	f7fe f942 	bl	800be3c <_free_r>
 800dbb8:	2300      	movs	r3, #0
 800dbba:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbbc:	e00d      	b.n	800dbda <__sflush_r+0xae>
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	4628      	mov	r0, r5
 800dbc2:	47b0      	blx	r6
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	1c50      	adds	r0, r2, #1
 800dbc8:	d1c9      	bne.n	800db5e <__sflush_r+0x32>
 800dbca:	682b      	ldr	r3, [r5, #0]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d0c6      	beq.n	800db5e <__sflush_r+0x32>
 800dbd0:	2b1d      	cmp	r3, #29
 800dbd2:	d001      	beq.n	800dbd8 <__sflush_r+0xac>
 800dbd4:	2b16      	cmp	r3, #22
 800dbd6:	d11e      	bne.n	800dc16 <__sflush_r+0xea>
 800dbd8:	602f      	str	r7, [r5, #0]
 800dbda:	2000      	movs	r0, #0
 800dbdc:	e022      	b.n	800dc24 <__sflush_r+0xf8>
 800dbde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbe2:	b21b      	sxth	r3, r3
 800dbe4:	e01b      	b.n	800dc1e <__sflush_r+0xf2>
 800dbe6:	690f      	ldr	r7, [r1, #16]
 800dbe8:	2f00      	cmp	r7, #0
 800dbea:	d0f6      	beq.n	800dbda <__sflush_r+0xae>
 800dbec:	0793      	lsls	r3, r2, #30
 800dbee:	680e      	ldr	r6, [r1, #0]
 800dbf0:	bf08      	it	eq
 800dbf2:	694b      	ldreq	r3, [r1, #20]
 800dbf4:	600f      	str	r7, [r1, #0]
 800dbf6:	bf18      	it	ne
 800dbf8:	2300      	movne	r3, #0
 800dbfa:	eba6 0807 	sub.w	r8, r6, r7
 800dbfe:	608b      	str	r3, [r1, #8]
 800dc00:	f1b8 0f00 	cmp.w	r8, #0
 800dc04:	dde9      	ble.n	800dbda <__sflush_r+0xae>
 800dc06:	6a21      	ldr	r1, [r4, #32]
 800dc08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dc0a:	4643      	mov	r3, r8
 800dc0c:	463a      	mov	r2, r7
 800dc0e:	4628      	mov	r0, r5
 800dc10:	47b0      	blx	r6
 800dc12:	2800      	cmp	r0, #0
 800dc14:	dc08      	bgt.n	800dc28 <__sflush_r+0xfc>
 800dc16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc1e:	81a3      	strh	r3, [r4, #12]
 800dc20:	f04f 30ff 	mov.w	r0, #4294967295
 800dc24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc28:	4407      	add	r7, r0
 800dc2a:	eba8 0800 	sub.w	r8, r8, r0
 800dc2e:	e7e7      	b.n	800dc00 <__sflush_r+0xd4>
 800dc30:	20400001 	.word	0x20400001

0800dc34 <_fflush_r>:
 800dc34:	b538      	push	{r3, r4, r5, lr}
 800dc36:	690b      	ldr	r3, [r1, #16]
 800dc38:	4605      	mov	r5, r0
 800dc3a:	460c      	mov	r4, r1
 800dc3c:	b913      	cbnz	r3, 800dc44 <_fflush_r+0x10>
 800dc3e:	2500      	movs	r5, #0
 800dc40:	4628      	mov	r0, r5
 800dc42:	bd38      	pop	{r3, r4, r5, pc}
 800dc44:	b118      	cbz	r0, 800dc4e <_fflush_r+0x1a>
 800dc46:	6a03      	ldr	r3, [r0, #32]
 800dc48:	b90b      	cbnz	r3, 800dc4e <_fflush_r+0x1a>
 800dc4a:	f7fd f99d 	bl	800af88 <__sinit>
 800dc4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d0f3      	beq.n	800dc3e <_fflush_r+0xa>
 800dc56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc58:	07d0      	lsls	r0, r2, #31
 800dc5a:	d404      	bmi.n	800dc66 <_fflush_r+0x32>
 800dc5c:	0599      	lsls	r1, r3, #22
 800dc5e:	d402      	bmi.n	800dc66 <_fflush_r+0x32>
 800dc60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc62:	f7fd faec 	bl	800b23e <__retarget_lock_acquire_recursive>
 800dc66:	4628      	mov	r0, r5
 800dc68:	4621      	mov	r1, r4
 800dc6a:	f7ff ff5f 	bl	800db2c <__sflush_r>
 800dc6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc70:	07da      	lsls	r2, r3, #31
 800dc72:	4605      	mov	r5, r0
 800dc74:	d4e4      	bmi.n	800dc40 <_fflush_r+0xc>
 800dc76:	89a3      	ldrh	r3, [r4, #12]
 800dc78:	059b      	lsls	r3, r3, #22
 800dc7a:	d4e1      	bmi.n	800dc40 <_fflush_r+0xc>
 800dc7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc7e:	f7fd fadf 	bl	800b240 <__retarget_lock_release_recursive>
 800dc82:	e7dd      	b.n	800dc40 <_fflush_r+0xc>

0800dc84 <__swbuf_r>:
 800dc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc86:	460e      	mov	r6, r1
 800dc88:	4614      	mov	r4, r2
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	b118      	cbz	r0, 800dc96 <__swbuf_r+0x12>
 800dc8e:	6a03      	ldr	r3, [r0, #32]
 800dc90:	b90b      	cbnz	r3, 800dc96 <__swbuf_r+0x12>
 800dc92:	f7fd f979 	bl	800af88 <__sinit>
 800dc96:	69a3      	ldr	r3, [r4, #24]
 800dc98:	60a3      	str	r3, [r4, #8]
 800dc9a:	89a3      	ldrh	r3, [r4, #12]
 800dc9c:	071a      	lsls	r2, r3, #28
 800dc9e:	d501      	bpl.n	800dca4 <__swbuf_r+0x20>
 800dca0:	6923      	ldr	r3, [r4, #16]
 800dca2:	b943      	cbnz	r3, 800dcb6 <__swbuf_r+0x32>
 800dca4:	4621      	mov	r1, r4
 800dca6:	4628      	mov	r0, r5
 800dca8:	f000 f82a 	bl	800dd00 <__swsetup_r>
 800dcac:	b118      	cbz	r0, 800dcb6 <__swbuf_r+0x32>
 800dcae:	f04f 37ff 	mov.w	r7, #4294967295
 800dcb2:	4638      	mov	r0, r7
 800dcb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcb6:	6823      	ldr	r3, [r4, #0]
 800dcb8:	6922      	ldr	r2, [r4, #16]
 800dcba:	1a98      	subs	r0, r3, r2
 800dcbc:	6963      	ldr	r3, [r4, #20]
 800dcbe:	b2f6      	uxtb	r6, r6
 800dcc0:	4283      	cmp	r3, r0
 800dcc2:	4637      	mov	r7, r6
 800dcc4:	dc05      	bgt.n	800dcd2 <__swbuf_r+0x4e>
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	4628      	mov	r0, r5
 800dcca:	f7ff ffb3 	bl	800dc34 <_fflush_r>
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	d1ed      	bne.n	800dcae <__swbuf_r+0x2a>
 800dcd2:	68a3      	ldr	r3, [r4, #8]
 800dcd4:	3b01      	subs	r3, #1
 800dcd6:	60a3      	str	r3, [r4, #8]
 800dcd8:	6823      	ldr	r3, [r4, #0]
 800dcda:	1c5a      	adds	r2, r3, #1
 800dcdc:	6022      	str	r2, [r4, #0]
 800dcde:	701e      	strb	r6, [r3, #0]
 800dce0:	6962      	ldr	r2, [r4, #20]
 800dce2:	1c43      	adds	r3, r0, #1
 800dce4:	429a      	cmp	r2, r3
 800dce6:	d004      	beq.n	800dcf2 <__swbuf_r+0x6e>
 800dce8:	89a3      	ldrh	r3, [r4, #12]
 800dcea:	07db      	lsls	r3, r3, #31
 800dcec:	d5e1      	bpl.n	800dcb2 <__swbuf_r+0x2e>
 800dcee:	2e0a      	cmp	r6, #10
 800dcf0:	d1df      	bne.n	800dcb2 <__swbuf_r+0x2e>
 800dcf2:	4621      	mov	r1, r4
 800dcf4:	4628      	mov	r0, r5
 800dcf6:	f7ff ff9d 	bl	800dc34 <_fflush_r>
 800dcfa:	2800      	cmp	r0, #0
 800dcfc:	d0d9      	beq.n	800dcb2 <__swbuf_r+0x2e>
 800dcfe:	e7d6      	b.n	800dcae <__swbuf_r+0x2a>

0800dd00 <__swsetup_r>:
 800dd00:	b538      	push	{r3, r4, r5, lr}
 800dd02:	4b29      	ldr	r3, [pc, #164]	@ (800dda8 <__swsetup_r+0xa8>)
 800dd04:	4605      	mov	r5, r0
 800dd06:	6818      	ldr	r0, [r3, #0]
 800dd08:	460c      	mov	r4, r1
 800dd0a:	b118      	cbz	r0, 800dd14 <__swsetup_r+0x14>
 800dd0c:	6a03      	ldr	r3, [r0, #32]
 800dd0e:	b90b      	cbnz	r3, 800dd14 <__swsetup_r+0x14>
 800dd10:	f7fd f93a 	bl	800af88 <__sinit>
 800dd14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd18:	0719      	lsls	r1, r3, #28
 800dd1a:	d422      	bmi.n	800dd62 <__swsetup_r+0x62>
 800dd1c:	06da      	lsls	r2, r3, #27
 800dd1e:	d407      	bmi.n	800dd30 <__swsetup_r+0x30>
 800dd20:	2209      	movs	r2, #9
 800dd22:	602a      	str	r2, [r5, #0]
 800dd24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd28:	81a3      	strh	r3, [r4, #12]
 800dd2a:	f04f 30ff 	mov.w	r0, #4294967295
 800dd2e:	e033      	b.n	800dd98 <__swsetup_r+0x98>
 800dd30:	0758      	lsls	r0, r3, #29
 800dd32:	d512      	bpl.n	800dd5a <__swsetup_r+0x5a>
 800dd34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd36:	b141      	cbz	r1, 800dd4a <__swsetup_r+0x4a>
 800dd38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd3c:	4299      	cmp	r1, r3
 800dd3e:	d002      	beq.n	800dd46 <__swsetup_r+0x46>
 800dd40:	4628      	mov	r0, r5
 800dd42:	f7fe f87b 	bl	800be3c <_free_r>
 800dd46:	2300      	movs	r3, #0
 800dd48:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd4a:	89a3      	ldrh	r3, [r4, #12]
 800dd4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd50:	81a3      	strh	r3, [r4, #12]
 800dd52:	2300      	movs	r3, #0
 800dd54:	6063      	str	r3, [r4, #4]
 800dd56:	6923      	ldr	r3, [r4, #16]
 800dd58:	6023      	str	r3, [r4, #0]
 800dd5a:	89a3      	ldrh	r3, [r4, #12]
 800dd5c:	f043 0308 	orr.w	r3, r3, #8
 800dd60:	81a3      	strh	r3, [r4, #12]
 800dd62:	6923      	ldr	r3, [r4, #16]
 800dd64:	b94b      	cbnz	r3, 800dd7a <__swsetup_r+0x7a>
 800dd66:	89a3      	ldrh	r3, [r4, #12]
 800dd68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd70:	d003      	beq.n	800dd7a <__swsetup_r+0x7a>
 800dd72:	4621      	mov	r1, r4
 800dd74:	4628      	mov	r0, r5
 800dd76:	f000 fc4f 	bl	800e618 <__smakebuf_r>
 800dd7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd7e:	f013 0201 	ands.w	r2, r3, #1
 800dd82:	d00a      	beq.n	800dd9a <__swsetup_r+0x9a>
 800dd84:	2200      	movs	r2, #0
 800dd86:	60a2      	str	r2, [r4, #8]
 800dd88:	6962      	ldr	r2, [r4, #20]
 800dd8a:	4252      	negs	r2, r2
 800dd8c:	61a2      	str	r2, [r4, #24]
 800dd8e:	6922      	ldr	r2, [r4, #16]
 800dd90:	b942      	cbnz	r2, 800dda4 <__swsetup_r+0xa4>
 800dd92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd96:	d1c5      	bne.n	800dd24 <__swsetup_r+0x24>
 800dd98:	bd38      	pop	{r3, r4, r5, pc}
 800dd9a:	0799      	lsls	r1, r3, #30
 800dd9c:	bf58      	it	pl
 800dd9e:	6962      	ldrpl	r2, [r4, #20]
 800dda0:	60a2      	str	r2, [r4, #8]
 800dda2:	e7f4      	b.n	800dd8e <__swsetup_r+0x8e>
 800dda4:	2000      	movs	r0, #0
 800dda6:	e7f7      	b.n	800dd98 <__swsetup_r+0x98>
 800dda8:	24000020 	.word	0x24000020

0800ddac <memmove>:
 800ddac:	4288      	cmp	r0, r1
 800ddae:	b510      	push	{r4, lr}
 800ddb0:	eb01 0402 	add.w	r4, r1, r2
 800ddb4:	d902      	bls.n	800ddbc <memmove+0x10>
 800ddb6:	4284      	cmp	r4, r0
 800ddb8:	4623      	mov	r3, r4
 800ddba:	d807      	bhi.n	800ddcc <memmove+0x20>
 800ddbc:	1e43      	subs	r3, r0, #1
 800ddbe:	42a1      	cmp	r1, r4
 800ddc0:	d008      	beq.n	800ddd4 <memmove+0x28>
 800ddc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ddca:	e7f8      	b.n	800ddbe <memmove+0x12>
 800ddcc:	4402      	add	r2, r0
 800ddce:	4601      	mov	r1, r0
 800ddd0:	428a      	cmp	r2, r1
 800ddd2:	d100      	bne.n	800ddd6 <memmove+0x2a>
 800ddd4:	bd10      	pop	{r4, pc}
 800ddd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ddda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ddde:	e7f7      	b.n	800ddd0 <memmove+0x24>

0800dde0 <strncmp>:
 800dde0:	b510      	push	{r4, lr}
 800dde2:	b16a      	cbz	r2, 800de00 <strncmp+0x20>
 800dde4:	3901      	subs	r1, #1
 800dde6:	1884      	adds	r4, r0, r2
 800dde8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ddf0:	429a      	cmp	r2, r3
 800ddf2:	d103      	bne.n	800ddfc <strncmp+0x1c>
 800ddf4:	42a0      	cmp	r0, r4
 800ddf6:	d001      	beq.n	800ddfc <strncmp+0x1c>
 800ddf8:	2a00      	cmp	r2, #0
 800ddfa:	d1f5      	bne.n	800dde8 <strncmp+0x8>
 800ddfc:	1ad0      	subs	r0, r2, r3
 800ddfe:	bd10      	pop	{r4, pc}
 800de00:	4610      	mov	r0, r2
 800de02:	e7fc      	b.n	800ddfe <strncmp+0x1e>

0800de04 <_sbrk_r>:
 800de04:	b538      	push	{r3, r4, r5, lr}
 800de06:	4d06      	ldr	r5, [pc, #24]	@ (800de20 <_sbrk_r+0x1c>)
 800de08:	2300      	movs	r3, #0
 800de0a:	4604      	mov	r4, r0
 800de0c:	4608      	mov	r0, r1
 800de0e:	602b      	str	r3, [r5, #0]
 800de10:	f7f4 fa78 	bl	8002304 <_sbrk>
 800de14:	1c43      	adds	r3, r0, #1
 800de16:	d102      	bne.n	800de1e <_sbrk_r+0x1a>
 800de18:	682b      	ldr	r3, [r5, #0]
 800de1a:	b103      	cbz	r3, 800de1e <_sbrk_r+0x1a>
 800de1c:	6023      	str	r3, [r4, #0]
 800de1e:	bd38      	pop	{r3, r4, r5, pc}
 800de20:	24000fa0 	.word	0x24000fa0
 800de24:	00000000 	.word	0x00000000

0800de28 <nan>:
 800de28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800de30 <nan+0x8>
 800de2c:	4770      	bx	lr
 800de2e:	bf00      	nop
 800de30:	00000000 	.word	0x00000000
 800de34:	7ff80000 	.word	0x7ff80000

0800de38 <__assert_func>:
 800de38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de3a:	4614      	mov	r4, r2
 800de3c:	461a      	mov	r2, r3
 800de3e:	4b09      	ldr	r3, [pc, #36]	@ (800de64 <__assert_func+0x2c>)
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	4605      	mov	r5, r0
 800de44:	68d8      	ldr	r0, [r3, #12]
 800de46:	b14c      	cbz	r4, 800de5c <__assert_func+0x24>
 800de48:	4b07      	ldr	r3, [pc, #28]	@ (800de68 <__assert_func+0x30>)
 800de4a:	9100      	str	r1, [sp, #0]
 800de4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de50:	4906      	ldr	r1, [pc, #24]	@ (800de6c <__assert_func+0x34>)
 800de52:	462b      	mov	r3, r5
 800de54:	f000 fba8 	bl	800e5a8 <fiprintf>
 800de58:	f000 fc3c 	bl	800e6d4 <abort>
 800de5c:	4b04      	ldr	r3, [pc, #16]	@ (800de70 <__assert_func+0x38>)
 800de5e:	461c      	mov	r4, r3
 800de60:	e7f3      	b.n	800de4a <__assert_func+0x12>
 800de62:	bf00      	nop
 800de64:	24000020 	.word	0x24000020
 800de68:	0800ee03 	.word	0x0800ee03
 800de6c:	0800ee10 	.word	0x0800ee10
 800de70:	0800ee3e 	.word	0x0800ee3e

0800de74 <_calloc_r>:
 800de74:	b570      	push	{r4, r5, r6, lr}
 800de76:	fba1 5402 	umull	r5, r4, r1, r2
 800de7a:	b934      	cbnz	r4, 800de8a <_calloc_r+0x16>
 800de7c:	4629      	mov	r1, r5
 800de7e:	f7fe f851 	bl	800bf24 <_malloc_r>
 800de82:	4606      	mov	r6, r0
 800de84:	b928      	cbnz	r0, 800de92 <_calloc_r+0x1e>
 800de86:	4630      	mov	r0, r6
 800de88:	bd70      	pop	{r4, r5, r6, pc}
 800de8a:	220c      	movs	r2, #12
 800de8c:	6002      	str	r2, [r0, #0]
 800de8e:	2600      	movs	r6, #0
 800de90:	e7f9      	b.n	800de86 <_calloc_r+0x12>
 800de92:	462a      	mov	r2, r5
 800de94:	4621      	mov	r1, r4
 800de96:	f7fd f948 	bl	800b12a <memset>
 800de9a:	e7f4      	b.n	800de86 <_calloc_r+0x12>

0800de9c <rshift>:
 800de9c:	6903      	ldr	r3, [r0, #16]
 800de9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dea2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dea6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800deaa:	f100 0414 	add.w	r4, r0, #20
 800deae:	dd45      	ble.n	800df3c <rshift+0xa0>
 800deb0:	f011 011f 	ands.w	r1, r1, #31
 800deb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800deb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800debc:	d10c      	bne.n	800ded8 <rshift+0x3c>
 800debe:	f100 0710 	add.w	r7, r0, #16
 800dec2:	4629      	mov	r1, r5
 800dec4:	42b1      	cmp	r1, r6
 800dec6:	d334      	bcc.n	800df32 <rshift+0x96>
 800dec8:	1a9b      	subs	r3, r3, r2
 800deca:	009b      	lsls	r3, r3, #2
 800decc:	1eea      	subs	r2, r5, #3
 800dece:	4296      	cmp	r6, r2
 800ded0:	bf38      	it	cc
 800ded2:	2300      	movcc	r3, #0
 800ded4:	4423      	add	r3, r4
 800ded6:	e015      	b.n	800df04 <rshift+0x68>
 800ded8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dedc:	f1c1 0820 	rsb	r8, r1, #32
 800dee0:	40cf      	lsrs	r7, r1
 800dee2:	f105 0e04 	add.w	lr, r5, #4
 800dee6:	46a1      	mov	r9, r4
 800dee8:	4576      	cmp	r6, lr
 800deea:	46f4      	mov	ip, lr
 800deec:	d815      	bhi.n	800df1a <rshift+0x7e>
 800deee:	1a9a      	subs	r2, r3, r2
 800def0:	0092      	lsls	r2, r2, #2
 800def2:	3a04      	subs	r2, #4
 800def4:	3501      	adds	r5, #1
 800def6:	42ae      	cmp	r6, r5
 800def8:	bf38      	it	cc
 800defa:	2200      	movcc	r2, #0
 800defc:	18a3      	adds	r3, r4, r2
 800defe:	50a7      	str	r7, [r4, r2]
 800df00:	b107      	cbz	r7, 800df04 <rshift+0x68>
 800df02:	3304      	adds	r3, #4
 800df04:	1b1a      	subs	r2, r3, r4
 800df06:	42a3      	cmp	r3, r4
 800df08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800df0c:	bf08      	it	eq
 800df0e:	2300      	moveq	r3, #0
 800df10:	6102      	str	r2, [r0, #16]
 800df12:	bf08      	it	eq
 800df14:	6143      	streq	r3, [r0, #20]
 800df16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df1a:	f8dc c000 	ldr.w	ip, [ip]
 800df1e:	fa0c fc08 	lsl.w	ip, ip, r8
 800df22:	ea4c 0707 	orr.w	r7, ip, r7
 800df26:	f849 7b04 	str.w	r7, [r9], #4
 800df2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800df2e:	40cf      	lsrs	r7, r1
 800df30:	e7da      	b.n	800dee8 <rshift+0x4c>
 800df32:	f851 cb04 	ldr.w	ip, [r1], #4
 800df36:	f847 cf04 	str.w	ip, [r7, #4]!
 800df3a:	e7c3      	b.n	800dec4 <rshift+0x28>
 800df3c:	4623      	mov	r3, r4
 800df3e:	e7e1      	b.n	800df04 <rshift+0x68>

0800df40 <__hexdig_fun>:
 800df40:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800df44:	2b09      	cmp	r3, #9
 800df46:	d802      	bhi.n	800df4e <__hexdig_fun+0xe>
 800df48:	3820      	subs	r0, #32
 800df4a:	b2c0      	uxtb	r0, r0
 800df4c:	4770      	bx	lr
 800df4e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800df52:	2b05      	cmp	r3, #5
 800df54:	d801      	bhi.n	800df5a <__hexdig_fun+0x1a>
 800df56:	3847      	subs	r0, #71	@ 0x47
 800df58:	e7f7      	b.n	800df4a <__hexdig_fun+0xa>
 800df5a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800df5e:	2b05      	cmp	r3, #5
 800df60:	d801      	bhi.n	800df66 <__hexdig_fun+0x26>
 800df62:	3827      	subs	r0, #39	@ 0x27
 800df64:	e7f1      	b.n	800df4a <__hexdig_fun+0xa>
 800df66:	2000      	movs	r0, #0
 800df68:	4770      	bx	lr
	...

0800df6c <__gethex>:
 800df6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df70:	b085      	sub	sp, #20
 800df72:	468a      	mov	sl, r1
 800df74:	9302      	str	r3, [sp, #8]
 800df76:	680b      	ldr	r3, [r1, #0]
 800df78:	9001      	str	r0, [sp, #4]
 800df7a:	4690      	mov	r8, r2
 800df7c:	1c9c      	adds	r4, r3, #2
 800df7e:	46a1      	mov	r9, r4
 800df80:	f814 0b01 	ldrb.w	r0, [r4], #1
 800df84:	2830      	cmp	r0, #48	@ 0x30
 800df86:	d0fa      	beq.n	800df7e <__gethex+0x12>
 800df88:	eba9 0303 	sub.w	r3, r9, r3
 800df8c:	f1a3 0b02 	sub.w	fp, r3, #2
 800df90:	f7ff ffd6 	bl	800df40 <__hexdig_fun>
 800df94:	4605      	mov	r5, r0
 800df96:	2800      	cmp	r0, #0
 800df98:	d168      	bne.n	800e06c <__gethex+0x100>
 800df9a:	49a0      	ldr	r1, [pc, #640]	@ (800e21c <__gethex+0x2b0>)
 800df9c:	2201      	movs	r2, #1
 800df9e:	4648      	mov	r0, r9
 800dfa0:	f7ff ff1e 	bl	800dde0 <strncmp>
 800dfa4:	4607      	mov	r7, r0
 800dfa6:	2800      	cmp	r0, #0
 800dfa8:	d167      	bne.n	800e07a <__gethex+0x10e>
 800dfaa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dfae:	4626      	mov	r6, r4
 800dfb0:	f7ff ffc6 	bl	800df40 <__hexdig_fun>
 800dfb4:	2800      	cmp	r0, #0
 800dfb6:	d062      	beq.n	800e07e <__gethex+0x112>
 800dfb8:	4623      	mov	r3, r4
 800dfba:	7818      	ldrb	r0, [r3, #0]
 800dfbc:	2830      	cmp	r0, #48	@ 0x30
 800dfbe:	4699      	mov	r9, r3
 800dfc0:	f103 0301 	add.w	r3, r3, #1
 800dfc4:	d0f9      	beq.n	800dfba <__gethex+0x4e>
 800dfc6:	f7ff ffbb 	bl	800df40 <__hexdig_fun>
 800dfca:	fab0 f580 	clz	r5, r0
 800dfce:	096d      	lsrs	r5, r5, #5
 800dfd0:	f04f 0b01 	mov.w	fp, #1
 800dfd4:	464a      	mov	r2, r9
 800dfd6:	4616      	mov	r6, r2
 800dfd8:	3201      	adds	r2, #1
 800dfda:	7830      	ldrb	r0, [r6, #0]
 800dfdc:	f7ff ffb0 	bl	800df40 <__hexdig_fun>
 800dfe0:	2800      	cmp	r0, #0
 800dfe2:	d1f8      	bne.n	800dfd6 <__gethex+0x6a>
 800dfe4:	498d      	ldr	r1, [pc, #564]	@ (800e21c <__gethex+0x2b0>)
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	4630      	mov	r0, r6
 800dfea:	f7ff fef9 	bl	800dde0 <strncmp>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	d13f      	bne.n	800e072 <__gethex+0x106>
 800dff2:	b944      	cbnz	r4, 800e006 <__gethex+0x9a>
 800dff4:	1c74      	adds	r4, r6, #1
 800dff6:	4622      	mov	r2, r4
 800dff8:	4616      	mov	r6, r2
 800dffa:	3201      	adds	r2, #1
 800dffc:	7830      	ldrb	r0, [r6, #0]
 800dffe:	f7ff ff9f 	bl	800df40 <__hexdig_fun>
 800e002:	2800      	cmp	r0, #0
 800e004:	d1f8      	bne.n	800dff8 <__gethex+0x8c>
 800e006:	1ba4      	subs	r4, r4, r6
 800e008:	00a7      	lsls	r7, r4, #2
 800e00a:	7833      	ldrb	r3, [r6, #0]
 800e00c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e010:	2b50      	cmp	r3, #80	@ 0x50
 800e012:	d13e      	bne.n	800e092 <__gethex+0x126>
 800e014:	7873      	ldrb	r3, [r6, #1]
 800e016:	2b2b      	cmp	r3, #43	@ 0x2b
 800e018:	d033      	beq.n	800e082 <__gethex+0x116>
 800e01a:	2b2d      	cmp	r3, #45	@ 0x2d
 800e01c:	d034      	beq.n	800e088 <__gethex+0x11c>
 800e01e:	1c71      	adds	r1, r6, #1
 800e020:	2400      	movs	r4, #0
 800e022:	7808      	ldrb	r0, [r1, #0]
 800e024:	f7ff ff8c 	bl	800df40 <__hexdig_fun>
 800e028:	1e43      	subs	r3, r0, #1
 800e02a:	b2db      	uxtb	r3, r3
 800e02c:	2b18      	cmp	r3, #24
 800e02e:	d830      	bhi.n	800e092 <__gethex+0x126>
 800e030:	f1a0 0210 	sub.w	r2, r0, #16
 800e034:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e038:	f7ff ff82 	bl	800df40 <__hexdig_fun>
 800e03c:	f100 3cff 	add.w	ip, r0, #4294967295
 800e040:	fa5f fc8c 	uxtb.w	ip, ip
 800e044:	f1bc 0f18 	cmp.w	ip, #24
 800e048:	f04f 030a 	mov.w	r3, #10
 800e04c:	d91e      	bls.n	800e08c <__gethex+0x120>
 800e04e:	b104      	cbz	r4, 800e052 <__gethex+0xe6>
 800e050:	4252      	negs	r2, r2
 800e052:	4417      	add	r7, r2
 800e054:	f8ca 1000 	str.w	r1, [sl]
 800e058:	b1ed      	cbz	r5, 800e096 <__gethex+0x12a>
 800e05a:	f1bb 0f00 	cmp.w	fp, #0
 800e05e:	bf0c      	ite	eq
 800e060:	2506      	moveq	r5, #6
 800e062:	2500      	movne	r5, #0
 800e064:	4628      	mov	r0, r5
 800e066:	b005      	add	sp, #20
 800e068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e06c:	2500      	movs	r5, #0
 800e06e:	462c      	mov	r4, r5
 800e070:	e7b0      	b.n	800dfd4 <__gethex+0x68>
 800e072:	2c00      	cmp	r4, #0
 800e074:	d1c7      	bne.n	800e006 <__gethex+0x9a>
 800e076:	4627      	mov	r7, r4
 800e078:	e7c7      	b.n	800e00a <__gethex+0x9e>
 800e07a:	464e      	mov	r6, r9
 800e07c:	462f      	mov	r7, r5
 800e07e:	2501      	movs	r5, #1
 800e080:	e7c3      	b.n	800e00a <__gethex+0x9e>
 800e082:	2400      	movs	r4, #0
 800e084:	1cb1      	adds	r1, r6, #2
 800e086:	e7cc      	b.n	800e022 <__gethex+0xb6>
 800e088:	2401      	movs	r4, #1
 800e08a:	e7fb      	b.n	800e084 <__gethex+0x118>
 800e08c:	fb03 0002 	mla	r0, r3, r2, r0
 800e090:	e7ce      	b.n	800e030 <__gethex+0xc4>
 800e092:	4631      	mov	r1, r6
 800e094:	e7de      	b.n	800e054 <__gethex+0xe8>
 800e096:	eba6 0309 	sub.w	r3, r6, r9
 800e09a:	3b01      	subs	r3, #1
 800e09c:	4629      	mov	r1, r5
 800e09e:	2b07      	cmp	r3, #7
 800e0a0:	dc0a      	bgt.n	800e0b8 <__gethex+0x14c>
 800e0a2:	9801      	ldr	r0, [sp, #4]
 800e0a4:	f7fd ffca 	bl	800c03c <_Balloc>
 800e0a8:	4604      	mov	r4, r0
 800e0aa:	b940      	cbnz	r0, 800e0be <__gethex+0x152>
 800e0ac:	4b5c      	ldr	r3, [pc, #368]	@ (800e220 <__gethex+0x2b4>)
 800e0ae:	4602      	mov	r2, r0
 800e0b0:	21e4      	movs	r1, #228	@ 0xe4
 800e0b2:	485c      	ldr	r0, [pc, #368]	@ (800e224 <__gethex+0x2b8>)
 800e0b4:	f7ff fec0 	bl	800de38 <__assert_func>
 800e0b8:	3101      	adds	r1, #1
 800e0ba:	105b      	asrs	r3, r3, #1
 800e0bc:	e7ef      	b.n	800e09e <__gethex+0x132>
 800e0be:	f100 0a14 	add.w	sl, r0, #20
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	4655      	mov	r5, sl
 800e0c6:	469b      	mov	fp, r3
 800e0c8:	45b1      	cmp	r9, r6
 800e0ca:	d337      	bcc.n	800e13c <__gethex+0x1d0>
 800e0cc:	f845 bb04 	str.w	fp, [r5], #4
 800e0d0:	eba5 050a 	sub.w	r5, r5, sl
 800e0d4:	10ad      	asrs	r5, r5, #2
 800e0d6:	6125      	str	r5, [r4, #16]
 800e0d8:	4658      	mov	r0, fp
 800e0da:	f7fe f8a1 	bl	800c220 <__hi0bits>
 800e0de:	016d      	lsls	r5, r5, #5
 800e0e0:	f8d8 6000 	ldr.w	r6, [r8]
 800e0e4:	1a2d      	subs	r5, r5, r0
 800e0e6:	42b5      	cmp	r5, r6
 800e0e8:	dd54      	ble.n	800e194 <__gethex+0x228>
 800e0ea:	1bad      	subs	r5, r5, r6
 800e0ec:	4629      	mov	r1, r5
 800e0ee:	4620      	mov	r0, r4
 800e0f0:	f7fe fc2a 	bl	800c948 <__any_on>
 800e0f4:	4681      	mov	r9, r0
 800e0f6:	b178      	cbz	r0, 800e118 <__gethex+0x1ac>
 800e0f8:	1e6b      	subs	r3, r5, #1
 800e0fa:	1159      	asrs	r1, r3, #5
 800e0fc:	f003 021f 	and.w	r2, r3, #31
 800e100:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e104:	f04f 0901 	mov.w	r9, #1
 800e108:	fa09 f202 	lsl.w	r2, r9, r2
 800e10c:	420a      	tst	r2, r1
 800e10e:	d003      	beq.n	800e118 <__gethex+0x1ac>
 800e110:	454b      	cmp	r3, r9
 800e112:	dc36      	bgt.n	800e182 <__gethex+0x216>
 800e114:	f04f 0902 	mov.w	r9, #2
 800e118:	4629      	mov	r1, r5
 800e11a:	4620      	mov	r0, r4
 800e11c:	f7ff febe 	bl	800de9c <rshift>
 800e120:	442f      	add	r7, r5
 800e122:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e126:	42bb      	cmp	r3, r7
 800e128:	da42      	bge.n	800e1b0 <__gethex+0x244>
 800e12a:	9801      	ldr	r0, [sp, #4]
 800e12c:	4621      	mov	r1, r4
 800e12e:	f7fd ffc5 	bl	800c0bc <_Bfree>
 800e132:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e134:	2300      	movs	r3, #0
 800e136:	6013      	str	r3, [r2, #0]
 800e138:	25a3      	movs	r5, #163	@ 0xa3
 800e13a:	e793      	b.n	800e064 <__gethex+0xf8>
 800e13c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e140:	2a2e      	cmp	r2, #46	@ 0x2e
 800e142:	d012      	beq.n	800e16a <__gethex+0x1fe>
 800e144:	2b20      	cmp	r3, #32
 800e146:	d104      	bne.n	800e152 <__gethex+0x1e6>
 800e148:	f845 bb04 	str.w	fp, [r5], #4
 800e14c:	f04f 0b00 	mov.w	fp, #0
 800e150:	465b      	mov	r3, fp
 800e152:	7830      	ldrb	r0, [r6, #0]
 800e154:	9303      	str	r3, [sp, #12]
 800e156:	f7ff fef3 	bl	800df40 <__hexdig_fun>
 800e15a:	9b03      	ldr	r3, [sp, #12]
 800e15c:	f000 000f 	and.w	r0, r0, #15
 800e160:	4098      	lsls	r0, r3
 800e162:	ea4b 0b00 	orr.w	fp, fp, r0
 800e166:	3304      	adds	r3, #4
 800e168:	e7ae      	b.n	800e0c8 <__gethex+0x15c>
 800e16a:	45b1      	cmp	r9, r6
 800e16c:	d8ea      	bhi.n	800e144 <__gethex+0x1d8>
 800e16e:	492b      	ldr	r1, [pc, #172]	@ (800e21c <__gethex+0x2b0>)
 800e170:	9303      	str	r3, [sp, #12]
 800e172:	2201      	movs	r2, #1
 800e174:	4630      	mov	r0, r6
 800e176:	f7ff fe33 	bl	800dde0 <strncmp>
 800e17a:	9b03      	ldr	r3, [sp, #12]
 800e17c:	2800      	cmp	r0, #0
 800e17e:	d1e1      	bne.n	800e144 <__gethex+0x1d8>
 800e180:	e7a2      	b.n	800e0c8 <__gethex+0x15c>
 800e182:	1ea9      	subs	r1, r5, #2
 800e184:	4620      	mov	r0, r4
 800e186:	f7fe fbdf 	bl	800c948 <__any_on>
 800e18a:	2800      	cmp	r0, #0
 800e18c:	d0c2      	beq.n	800e114 <__gethex+0x1a8>
 800e18e:	f04f 0903 	mov.w	r9, #3
 800e192:	e7c1      	b.n	800e118 <__gethex+0x1ac>
 800e194:	da09      	bge.n	800e1aa <__gethex+0x23e>
 800e196:	1b75      	subs	r5, r6, r5
 800e198:	4621      	mov	r1, r4
 800e19a:	9801      	ldr	r0, [sp, #4]
 800e19c:	462a      	mov	r2, r5
 800e19e:	f7fe f99d 	bl	800c4dc <__lshift>
 800e1a2:	1b7f      	subs	r7, r7, r5
 800e1a4:	4604      	mov	r4, r0
 800e1a6:	f100 0a14 	add.w	sl, r0, #20
 800e1aa:	f04f 0900 	mov.w	r9, #0
 800e1ae:	e7b8      	b.n	800e122 <__gethex+0x1b6>
 800e1b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e1b4:	42bd      	cmp	r5, r7
 800e1b6:	dd6f      	ble.n	800e298 <__gethex+0x32c>
 800e1b8:	1bed      	subs	r5, r5, r7
 800e1ba:	42ae      	cmp	r6, r5
 800e1bc:	dc34      	bgt.n	800e228 <__gethex+0x2bc>
 800e1be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e1c2:	2b02      	cmp	r3, #2
 800e1c4:	d022      	beq.n	800e20c <__gethex+0x2a0>
 800e1c6:	2b03      	cmp	r3, #3
 800e1c8:	d024      	beq.n	800e214 <__gethex+0x2a8>
 800e1ca:	2b01      	cmp	r3, #1
 800e1cc:	d115      	bne.n	800e1fa <__gethex+0x28e>
 800e1ce:	42ae      	cmp	r6, r5
 800e1d0:	d113      	bne.n	800e1fa <__gethex+0x28e>
 800e1d2:	2e01      	cmp	r6, #1
 800e1d4:	d10b      	bne.n	800e1ee <__gethex+0x282>
 800e1d6:	9a02      	ldr	r2, [sp, #8]
 800e1d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e1dc:	6013      	str	r3, [r2, #0]
 800e1de:	2301      	movs	r3, #1
 800e1e0:	6123      	str	r3, [r4, #16]
 800e1e2:	f8ca 3000 	str.w	r3, [sl]
 800e1e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1e8:	2562      	movs	r5, #98	@ 0x62
 800e1ea:	601c      	str	r4, [r3, #0]
 800e1ec:	e73a      	b.n	800e064 <__gethex+0xf8>
 800e1ee:	1e71      	subs	r1, r6, #1
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	f7fe fba9 	bl	800c948 <__any_on>
 800e1f6:	2800      	cmp	r0, #0
 800e1f8:	d1ed      	bne.n	800e1d6 <__gethex+0x26a>
 800e1fa:	9801      	ldr	r0, [sp, #4]
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	f7fd ff5d 	bl	800c0bc <_Bfree>
 800e202:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e204:	2300      	movs	r3, #0
 800e206:	6013      	str	r3, [r2, #0]
 800e208:	2550      	movs	r5, #80	@ 0x50
 800e20a:	e72b      	b.n	800e064 <__gethex+0xf8>
 800e20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d1f3      	bne.n	800e1fa <__gethex+0x28e>
 800e212:	e7e0      	b.n	800e1d6 <__gethex+0x26a>
 800e214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e216:	2b00      	cmp	r3, #0
 800e218:	d1dd      	bne.n	800e1d6 <__gethex+0x26a>
 800e21a:	e7ee      	b.n	800e1fa <__gethex+0x28e>
 800e21c:	0800ede8 	.word	0x0800ede8
 800e220:	0800ed7e 	.word	0x0800ed7e
 800e224:	0800ee3f 	.word	0x0800ee3f
 800e228:	1e6f      	subs	r7, r5, #1
 800e22a:	f1b9 0f00 	cmp.w	r9, #0
 800e22e:	d130      	bne.n	800e292 <__gethex+0x326>
 800e230:	b127      	cbz	r7, 800e23c <__gethex+0x2d0>
 800e232:	4639      	mov	r1, r7
 800e234:	4620      	mov	r0, r4
 800e236:	f7fe fb87 	bl	800c948 <__any_on>
 800e23a:	4681      	mov	r9, r0
 800e23c:	117a      	asrs	r2, r7, #5
 800e23e:	2301      	movs	r3, #1
 800e240:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e244:	f007 071f 	and.w	r7, r7, #31
 800e248:	40bb      	lsls	r3, r7
 800e24a:	4213      	tst	r3, r2
 800e24c:	4629      	mov	r1, r5
 800e24e:	4620      	mov	r0, r4
 800e250:	bf18      	it	ne
 800e252:	f049 0902 	orrne.w	r9, r9, #2
 800e256:	f7ff fe21 	bl	800de9c <rshift>
 800e25a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e25e:	1b76      	subs	r6, r6, r5
 800e260:	2502      	movs	r5, #2
 800e262:	f1b9 0f00 	cmp.w	r9, #0
 800e266:	d047      	beq.n	800e2f8 <__gethex+0x38c>
 800e268:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e26c:	2b02      	cmp	r3, #2
 800e26e:	d015      	beq.n	800e29c <__gethex+0x330>
 800e270:	2b03      	cmp	r3, #3
 800e272:	d017      	beq.n	800e2a4 <__gethex+0x338>
 800e274:	2b01      	cmp	r3, #1
 800e276:	d109      	bne.n	800e28c <__gethex+0x320>
 800e278:	f019 0f02 	tst.w	r9, #2
 800e27c:	d006      	beq.n	800e28c <__gethex+0x320>
 800e27e:	f8da 3000 	ldr.w	r3, [sl]
 800e282:	ea49 0903 	orr.w	r9, r9, r3
 800e286:	f019 0f01 	tst.w	r9, #1
 800e28a:	d10e      	bne.n	800e2aa <__gethex+0x33e>
 800e28c:	f045 0510 	orr.w	r5, r5, #16
 800e290:	e032      	b.n	800e2f8 <__gethex+0x38c>
 800e292:	f04f 0901 	mov.w	r9, #1
 800e296:	e7d1      	b.n	800e23c <__gethex+0x2d0>
 800e298:	2501      	movs	r5, #1
 800e29a:	e7e2      	b.n	800e262 <__gethex+0x2f6>
 800e29c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e29e:	f1c3 0301 	rsb	r3, r3, #1
 800e2a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e2a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d0f0      	beq.n	800e28c <__gethex+0x320>
 800e2aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e2ae:	f104 0314 	add.w	r3, r4, #20
 800e2b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e2b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e2ba:	f04f 0c00 	mov.w	ip, #0
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2c4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e2c8:	d01b      	beq.n	800e302 <__gethex+0x396>
 800e2ca:	3201      	adds	r2, #1
 800e2cc:	6002      	str	r2, [r0, #0]
 800e2ce:	2d02      	cmp	r5, #2
 800e2d0:	f104 0314 	add.w	r3, r4, #20
 800e2d4:	d13c      	bne.n	800e350 <__gethex+0x3e4>
 800e2d6:	f8d8 2000 	ldr.w	r2, [r8]
 800e2da:	3a01      	subs	r2, #1
 800e2dc:	42b2      	cmp	r2, r6
 800e2de:	d109      	bne.n	800e2f4 <__gethex+0x388>
 800e2e0:	1171      	asrs	r1, r6, #5
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e2e8:	f006 061f 	and.w	r6, r6, #31
 800e2ec:	fa02 f606 	lsl.w	r6, r2, r6
 800e2f0:	421e      	tst	r6, r3
 800e2f2:	d13a      	bne.n	800e36a <__gethex+0x3fe>
 800e2f4:	f045 0520 	orr.w	r5, r5, #32
 800e2f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2fa:	601c      	str	r4, [r3, #0]
 800e2fc:	9b02      	ldr	r3, [sp, #8]
 800e2fe:	601f      	str	r7, [r3, #0]
 800e300:	e6b0      	b.n	800e064 <__gethex+0xf8>
 800e302:	4299      	cmp	r1, r3
 800e304:	f843 cc04 	str.w	ip, [r3, #-4]
 800e308:	d8d9      	bhi.n	800e2be <__gethex+0x352>
 800e30a:	68a3      	ldr	r3, [r4, #8]
 800e30c:	459b      	cmp	fp, r3
 800e30e:	db17      	blt.n	800e340 <__gethex+0x3d4>
 800e310:	6861      	ldr	r1, [r4, #4]
 800e312:	9801      	ldr	r0, [sp, #4]
 800e314:	3101      	adds	r1, #1
 800e316:	f7fd fe91 	bl	800c03c <_Balloc>
 800e31a:	4681      	mov	r9, r0
 800e31c:	b918      	cbnz	r0, 800e326 <__gethex+0x3ba>
 800e31e:	4b1a      	ldr	r3, [pc, #104]	@ (800e388 <__gethex+0x41c>)
 800e320:	4602      	mov	r2, r0
 800e322:	2184      	movs	r1, #132	@ 0x84
 800e324:	e6c5      	b.n	800e0b2 <__gethex+0x146>
 800e326:	6922      	ldr	r2, [r4, #16]
 800e328:	3202      	adds	r2, #2
 800e32a:	f104 010c 	add.w	r1, r4, #12
 800e32e:	0092      	lsls	r2, r2, #2
 800e330:	300c      	adds	r0, #12
 800e332:	f7fc ff86 	bl	800b242 <memcpy>
 800e336:	4621      	mov	r1, r4
 800e338:	9801      	ldr	r0, [sp, #4]
 800e33a:	f7fd febf 	bl	800c0bc <_Bfree>
 800e33e:	464c      	mov	r4, r9
 800e340:	6923      	ldr	r3, [r4, #16]
 800e342:	1c5a      	adds	r2, r3, #1
 800e344:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e348:	6122      	str	r2, [r4, #16]
 800e34a:	2201      	movs	r2, #1
 800e34c:	615a      	str	r2, [r3, #20]
 800e34e:	e7be      	b.n	800e2ce <__gethex+0x362>
 800e350:	6922      	ldr	r2, [r4, #16]
 800e352:	455a      	cmp	r2, fp
 800e354:	dd0b      	ble.n	800e36e <__gethex+0x402>
 800e356:	2101      	movs	r1, #1
 800e358:	4620      	mov	r0, r4
 800e35a:	f7ff fd9f 	bl	800de9c <rshift>
 800e35e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e362:	3701      	adds	r7, #1
 800e364:	42bb      	cmp	r3, r7
 800e366:	f6ff aee0 	blt.w	800e12a <__gethex+0x1be>
 800e36a:	2501      	movs	r5, #1
 800e36c:	e7c2      	b.n	800e2f4 <__gethex+0x388>
 800e36e:	f016 061f 	ands.w	r6, r6, #31
 800e372:	d0fa      	beq.n	800e36a <__gethex+0x3fe>
 800e374:	4453      	add	r3, sl
 800e376:	f1c6 0620 	rsb	r6, r6, #32
 800e37a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e37e:	f7fd ff4f 	bl	800c220 <__hi0bits>
 800e382:	42b0      	cmp	r0, r6
 800e384:	dbe7      	blt.n	800e356 <__gethex+0x3ea>
 800e386:	e7f0      	b.n	800e36a <__gethex+0x3fe>
 800e388:	0800ed7e 	.word	0x0800ed7e

0800e38c <L_shift>:
 800e38c:	f1c2 0208 	rsb	r2, r2, #8
 800e390:	0092      	lsls	r2, r2, #2
 800e392:	b570      	push	{r4, r5, r6, lr}
 800e394:	f1c2 0620 	rsb	r6, r2, #32
 800e398:	6843      	ldr	r3, [r0, #4]
 800e39a:	6804      	ldr	r4, [r0, #0]
 800e39c:	fa03 f506 	lsl.w	r5, r3, r6
 800e3a0:	432c      	orrs	r4, r5
 800e3a2:	40d3      	lsrs	r3, r2
 800e3a4:	6004      	str	r4, [r0, #0]
 800e3a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e3aa:	4288      	cmp	r0, r1
 800e3ac:	d3f4      	bcc.n	800e398 <L_shift+0xc>
 800e3ae:	bd70      	pop	{r4, r5, r6, pc}

0800e3b0 <__match>:
 800e3b0:	b530      	push	{r4, r5, lr}
 800e3b2:	6803      	ldr	r3, [r0, #0]
 800e3b4:	3301      	adds	r3, #1
 800e3b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3ba:	b914      	cbnz	r4, 800e3c2 <__match+0x12>
 800e3bc:	6003      	str	r3, [r0, #0]
 800e3be:	2001      	movs	r0, #1
 800e3c0:	bd30      	pop	{r4, r5, pc}
 800e3c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3c6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e3ca:	2d19      	cmp	r5, #25
 800e3cc:	bf98      	it	ls
 800e3ce:	3220      	addls	r2, #32
 800e3d0:	42a2      	cmp	r2, r4
 800e3d2:	d0f0      	beq.n	800e3b6 <__match+0x6>
 800e3d4:	2000      	movs	r0, #0
 800e3d6:	e7f3      	b.n	800e3c0 <__match+0x10>

0800e3d8 <__hexnan>:
 800e3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3dc:	680b      	ldr	r3, [r1, #0]
 800e3de:	6801      	ldr	r1, [r0, #0]
 800e3e0:	115e      	asrs	r6, r3, #5
 800e3e2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e3e6:	f013 031f 	ands.w	r3, r3, #31
 800e3ea:	b087      	sub	sp, #28
 800e3ec:	bf18      	it	ne
 800e3ee:	3604      	addne	r6, #4
 800e3f0:	2500      	movs	r5, #0
 800e3f2:	1f37      	subs	r7, r6, #4
 800e3f4:	4682      	mov	sl, r0
 800e3f6:	4690      	mov	r8, r2
 800e3f8:	9301      	str	r3, [sp, #4]
 800e3fa:	f846 5c04 	str.w	r5, [r6, #-4]
 800e3fe:	46b9      	mov	r9, r7
 800e400:	463c      	mov	r4, r7
 800e402:	9502      	str	r5, [sp, #8]
 800e404:	46ab      	mov	fp, r5
 800e406:	784a      	ldrb	r2, [r1, #1]
 800e408:	1c4b      	adds	r3, r1, #1
 800e40a:	9303      	str	r3, [sp, #12]
 800e40c:	b342      	cbz	r2, 800e460 <__hexnan+0x88>
 800e40e:	4610      	mov	r0, r2
 800e410:	9105      	str	r1, [sp, #20]
 800e412:	9204      	str	r2, [sp, #16]
 800e414:	f7ff fd94 	bl	800df40 <__hexdig_fun>
 800e418:	2800      	cmp	r0, #0
 800e41a:	d151      	bne.n	800e4c0 <__hexnan+0xe8>
 800e41c:	9a04      	ldr	r2, [sp, #16]
 800e41e:	9905      	ldr	r1, [sp, #20]
 800e420:	2a20      	cmp	r2, #32
 800e422:	d818      	bhi.n	800e456 <__hexnan+0x7e>
 800e424:	9b02      	ldr	r3, [sp, #8]
 800e426:	459b      	cmp	fp, r3
 800e428:	dd13      	ble.n	800e452 <__hexnan+0x7a>
 800e42a:	454c      	cmp	r4, r9
 800e42c:	d206      	bcs.n	800e43c <__hexnan+0x64>
 800e42e:	2d07      	cmp	r5, #7
 800e430:	dc04      	bgt.n	800e43c <__hexnan+0x64>
 800e432:	462a      	mov	r2, r5
 800e434:	4649      	mov	r1, r9
 800e436:	4620      	mov	r0, r4
 800e438:	f7ff ffa8 	bl	800e38c <L_shift>
 800e43c:	4544      	cmp	r4, r8
 800e43e:	d952      	bls.n	800e4e6 <__hexnan+0x10e>
 800e440:	2300      	movs	r3, #0
 800e442:	f1a4 0904 	sub.w	r9, r4, #4
 800e446:	f844 3c04 	str.w	r3, [r4, #-4]
 800e44a:	f8cd b008 	str.w	fp, [sp, #8]
 800e44e:	464c      	mov	r4, r9
 800e450:	461d      	mov	r5, r3
 800e452:	9903      	ldr	r1, [sp, #12]
 800e454:	e7d7      	b.n	800e406 <__hexnan+0x2e>
 800e456:	2a29      	cmp	r2, #41	@ 0x29
 800e458:	d157      	bne.n	800e50a <__hexnan+0x132>
 800e45a:	3102      	adds	r1, #2
 800e45c:	f8ca 1000 	str.w	r1, [sl]
 800e460:	f1bb 0f00 	cmp.w	fp, #0
 800e464:	d051      	beq.n	800e50a <__hexnan+0x132>
 800e466:	454c      	cmp	r4, r9
 800e468:	d206      	bcs.n	800e478 <__hexnan+0xa0>
 800e46a:	2d07      	cmp	r5, #7
 800e46c:	dc04      	bgt.n	800e478 <__hexnan+0xa0>
 800e46e:	462a      	mov	r2, r5
 800e470:	4649      	mov	r1, r9
 800e472:	4620      	mov	r0, r4
 800e474:	f7ff ff8a 	bl	800e38c <L_shift>
 800e478:	4544      	cmp	r4, r8
 800e47a:	d936      	bls.n	800e4ea <__hexnan+0x112>
 800e47c:	f1a8 0204 	sub.w	r2, r8, #4
 800e480:	4623      	mov	r3, r4
 800e482:	f853 1b04 	ldr.w	r1, [r3], #4
 800e486:	f842 1f04 	str.w	r1, [r2, #4]!
 800e48a:	429f      	cmp	r7, r3
 800e48c:	d2f9      	bcs.n	800e482 <__hexnan+0xaa>
 800e48e:	1b3b      	subs	r3, r7, r4
 800e490:	f023 0303 	bic.w	r3, r3, #3
 800e494:	3304      	adds	r3, #4
 800e496:	3401      	adds	r4, #1
 800e498:	3e03      	subs	r6, #3
 800e49a:	42b4      	cmp	r4, r6
 800e49c:	bf88      	it	hi
 800e49e:	2304      	movhi	r3, #4
 800e4a0:	4443      	add	r3, r8
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	f843 2b04 	str.w	r2, [r3], #4
 800e4a8:	429f      	cmp	r7, r3
 800e4aa:	d2fb      	bcs.n	800e4a4 <__hexnan+0xcc>
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	b91b      	cbnz	r3, 800e4b8 <__hexnan+0xe0>
 800e4b0:	4547      	cmp	r7, r8
 800e4b2:	d128      	bne.n	800e506 <__hexnan+0x12e>
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	603b      	str	r3, [r7, #0]
 800e4b8:	2005      	movs	r0, #5
 800e4ba:	b007      	add	sp, #28
 800e4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4c0:	3501      	adds	r5, #1
 800e4c2:	2d08      	cmp	r5, #8
 800e4c4:	f10b 0b01 	add.w	fp, fp, #1
 800e4c8:	dd06      	ble.n	800e4d8 <__hexnan+0x100>
 800e4ca:	4544      	cmp	r4, r8
 800e4cc:	d9c1      	bls.n	800e452 <__hexnan+0x7a>
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	f844 3c04 	str.w	r3, [r4, #-4]
 800e4d4:	2501      	movs	r5, #1
 800e4d6:	3c04      	subs	r4, #4
 800e4d8:	6822      	ldr	r2, [r4, #0]
 800e4da:	f000 000f 	and.w	r0, r0, #15
 800e4de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e4e2:	6020      	str	r0, [r4, #0]
 800e4e4:	e7b5      	b.n	800e452 <__hexnan+0x7a>
 800e4e6:	2508      	movs	r5, #8
 800e4e8:	e7b3      	b.n	800e452 <__hexnan+0x7a>
 800e4ea:	9b01      	ldr	r3, [sp, #4]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d0dd      	beq.n	800e4ac <__hexnan+0xd4>
 800e4f0:	f1c3 0320 	rsb	r3, r3, #32
 800e4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f8:	40da      	lsrs	r2, r3
 800e4fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e4fe:	4013      	ands	r3, r2
 800e500:	f846 3c04 	str.w	r3, [r6, #-4]
 800e504:	e7d2      	b.n	800e4ac <__hexnan+0xd4>
 800e506:	3f04      	subs	r7, #4
 800e508:	e7d0      	b.n	800e4ac <__hexnan+0xd4>
 800e50a:	2004      	movs	r0, #4
 800e50c:	e7d5      	b.n	800e4ba <__hexnan+0xe2>

0800e50e <__ascii_mbtowc>:
 800e50e:	b082      	sub	sp, #8
 800e510:	b901      	cbnz	r1, 800e514 <__ascii_mbtowc+0x6>
 800e512:	a901      	add	r1, sp, #4
 800e514:	b142      	cbz	r2, 800e528 <__ascii_mbtowc+0x1a>
 800e516:	b14b      	cbz	r3, 800e52c <__ascii_mbtowc+0x1e>
 800e518:	7813      	ldrb	r3, [r2, #0]
 800e51a:	600b      	str	r3, [r1, #0]
 800e51c:	7812      	ldrb	r2, [r2, #0]
 800e51e:	1e10      	subs	r0, r2, #0
 800e520:	bf18      	it	ne
 800e522:	2001      	movne	r0, #1
 800e524:	b002      	add	sp, #8
 800e526:	4770      	bx	lr
 800e528:	4610      	mov	r0, r2
 800e52a:	e7fb      	b.n	800e524 <__ascii_mbtowc+0x16>
 800e52c:	f06f 0001 	mvn.w	r0, #1
 800e530:	e7f8      	b.n	800e524 <__ascii_mbtowc+0x16>

0800e532 <_realloc_r>:
 800e532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e536:	4607      	mov	r7, r0
 800e538:	4614      	mov	r4, r2
 800e53a:	460d      	mov	r5, r1
 800e53c:	b921      	cbnz	r1, 800e548 <_realloc_r+0x16>
 800e53e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e542:	4611      	mov	r1, r2
 800e544:	f7fd bcee 	b.w	800bf24 <_malloc_r>
 800e548:	b92a      	cbnz	r2, 800e556 <_realloc_r+0x24>
 800e54a:	f7fd fc77 	bl	800be3c <_free_r>
 800e54e:	4625      	mov	r5, r4
 800e550:	4628      	mov	r0, r5
 800e552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e556:	f000 f8c4 	bl	800e6e2 <_malloc_usable_size_r>
 800e55a:	4284      	cmp	r4, r0
 800e55c:	4606      	mov	r6, r0
 800e55e:	d802      	bhi.n	800e566 <_realloc_r+0x34>
 800e560:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e564:	d8f4      	bhi.n	800e550 <_realloc_r+0x1e>
 800e566:	4621      	mov	r1, r4
 800e568:	4638      	mov	r0, r7
 800e56a:	f7fd fcdb 	bl	800bf24 <_malloc_r>
 800e56e:	4680      	mov	r8, r0
 800e570:	b908      	cbnz	r0, 800e576 <_realloc_r+0x44>
 800e572:	4645      	mov	r5, r8
 800e574:	e7ec      	b.n	800e550 <_realloc_r+0x1e>
 800e576:	42b4      	cmp	r4, r6
 800e578:	4622      	mov	r2, r4
 800e57a:	4629      	mov	r1, r5
 800e57c:	bf28      	it	cs
 800e57e:	4632      	movcs	r2, r6
 800e580:	f7fc fe5f 	bl	800b242 <memcpy>
 800e584:	4629      	mov	r1, r5
 800e586:	4638      	mov	r0, r7
 800e588:	f7fd fc58 	bl	800be3c <_free_r>
 800e58c:	e7f1      	b.n	800e572 <_realloc_r+0x40>

0800e58e <__ascii_wctomb>:
 800e58e:	4603      	mov	r3, r0
 800e590:	4608      	mov	r0, r1
 800e592:	b141      	cbz	r1, 800e5a6 <__ascii_wctomb+0x18>
 800e594:	2aff      	cmp	r2, #255	@ 0xff
 800e596:	d904      	bls.n	800e5a2 <__ascii_wctomb+0x14>
 800e598:	228a      	movs	r2, #138	@ 0x8a
 800e59a:	601a      	str	r2, [r3, #0]
 800e59c:	f04f 30ff 	mov.w	r0, #4294967295
 800e5a0:	4770      	bx	lr
 800e5a2:	700a      	strb	r2, [r1, #0]
 800e5a4:	2001      	movs	r0, #1
 800e5a6:	4770      	bx	lr

0800e5a8 <fiprintf>:
 800e5a8:	b40e      	push	{r1, r2, r3}
 800e5aa:	b503      	push	{r0, r1, lr}
 800e5ac:	4601      	mov	r1, r0
 800e5ae:	ab03      	add	r3, sp, #12
 800e5b0:	4805      	ldr	r0, [pc, #20]	@ (800e5c8 <fiprintf+0x20>)
 800e5b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5b6:	6800      	ldr	r0, [r0, #0]
 800e5b8:	9301      	str	r3, [sp, #4]
 800e5ba:	f7ff f99f 	bl	800d8fc <_vfiprintf_r>
 800e5be:	b002      	add	sp, #8
 800e5c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5c4:	b003      	add	sp, #12
 800e5c6:	4770      	bx	lr
 800e5c8:	24000020 	.word	0x24000020

0800e5cc <__swhatbuf_r>:
 800e5cc:	b570      	push	{r4, r5, r6, lr}
 800e5ce:	460c      	mov	r4, r1
 800e5d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5d4:	2900      	cmp	r1, #0
 800e5d6:	b096      	sub	sp, #88	@ 0x58
 800e5d8:	4615      	mov	r5, r2
 800e5da:	461e      	mov	r6, r3
 800e5dc:	da0d      	bge.n	800e5fa <__swhatbuf_r+0x2e>
 800e5de:	89a3      	ldrh	r3, [r4, #12]
 800e5e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e5e4:	f04f 0100 	mov.w	r1, #0
 800e5e8:	bf14      	ite	ne
 800e5ea:	2340      	movne	r3, #64	@ 0x40
 800e5ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e5f0:	2000      	movs	r0, #0
 800e5f2:	6031      	str	r1, [r6, #0]
 800e5f4:	602b      	str	r3, [r5, #0]
 800e5f6:	b016      	add	sp, #88	@ 0x58
 800e5f8:	bd70      	pop	{r4, r5, r6, pc}
 800e5fa:	466a      	mov	r2, sp
 800e5fc:	f000 f848 	bl	800e690 <_fstat_r>
 800e600:	2800      	cmp	r0, #0
 800e602:	dbec      	blt.n	800e5de <__swhatbuf_r+0x12>
 800e604:	9901      	ldr	r1, [sp, #4]
 800e606:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e60a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e60e:	4259      	negs	r1, r3
 800e610:	4159      	adcs	r1, r3
 800e612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e616:	e7eb      	b.n	800e5f0 <__swhatbuf_r+0x24>

0800e618 <__smakebuf_r>:
 800e618:	898b      	ldrh	r3, [r1, #12]
 800e61a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e61c:	079d      	lsls	r5, r3, #30
 800e61e:	4606      	mov	r6, r0
 800e620:	460c      	mov	r4, r1
 800e622:	d507      	bpl.n	800e634 <__smakebuf_r+0x1c>
 800e624:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e628:	6023      	str	r3, [r4, #0]
 800e62a:	6123      	str	r3, [r4, #16]
 800e62c:	2301      	movs	r3, #1
 800e62e:	6163      	str	r3, [r4, #20]
 800e630:	b003      	add	sp, #12
 800e632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e634:	ab01      	add	r3, sp, #4
 800e636:	466a      	mov	r2, sp
 800e638:	f7ff ffc8 	bl	800e5cc <__swhatbuf_r>
 800e63c:	9f00      	ldr	r7, [sp, #0]
 800e63e:	4605      	mov	r5, r0
 800e640:	4639      	mov	r1, r7
 800e642:	4630      	mov	r0, r6
 800e644:	f7fd fc6e 	bl	800bf24 <_malloc_r>
 800e648:	b948      	cbnz	r0, 800e65e <__smakebuf_r+0x46>
 800e64a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e64e:	059a      	lsls	r2, r3, #22
 800e650:	d4ee      	bmi.n	800e630 <__smakebuf_r+0x18>
 800e652:	f023 0303 	bic.w	r3, r3, #3
 800e656:	f043 0302 	orr.w	r3, r3, #2
 800e65a:	81a3      	strh	r3, [r4, #12]
 800e65c:	e7e2      	b.n	800e624 <__smakebuf_r+0xc>
 800e65e:	89a3      	ldrh	r3, [r4, #12]
 800e660:	6020      	str	r0, [r4, #0]
 800e662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e666:	81a3      	strh	r3, [r4, #12]
 800e668:	9b01      	ldr	r3, [sp, #4]
 800e66a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e66e:	b15b      	cbz	r3, 800e688 <__smakebuf_r+0x70>
 800e670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e674:	4630      	mov	r0, r6
 800e676:	f000 f81d 	bl	800e6b4 <_isatty_r>
 800e67a:	b128      	cbz	r0, 800e688 <__smakebuf_r+0x70>
 800e67c:	89a3      	ldrh	r3, [r4, #12]
 800e67e:	f023 0303 	bic.w	r3, r3, #3
 800e682:	f043 0301 	orr.w	r3, r3, #1
 800e686:	81a3      	strh	r3, [r4, #12]
 800e688:	89a3      	ldrh	r3, [r4, #12]
 800e68a:	431d      	orrs	r5, r3
 800e68c:	81a5      	strh	r5, [r4, #12]
 800e68e:	e7cf      	b.n	800e630 <__smakebuf_r+0x18>

0800e690 <_fstat_r>:
 800e690:	b538      	push	{r3, r4, r5, lr}
 800e692:	4d07      	ldr	r5, [pc, #28]	@ (800e6b0 <_fstat_r+0x20>)
 800e694:	2300      	movs	r3, #0
 800e696:	4604      	mov	r4, r0
 800e698:	4608      	mov	r0, r1
 800e69a:	4611      	mov	r1, r2
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	f7f3 fe09 	bl	80022b4 <_fstat>
 800e6a2:	1c43      	adds	r3, r0, #1
 800e6a4:	d102      	bne.n	800e6ac <_fstat_r+0x1c>
 800e6a6:	682b      	ldr	r3, [r5, #0]
 800e6a8:	b103      	cbz	r3, 800e6ac <_fstat_r+0x1c>
 800e6aa:	6023      	str	r3, [r4, #0]
 800e6ac:	bd38      	pop	{r3, r4, r5, pc}
 800e6ae:	bf00      	nop
 800e6b0:	24000fa0 	.word	0x24000fa0

0800e6b4 <_isatty_r>:
 800e6b4:	b538      	push	{r3, r4, r5, lr}
 800e6b6:	4d06      	ldr	r5, [pc, #24]	@ (800e6d0 <_isatty_r+0x1c>)
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	4608      	mov	r0, r1
 800e6be:	602b      	str	r3, [r5, #0]
 800e6c0:	f7f3 fe08 	bl	80022d4 <_isatty>
 800e6c4:	1c43      	adds	r3, r0, #1
 800e6c6:	d102      	bne.n	800e6ce <_isatty_r+0x1a>
 800e6c8:	682b      	ldr	r3, [r5, #0]
 800e6ca:	b103      	cbz	r3, 800e6ce <_isatty_r+0x1a>
 800e6cc:	6023      	str	r3, [r4, #0]
 800e6ce:	bd38      	pop	{r3, r4, r5, pc}
 800e6d0:	24000fa0 	.word	0x24000fa0

0800e6d4 <abort>:
 800e6d4:	b508      	push	{r3, lr}
 800e6d6:	2006      	movs	r0, #6
 800e6d8:	f000 f834 	bl	800e744 <raise>
 800e6dc:	2001      	movs	r0, #1
 800e6de:	f7f3 fd99 	bl	8002214 <_exit>

0800e6e2 <_malloc_usable_size_r>:
 800e6e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6e6:	1f18      	subs	r0, r3, #4
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	bfbc      	itt	lt
 800e6ec:	580b      	ldrlt	r3, [r1, r0]
 800e6ee:	18c0      	addlt	r0, r0, r3
 800e6f0:	4770      	bx	lr

0800e6f2 <_raise_r>:
 800e6f2:	291f      	cmp	r1, #31
 800e6f4:	b538      	push	{r3, r4, r5, lr}
 800e6f6:	4605      	mov	r5, r0
 800e6f8:	460c      	mov	r4, r1
 800e6fa:	d904      	bls.n	800e706 <_raise_r+0x14>
 800e6fc:	2316      	movs	r3, #22
 800e6fe:	6003      	str	r3, [r0, #0]
 800e700:	f04f 30ff 	mov.w	r0, #4294967295
 800e704:	bd38      	pop	{r3, r4, r5, pc}
 800e706:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e708:	b112      	cbz	r2, 800e710 <_raise_r+0x1e>
 800e70a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e70e:	b94b      	cbnz	r3, 800e724 <_raise_r+0x32>
 800e710:	4628      	mov	r0, r5
 800e712:	f000 f831 	bl	800e778 <_getpid_r>
 800e716:	4622      	mov	r2, r4
 800e718:	4601      	mov	r1, r0
 800e71a:	4628      	mov	r0, r5
 800e71c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e720:	f000 b818 	b.w	800e754 <_kill_r>
 800e724:	2b01      	cmp	r3, #1
 800e726:	d00a      	beq.n	800e73e <_raise_r+0x4c>
 800e728:	1c59      	adds	r1, r3, #1
 800e72a:	d103      	bne.n	800e734 <_raise_r+0x42>
 800e72c:	2316      	movs	r3, #22
 800e72e:	6003      	str	r3, [r0, #0]
 800e730:	2001      	movs	r0, #1
 800e732:	e7e7      	b.n	800e704 <_raise_r+0x12>
 800e734:	2100      	movs	r1, #0
 800e736:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e73a:	4620      	mov	r0, r4
 800e73c:	4798      	blx	r3
 800e73e:	2000      	movs	r0, #0
 800e740:	e7e0      	b.n	800e704 <_raise_r+0x12>
	...

0800e744 <raise>:
 800e744:	4b02      	ldr	r3, [pc, #8]	@ (800e750 <raise+0xc>)
 800e746:	4601      	mov	r1, r0
 800e748:	6818      	ldr	r0, [r3, #0]
 800e74a:	f7ff bfd2 	b.w	800e6f2 <_raise_r>
 800e74e:	bf00      	nop
 800e750:	24000020 	.word	0x24000020

0800e754 <_kill_r>:
 800e754:	b538      	push	{r3, r4, r5, lr}
 800e756:	4d07      	ldr	r5, [pc, #28]	@ (800e774 <_kill_r+0x20>)
 800e758:	2300      	movs	r3, #0
 800e75a:	4604      	mov	r4, r0
 800e75c:	4608      	mov	r0, r1
 800e75e:	4611      	mov	r1, r2
 800e760:	602b      	str	r3, [r5, #0]
 800e762:	f7f3 fd47 	bl	80021f4 <_kill>
 800e766:	1c43      	adds	r3, r0, #1
 800e768:	d102      	bne.n	800e770 <_kill_r+0x1c>
 800e76a:	682b      	ldr	r3, [r5, #0]
 800e76c:	b103      	cbz	r3, 800e770 <_kill_r+0x1c>
 800e76e:	6023      	str	r3, [r4, #0]
 800e770:	bd38      	pop	{r3, r4, r5, pc}
 800e772:	bf00      	nop
 800e774:	24000fa0 	.word	0x24000fa0

0800e778 <_getpid_r>:
 800e778:	f7f3 bd34 	b.w	80021e4 <_getpid>

0800e77c <lroundf>:
 800e77c:	ee10 1a10 	vmov	r1, s0
 800e780:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800e784:	2900      	cmp	r1, #0
 800e786:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800e78a:	bfac      	ite	ge
 800e78c:	2001      	movge	r0, #1
 800e78e:	f04f 30ff 	movlt.w	r0, #4294967295
 800e792:	2a1e      	cmp	r2, #30
 800e794:	dc1a      	bgt.n	800e7cc <lroundf+0x50>
 800e796:	2a00      	cmp	r2, #0
 800e798:	da03      	bge.n	800e7a2 <lroundf+0x26>
 800e79a:	3201      	adds	r2, #1
 800e79c:	bf18      	it	ne
 800e79e:	2000      	movne	r0, #0
 800e7a0:	4770      	bx	lr
 800e7a2:	2a16      	cmp	r2, #22
 800e7a4:	bfd8      	it	le
 800e7a6:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800e7aa:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800e7ae:	bfd8      	it	le
 800e7b0:	4113      	asrle	r3, r2
 800e7b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800e7b6:	bfcd      	iteet	gt
 800e7b8:	3b96      	subgt	r3, #150	@ 0x96
 800e7ba:	185b      	addle	r3, r3, r1
 800e7bc:	f1c2 0217 	rsble	r2, r2, #23
 800e7c0:	fa01 f303 	lslgt.w	r3, r1, r3
 800e7c4:	bfd8      	it	le
 800e7c6:	40d3      	lsrle	r3, r2
 800e7c8:	4358      	muls	r0, r3
 800e7ca:	4770      	bx	lr
 800e7cc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e7d0:	ee17 0a90 	vmov	r0, s15
 800e7d4:	4770      	bx	lr
	...

0800e7d8 <_init>:
 800e7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7da:	bf00      	nop
 800e7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7de:	bc08      	pop	{r3}
 800e7e0:	469e      	mov	lr, r3
 800e7e2:	4770      	bx	lr

0800e7e4 <_fini>:
 800e7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7e6:	bf00      	nop
 800e7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7ea:	bc08      	pop	{r3}
 800e7ec:	469e      	mov	lr, r3
 800e7ee:	4770      	bx	lr
