;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; RGB_B
RGB_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_B__0__MASK EQU 0x08
RGB_B__0__PC EQU CYREG_PRT2_PC3
RGB_B__0__PORT EQU 2
RGB_B__0__SHIFT EQU 3
RGB_B__AG EQU CYREG_PRT2_AG
RGB_B__AMUX EQU CYREG_PRT2_AMUX
RGB_B__BIE EQU CYREG_PRT2_BIE
RGB_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_B__BYP EQU CYREG_PRT2_BYP
RGB_B__CTL EQU CYREG_PRT2_CTL
RGB_B__DM0 EQU CYREG_PRT2_DM0
RGB_B__DM1 EQU CYREG_PRT2_DM1
RGB_B__DM2 EQU CYREG_PRT2_DM2
RGB_B__DR EQU CYREG_PRT2_DR
RGB_B__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_B__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_B__MASK EQU 0x08
RGB_B__PORT EQU 2
RGB_B__PRT EQU CYREG_PRT2_PRT
RGB_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_B__PS EQU CYREG_PRT2_PS
RGB_B__SHIFT EQU 3
RGB_B__SLW EQU CYREG_PRT2_SLW

; RGB_G
RGB_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_G__0__MASK EQU 0x10
RGB_G__0__PC EQU CYREG_PRT2_PC4
RGB_G__0__PORT EQU 2
RGB_G__0__SHIFT EQU 4
RGB_G__AG EQU CYREG_PRT2_AG
RGB_G__AMUX EQU CYREG_PRT2_AMUX
RGB_G__BIE EQU CYREG_PRT2_BIE
RGB_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_G__BYP EQU CYREG_PRT2_BYP
RGB_G__CTL EQU CYREG_PRT2_CTL
RGB_G__DM0 EQU CYREG_PRT2_DM0
RGB_G__DM1 EQU CYREG_PRT2_DM1
RGB_G__DM2 EQU CYREG_PRT2_DM2
RGB_G__DR EQU CYREG_PRT2_DR
RGB_G__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_G__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_G__MASK EQU 0x10
RGB_G__PORT EQU 2
RGB_G__PRT EQU CYREG_PRT2_PRT
RGB_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_G__PS EQU CYREG_PRT2_PS
RGB_G__SHIFT EQU 4
RGB_G__SLW EQU CYREG_PRT2_SLW

; RGB_R
RGB_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_R__0__MASK EQU 0x20
RGB_R__0__PC EQU CYREG_PRT2_PC5
RGB_R__0__PORT EQU 2
RGB_R__0__SHIFT EQU 5
RGB_R__AG EQU CYREG_PRT2_AG
RGB_R__AMUX EQU CYREG_PRT2_AMUX
RGB_R__BIE EQU CYREG_PRT2_BIE
RGB_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_R__BYP EQU CYREG_PRT2_BYP
RGB_R__CTL EQU CYREG_PRT2_CTL
RGB_R__DM0 EQU CYREG_PRT2_DM0
RGB_R__DM1 EQU CYREG_PRT2_DM1
RGB_R__DM2 EQU CYREG_PRT2_DM2
RGB_R__DR EQU CYREG_PRT2_DR
RGB_R__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_R__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_R__MASK EQU 0x20
RGB_R__PORT EQU 2
RGB_R__PRT EQU CYREG_PRT2_PRT
RGB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_R__PS EQU CYREG_PRT2_PS
RGB_R__SHIFT EQU 5
RGB_R__SLW EQU CYREG_PRT2_SLW

; PWM_Red
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_Red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_Red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_Red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_Red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_Red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_Red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_Red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_Red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_Red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_Red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Red_Led
Red_Led__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Red_Led__0__MASK EQU 0x40
Red_Led__0__PC EQU CYREG_PRT0_PC6
Red_Led__0__PORT EQU 0
Red_Led__0__SHIFT EQU 6
Red_Led__AG EQU CYREG_PRT0_AG
Red_Led__AMUX EQU CYREG_PRT0_AMUX
Red_Led__BIE EQU CYREG_PRT0_BIE
Red_Led__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Red_Led__BYP EQU CYREG_PRT0_BYP
Red_Led__CTL EQU CYREG_PRT0_CTL
Red_Led__DM0 EQU CYREG_PRT0_DM0
Red_Led__DM1 EQU CYREG_PRT0_DM1
Red_Led__DM2 EQU CYREG_PRT0_DM2
Red_Led__DR EQU CYREG_PRT0_DR
Red_Led__INP_DIS EQU CYREG_PRT0_INP_DIS
Red_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Red_Led__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Red_Led__LCD_EN EQU CYREG_PRT0_LCD_EN
Red_Led__MASK EQU 0x40
Red_Led__PORT EQU 0
Red_Led__PRT EQU CYREG_PRT0_PRT
Red_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Red_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Red_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Red_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Red_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Red_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Red_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Red_Led__PS EQU CYREG_PRT0_PS
Red_Led__SHIFT EQU 6
Red_Led__SLW EQU CYREG_PRT0_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_LOG_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_LOG_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x00
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x01
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x01
UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_LOG_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_LOG_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Green_Led
Green_Led__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Green_Led__0__MASK EQU 0x80
Green_Led__0__PC EQU CYREG_PRT0_PC7
Green_Led__0__PORT EQU 0
Green_Led__0__SHIFT EQU 7
Green_Led__AG EQU CYREG_PRT0_AG
Green_Led__AMUX EQU CYREG_PRT0_AMUX
Green_Led__BIE EQU CYREG_PRT0_BIE
Green_Led__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Green_Led__BYP EQU CYREG_PRT0_BYP
Green_Led__CTL EQU CYREG_PRT0_CTL
Green_Led__DM0 EQU CYREG_PRT0_DM0
Green_Led__DM1 EQU CYREG_PRT0_DM1
Green_Led__DM2 EQU CYREG_PRT0_DM2
Green_Led__DR EQU CYREG_PRT0_DR
Green_Led__INP_DIS EQU CYREG_PRT0_INP_DIS
Green_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Green_Led__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Green_Led__LCD_EN EQU CYREG_PRT0_LCD_EN
Green_Led__MASK EQU 0x80
Green_Led__PORT EQU 0
Green_Led__PRT EQU CYREG_PRT0_PRT
Green_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Green_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Green_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Green_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Green_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Green_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Green_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Green_Led__PS EQU CYREG_PRT0_PS
Green_Led__SHIFT EQU 7
Green_Led__SLW EQU CYREG_PRT0_SLW

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x01
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x02
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x02

; PWM_Green
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1

; Pin_Sel_A
Pin_Sel_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Sel_A__0__MASK EQU 0x20
Pin_Sel_A__0__PC EQU CYREG_PRT3_PC5
Pin_Sel_A__0__PORT EQU 3
Pin_Sel_A__0__SHIFT EQU 5
Pin_Sel_A__AG EQU CYREG_PRT3_AG
Pin_Sel_A__AMUX EQU CYREG_PRT3_AMUX
Pin_Sel_A__BIE EQU CYREG_PRT3_BIE
Pin_Sel_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Sel_A__BYP EQU CYREG_PRT3_BYP
Pin_Sel_A__CTL EQU CYREG_PRT3_CTL
Pin_Sel_A__DM0 EQU CYREG_PRT3_DM0
Pin_Sel_A__DM1 EQU CYREG_PRT3_DM1
Pin_Sel_A__DM2 EQU CYREG_PRT3_DM2
Pin_Sel_A__DR EQU CYREG_PRT3_DR
Pin_Sel_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Sel_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Sel_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Sel_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Sel_A__MASK EQU 0x20
Pin_Sel_A__PORT EQU 3
Pin_Sel_A__PRT EQU CYREG_PRT3_PRT
Pin_Sel_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Sel_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Sel_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Sel_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Sel_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Sel_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Sel_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Sel_A__PS EQU CYREG_PRT3_PS
Pin_Sel_A__SHIFT EQU 5
Pin_Sel_A__SLW EQU CYREG_PRT3_SLW

; isr_3secs
isr_3secs__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3secs__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3secs__INTC_MASK EQU 0x20000
isr_3secs__INTC_NUMBER EQU 17
isr_3secs__INTC_PRIOR_NUM EQU 7
isr_3secs__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_3secs__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3secs__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Yellow
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Yellow_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; Yellow_Led
Yellow_Led__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Yellow_Led__0__MASK EQU 0x01
Yellow_Led__0__PC EQU CYREG_PRT2_PC0
Yellow_Led__0__PORT EQU 2
Yellow_Led__0__SHIFT EQU 0
Yellow_Led__AG EQU CYREG_PRT2_AG
Yellow_Led__AMUX EQU CYREG_PRT2_AMUX
Yellow_Led__BIE EQU CYREG_PRT2_BIE
Yellow_Led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Yellow_Led__BYP EQU CYREG_PRT2_BYP
Yellow_Led__CTL EQU CYREG_PRT2_CTL
Yellow_Led__DM0 EQU CYREG_PRT2_DM0
Yellow_Led__DM1 EQU CYREG_PRT2_DM1
Yellow_Led__DM2 EQU CYREG_PRT2_DM2
Yellow_Led__DR EQU CYREG_PRT2_DR
Yellow_Led__INP_DIS EQU CYREG_PRT2_INP_DIS
Yellow_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Yellow_Led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Yellow_Led__LCD_EN EQU CYREG_PRT2_LCD_EN
Yellow_Led__MASK EQU 0x01
Yellow_Led__PORT EQU 2
Yellow_Led__PRT EQU CYREG_PRT2_PRT
Yellow_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Yellow_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Yellow_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Yellow_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Yellow_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Yellow_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Yellow_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Yellow_Led__PS EQU CYREG_PRT2_PS
Yellow_Led__SHIFT EQU 0
Yellow_Led__SLW EQU CYREG_PRT2_SLW

; Pin_7_seg_A
Pin_7_seg_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_7_seg_A__0__MASK EQU 0x80
Pin_7_seg_A__0__PC EQU CYREG_PRT1_PC7
Pin_7_seg_A__0__PORT EQU 1
Pin_7_seg_A__0__SHIFT EQU 7
Pin_7_seg_A__AG EQU CYREG_PRT1_AG
Pin_7_seg_A__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_A__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_A__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_A__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_A__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_A__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_A__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_A__DR EQU CYREG_PRT1_DR
Pin_7_seg_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_A__MASK EQU 0x80
Pin_7_seg_A__PORT EQU 1
Pin_7_seg_A__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_A__PS EQU CYREG_PRT1_PS
Pin_7_seg_A__SHIFT EQU 7
Pin_7_seg_A__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_B
Pin_7_seg_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_7_seg_B__0__MASK EQU 0x40
Pin_7_seg_B__0__PC EQU CYREG_PRT1_PC6
Pin_7_seg_B__0__PORT EQU 1
Pin_7_seg_B__0__SHIFT EQU 6
Pin_7_seg_B__AG EQU CYREG_PRT1_AG
Pin_7_seg_B__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_B__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_B__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_B__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_B__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_B__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_B__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_B__DR EQU CYREG_PRT1_DR
Pin_7_seg_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_B__MASK EQU 0x40
Pin_7_seg_B__PORT EQU 1
Pin_7_seg_B__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_B__PS EQU CYREG_PRT1_PS
Pin_7_seg_B__SHIFT EQU 6
Pin_7_seg_B__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_C
Pin_7_seg_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_7_seg_C__0__MASK EQU 0x20
Pin_7_seg_C__0__PC EQU CYREG_PRT1_PC5
Pin_7_seg_C__0__PORT EQU 1
Pin_7_seg_C__0__SHIFT EQU 5
Pin_7_seg_C__AG EQU CYREG_PRT1_AG
Pin_7_seg_C__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_C__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_C__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_C__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_C__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_C__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_C__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_C__DR EQU CYREG_PRT1_DR
Pin_7_seg_C__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_C__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_C__MASK EQU 0x20
Pin_7_seg_C__PORT EQU 1
Pin_7_seg_C__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_C__PS EQU CYREG_PRT1_PS
Pin_7_seg_C__SHIFT EQU 5
Pin_7_seg_C__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_D
Pin_7_seg_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_7_seg_D__0__MASK EQU 0x10
Pin_7_seg_D__0__PC EQU CYREG_PRT1_PC4
Pin_7_seg_D__0__PORT EQU 1
Pin_7_seg_D__0__SHIFT EQU 4
Pin_7_seg_D__AG EQU CYREG_PRT1_AG
Pin_7_seg_D__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_D__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_D__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_D__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_D__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_D__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_D__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_D__DR EQU CYREG_PRT1_DR
Pin_7_seg_D__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_D__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_D__MASK EQU 0x10
Pin_7_seg_D__PORT EQU 1
Pin_7_seg_D__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_D__PS EQU CYREG_PRT1_PS
Pin_7_seg_D__SHIFT EQU 4
Pin_7_seg_D__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_E
Pin_7_seg_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_7_seg_E__0__MASK EQU 0x08
Pin_7_seg_E__0__PC EQU CYREG_PRT1_PC3
Pin_7_seg_E__0__PORT EQU 1
Pin_7_seg_E__0__SHIFT EQU 3
Pin_7_seg_E__AG EQU CYREG_PRT1_AG
Pin_7_seg_E__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_E__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_E__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_E__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_E__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_E__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_E__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_E__DR EQU CYREG_PRT1_DR
Pin_7_seg_E__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_E__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_E__MASK EQU 0x08
Pin_7_seg_E__PORT EQU 1
Pin_7_seg_E__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_E__PS EQU CYREG_PRT1_PS
Pin_7_seg_E__SHIFT EQU 3
Pin_7_seg_E__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_F
Pin_7_seg_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_7_seg_F__0__MASK EQU 0x04
Pin_7_seg_F__0__PC EQU CYREG_PRT1_PC2
Pin_7_seg_F__0__PORT EQU 1
Pin_7_seg_F__0__SHIFT EQU 2
Pin_7_seg_F__AG EQU CYREG_PRT1_AG
Pin_7_seg_F__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_F__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_F__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_F__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_F__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_F__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_F__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_F__DR EQU CYREG_PRT1_DR
Pin_7_seg_F__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_F__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_F__MASK EQU 0x04
Pin_7_seg_F__PORT EQU 1
Pin_7_seg_F__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_F__PS EQU CYREG_PRT1_PS
Pin_7_seg_F__SHIFT EQU 2
Pin_7_seg_F__SLW EQU CYREG_PRT1_SLW

; Pin_7_seg_G
Pin_7_seg_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Pin_7_seg_G__0__MASK EQU 0x02
Pin_7_seg_G__0__PC EQU CYREG_PRT1_PC1
Pin_7_seg_G__0__PORT EQU 1
Pin_7_seg_G__0__SHIFT EQU 1
Pin_7_seg_G__AG EQU CYREG_PRT1_AG
Pin_7_seg_G__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_G__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_G__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_G__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_G__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_G__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_G__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_G__DR EQU CYREG_PRT1_DR
Pin_7_seg_G__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_G__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_G__MASK EQU 0x02
Pin_7_seg_G__PORT EQU 1
Pin_7_seg_G__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_G__PS EQU CYREG_PRT1_PS
Pin_7_seg_G__SHIFT EQU 1
Pin_7_seg_G__SLW EQU CYREG_PRT1_SLW

; RGB_PWM_red
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
RGB_PWM_red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_red_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
RGB_PWM_red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_red_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_red_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Timer_3secs
Timer_3secs_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_3secs_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_3secs_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_3secs_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_3secs_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_3secs_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_3secs_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_3secs_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_3secs_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_3secs_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_3secs_TimerHW__PM_ACT_MSK EQU 0x01
Timer_3secs_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_3secs_TimerHW__PM_STBY_MSK EQU 0x01
Timer_3secs_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_3secs_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_3secs_TimerHW__SR0 EQU CYREG_TMR0_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; Pin_7_seg_DP
Pin_7_seg_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Pin_7_seg_DP__0__MASK EQU 0x01
Pin_7_seg_DP__0__PC EQU CYREG_PRT1_PC0
Pin_7_seg_DP__0__PORT EQU 1
Pin_7_seg_DP__0__SHIFT EQU 0
Pin_7_seg_DP__AG EQU CYREG_PRT1_AG
Pin_7_seg_DP__AMUX EQU CYREG_PRT1_AMUX
Pin_7_seg_DP__BIE EQU CYREG_PRT1_BIE
Pin_7_seg_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_7_seg_DP__BYP EQU CYREG_PRT1_BYP
Pin_7_seg_DP__CTL EQU CYREG_PRT1_CTL
Pin_7_seg_DP__DM0 EQU CYREG_PRT1_DM0
Pin_7_seg_DP__DM1 EQU CYREG_PRT1_DM1
Pin_7_seg_DP__DM2 EQU CYREG_PRT1_DM2
Pin_7_seg_DP__DR EQU CYREG_PRT1_DR
Pin_7_seg_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_7_seg_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_7_seg_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_7_seg_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_7_seg_DP__MASK EQU 0x01
Pin_7_seg_DP__PORT EQU 1
Pin_7_seg_DP__PRT EQU CYREG_PRT1_PRT
Pin_7_seg_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_7_seg_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_7_seg_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_7_seg_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_7_seg_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_7_seg_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_7_seg_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_7_seg_DP__PS EQU CYREG_PRT1_PS
Pin_7_seg_DP__SHIFT EQU 0
Pin_7_seg_DP__SLW EQU CYREG_PRT1_SLW

; Pin_Button_1
Pin_Button_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_Button_1__0__MASK EQU 0x08
Pin_Button_1__0__PC EQU CYREG_PRT0_PC3
Pin_Button_1__0__PORT EQU 0
Pin_Button_1__0__SHIFT EQU 3
Pin_Button_1__AG EQU CYREG_PRT0_AG
Pin_Button_1__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_1__BIE EQU CYREG_PRT0_BIE
Pin_Button_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_1__BYP EQU CYREG_PRT0_BYP
Pin_Button_1__CTL EQU CYREG_PRT0_CTL
Pin_Button_1__DM0 EQU CYREG_PRT0_DM0
Pin_Button_1__DM1 EQU CYREG_PRT0_DM1
Pin_Button_1__DM2 EQU CYREG_PRT0_DM2
Pin_Button_1__DR EQU CYREG_PRT0_DR
Pin_Button_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_1__MASK EQU 0x08
Pin_Button_1__PORT EQU 0
Pin_Button_1__PRT EQU CYREG_PRT0_PRT
Pin_Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_1__PS EQU CYREG_PRT0_PS
Pin_Button_1__SHIFT EQU 3
Pin_Button_1__SLW EQU CYREG_PRT0_SLW

; Pin_Button_2
Pin_Button_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Button_2__0__MASK EQU 0x10
Pin_Button_2__0__PC EQU CYREG_PRT0_PC4
Pin_Button_2__0__PORT EQU 0
Pin_Button_2__0__SHIFT EQU 4
Pin_Button_2__AG EQU CYREG_PRT0_AG
Pin_Button_2__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_2__BIE EQU CYREG_PRT0_BIE
Pin_Button_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_2__BYP EQU CYREG_PRT0_BYP
Pin_Button_2__CTL EQU CYREG_PRT0_CTL
Pin_Button_2__DM0 EQU CYREG_PRT0_DM0
Pin_Button_2__DM1 EQU CYREG_PRT0_DM1
Pin_Button_2__DM2 EQU CYREG_PRT0_DM2
Pin_Button_2__DR EQU CYREG_PRT0_DR
Pin_Button_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_2__MASK EQU 0x10
Pin_Button_2__PORT EQU 0
Pin_Button_2__PRT EQU CYREG_PRT0_PRT
Pin_Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_2__PS EQU CYREG_PRT0_PS
Pin_Button_2__SHIFT EQU 4
Pin_Button_2__SLW EQU CYREG_PRT0_SLW

; Pin_Button_3
Pin_Button_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_Button_3__0__MASK EQU 0x20
Pin_Button_3__0__PC EQU CYREG_PRT0_PC5
Pin_Button_3__0__PORT EQU 0
Pin_Button_3__0__SHIFT EQU 5
Pin_Button_3__AG EQU CYREG_PRT0_AG
Pin_Button_3__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_3__BIE EQU CYREG_PRT0_BIE
Pin_Button_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_3__BYP EQU CYREG_PRT0_BYP
Pin_Button_3__CTL EQU CYREG_PRT0_CTL
Pin_Button_3__DM0 EQU CYREG_PRT0_DM0
Pin_Button_3__DM1 EQU CYREG_PRT0_DM1
Pin_Button_3__DM2 EQU CYREG_PRT0_DM2
Pin_Button_3__DR EQU CYREG_PRT0_DR
Pin_Button_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_3__MASK EQU 0x20
Pin_Button_3__PORT EQU 0
Pin_Button_3__PRT EQU CYREG_PRT0_PRT
Pin_Button_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_3__PS EQU CYREG_PRT0_PS
Pin_Button_3__SHIFT EQU 5
Pin_Button_3__SLW EQU CYREG_PRT0_SLW

; Pin_Button_4
Pin_Button_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_Button_4__0__MASK EQU 0x04
Pin_Button_4__0__PC EQU CYREG_PRT3_PC2
Pin_Button_4__0__PORT EQU 3
Pin_Button_4__0__SHIFT EQU 2
Pin_Button_4__AG EQU CYREG_PRT3_AG
Pin_Button_4__AMUX EQU CYREG_PRT3_AMUX
Pin_Button_4__BIE EQU CYREG_PRT3_BIE
Pin_Button_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Button_4__BYP EQU CYREG_PRT3_BYP
Pin_Button_4__CTL EQU CYREG_PRT3_CTL
Pin_Button_4__DM0 EQU CYREG_PRT3_DM0
Pin_Button_4__DM1 EQU CYREG_PRT3_DM1
Pin_Button_4__DM2 EQU CYREG_PRT3_DM2
Pin_Button_4__DR EQU CYREG_PRT3_DR
Pin_Button_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Button_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Button_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Button_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Button_4__MASK EQU 0x04
Pin_Button_4__PORT EQU 3
Pin_Button_4__PRT EQU CYREG_PRT3_PRT
Pin_Button_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Button_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Button_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Button_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Button_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Button_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Button_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Button_4__PS EQU CYREG_PRT3_PS
Pin_Button_4__SHIFT EQU 2
Pin_Button_4__SLW EQU CYREG_PRT3_SLW

; RGB_PWM_blue
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
RGB_PWM_blue_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_blue_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
RGB_PWM_blue_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_blue_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_blue_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_blue_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; SevenSeg_Reg
SevenSeg_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
SevenSeg_Reg_Sync_ctrl_reg__0__POS EQU 0
SevenSeg_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
SevenSeg_Reg_Sync_ctrl_reg__1__POS EQU 1
SevenSeg_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SevenSeg_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SevenSeg_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SevenSeg_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SevenSeg_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SevenSeg_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SevenSeg_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SevenSeg_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SevenSeg_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SevenSeg_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
SevenSeg_Reg_Sync_ctrl_reg__2__POS EQU 2
SevenSeg_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
SevenSeg_Reg_Sync_ctrl_reg__3__POS EQU 3
SevenSeg_Reg_Sync_ctrl_reg__4__MASK EQU 0x10
SevenSeg_Reg_Sync_ctrl_reg__4__POS EQU 4
SevenSeg_Reg_Sync_ctrl_reg__5__MASK EQU 0x20
SevenSeg_Reg_Sync_ctrl_reg__5__POS EQU 5
SevenSeg_Reg_Sync_ctrl_reg__6__MASK EQU 0x40
SevenSeg_Reg_Sync_ctrl_reg__6__POS EQU 6
SevenSeg_Reg_Sync_ctrl_reg__7__MASK EQU 0x80
SevenSeg_Reg_Sync_ctrl_reg__7__POS EQU 7
SevenSeg_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SevenSeg_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SevenSeg_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SevenSeg_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SevenSeg_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SevenSeg_Reg_Sync_ctrl_reg__MASK EQU 0xFF
SevenSeg_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SevenSeg_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SevenSeg_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; RGB_PWM_green
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
RGB_PWM_green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_green_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
RGB_PWM_green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_green_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_green_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
RGB_PWM_green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; isr_start_game
isr_start_game__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_start_game__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_start_game__INTC_MASK EQU 0x04
isr_start_game__INTC_NUMBER EQU 2
isr_start_game__INTC_PRIOR_NUM EQU 7
isr_start_game__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_start_game__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_start_game__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_button_press
isr_button_press__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button_press__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button_press__INTC_MASK EQU 0x02
isr_button_press__INTC_NUMBER EQU 1
isr_button_press__INTC_PRIOR_NUM EQU 7
isr_button_press__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_button_press__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button_press__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
