# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" top_testbench 
# Start time: 16:43:29 on Nov 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top_testbench(fast)
# Loading work.dual_port_memory_top_module(fast)
# Loading work.dual_port_memory_latency(fast)
# Loading work.hamming_encoder(fast)
# Loading work.hamming_decoder(fast)
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_a/WIDTH \
sim:/top_testbench/dut/dut_a/ADDR_WIDTH \
sim:/top_testbench/dut/dut_a/DEPTH \
sim:/top_testbench/dut/dut_a/WRITE_LATENCY_A \
sim:/top_testbench/dut/dut_a/READ_LATENCY_A \
sim:/top_testbench/dut/dut_a/WRITE_LATENCY_B \
sim:/top_testbench/dut/dut_a/READ_LATENCY_B \
sim:/top_testbench/dut/dut_a/i_clk_a \
sim:/top_testbench/dut/dut_a/i_we_a \
sim:/top_testbench/dut/dut_a/i_en_a \
sim:/top_testbench/dut/dut_a/i_addr_a \
sim:/top_testbench/dut/dut_a/i_din_a \
sim:/top_testbench/dut/dut_a/o_dout_a \
sim:/top_testbench/dut/dut_a/i_clk_b \
sim:/top_testbench/dut/dut_a/i_we_b \
sim:/top_testbench/dut/dut_a/i_en_b \
sim:/top_testbench/dut/dut_a/i_addr_b \
sim:/top_testbench/dut/dut_a/i_din_b \
sim:/top_testbench/dut/dut_a/o_dout_b \
sim:/top_testbench/dut/dut_a/mem \
sim:/top_testbench/dut/dut_a/ren_a \
sim:/top_testbench/dut/dut_a/ren_b \
sim:/top_testbench/dut/dut_a/wpipe_a \
sim:/top_testbench/dut/dut_a/wpipe_b \
sim:/top_testbench/dut/dut_a/i \
sim:/top_testbench/dut/dut_a/j
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: localhost.localdomain  ProcessID: 32682
#           Attempting to use alternate WLF file "./wlfte7BaOn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte7BaOn
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_b/data_in \
sim:/top_testbench/dut/dut_b/data_out
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_c/data_in \
sim:/top_testbench/dut/dut_c/data_out
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_e/data_in \
sim:/top_testbench/dut/dut_e/error_detected \
sim:/top_testbench/dut/dut_e/error_corrected \
sim:/top_testbench/dut/dut_e/data_out \
sim:/top_testbench/dut/dut_e/syndrome \
sim:/top_testbench/dut/dut_e/corrected_code
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_f/data_in \
sim:/top_testbench/dut/dut_f/error_detected \
sim:/top_testbench/dut/dut_f/error_corrected \
sim:/top_testbench/dut/dut_f/data_out \
sim:/top_testbench/dut/dut_f/syndrome \
sim:/top_testbench/dut/dut_f/corrected_code
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.top_testbench(fast)
# Loading work.dual_port_memory_top_module(fast)
# Loading work.dual_port_memory_latency(fast)
# Loading work.hamming_encoder(fast)
# Loading work.hamming_decoder(fast)
run -all
# ** Note: $finish    : top_testbench2.sv(86)
#    Time: 500 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at top_testbench2.sv line 86
vlog dual_port_memory_top_module.sv
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:15 on Nov 25,2025
# vlog -reportprogress 300 dual_port_memory_top_module.sv 
# -- Compiling module dual_port_memory_latency
# ** Warning: ** while parsing file included at dual_port_memory_top_module.sv(26)
# ** at dual_port_memory_latency.sv(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at dual_port_memory_top_module.sv(26)
# ** at dual_port_memory_latency.sv(144): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module hamming_encoder
# -- Compiling module hamming_decoder
# -- Compiling module dual_port_memory_top_module
# 
# Top level modules:
# 	dual_port_memory_top_module
# End time: 16:52:15 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog top_testbench2.sv
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:22 on Nov 25,2025
# vlog -reportprogress 300 top_testbench2.sv 
# -- Compiling module dual_port_memory_latency
# ** Warning: ** while parsing file included at top_testbench2.sv(1)
# ** while parsing file included at dual_port_memory_top_module.sv(26)
# ** at dual_port_memory_latency.sv(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at top_testbench2.sv(1)
# ** while parsing file included at dual_port_memory_top_module.sv(26)
# ** at dual_port_memory_latency.sv(144): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module hamming_encoder
# -- Compiling module hamming_decoder
# -- Compiling module dual_port_memory_top_module
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 16:52:22 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim -voptargs=+acc top_testbench
# End time: 16:52:41 on Nov 25,2025, Elapsed time: 0:09:12
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" top_testbench 
# Start time: 16:52:41 on Nov 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_testbench(fast)
# Loading work.dual_port_memory_top_module(fast)
# Loading work.dual_port_memory_latency(fast)
# Loading work.hamming_encoder(fast)
# Loading work.hamming_decoder(fast)
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_a/WIDTH \
sim:/top_testbench/dut/dut_a/ADDR_WIDTH \
sim:/top_testbench/dut/dut_a/DEPTH \
sim:/top_testbench/dut/dut_a/WRITE_LATENCY_A \
sim:/top_testbench/dut/dut_a/READ_LATENCY_A \
sim:/top_testbench/dut/dut_a/WRITE_LATENCY_B \
sim:/top_testbench/dut/dut_a/READ_LATENCY_B \
sim:/top_testbench/dut/dut_a/i_clk_a \
sim:/top_testbench/dut/dut_a/i_we_a \
sim:/top_testbench/dut/dut_a/i_en_a \
sim:/top_testbench/dut/dut_a/i_addr_a \
sim:/top_testbench/dut/dut_a/i_din_a \
sim:/top_testbench/dut/dut_a/o_dout_a \
sim:/top_testbench/dut/dut_a/i_clk_b \
sim:/top_testbench/dut/dut_a/i_we_b \
sim:/top_testbench/dut/dut_a/i_en_b \
sim:/top_testbench/dut/dut_a/i_addr_b \
sim:/top_testbench/dut/dut_a/i_din_b \
sim:/top_testbench/dut/dut_a/o_dout_b \
sim:/top_testbench/dut/dut_a/mem \
sim:/top_testbench/dut/dut_a/ren_a \
sim:/top_testbench/dut/dut_a/ren_b \
sim:/top_testbench/dut/dut_a/wpipe_a \
sim:/top_testbench/dut/dut_a/wpipe_b \
sim:/top_testbench/dut/dut_a/i \
sim:/top_testbench/dut/dut_a/j
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: localhost.localdomain  ProcessID: 32682
#           Attempting to use alternate WLF file "./wlftAclqnF".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftAclqnF
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_b/data_in \
sim:/top_testbench/dut/dut_b/data_out
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_c/data_in \
sim:/top_testbench/dut/dut_c/data_out
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_e/data_in \
sim:/top_testbench/dut/dut_e/error_detected \
sim:/top_testbench/dut/dut_e/error_corrected \
sim:/top_testbench/dut/dut_e/data_out \
sim:/top_testbench/dut/dut_e/syndrome \
sim:/top_testbench/dut/dut_e/corrected_code
add wave -position insertpoint  \
sim:/top_testbench/dut/dut_f/data_in \
sim:/top_testbench/dut/dut_f/error_detected \
sim:/top_testbench/dut/dut_f/error_corrected \
sim:/top_testbench/dut/dut_f/data_out \
sim:/top_testbench/dut/dut_f/syndrome \
sim:/top_testbench/dut/dut_f/corrected_code
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.top_testbench(fast)
# Loading work.dual_port_memory_top_module(fast)
# Loading work.dual_port_memory_latency(fast)
# Loading work.hamming_encoder(fast)
# Loading work.hamming_decoder(fast)
run -all
# ** Note: $finish    : top_testbench2.sv(86)
#    Time: 1 us  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at top_testbench2.sv line 86
add wave -position insertpoint  \
sim:/top_testbench/dut/WIDTH \
sim:/top_testbench/dut/CODE_WIDTH \
sim:/top_testbench/dut/ADDR_WIDTH \
sim:/top_testbench/dut/WRITE_LATENCY_A \
sim:/top_testbench/dut/READ_LATENCY_A \
sim:/top_testbench/dut/WRITE_LATENCY_B \
sim:/top_testbench/dut/READ_LATENCY_B \
sim:/top_testbench/dut/NUM_BANK \
sim:/top_testbench/dut/DEPTH \
sim:/top_testbench/dut/i_clk_a \
sim:/top_testbench/dut/i_clk_b \
sim:/top_testbench/dut/i_en_a \
sim:/top_testbench/dut/i_en_b \
sim:/top_testbench/dut/i_we_a \
sim:/top_testbench/dut/i_we_b \
sim:/top_testbench/dut/i_din_a \
sim:/top_testbench/dut/i_din_b \
sim:/top_testbench/dut/i_addr_a \
sim:/top_testbench/dut/i_addr_b \
sim:/top_testbench/dut/o_dout_a1 \
sim:/top_testbench/dut/o_dout_b1 \
sim:/top_testbench/dut/out_a \
sim:/top_testbench/dut/out_b \
sim:/top_testbench/dut/e_out_a \
sim:/top_testbench/dut/e_out_b \
sim:/top_testbench/dut/o_error_detected_a \
sim:/top_testbench/dut/o_error_detected_b \
sim:/top_testbench/dut/o_error_corrected_a \
sim:/top_testbench/dut/o_error_corrected_b \
sim:/top_testbench/dut/m_dout_a \
sim:/top_testbench/dut/m_dout_b
add wave -position insertpoint  \
sim:/top_testbench/dut/WIDTH \
sim:/top_testbench/dut/CODE_WIDTH \
sim:/top_testbench/dut/ADDR_WIDTH \
sim:/top_testbench/dut/WRITE_LATENCY_A \
sim:/top_testbench/dut/READ_LATENCY_A \
sim:/top_testbench/dut/WRITE_LATENCY_B \
sim:/top_testbench/dut/READ_LATENCY_B \
sim:/top_testbench/dut/NUM_BANK \
sim:/top_testbench/dut/DEPTH \
sim:/top_testbench/dut/i_clk_a \
sim:/top_testbench/dut/i_clk_b \
sim:/top_testbench/dut/i_en_a \
sim:/top_testbench/dut/i_en_b \
sim:/top_testbench/dut/i_we_a \
sim:/top_testbench/dut/i_we_b \
sim:/top_testbench/dut/i_din_a \
sim:/top_testbench/dut/i_din_b \
sim:/top_testbench/dut/i_addr_a \
sim:/top_testbench/dut/i_addr_b \
sim:/top_testbench/dut/o_dout_a1 \
sim:/top_testbench/dut/o# End time: 17:30:22 on Nov 25,2025, Elapsed time: 0:57:33
# Errors: 0, Warnings: 0
stbench/dut/e_out_a \
sim:/top_testbench/dut/e_out_b \
sim:/top_testbench/dut/o_error_detected_a \
sim:/top_testbench/dut/o_error_detected_b \
sim:/top_testbench/dut/o_error_corrected_a \
sim:/top_testbench/dut/o_error_corrected_b \
sim:/top_testbench/dut/m_dout_a \
sim:/top_testbench/dut/m_dout_b
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.top_testbench(fast)
# Loading work.dual_port_memory_top_module(fast)
# Loading work.dual_port_memory_latency(fast)
# Loading work.hamming_encoder(fast)
# Loading work.hamming_decoder(fast)
run -all
# ** Note: $finish    : top_testbench2.sv(86)
#    Time: 1 us  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at top_testbench2.sv line 86
# End time: 17:30:07 on Nov 25,2025, Elapsed time: 0:37:26
# Errors: 0, Warnings: 0
