//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-011 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Mon Apr 25 15:05:03 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log4428244abc4.0"
# Loading options from registry.
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/capture-save_edge_image/capture-save_edge_image
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image\catapult.log"
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\shift_class_save.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(56): $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(56): could not open source file "shift_class_sob.h" (CRD-5)
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../capture-save_edge_image_source/sob_save.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\shift_class_save.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.06 seconds, memory usage 144768kB, peak memory usage 208764kB (SOL-9)
# File '$PROJECT_HOME/../capture-save_edge_image_source/sob_save.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../capture-save_edge_image_source/sob_save.c} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\shift_class_save.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.01 seconds, memory usage 155504kB, peak memory usage 217184kB (SOL-9)
directive set -DESIGN_HIERARCHY mean_vga
# /DESIGN_HIERARCHY mean_vga
directive set -CLOCKS {clk {-CLOCK_PERIOD 0.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.000000 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 0.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C40F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C40F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v2' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 571, Real ops = 123, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 571, Real ops = 123, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 115, Vars = 135) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 115, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 115, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 115, Vars = 135) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 507, Real ops = 111, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 489, Real ops = 109, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 489, Real ops = 109, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 489, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 489, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 471, Real ops = 109, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 624, Real ops = 99, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 624, Real ops = 99, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 624, Real ops = 99, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 624, Real ops = 99, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 624, Real ops = 99, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 624, Real ops = 99, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 624, Real ops = 99, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 624, Real ops = 99, Vars = 27) (SOL-10)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 460, Real ops = 90, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 366, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 366, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 361, Real ops = 75, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 357, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 357, Real ops = 75, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v1': elapsed time 2.95 seconds, memory usage 162332kB, peak memory usage 217184kB (SOL-9)
directive set /mean_vga/core/main -PIPELINE_INIT_INTERVAL 1
# /mean_vga/core/main/PIPELINE_INIT_INTERVAL 1
directive set /mean_vga/core/main -DISTRIBUTED_PIPELINE true
# /mean_vga/core/main/DISTRIBUTED_PIPELINE true
directive set /mean_vga/core/main/SHIFT -UNROLL yes
# /mean_vga/core/main/SHIFT/UNROLL yes
directive set /mean_vga/core/main/ACC1 -UNROLL yes
# /mean_vga/core/main/ACC1/UNROLL yes
directive set /mean_vga/core/main/ACC2 -UNROLL yes
# /mean_vga/core/main/ACC2/UNROLL yes
directive set /mean_vga/core/main/ACC2/MAC3 -UNROLL yes
# /mean_vga/core/main/ACC2/MAC3/UNROLL yes
directive set /mean_vga/vin -STREAM 90
# /mean_vga/vin/STREAM 90
directive set /mean_vga/vout -STREAM 30
# /mean_vga/vout/STREAM 30
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v1' (SOL-8)
# $PROJECT_HOME/../capture-save_edge_image_source/shift_class_save.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(92): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(115): Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 988, Real ops = 204, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 875, Real ops = 167, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 884, Real ops = 167, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 872, Real ops = 166, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 872, Real ops = 166, Vars = 41) (SOL-10)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(114): Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 956, Real ops = 192, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 851, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 851, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 779, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 145, Vars = 35) (SOL-10)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 755, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 755, Real ops = 145, Vars = 41) (SOL-10)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 757, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 757, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 145, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 145, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 193, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 193, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 193, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 193, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 193, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 752, Real ops = 193, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 193, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 752, Real ops = 193, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1059, Real ops = 201, Vars = 221) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 198, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 198, Vars = 41) (SOL-10)
# Design 'mean_vga' contains '368' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v1': elapsed time 8.19 seconds, memory usage 163692kB, peak memory usage 217184kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../capture-save_edge_image_source/sob_save.c(67): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4743.72, 0.00, 4743.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4742.98, 0.00, 4742.98 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4673.69, 0.00, 4673.69 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4673.69, 0.00, 4673.69 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v1': elapsed time 1.36 seconds, memory usage 167444kB, peak memory usage 217184kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 369, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1187, Real ops = 368, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1181, Real ops = 368, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1011, Real ops = 280, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 999, Real ops = 279, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1017, Real ops = 279, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1005, Real ops = 279, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 998, Real ops = 279, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 997, Real ops = 279, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1015, Real ops = 279, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 279, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 997, Real ops = 279, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1015, Real ops = 279, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 279, Vars = 65) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v1': elapsed time 4.58 seconds, memory usage 179056kB, peak memory usage 217184kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1304, Real ops = 286, Vars = 848) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1292, Real ops = 286, Vars = 839) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1857, Real ops = 302, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1845, Real ops = 302, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1013, Real ops = 298, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 298, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 297, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 999, Real ops = 297, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 999, Real ops = 297, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 297, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 297, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 999, Real ops = 297, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 297, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 999, Real ops = 297, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 297, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 999, Real ops = 297, Vars = 59) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v1': elapsed time 1.05 seconds, memory usage 179056kB, peak memory usage 217184kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v1' (SOL-8)
# Warning: Reassigned operation MAC3:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC3:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC3:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1130, Real ops = 332, Vars = 1125) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1118, Real ops = 332, Vars = 1116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1103, Real ops = 327, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1103, Real ops = 327, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1103, Real ops = 327, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1103, Real ops = 327, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1103, Real ops = 327, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1091, Real ops = 327, Vars = 59) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1118, Real ops = 332, Vars = 1113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1106, Real ops = 332, Vars = 1104) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1118, Real ops = 332, Vars = 1113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1106, Real ops = 332, Vars = 1104) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1118, Real ops = 332, Vars = 1113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1106, Real ops = 332, Vars = 1104) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1104, Real ops = 328, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1092, Real ops = 328, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1104, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1092, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1104, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1092, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1104, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1092, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1104, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1092, Real ops = 328, Vars = 59) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/capture-save_edge_image/capture-save_edge_image/mean_vga.v1/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v1': elapsed time 6.66 seconds, memory usage 180512kB, peak memory usage 217184kB (SOL-9)
project save
# Saving project file 'H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/capture-save_edge_image/capture-save_edge_image.ccs'. (PRJ-5)
quit -f
