#Timing report of worst 6 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff3.Q[0] (dffsre at (1,9) clocked by clock0)
Endpoint  : out:ff3.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (1,9))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (1,9)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:118803 side:RIGHT (1,9))                                 0.000     2.951
| (CHANY:1107326 L4 length:3 (1,9)->(1,12))                      0.120     3.071
| (CHANY:1107546 L4 length:3 (1,12)->(1,15))                     0.120     3.191
| (CHANX:804213 L4 length:0 (1,15)->(1,15))                      0.120     3.311
| (CHANY:1102974 L4 length:3 (0,16)->(0,19))                     0.120     3.431
| (CHANY:1103128 L4 length:3 (0,18)->(0,21))                     0.120     3.551
| (CHANX:832800 L4 length:3 (1,20)->(4,20))                      0.120     3.671
| (CHANY:1117908 L4 length:3 (3,21)->(3,24))                     0.120     3.791
| (CHANY:1118124 L4 length:3 (3,24)->(3,27))                     0.120     3.911
| (CHANX:867420 L4 length:3 (4,26)->(7,26))                      0.120     4.031
| (CHANX:867636 L4 length:3 (7,26)->(10,26))                     0.120     4.151
| (CHANX:867852 L4 length:3 (10,26)->(13,26))                    0.120     4.271
| (CHANX:868068 L4 length:3 (13,26)->(16,26))                    0.120     4.391
| (CHANX:868284 L4 length:3 (16,26)->(19,26))                    0.120     4.511
| (CHANX:868500 L4 length:3 (19,26)->(22,26))                    0.120     4.631
| (CHANX:868716 L4 length:3 (22,26)->(25,26))                    0.120     4.751
| (CHANX:868932 L4 length:3 (25,26)->(28,26))                    0.120     4.871
| (CHANX:869148 L4 length:3 (28,26)->(31,26))                    0.120     4.991
| (CHANX:869364 L4 length:3 (31,26)->(34,26))                    0.120     5.111
| (CHANX:869580 L4 length:3 (34,26)->(37,26))                    0.120     5.231
| (CHANX:869796 L4 length:3 (37,26)->(40,26))                    0.120     5.351
| (CHANX:870012 L4 length:3 (40,26)->(43,26))                    0.120     5.471
| (CHANX:870228 L4 length:3 (43,26)->(46,26))                    0.120     5.591
| (CHANX:870444 L4 length:3 (46,26)->(49,26))                    0.120     5.711
| (CHANX:870660 L4 length:3 (49,26)->(52,26))                    0.120     5.831
| (CHANY:1351620 L4 length:3 (51,27)->(51,30))                   0.120     5.951
| (CHANY:1351836 L4 length:3 (51,30)->(51,33))                   0.120     6.071
| (CHANY:1352052 L4 length:3 (51,33)->(51,36))                   0.120     6.191
| (CHANY:1352268 L4 length:3 (51,36)->(51,39))                   0.120     6.311
| (CHANY:1352484 L4 length:3 (51,39)->(51,42))                   0.120     6.431
| (CHANY:1352700 L4 length:3 (51,42)->(51,45))                   0.120     6.551
| (CHANY:1352916 L4 length:3 (51,45)->(51,48))                   0.120     6.671
| (CHANY:1353132 L4 length:3 (51,48)->(51,51))                   0.120     6.791
| (CHANY:1353348 L4 length:3 (51,51)->(51,54))                   0.120     6.911
| (CHANY:1353564 L4 length:3 (51,54)->(51,57))                   0.120     7.031
| (CHANY:1353780 L4 length:3 (51,57)->(51,60))                   0.120     7.151
| (CHANY:1353996 L4 length:3 (51,60)->(51,63))                   0.120     7.271
| (CHANX:1076940 L4 length:3 (52,62)->(55,62))                   0.120     7.391
| (CHANX:1077156 L4 length:3 (55,62)->(58,62))                   0.120     7.511
| (CHANX:1077372 L4 length:3 (58,62)->(61,62))                   0.120     7.631
| (CHANX:1077588 L4 length:3 (61,62)->(64,62))                   0.120     7.751
| (CHANX:1077804 L4 length:3 (64,62)->(67,62))                   0.120     7.871
| (CHANX:1078020 L4 length:3 (67,62)->(70,62))                   0.120     7.991
| (CHANX:1078236 L4 length:3 (70,62)->(73,62))                   0.120     8.111
| (CHANX:1078378 L4 length:3 (72,62)->(75,62))                   0.120     8.231
| (CHANX:1078590 L4 length:3 (75,62)->(78,62))                   0.120     8.351
| (CHANY:1485442 L4 length:3 (78,63)->(78,66))                   0.120     8.471
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.635
| (intra 'io' routing)                                           0.118     8.752
out:ff3.outpad[0] (.output at (79,66))                           0.000     8.752
data arrival time                                                          8.752

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -8.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 2
Startpoint: ff2.Q[0] (dffsre at (1,5) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (1,9) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (1,5))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (1,5)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:76961 side:RIGHT (1,5))                                  0.000     2.951
| (CHANY:1107038 L4 length:3 (1,5)->(1,8))                       0.120     3.071
| (CHANY:1107184 L4 length:3 (1,7)->(1,10))                      0.120     3.191
| (CHANX:769885 L4 length:0 (1,9)->(1,9))                        0.120     3.311
| (IPIN:118807 side:TOP (1,9))                                   0.164     3.475
| (intra 'clb' routing)                                          0.378     3.853
ff3.D[0] (dffsre at (1,9))                                       0.000     3.853
data arrival time                                                          3.853

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (1,9))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.853
--------------------------------------------------------------------------------
slack (MET)                                                                4.983


#Path 3
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106696 L4 length:3 (1,1)->(1,4))                       0.120     3.071
| (CHANY:1106896 L4 length:3 (1,3)->(1,6))                       0.120     3.191
| (CHANX:746989 L4 length:0 (1,5)->(1,5))                        0.120     3.311
| (IPIN:76965 side:TOP (1,5))                                    0.164     3.475
| (intra 'clb' routing)                                          0.378     3.853
ff2.D[0] (dffsre at (1,5))                                       0.000     3.853
data arrival time                                                          3.853

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (1,5))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.853
--------------------------------------------------------------------------------
slack (MET)                                                                4.983


#Path 4
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (1,9) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.219
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.339
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.459
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.623
| (intra 'clb' routing)                                                                            0.208     1.831
$abc$395$auto$simplemap.cc:333:simplemap_lut$389[1].in[0] (.names at (1,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                         0.120     1.951
$abc$395$auto$simplemap.cc:333:simplemap_lut$389[1].out[0] (.names at (1,1))                       0.000     1.951
| (intra 'clb' routing)                                                                            0.149     2.100
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     2.100
| (CHANY:1106712 L4 length:3 (1,1)->(1,4))                                                         0.120     2.220
| (CHANY:1106982 L4 length:3 (1,4)->(1,7))                                                         0.120     2.340
| (CHANX:758289 L1 length:0 (1,7)->(1,7))                                                          0.108     2.448
| (CHANY:1102410 L4 length:3 (0,8)->(0,11))                                                        0.120     2.568
| (CHANX:775566 L4 length:0 (1,10)->(1,10))                                                        0.120     2.688
| (CHANY:1107179 L4 length:3 (1,10)->(1,7))                                                        0.120     2.808
| (IPIN:118853 side:RIGHT (1,9))                                                                   0.164     2.971
| (intra 'clb' routing)                                                                            0.020     2.992
ff3.R[0] (dffsre at (1,9))                                                                         0.000     2.992
data arrival time                                                                                            2.992

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff3.C[0] (dffsre at (1,9))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.992
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  5.995


#Path 5
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                     0.000     1.099
| (CHANX:718741 L4 length:3 (9,0)->(6,0))                        0.120     1.219
| (CHANX:718525 L4 length:3 (6,0)->(3,0))                        0.120     1.339
| (CHANY:1121218 L4 length:0 (4,1)->(4,1))                       0.120     1.459
| (CHANX:724003 L4 length:3 (4,1)->(1,1))                        0.120     1.579
| (IPIN:31668 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.208     1.951
$abc$241$li0_li0.in[0] (.names at (1,1))                         0.000     1.951
| (primitive '.names' combinational delay)                       0.280     2.231
$abc$241$li0_li0.out[0] (.names at (1,1))                        0.000     2.231
| (intra 'clb' routing)                                          0.000     2.231
ff1.D[0] (dffsre at (1,1))                                       0.000     2.231
data arrival time                                                          2.231

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.231
--------------------------------------------------------------------------------
slack (MET)                                                                6.605


#Path 6
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst2.inpad[0] (.input at (8,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                     0.000     1.099
| (CHANX:718681 L4 length:3 (8,0)->(5,0))                        0.120     1.219
| (CHANY:1130974 L4 length:2 (6,1)->(6,3))                       0.120     1.339
| (CHANX:724235 L4 length:3 (6,1)->(3,1))                        0.120     1.459
| (CHANY:1111664 L4 length:3 (2,2)->(2,5))                       0.120     1.579
| (CHANX:746887 L4 length:1 (2,5)->(1,5))                        0.120     1.699
| (CHANY:1106991 L1 length:0 (1,5)->(1,5))                       0.108     1.807
| (IPIN:77011 side:RIGHT (1,5))                                  0.164     1.971
| (intra 'clb' routing)                                          0.020     1.991
ff2.R[0] (dffsre at (1,5))                                       0.000     1.991
data arrival time                                                          1.991

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (1,5))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                  0.087     8.986
data required time                                                         8.986
--------------------------------------------------------------------------------
data required time                                                         8.986
data arrival time                                                         -1.991
--------------------------------------------------------------------------------
slack (MET)                                                                6.996


#End of timing report
