

================================================================
== Vivado HLS Report for 'karastuba_mul'
================================================================
* Date:           Tue May 26 00:38:21 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.568 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      582|      612| 1.746 us | 1.836 us |  582|  612|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_1_fu_169  |karastuba_mul_templa_1  |      510|      540| 1.530 us | 1.620 us |  510|  540|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|    yes   |
        |- Loop 2  |       16|       16|         1|          1|          1|    16|    yes   |
        |- Loop 3  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     107|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        6|     12|     4327|    6132|    0|
|Memory           |        2|      -|      128|      16|    0|
|Multiplexer      |        -|      -|        -|     224|    -|
|Register         |        -|      -|       31|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        8|     12|     4486|    6479|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      1|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |karastuba_mul_AXILiteS_s_axi_U     |karastuba_mul_AXILiteS_s_axi  |        0|      0|    36|    40|    0|
    |grp_karastuba_mul_templa_1_fu_169  |karastuba_mul_templa_1        |        6|     12|  4291|  6092|    0|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |Total                              |                              |        6|     12|  4327|  6132|    0|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |res_digits_data_U  |karastuba_mul_restde  |        2|   0|   0|    0|    32|   32|     1|         1024|
    |lhs_digits_data_U  |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    |rhs_digits_data_U  |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2| 128|  16|    0|    64|   96|     3|         2048|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln325_fu_199_p2        |     +    |      0|  0|  15|           6|           6|
    |i_8_fu_210_p2              |     +    |      0|  0|  15|           6|           1|
    |i_9_fu_222_p2              |     +    |      0|  0|  15|           6|           1|
    |i_fu_182_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln317_fu_176_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln322_fu_193_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln331_fu_216_p2       |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 107|          48|          37|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2   |   9|          2|    1|          2|
    |hs_input_TDATA_blk_n      |   9|          2|    1|          2|
    |i1_0_reg_147              |   9|          2|    6|         12|
    |i2_0_reg_158              |   9|          2|    6|         12|
    |i_0_reg_136               |   9|          2|    5|         10|
    |lhs_digits_data_address0  |  15|          3|    4|         12|
    |lhs_digits_data_ce0       |  15|          3|    1|          3|
    |res_digits_data_address0  |  15|          3|    5|         15|
    |res_digits_data_ce0       |  15|          3|    1|          3|
    |res_digits_data_ce1       |   9|          2|    1|          2|
    |res_digits_data_we0       |   9|          2|    1|          2|
    |res_digits_data_we1       |   9|          2|    1|          2|
    |res_output_TDATA_blk_n    |   9|          2|    1|          2|
    |rhs_digits_data_address0  |  15|          3|    4|         12|
    |rhs_digits_data_ce0       |  15|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 224|         47|   41|        105|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                         |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |  1|   0|    1|          0|
    |grp_karastuba_mul_templa_1_fu_169_ap_start_reg  |  1|   0|    1|          0|
    |i1_0_reg_147                                    |  6|   0|    6|          0|
    |i2_0_reg_158                                    |  6|   0|    6|          0|
    |i_0_reg_136                                     |  5|   0|    5|          0|
    |icmp_ln331_reg_249                              |  1|   0|    1|          0|
    |icmp_ln331_reg_249_pp2_iter1_reg                |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 31|   0|   31|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|interrupt               | out |    1| ap_ctrl_hs | karastuba_mul | return value |
|hs_input_TDATA          |  in |   32|    axis    |    hs_input   |    pointer   |
|hs_input_TVALID         |  in |    1|    axis    |    hs_input   |    pointer   |
|hs_input_TREADY         | out |    1|    axis    |    hs_input   |    pointer   |
|res_output_TDATA        | out |   32|    axis    |   res_output  |    pointer   |
|res_output_TVALID       | out |    1|    axis    |   res_output  |    pointer   |
|res_output_TREADY       |  in |    1|    axis    |   res_output  |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hs_input) nounwind, !map !51"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %res_output) nounwind, !map !57"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @karastuba_mul_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%lhs_digits_data = alloca [16 x i32], align 4" [multest.cc:312]   --->   Operation 14 'alloca' 'lhs_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%rhs_digits_data = alloca [16 x i32], align 4" [multest.cc:313]   --->   Operation 15 'alloca' 'rhs_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "%res_digits_data = alloca [32 x i32], align 4"   --->   Operation 16 'alloca' 'res_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multest.cc:308]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hs_input, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:309]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_output, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:310]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:317]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.82ns)   --->   "%icmp_ln317 = icmp eq i5 %i_0, -16" [multest.cc:317]   --->   Operation 22 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.94ns)   --->   "%i = add i5 %i_0, 1" [multest.cc:317]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.preheader.preheader, label %hls_label_0" [multest.cc:317]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [multest.cc:318]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:319]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i5 %i_0 to i64" [multest.cc:320]   --->   Operation 28 'zext' 'zext_ln320' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%hs_input_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %hs_input) nounwind" [multest.cc:320]   --->   Operation 29 'read' 'hs_input_read' <Predicate = (!icmp_ln317)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_digits_data_addr = getelementptr [16 x i32]* %lhs_digits_data, i64 0, i64 %zext_ln320" [multest.cc:320]   --->   Operation 30 'getelementptr' 'lhs_digits_data_addr' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "store i32 %hs_input_read, i32* %lhs_digits_data_addr, align 4" [multest.cc:320]   --->   Operation 31 'store' <Predicate = (!icmp_ln317)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [multest.cc:321]   --->   Operation 32 'specregionend' 'empty_25' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:317]   --->   Operation 33 'br' <Predicate = (!icmp_ln317)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:322]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.95>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_8, %hls_label_1 ], [ 16, %.preheader.preheader ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.82ns)   --->   "%icmp_ln322 = icmp eq i6 %i1_0, -32" [multest.cc:322]   --->   Operation 36 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln322, label %2, label %hls_label_1" [multest.cc:322]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [multest.cc:323]   --->   Operation 39 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:324]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%hs_input_read_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %hs_input) nounwind" [multest.cc:325]   --->   Operation 41 'read' 'hs_input_read_1' <Predicate = (!icmp_ln322)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (1.02ns)   --->   "%add_ln325 = add i6 %i1_0, -16" [multest.cc:325]   --->   Operation 42 'add' 'add_ln325' <Predicate = (!icmp_ln322)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i6 %add_ln325 to i64" [multest.cc:325]   --->   Operation 43 'zext' 'zext_ln325' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_digits_data_addr = getelementptr [16 x i32]* %rhs_digits_data, i64 0, i64 %zext_ln325" [multest.cc:325]   --->   Operation 44 'getelementptr' 'rhs_digits_data_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "store i32 %hs_input_read_1, i32* %rhs_digits_data_addr, align 4" [multest.cc:325]   --->   Operation 45 'store' <Predicate = (!icmp_ln322)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s) nounwind" [multest.cc:326]   --->   Operation 46 'specregionend' 'empty_27' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.02ns)   --->   "%i_8 = add i6 %i1_0, 1" [multest.cc:322]   --->   Operation 47 'add' 'i_8' <Predicate = (!icmp_ln322)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:322]   --->   Operation 48 'br' <Predicate = (!icmp_ln322)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i32]* %lhs_digits_data, [16 x i32]* %rhs_digits_data, [32 x i32]* %res_digits_data) nounwind" [multest.cc:329]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i32]* %lhs_digits_data, [16 x i32]* %rhs_digits_data, [32 x i32]* %res_digits_data) nounwind" [multest.cc:329]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (0.95ns)   --->   "br label %3" [multest.cc:331]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.95>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ 0, %2 ], [ %i_9, %hls_label_2 ]"   --->   Operation 52 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.82ns)   --->   "%icmp_ln331 = icmp eq i6 %i2_0, -32" [multest.cc:331]   --->   Operation 53 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.02ns)   --->   "%i_9 = add i6 %i2_0, 1" [multest.cc:331]   --->   Operation 55 'add' 'i_9' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln331, label %4, label %hls_label_2" [multest.cc:331]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i6 %i2_0 to i64" [multest.cc:334]   --->   Operation 57 'zext' 'zext_ln334' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%res_digits_data_addr = getelementptr [32 x i32]* %res_digits_data, i64 0, i64 %zext_ln334" [multest.cc:334]   --->   Operation 58 'getelementptr' 'res_digits_data_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (1.76ns)   --->   "%res_digits_data_load = load i32* %res_digits_data_addr, align 4" [multest.cc:334]   --->   Operation 59 'load' 'res_digits_data_load' <Predicate = (!icmp_ln331)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 60 [1/2] (1.76ns)   --->   "%res_digits_data_load = load i32* %res_digits_data_addr, align 4" [multest.cc:334]   --->   Operation 60 'load' 'res_digits_data_load' <Predicate = (!icmp_ln331)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 61 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_output, i32 %res_digits_data_load) nounwind" [multest.cc:334]   --->   Operation 61 'write' <Predicate = (!icmp_ln331)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [multest.cc:332]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:333]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_output, i32 %res_digits_data_load) nounwind" [multest.cc:334]   --->   Operation 64 'write' <Predicate = (!icmp_ln331)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind" [multest.cc:335]   --->   Operation 65 'specregionend' 'empty_29' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [multest.cc:331]   --->   Operation 66 'br' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [multest.cc:337]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hs_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000]
lhs_digits_data      (alloca           ) [ 00111110000]
rhs_digits_data      (alloca           ) [ 00111110000]
res_digits_data      (alloca           ) [ 00111111110]
specinterface_ln308  (specinterface    ) [ 00000000000]
specinterface_ln309  (specinterface    ) [ 00000000000]
specinterface_ln310  (specinterface    ) [ 00000000000]
br_ln317             (br               ) [ 01100000000]
i_0                  (phi              ) [ 00100000000]
icmp_ln317           (icmp             ) [ 00100000000]
empty                (speclooptripcount) [ 00000000000]
i                    (add              ) [ 01100000000]
br_ln317             (br               ) [ 00000000000]
tmp                  (specregionbegin  ) [ 00000000000]
specpipeline_ln319   (specpipeline     ) [ 00000000000]
zext_ln320           (zext             ) [ 00000000000]
hs_input_read        (read             ) [ 00000000000]
lhs_digits_data_addr (getelementptr    ) [ 00000000000]
store_ln320          (store            ) [ 00000000000]
empty_25             (specregionend    ) [ 00000000000]
br_ln317             (br               ) [ 01100000000]
br_ln322             (br               ) [ 00011000000]
i1_0                 (phi              ) [ 00001000000]
icmp_ln322           (icmp             ) [ 00001000000]
empty_26             (speclooptripcount) [ 00000000000]
br_ln322             (br               ) [ 00000000000]
tmp_s                (specregionbegin  ) [ 00000000000]
specpipeline_ln324   (specpipeline     ) [ 00000000000]
hs_input_read_1      (read             ) [ 00000000000]
add_ln325            (add              ) [ 00000000000]
zext_ln325           (zext             ) [ 00000000000]
rhs_digits_data_addr (getelementptr    ) [ 00000000000]
store_ln325          (store            ) [ 00000000000]
empty_27             (specregionend    ) [ 00000000000]
i_8                  (add              ) [ 00011000000]
br_ln322             (br               ) [ 00011000000]
call_ln329           (call             ) [ 00000000000]
br_ln331             (br               ) [ 00000011110]
i2_0                 (phi              ) [ 00000001000]
icmp_ln331           (icmp             ) [ 00000001110]
empty_28             (speclooptripcount) [ 00000000000]
i_9                  (add              ) [ 00000011110]
br_ln331             (br               ) [ 00000000000]
zext_ln334           (zext             ) [ 00000000000]
res_digits_data_addr (getelementptr    ) [ 00000001100]
res_digits_data_load (load             ) [ 00000001010]
tmp_2                (specregionbegin  ) [ 00000000000]
specpipeline_ln333   (specpipeline     ) [ 00000000000]
write_ln334          (write            ) [ 00000000000]
empty_29             (specregionend    ) [ 00000000000]
br_ln331             (br               ) [ 00000011110]
ret_ln337            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hs_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hs_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_output"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="lhs_digits_data_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_digits_data/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rhs_digits_data_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_digits_data/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_digits_data_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_digits_data/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hs_input_read/2 hs_input_read_1/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln334/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lhs_digits_data_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln320_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rhs_digits_data_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln325_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="res_digits_data_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_addr/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_digits_data_load/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i1_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i1_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i2_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="1"/>
<pin id="160" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i2_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_karastuba_mul_templa_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln329/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln317_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln320_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln322_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln325_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln325_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln331_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln331/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_9_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln334_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_8_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln331_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln331 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_9_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="res_digits_data_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="res_digits_data_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="84" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="129" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="140" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="140" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="140" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="197"><net_src comp="151" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="151" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="214"><net_src comp="151" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="162" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="162" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="162" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="239"><net_src comp="182" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="247"><net_src comp="210" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="252"><net_src comp="216" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="222" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="261"><net_src comp="123" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="266"><net_src comp="129" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_output | {9 }
 - Input state : 
	Port: karastuba_mul : hs_input | {2 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln317 : 1
		i : 1
		br_ln317 : 2
		zext_ln320 : 1
		lhs_digits_data_addr : 2
		store_ln320 : 3
		empty_25 : 1
	State 3
	State 4
		icmp_ln322 : 1
		br_ln322 : 2
		add_ln325 : 1
		zext_ln325 : 2
		rhs_digits_data_addr : 3
		store_ln325 : 4
		empty_27 : 1
		i_8 : 1
	State 5
	State 6
	State 7
		icmp_ln331 : 1
		i_9 : 1
		br_ln331 : 2
		zext_ln334 : 1
		res_digits_data_addr : 2
		res_digits_data_load : 3
	State 8
		write_ln334 : 1
	State 9
		empty_29 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_karastuba_mul_templa_1_fu_169 |    6    |    12   | 66.6587 |   4719  |   4459  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_182             |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |          add_ln325_fu_199         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |             i_8_fu_210            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |             i_9_fu_222            |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln317_fu_176         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln322_fu_193         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln331_fu_216         |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |           grp_read_fu_84          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |          grp_write_fu_90          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln320_fu_188         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln325_fu_205         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln334_fu_228         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    6    |    12   | 66.6587 |   4719  |   4552  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|lhs_digits_data|    0   |   64   |    8   |    0   |
|res_digits_data|    2   |    0   |    0   |    0   |
|rhs_digits_data|    0   |   64   |    8   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    2   |   128  |   16   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i1_0_reg_147        |    6   |
|        i2_0_reg_158        |    6   |
|         i_0_reg_136        |    5   |
|         i_8_reg_244        |    6   |
|         i_9_reg_253        |    6   |
|          i_reg_236         |    5   |
|     icmp_ln331_reg_249     |    1   |
|res_digits_data_addr_reg_258|    5   |
|res_digits_data_load_reg_263|   32   |
+----------------------------+--------+
|            Total           |   72   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  1.904  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   12   |   66   |  4719  |  4552  |    0   |
|   Memory  |    2   |    -   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   72   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   12   |   68   |  4919  |  4586  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
