Classic Timing Analyzer report for pwm
Wed Jul 11 13:44:24 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.382 ns                        ; sw_sig[4] ; pwm_out   ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.875 ns                        ; sw_in[0]  ; pwm_out   ; --         ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 177.09 MHz ( period = 5.647 ns ) ; sw_sig[0] ; sw_sig[5] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 177.09 MHz ( period = 5.647 ns )               ; sw_sig[0] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 177.09 MHz ( period = 5.647 ns )               ; sw_sig[0] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 177.09 MHz ( period = 5.647 ns )               ; sw_sig[0] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 193.05 MHz ( period = 5.180 ns )               ; sw_sig[0] ; sw_sig[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.471 ns                ;
; N/A   ; 197.75 MHz ( period = 5.057 ns )               ; sw_sig[0] ; sw_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.348 ns                ;
; N/A   ; 202.68 MHz ( period = 4.934 ns )               ; sw_sig[0] ; sw_sig[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.225 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; sw_sig[1] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; sw_sig[1] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; sw_sig[1] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; sw_sig[3] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; sw_sig[3] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; sw_sig[3] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; sw_sig[2] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; sw_sig[2] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; sw_sig[2] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; sw_sig[4] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; sw_sig[4] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; sw_sig[4] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 251.38 MHz ( period = 3.978 ns )               ; sw_sig[0] ; sw_sig[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; sw_sig[5] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; sw_sig[1] ; sw_sig[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; sw_sig[6] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; sw_sig[5] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; sw_sig[3] ; sw_sig[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; sw_sig[2] ; sw_sig[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; sw_sig[1] ; sw_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; sw_sig[2] ; sw_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; sw_sig[1] ; sw_sig[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[6] ; sw_sig[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[4] ; sw_sig[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[5] ; sw_sig[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[3] ; sw_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[2] ; sw_sig[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[1] ; sw_sig[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[7] ; sw_sig[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sw_sig[0] ; sw_sig[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.505 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-----------+---------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To      ; From Clock ;
+-------+--------------+------------+-----------+---------+------------+
; N/A   ; None         ; 13.382 ns  ; sw_sig[4] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 13.234 ns  ; sw_sig[3] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 13.162 ns  ; sw_sig[1] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 13.043 ns  ; sw_sig[2] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 12.813 ns  ; sw_sig[6] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 12.790 ns  ; sw_sig[5] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 12.446 ns  ; sw_sig[0] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 11.665 ns  ; sw_sig[7] ; pwm_out ; clk_in     ;
+-------+--------------+------------+-----------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.875 ns       ; sw_in[0] ; pwm_out ;
; N/A   ; None              ; 10.873 ns       ; sw_in[1] ; pwm_out ;
; N/A   ; None              ; 10.527 ns       ; sw_in[5] ; pwm_out ;
; N/A   ; None              ; 10.101 ns       ; sw_in[4] ; pwm_out ;
; N/A   ; None              ; 10.093 ns       ; sw_in[2] ; pwm_out ;
; N/A   ; None              ; 9.956 ns        ; sw_in[6] ; pwm_out ;
; N/A   ; None              ; 9.797 ns        ; sw_in[3] ; pwm_out ;
; N/A   ; None              ; 8.789 ns        ; sw_in[7] ; pwm_out ;
+-------+-------------------+-----------------+----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jul 11 13:44:24 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm -c pwm
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 177.09 MHz between source register "sw_sig[0]" and destination register "sw_sig[7]" (period= 5.647 ns)
    Info: + Longest register to register delay is 4.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 6; REG Node = 'sw_sig[0]'
        Info: 2: + IC(2.086 ns) + CELL(0.978 ns) = 3.064 ns; Loc. = LC_X3_Y6_N1; Fanout = 2; COMB Node = 'sw_sig[1]~13'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.187 ns; Loc. = LC_X3_Y6_N2; Fanout = 2; COMB Node = 'sw_sig[2]~11'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.310 ns; Loc. = LC_X3_Y6_N3; Fanout = 2; COMB Node = 'sw_sig[3]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 3.571 ns; Loc. = LC_X3_Y6_N4; Fanout = 3; COMB Node = 'sw_sig[4]~7'
        Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 4.938 ns; Loc. = LC_X3_Y6_N7; Fanout = 2; REG Node = 'sw_sig[7]'
        Info: Total cell delay = 2.852 ns ( 57.76 % )
        Info: Total interconnect delay = 2.086 ns ( 42.24 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y6_N7; Fanout = 2; REG Node = 'sw_sig[7]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y7_N8; Fanout = 6; REG Node = 'sw_sig[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "pwm_out" through register "sw_sig[4]" is 13.382 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y6_N4; Fanout = 3; REG Node = 'sw_sig[4]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 9.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N4; Fanout = 3; REG Node = 'sw_sig[4]'
        Info: 2: + IC(2.491 ns) + CELL(0.954 ns) = 3.445 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'LessThan0~17'
        Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 4.420 ns; Loc. = LC_X3_Y7_N7; Fanout = 1; COMB Node = 'LessThan0~0'
        Info: 4: + IC(2.445 ns) + CELL(2.322 ns) = 9.187 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 4.251 ns ( 46.27 % )
        Info: Total interconnect delay = 4.936 ns ( 53.73 % )
Info: Longest tpd from source pin "sw_in[0]" to destination pin "pwm_out" is 11.875 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_101; Fanout = 2; PIN Node = 'sw_in[0]'
    Info: 2: + IC(3.624 ns) + CELL(0.747 ns) = 5.503 ns; Loc. = LC_X3_Y7_N0; Fanout = 1; COMB Node = 'LessThan0~37'
    Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 5.626 ns; Loc. = LC_X3_Y7_N1; Fanout = 1; COMB Node = 'LessThan0~32'
    Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.749 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; COMB Node = 'LessThan0~27'
    Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.872 ns; Loc. = LC_X3_Y7_N3; Fanout = 1; COMB Node = 'LessThan0~22'
    Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 6.133 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'LessThan0~17'
    Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 7.108 ns; Loc. = LC_X3_Y7_N7; Fanout = 1; COMB Node = 'LessThan0~0'
    Info: 8: + IC(2.445 ns) + CELL(2.322 ns) = 11.875 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'pwm_out'
    Info: Total cell delay = 5.806 ns ( 48.89 % )
    Info: Total interconnect delay = 6.069 ns ( 51.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Jul 11 13:44:24 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


