--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter_preroute.twx PhotonCounter_map.ncd -o
PhotonCounter_preroute.twr PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter_map.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8638 paths analyzed, 4102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.283ns.
--------------------------------------------------------------------------------

Paths for end point counter1<6>/count_f_15 (SLICE_X18Y61.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<6>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<6>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_1
    SLICE_X13Y31.B2      net (fanout=4)     e  1.148   TrigIn40<1>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.470   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.237ns logic, 3.911ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<6>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<6>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_3
    SLICE_X13Y31.B3      net (fanout=3)     e  1.034   TrigIn40<3>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.470   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (1.237ns logic, 3.797ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter1<6>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter1<6>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.525   counter2_91
                                                       clear_photons
    SLICE_X13Y31.B1      net (fanout=1)     e  0.916   clear_photons
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.470   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (1.332ns logic, 3.679ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point counter1<6>/count_f_14 (SLICE_X18Y61.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<6>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<6>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_1
    SLICE_X13Y31.B2      net (fanout=4)     e  1.148   TrigIn40<1>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.461   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.228ns logic, 3.911ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<6>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.025ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<6>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_3
    SLICE_X13Y31.B3      net (fanout=3)     e  1.034   TrigIn40<3>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.461   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.228ns logic, 3.797ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter1<6>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter1<6>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.525   counter2_91
                                                       clear_photons
    SLICE_X13Y31.B1      net (fanout=1)     e  0.916   clear_photons
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y61.SR      net (fanout=99)    e  2.763   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y61.CLK     Tsrck                 0.461   counter1<6>/count_f<15>
                                                       counter1<6>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.323ns logic, 3.679ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point counter1<6>/count_f_7 (SLICE_X18Y59.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<6>/count_f_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<6>/count_f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_1
    SLICE_X13Y31.B2      net (fanout=4)     e  1.148   TrigIn40<1>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y59.SR      net (fanout=99)    e  2.747   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y59.CLK     Tsrck                 0.470   counter1<6>/count_f<7>
                                                       counter1<6>/count_f_7
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.237ns logic, 3.895ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<6>/count_f_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<6>/count_f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   TrigIn40<3>
                                                       ep40/ep_trigger_3
    SLICE_X13Y31.B3      net (fanout=3)     e  1.034   TrigIn40<3>
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y59.SR      net (fanout=99)    e  2.747   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y59.CLK     Tsrck                 0.470   counter1<6>/count_f<7>
                                                       counter1<6>/count_f_7
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (1.237ns logic, 3.781ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter1<6>/count_f_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter1<6>/count_f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.525   counter2_91
                                                       clear_photons
    SLICE_X13Y31.B1      net (fanout=1)     e  0.916   clear_photons
    SLICE_X13Y31.BMUX    Tilo                  0.337   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_61_o1
    SLICE_X18Y59.SR      net (fanout=99)    e  2.747   counter2<9>/reset_i_clear_i_OR_61_o
    SLICE_X18Y59.CLK     Tsrck                 0.470   counter1<6>/count_f<7>
                                                       counter1<6>/count_f_7
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.332ns logic, 3.663ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y10.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y21.DMUX         Tshcko                0.244   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                           pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB8_X0Y10.ADDRAWRADDR9 net (fanout=2)     e  0.339   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.517ns (0.178ns logic, 0.339ns route)
                                                           (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y10.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX         Tshcko                0.244   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                           pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=3)     e  0.345   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.523ns (0.178ns logic, 0.345ns route)
                                                           (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y10.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y21.CMUX         Tshcko                0.244   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                           pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=3)     e  0.377   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.555ns (0.178ns logic, 0.377ns route)
                                                           (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2_91/CLK
  Logical resource: Mshreg_clear_photons/CLK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3914 paths analyzed, 494 endpoints analyzed, 109 failing endpoints
 109 timing errors detected. (109 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.201ns.
--------------------------------------------------------------------------------

Paths for end point read_pulse_0 (OLOGIC_X18Y24.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read_pulse_det_0_BRB0 (FF)
  Destination:          read_pulse_0 (FF)
  Requirement:          3.200ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: read_pulse_det_0_BRB0 to read_pulse_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.CQ      Tcko                  0.476   read_pulse_det_0_BRB0
                                                       read_pulse_det_0_BRB0
    SLICE_X32Y18.D5      net (fanout=1)     e  0.644   read_pulse_det_0_BRB0
    SLICE_X32Y18.D       Tilo                  0.235   read_pulse_det_0_BRB0
                                                       read_pulse_det_0_rstpot
    OLOGIC_X18Y24.D1     net (fanout=2)     e  1.499   read_pulse_det_0
    OLOGIC_X18Y24.CLK0   Todck                 1.178   read_pulse_0
                                                       read_pulse_0
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.889ns logic, 2.143ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read_pulse_det_0_BRB1 (FF)
  Destination:          read_pulse_0 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: read_pulse_det_0_BRB1 to read_pulse_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.CQ      Tcko                  0.430   read_pulse_det_0_BRB1
                                                       read_pulse_det_0_BRB1
    SLICE_X32Y18.D6      net (fanout=1)     e  0.556   read_pulse_det_0_BRB1
    SLICE_X32Y18.D       Tilo                  0.235   read_pulse_det_0_BRB0
                                                       read_pulse_det_0_rstpot
    OLOGIC_X18Y24.D1     net (fanout=2)     e  1.499   read_pulse_det_0
    OLOGIC_X18Y24.CLK0   Todck                 1.178   read_pulse_0
                                                       read_pulse_0
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.843ns logic, 2.055ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point clk2x_periodCounter_25 (SLICE_X27Y19.B2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_periodCounter_1 (FF)
  Destination:          clk2x_periodCounter_25 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.813ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_periodCounter_1 to clk2x_periodCounter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y16.BQ      Tcko                  0.430   clk2x_periodCounter<7>
                                                       clk2x_periodCounter_1
    SLICE_X26Y13.B5      net (fanout=4)     e  0.664   clk2x_periodCounter<1>
    SLICE_X26Y13.COUT    Topcyb                0.483   Mcount_clk2x_periodCounter_cy<3>
                                                       clk2x_periodCounter<1>_rt
                                                       Mcount_clk2x_periodCounter_cy<3>
    SLICE_X26Y14.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<3>
    SLICE_X26Y14.COUT    Tbyp                  0.093   delay_div_in_4
                                                       Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.COUT    Tbyp                  0.093   delay_div_in_8
                                                       Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<15>
                                                       Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<19>
                                                       Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<23>
                                                       Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.BMUX    Tcinb                 0.310   Mcount_clk2x_periodCounter_cy<27>
                                                       Mcount_clk2x_periodCounter_cy<27>
    SLICE_X27Y19.B2      net (fanout=1)     e  1.070   Result<25>1
    SLICE_X27Y19.CLK     Tas                   0.373   clk2x_periodCounter<25>
                                                       clk2x_periodCounter_25_rstpot
                                                       clk2x_periodCounter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (2.061ns logic, 1.752ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_periodCounter_4 (FF)
  Destination:          clk2x_periodCounter_25 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.796ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_periodCounter_4 to clk2x_periodCounter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y16.CMUX    Tshcko                0.518   clk2x_periodCounter<7>
                                                       clk2x_periodCounter_4
    SLICE_X26Y14.A5      net (fanout=4)     e  0.664   clk2x_periodCounter<4>
    SLICE_X26Y14.COUT    Topcya                0.474   delay_div_in_4
                                                       clk2x_periodCounter<4>_rt
                                                       Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.COUT    Tbyp                  0.093   delay_div_in_8
                                                       Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<15>
                                                       Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<19>
                                                       Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<23>
                                                       Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.BMUX    Tcinb                 0.310   Mcount_clk2x_periodCounter_cy<27>
                                                       Mcount_clk2x_periodCounter_cy<27>
    SLICE_X27Y19.B2      net (fanout=1)     e  1.070   Result<25>1
    SLICE_X27Y19.CLK     Tas                   0.373   clk2x_periodCounter<25>
                                                       clk2x_periodCounter_25_rstpot
                                                       clk2x_periodCounter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (2.047ns logic, 1.749ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_periodCounter_3 (FF)
  Destination:          clk2x_periodCounter_25 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.771ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_periodCounter_3 to clk2x_periodCounter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.DQ      Tcko                  0.430   clk2x_periodCounter<3>
                                                       clk2x_periodCounter_3
    SLICE_X26Y13.D5      net (fanout=4)     e  0.793   clk2x_periodCounter<3>
    SLICE_X26Y13.COUT    Topcyd                0.312   Mcount_clk2x_periodCounter_cy<3>
                                                       clk2x_periodCounter<3>_rt
                                                       Mcount_clk2x_periodCounter_cy<3>
    SLICE_X26Y14.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<3>
    SLICE_X26Y14.COUT    Tbyp                  0.093   delay_div_in_4
                                                       Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<7>
    SLICE_X26Y15.COUT    Tbyp                  0.093   delay_div_in_8
                                                       Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<11>
    SLICE_X26Y16.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<15>
                                                       Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<15>
    SLICE_X26Y17.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<19>
                                                       Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<19>
    SLICE_X26Y18.COUT    Tbyp                  0.093   Mcount_clk2x_periodCounter_cy<23>
                                                       Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.CIN     net (fanout=1)     e  0.003   Mcount_clk2x_periodCounter_cy<23>
    SLICE_X26Y19.BMUX    Tcinb                 0.310   Mcount_clk2x_periodCounter_cy<27>
                                                       Mcount_clk2x_periodCounter_cy<27>
    SLICE_X27Y19.B2      net (fanout=1)     e  1.070   Result<25>1
    SLICE_X27Y19.CLK     Tas                   0.373   clk2x_periodCounter<25>
                                                       clk2x_periodCounter_25_rstpot
                                                       clk2x_periodCounter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.890ns logic, 1.881ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point sync2x_exp (OLOGIC_X18Y16.D1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               set_clk (FF)
  Destination:          sync2x_exp (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: set_clk to sync2x_exp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.BQ      Tcko                  0.430   set_clk_det_BRB1
                                                       set_clk
    SLICE_X32Y21.A4      net (fanout=19)    e  0.678   set_clk
    SLICE_X32Y21.A       Tilo                  0.235   sync2x_det_set_clk_OR_35_o
                                                       sync2x_det_set_clk_OR_35_o1
    OLOGIC_X18Y16.D1     net (fanout=2)     e  1.285   sync2x_det_set_clk_OR_35_o
    OLOGIC_X18Y16.CLK0   Todck                 1.178   sync2x_exp
                                                       sync2x_exp
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.843ns logic, 1.963ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync2x_det (FF)
  Destination:          sync2x_exp (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync2x_det to sync2x_exp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.CQ      Tcko                  0.430   sync2x_det
                                                       sync2x_det
    SLICE_X32Y21.A6      net (fanout=5)     e  0.602   sync2x_det
    SLICE_X32Y21.A       Tilo                  0.235   sync2x_det_set_clk_OR_35_o
                                                       sync2x_det_set_clk_OR_35_o1
    OLOGIC_X18Y16.D1     net (fanout=2)     e  1.285   sync2x_det_set_clk_OR_35_o
    OLOGIC_X18Y16.CLK0   Todck                 1.178   sync2x_exp
                                                       sync2x_exp
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.843ns logic, 1.887ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync2x_exp_1 (FF)
  Destination:          sync2x_exp (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync2x_exp_1 to sync2x_exp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.525   sync2x_exp_1
                                                       sync2x_exp_1
    SLICE_X32Y21.A5      net (fanout=2)     e  0.404   sync2x_exp_1
    SLICE_X32Y21.A       Tilo                  0.235   sync2x_det_set_clk_OR_35_o
                                                       sync2x_det_set_clk_OR_35_o1
    OLOGIC_X18Y16.D1     net (fanout=2)     e  1.285   sync2x_det_set_clk_OR_35_o
    OLOGIC_X18Y16.CLK0   Todck                 1.178   sync2x_exp
                                                       sync2x_exp
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.938ns logic, 1.689ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point shifts_counter_5 (SLICE_X28Y27.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Result<5>3_FRB (FF)
  Destination:          shifts_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Result<5>3_FRB to shifts_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.AQ      Tcko                  0.198   Result<5>3_FRB
                                                       Result<5>3_FRB
    SLICE_X28Y27.B6      net (fanout=3)     e  0.147   Result<5>3_FRB
    SLICE_X28Y27.CLK     Tah         (-Th)    -0.190   shifts_counter<7>
                                                       shifts_counter_5_rstpot
                                                       shifts_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.388ns logic, 0.147ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point sync_buf_2 (SLICE_X27Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_buf_1_BRB5 (FF)
  Destination:          sync_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sync_buf_1_BRB5 to sync_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.CMUX    Tshcko                0.266   sync_buf_1_BRB0
                                                       sync_buf_1_BRB5
    SLICE_X27Y35.A6      net (fanout=1)     e  0.167   sync_buf_1_BRB5
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.215   sync_buf<3>
                                                       sync_in_GND_1_o_OR_34_o
                                                       sync_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.481ns logic, 0.167ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point photons2_1 (SLICE_X28Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons2_0 (FF)
  Destination:          photons2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons2_0 to photons2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   photons2<3>
                                                       photons2_0
    SLICE_X28Y29.CX      net (fanout=2)     e  0.463   photons2<0>
    SLICE_X28Y29.CLK     Tckdi       (-Th)    -0.048   photons2<3>
                                                       photons2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.248ns logic, 0.463ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: read_pulse_0/CLK0
  Logical resource: read_pulse_0/CK0
  Location pin: OLOGIC_X18Y24.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sync2x_exp/CLK0
  Logical resource: sync2x_exp/CK0
  Location pin: OLOGIC_X18Y16.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 1.801ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sync_buf_1_BRB0/CLK
  Logical resource: Mshreg_sync_buf_1_BRB1/CLK
  Location pin: SLICE_X26Y35.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y5.BQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y5.CX       net (fanout=2)     e  0.725   okHI/rst3
    SLICE_X23Y5.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.544ns logic, 0.725ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.AQ       Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y5.AX       net (fanout=1)     e  0.564   okHI/rst1
    SLICE_X23Y5.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.639ns logic, 0.564ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y5.AQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y5.BX       net (fanout=2)     e  0.565   okHI/rst2
    SLICE_X23Y5.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.544ns logic, 0.565ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y5.AQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y5.BX       net (fanout=2)     e  0.565   okHI/rst2
    SLICE_X23Y5.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.257ns logic, 0.565ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.AQ       Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y5.AX       net (fanout=1)     e  0.564   okHI/rst1
    SLICE_X23Y5.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.293ns logic, 0.564ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y5.BQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y5.CX       net (fanout=2)     e  0.725   okHI/rst3
    SLICE_X23Y5.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.257ns logic, 0.725ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3609 paths analyzed, 1183 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.821ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[15].fdreout0 (OLOGIC_X16Y1.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X15Y14.B4      net (fanout=15)    e  1.558   ok1<17>
    SLICE_X15Y14.B       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y14.A1      net (fanout=1)     e  0.928   pipeOutaf/ok2<16>8
    SLICE_X15Y14.A       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X31Y17.B3      net (fanout=18)    e  1.831   ok2x<33>
    SLICE_X31Y17.B       Tilo                  0.259   okHI/hi_dataout<15>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)     e  1.889   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.686ns (2.480ns logic, 6.206ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.619ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X15Y14.B6      net (fanout=13)    e  1.491   ok1<21>
    SLICE_X15Y14.B       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y14.A1      net (fanout=1)     e  0.928   pipeOutaf/ok2<16>8
    SLICE_X15Y14.A       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X31Y17.B3      net (fanout=18)    e  1.831   ok2x<33>
    SLICE_X31Y17.B       Tilo                  0.259   okHI/hi_dataout<15>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)     e  1.889   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.619ns (2.480ns logic, 6.139ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.481ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y9.B4       net (fanout=15)    e  1.217   ok1<17>
    SLICE_X16Y9.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y9.A1       net (fanout=1)     e  0.987   pipeOuta0/ok2<16>8
    SLICE_X16Y9.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X31Y17.B5      net (fanout=18)    e  1.956   ok2x<16>
    SLICE_X31Y17.B       Tilo                  0.259   okHI/hi_dataout<15>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)     e  1.889   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (2.432ns logic, 6.049ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdreout0 (OLOGIC_X15Y2.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X15Y14.B4      net (fanout=15)    e  1.558   ok1<17>
    SLICE_X15Y14.B       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y14.A1      net (fanout=1)     e  0.928   pipeOutaf/ok2<16>8
    SLICE_X15Y14.A       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X23Y17.A3      net (fanout=18)    e  1.469   ok2x<33>
    SLICE_X23Y17.A       Tilo                  0.259   WireIn05<15>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)     e  1.972   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.407ns (2.480ns logic, 5.927ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.340ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X15Y14.B6      net (fanout=13)    e  1.491   ok1<21>
    SLICE_X15Y14.B       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y14.A1      net (fanout=1)     e  0.928   pipeOutaf/ok2<16>8
    SLICE_X15Y14.A       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X23Y17.A3      net (fanout=18)    e  1.469   ok2x<33>
    SLICE_X23Y17.A       Tilo                  0.259   WireIn05<15>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)     e  1.972   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (2.480ns logic, 5.860ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.186ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y9.B4       net (fanout=15)    e  1.217   ok1<17>
    SLICE_X16Y9.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y9.A1       net (fanout=1)     e  0.987   pipeOuta0/ok2<16>8
    SLICE_X16Y9.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X23Y17.A5      net (fanout=18)    e  1.578   ok2x<16>
    SLICE_X23Y17.A       Tilo                  0.259   WireIn05<15>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)     e  1.972   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (2.432ns logic, 5.754ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[10].fdreout0 (OLOGIC_X2Y1.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y9.B4       net (fanout=15)    e  1.217   ok1<17>
    SLICE_X16Y9.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y9.A1       net (fanout=1)     e  0.987   pipeOuta0/ok2<16>8
    SLICE_X16Y9.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y17.B5       net (fanout=18)    e  1.660   ok2x<16>
    SLICE_X5Y17.B        Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout61
    OLOGIC_X2Y1.D1       net (fanout=1)     e  1.787   okHI/hi_dataout<10>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (2.432ns logic, 5.651ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y9.B6       net (fanout=13)    e  1.039   ok1<21>
    SLICE_X16Y9.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y9.A1       net (fanout=1)     e  0.987   pipeOuta0/ok2<16>8
    SLICE_X16Y9.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y17.B5       net (fanout=18)    e  1.660   ok2x<16>
    SLICE_X5Y17.B        Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout61
    OLOGIC_X2Y1.D1       net (fanout=1)     e  1.787   okHI/hi_dataout<10>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (2.432ns logic, 5.473ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.903ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X15Y14.B4      net (fanout=15)    e  1.558   ok1<17>
    SLICE_X15Y14.B       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y14.A1      net (fanout=1)     e  0.928   pipeOutaf/ok2<16>8
    SLICE_X15Y14.A       Tilo                  0.259   ep01/ep_datahold<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y17.B3       net (fanout=18)    e  1.150   ok2x<33>
    SLICE_X5Y17.B        Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout61
    OLOGIC_X2Y1.D1       net (fanout=1)     e  1.787   okHI/hi_dataout<10>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   okHI/fdreout0_hi_dataout<10>
                                                       okHI/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (2.480ns logic, 5.423ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y18.DQ          Tcko                  0.198   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                           pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7
    RAMB8_X1Y8.ADDRBRDADDR11 net (fanout=3)     e  0.344   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
    RAMB8_X1Y8.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.476ns (0.132ns logic, 0.344ns route)
                                                           (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y18.CQ          Tcko                  0.198   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                           pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6
    RAMB8_X1Y8.ADDRBRDADDR10 net (fanout=4)     e  0.350   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<6>
    RAMB8_X1Y8.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.482ns (0.132ns logic, 0.350ns route)
                                                           (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y17.AQ         Tcko                  0.198   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0
    RAMB8_X1Y8.ADDRBRDADDR4 net (fanout=9)     e  0.381   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<0>
    RAMB8_X1Y8.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.513ns (0.132ns logic, 0.381ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y10.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y8.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.317ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.613ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)     e  1.849   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)     e  1.849   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.332ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X16Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.998ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.185ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X19Y5.B3       net (fanout=13)    e  3.212   hi_in_7_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y5.C5       net (fanout=8)     e  0.636   okHI/hicore/N20
    SLICE_X16Y5.CLK      Tas                   0.433   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>31
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (2.504ns logic, 4.681ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_7 (SLICE_X14Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.020ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X19Y5.B3       net (fanout=13)    e  3.212   hi_in_7_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X14Y5.C5       net (fanout=8)     e  0.481   okHI/hicore/N20
    SLICE_X14Y5.CLK      Tas                   0.423   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>32
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>3_f7
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (2.494ns logic, 4.526ns route)
                                                       (35.5% logic, 64.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X14Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X18Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.187ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.996ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X19Y5.B3       net (fanout=13)    e  3.212   hi_in_7_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X18Y3.B6       net (fanout=8)     e  0.541   okHI/hicore/N20
    SLICE_X18Y3.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (2.410ns logic, 4.586ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X11Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.714ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.808ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X11Y2.D3       net (fanout=13)    e  2.602   hi_in_7_IBUF
    SLICE_X11Y2.DMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X11Y2.SR       net (fanout=2)     e  0.371   okHI/hicore/hi_in<3>_2
    SLICE_X11Y2.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (0.835ns logic, 2.973ns route)
                                                       (21.9% logic, 78.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.730ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.824ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X16Y2.A4       net (fanout=13)    e  2.871   hi_in_7_IBUF
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (0.953ns logic, 2.871ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X15Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.766ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp161.IMUX.10
    SLICE_X15Y2.A4       net (fanout=13)    e  2.882   hi_in_7_IBUF
    SLICE_X15Y2.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.978ns logic, 2.882ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.183ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X16Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.147ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.036ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X19Y5.B5       net (fanout=13)    e  3.063   hi_in_6_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y5.C5       net (fanout=8)     e  0.636   okHI/hicore/N20
    SLICE_X16Y5.CLK      Tas                   0.433   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>31
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (2.504ns logic, 4.532ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_7 (SLICE_X14Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.871ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X19Y5.B5       net (fanout=13)    e  3.063   hi_in_6_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X14Y5.C5       net (fanout=8)     e  0.481   okHI/hicore/N20
    SLICE_X14Y5.CLK      Tas                   0.423   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>32
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>3_f7
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.494ns logic, 4.377ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X14Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X18Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.336ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X19Y5.B5       net (fanout=13)    e  3.063   hi_in_6_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X18Y3.B6       net (fanout=8)     e  0.541   okHI/hicore/N20
    SLICE_X18Y3.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (2.410ns logic, 4.437ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X14Y3.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.642ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.736ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X14Y3.C5       net (fanout=13)    e  2.776   hi_in_6_IBUF
    SLICE_X14Y3.CLK      Tah         (-Th)    -0.197   ok1<27>
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (0.960ns logic, 2.776ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.655ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.749ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X16Y2.A5       net (fanout=13)    e  2.796   hi_in_6_IBUF
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (0.953ns logic, 2.796ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X15Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.662ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.756ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp161.IMUX.9
    SLICE_X15Y2.A5       net (fanout=13)    e  2.778   hi_in_6_IBUF
    SLICE_X15Y2.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.978ns logic, 2.778ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.454ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X13Y3.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.876ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X14Y3.B5       net (fanout=14)    e  2.316   hi_in_5_IBUF
    SLICE_X14Y3.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X19Y4.A4       net (fanout=18)    e  0.737   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X19Y4.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X13Y3.C6       net (fanout=16)    e  0.811   okHI/hicore/N2
    SLICE_X13Y3.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (2.443ns logic, 3.864ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X13Y3.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.876ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X14Y3.B5       net (fanout=14)    e  2.316   hi_in_5_IBUF
    SLICE_X14Y3.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X19Y4.A4       net (fanout=18)    e  0.737   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X19Y4.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X13Y3.D6       net (fanout=16)    e  0.811   okHI/hicore/N2
    SLICE_X13Y3.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (2.443ns logic, 3.864ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_3 (SLICE_X15Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.178ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X14Y3.B5       net (fanout=14)    e  2.316   hi_in_5_IBUF
    SLICE_X14Y3.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X19Y4.A4       net (fanout=18)    e  0.737   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X19Y4.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y4.A6       net (fanout=16)    e  0.682   okHI/hicore/N2
    SLICE_X15Y4.CLK      Tas                   0.373   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<3>1
                                                       okHI/hicore/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (2.443ns logic, 3.735ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.873ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X16Y2.A6       net (fanout=14)    e  2.014   hi_in_5_IBUF
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.953ns logic, 2.014ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X15Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.950ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.044ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X15Y2.A6       net (fanout=14)    e  2.066   hi_in_5_IBUF
    SLICE_X15Y2.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (0.978ns logic, 2.066ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X17Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.291ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.385ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp161.IMUX.8
    SLICE_X17Y4.A5       net (fanout=14)    e  2.467   hi_in_5_IBUF
    SLICE_X17Y4.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (0.918ns logic, 2.467ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.726ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X13Y3.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.579ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X14Y3.B4       net (fanout=13)    e  2.588   hi_in_4_IBUF
    SLICE_X14Y3.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X19Y4.A4       net (fanout=18)    e  0.737   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X19Y4.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X13Y3.C6       net (fanout=16)    e  0.811   okHI/hicore/N2
    SLICE_X13Y3.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (2.443ns logic, 4.136ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X13Y3.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.579ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X14Y3.B4       net (fanout=13)    e  2.588   hi_in_4_IBUF
    SLICE_X14Y3.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X19Y4.A4       net (fanout=18)    e  0.737   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X19Y4.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X13Y3.D6       net (fanout=16)    e  0.811   okHI/hicore/N2
    SLICE_X13Y3.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (2.443ns logic, 4.136ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X16Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.714ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.469ns (Levels of Logic = 4)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X19Y5.B4       net (fanout=13)    e  2.496   hi_in_4_IBUF
    SLICE_X19Y5.B        Tilo                  0.259   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X18Y5.C3       net (fanout=1)     e  0.833   okHI/hicore/N10
    SLICE_X18Y5.C        Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y5.C5       net (fanout=8)     e  0.636   okHI/hicore/N20
    SLICE_X16Y5.CLK      Tas                   0.433   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>31
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (2.504ns logic, 3.965ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y2.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.112ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.206ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X16Y2.A3       net (fanout=13)    e  2.253   hi_in_4_IBUF
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.953ns logic, 2.253ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X19Y5.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.320ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X19Y5.B4       net (fanout=13)    e  2.496   hi_in_4_IBUF
    SLICE_X19Y5.CLK      Tah         (-Th)    -0.155   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.918ns logic, 2.496ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_wireupdate (SLICE_X19Y5.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.327ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.421ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp161.IMUX.7
    SLICE_X19Y5.A3       net (fanout=13)    e  2.503   hi_in_4_IBUF
    SLICE_X19Y5.CLK      Tah         (-Th)    -0.155   okHI/hicore/state[31]_GND_1_o_equal_67_o_inv1_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[1]_MUX_50_o11
                                                       okHI/hicore/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.918ns logic, 2.503ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y5.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.347ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X15Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.783ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.200ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.DMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X15Y3.SR       net (fanout=2)     e  0.809   okHI/hicore/hi_in<3>_2
    SLICE_X15Y3.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (2.304ns logic, 3.896ns route)
                                                       (37.2% logic, 62.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.954ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.029ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.D        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X13Y4.SR       net (fanout=2)     e  0.716   okHI/hicore/hi_in<3>_0
    SLICE_X13Y4.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (2.226ns logic, 3.803ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X12Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.129ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.854ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.D        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X12Y3.SR       net (fanout=2)     e  0.533   okHI/hicore/hi_in<3>_0
    SLICE_X12Y3.CLK      Tsrck                 0.418   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (2.234ns logic, 3.620ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X11Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.399ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.293ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.DMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X11Y2.SR       net (fanout=2)     e  0.371   okHI/hicore/hi_in<3>_2
    SLICE_X11Y2.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (0.835ns logic, 3.458ns route)
                                                       (19.5% logic, 80.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X12Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.670ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.D        Tilo                  0.156   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X12Y3.SR       net (fanout=2)     e  0.533   okHI/hicore/hi_in<3>_0
    SLICE_X12Y3.CLK      Tcksr       (-Th)    -0.025   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.944ns logic, 3.620ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.697ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.591ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp161.IMUX.6
    SLICE_X11Y2.D5       net (fanout=1)     e  3.087   hi_in_3_IBUF
    SLICE_X11Y2.D        Tilo                  0.156   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X13Y4.SR       net (fanout=2)     e  0.716   okHI/hicore/hi_in<3>_0
    SLICE_X13Y4.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (0.788ns logic, 3.803ns route)
                                                       (17.2% logic, 82.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.115ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X11Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.015ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.968ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X15Y3.A4       net (fanout=2)     e  3.107   hi_in_2_IBUF
    SLICE_X15Y3.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X11Y2.AX       net (fanout=2)     e  0.853   okHI/hicore/state_N3
    SLICE_X11Y2.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (2.008ns logic, 3.960ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X17Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.074ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.909ns (Levels of Logic = 3)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X17Y3.C2       net (fanout=2)     e  3.372   hi_in_2_IBUF
    SLICE_X17Y3.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X17Y3.B6       net (fanout=1)     e  0.348   okHI/hicore/N49
    SLICE_X17Y3.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (2.189ns logic, 3.720ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X12Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.119ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.864ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X15Y3.A4       net (fanout=2)     e  3.107   hi_in_2_IBUF
    SLICE_X15Y3.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X12Y3.AX       net (fanout=2)     e  0.749   okHI/hicore/state_N3
    SLICE_X12Y3.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (2.008ns logic, 3.856ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X15Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.191ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X15Y3.A4       net (fanout=2)     e  3.107   hi_in_2_IBUF
    SLICE_X15Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (0.978ns logic, 3.107ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.688ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X15Y3.A4       net (fanout=2)     e  3.107   hi_in_2_IBUF
    SLICE_X15Y3.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X13Y4.AX       net (fanout=1)     e  0.497   okHI/hicore/state_N4
    SLICE_X13Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.978ns logic, 3.604ns route)
                                                       (21.3% logic, 78.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X17Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.960ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp161.IMUX.5
    SLICE_X17Y3.C2       net (fanout=2)     e  3.372   hi_in_2_IBUF
    SLICE_X17Y3.C        Tilo                  0.156   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X17Y3.B6       net (fanout=1)     e  0.348   okHI/hicore/N49
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.134ns logic, 3.720ns route)
                                                       (23.4% logic, 76.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.516ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X11Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.614ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.369ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X15Y3.A5       net (fanout=2)     e  3.508   hi_in_1_IBUF
    SLICE_X15Y3.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X11Y2.AX       net (fanout=2)     e  0.853   okHI/hicore/state_N3
    SLICE_X11Y2.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (2.008ns logic, 4.361ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y2.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X12Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.718ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.265ns (Levels of Logic = 2)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X15Y3.A5       net (fanout=2)     e  3.508   hi_in_1_IBUF
    SLICE_X15Y3.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X12Y3.AX       net (fanout=2)     e  0.749   okHI/hicore/state_N3
    SLICE_X12Y3.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (2.008ns logic, 4.257ns route)
                                                       (32.1% logic, 67.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X17Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.862ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.121ns (Levels of Logic = 3)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X17Y3.C3       net (fanout=2)     e  3.584   hi_in_1_IBUF
    SLICE_X17Y3.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X17Y3.B6       net (fanout=1)     e  0.348   okHI/hicore/N49
    SLICE_X17Y3.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (2.189ns logic, 3.932ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X15Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.592ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.486ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X15Y3.A5       net (fanout=2)     e  3.508   hi_in_1_IBUF
    SLICE_X15Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.978ns logic, 3.508ns route)
                                                       (21.8% logic, 78.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.089ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.983ns (Levels of Logic = 2)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X15Y3.A5       net (fanout=2)     e  3.508   hi_in_1_IBUF
    SLICE_X15Y3.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X13Y4.AX       net (fanout=1)     e  0.497   okHI/hicore/state_N4
    SLICE_X13Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (0.978ns logic, 4.005ns route)
                                                       (19.6% logic, 80.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X17Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.172ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.066ns (Levels of Logic = 3)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp161.IMUX.4
    SLICE_X17Y3.C3       net (fanout=2)     e  3.584   hi_in_1_IBUF
    SLICE_X17Y3.C        Tilo                  0.156   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X17Y3.B6       net (fanout=1)     e  0.348   okHI/hicore/N49
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.134ns logic, 3.932ns route)
                                                       (22.4% logic, 77.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.453ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp159.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)     e  0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)     e  0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp162.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp159.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)     e  0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)     e  0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp162.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdrein0 (ILOGIC_X14Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     0.128ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       okHI/delays[5].iobf0/IBUF
                                                       ProtoComp159.IMUX.5
    IODELAY_X14Y0.IDATAINnet (fanout=1)     e  0.153   okHI/iobf0_hi_datain<5>
    IODELAY_X14Y0.DATAOUTTioddo_IDATAIN        5.057   okHI/delays[5].iodelay_inst
                                                       okHI/delays[5].iodelay_inst
    ILOGIC_X14Y0.DDLY    net (fanout=1)     e  0.007   okHI/iodly0_datain<5>
    ILOGIC_X14Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp162.D2OFFBYP_SRC.5
                                                       okHI/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.746   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y0.CLK0    net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-2.026ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 3)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp159.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)     e  0.093   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)     e  0.007   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp162.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (2.354ns logic, 0.100ns route)
                                                       (95.9% logic, 4.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[11].fdrein0 (ILOGIC_X3Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 3)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<11> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 0.763   hi_inout<11>
                                                       hi_inout<11>
                                                       okHI/delays[11].iobf0/IBUF
                                                       ProtoComp159.IMUX.11
    IODELAY_X3Y2.IDATAIN net (fanout=1)     e  0.093   okHI/iobf0_hi_datain<11>
    IODELAY_X3Y2.DATAOUT Tioddo_IDATAIN        1.455   okHI/delays[11].iodelay_inst
                                                       okHI/delays[11].iodelay_inst
    ILOGIC_X3Y2.DDLY     net (fanout=1)     e  0.007   okHI/iodly0_datain<11>
    ILOGIC_X3Y2.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<11>
                                                       ProtoComp162.D2OFFBYP_SRC.11
                                                       okHI/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (2.354ns logic, 0.100ns route)
                                                       (95.9% logic, 4.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y2.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 3)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp159.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)     e  0.093   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)     e  0.007   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp162.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (2.354ns logic, 0.100ns route)
                                                       (95.9% logic, 4.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.915   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.835ns logic, 2.154ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.317ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 2.722   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.025ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 2.722   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 2.722   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.025ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 2.722   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout0
    P8.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<2>
    P8.PAD               Tioop                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.025ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.719   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-1.763ns logic, 2.154ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout1
    P8.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<2>
    P8.PAD               Tiotp                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.406ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.406ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout0
    P8.O                 net (fanout=1)     e  1.849   okHI/fdreout0_hi_dataout<2>
    P8.PAD               Tioop                 1.396   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.406ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp161.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)     e  0.000   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.559   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=138)   e  1.254   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.615ns logic, 2.154ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout1
    P8.T                 net (fanout=1)     e  1.518   okHI/fdreout1_hi_drive<2>
    P8.PAD               Tiotp                 1.396   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      8.821ns|            0|            0|            3|         3609|
| TS_okHI_dcm_clk0              |     20.830ns|      8.821ns|          N/A|            0|            0|         3609|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.516(R)|      SLOW  |   -3.892(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.115(R)|      SLOW  |   -3.491(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.347(R)|      SLOW  |   -3.699(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    6.726(R)|      SLOW  |   -2.612(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    6.454(R)|      SLOW  |   -2.373(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.183(R)|      SLOW  |   -3.142(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.332(R)|      SLOW  |   -3.214(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.317(R)|      SLOW  |         3.406(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.317(R)|      SLOW  |         3.845(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    5.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    8.821|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.118; Ideal Clock Offset To Actual Clock 2.358; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.332(R)|      SLOW  |   -3.214(R)|      FAST  |    5.998|   10.714|       -2.358|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.332|         -  |      -3.214|         -  |    5.998|   10.714|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.041; Ideal Clock Offset To Actual Clock 2.247; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.183(R)|      SLOW  |   -3.142(R)|      FAST  |    6.147|   10.642|       -2.247|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.183|         -  |      -3.142|         -  |    6.147|   10.642|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.081; Ideal Clock Offset To Actual Clock 1.498; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    6.454(R)|      SLOW  |   -2.373(R)|      FAST  |    6.876|    9.873|       -1.498|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.454|         -  |      -2.373|         -  |    6.876|    9.873|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.114; Ideal Clock Offset To Actual Clock 1.754; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    6.726(R)|      SLOW  |   -2.612(R)|      FAST  |    6.604|   10.112|       -1.754|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.726|         -  |      -2.612|         -  |    6.604|   10.112|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 2.648; Ideal Clock Offset To Actual Clock 1.308; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.347(R)|      SLOW  |   -3.699(R)|      FAST  |    7.783|   10.399|       -1.308|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.347|         -  |      -3.699|         -  |    7.783|   10.399|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 2.624; Ideal Clock Offset To Actual Clock 1.088; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.115(R)|      SLOW  |   -3.491(R)|      FAST  |    8.015|   10.191|       -1.088|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.115|         -  |      -3.491|         -  |    8.015|   10.191|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 2.624; Ideal Clock Offset To Actual Clock 1.489; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.516(R)|      SLOW  |   -3.892(R)|      FAST  |    7.614|   10.592|       -1.489|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.516|         -  |      -3.892|         -  |    7.614|   10.592|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.593; Ideal Clock Offset To Actual Clock -0.258; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<1>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<2>       |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |    2.435|    1.862|        0.286|
hi_inout<3>       |    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |    2.437|    1.860|        0.288|
hi_inout<4>       |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |    2.435|    1.862|        0.286|
hi_inout<5>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<6>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<7>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<8>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<9>       |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<10>      |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
hi_inout<11>      |    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |    2.437|    1.860|        0.288|
hi_inout<12>      |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |    2.435|    1.862|        0.286|
hi_inout<13>      |    7.393(R)|      SLOW  |   -1.860(R)|      FAST  |    2.437|    1.860|        0.288|
hi_inout<14>      |    7.395(R)|      SLOW  |   -1.862(R)|      FAST  |    2.435|    1.862|        0.286|
hi_inout<15>      |    7.453(R)|      SLOW  |   -1.920(R)|      FAST  |    2.377|    1.920|        0.228|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.453|         -  |      -1.860|         -  |    2.377|    1.860|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.317|      SLOW  |        3.845|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<1>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<2>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<3>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<4>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<5>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<6>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<7>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<8>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<9>                                    |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<10>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<11>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<12>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<13>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<14>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
hi_inout<15>                                   |        6.317|      SLOW  |        3.406|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 109  Score: 26705  (Setup/Max: 26705, Hold: 0)

Constraints cover 16715 paths, 0 nets, and 5103 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   7.453ns
   Minimum output required time after clock:   6.317ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 14 22:01:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



