
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000961                       # Number of seconds simulated
sim_ticks                                   961164150                       # Number of ticks simulated
final_tick                               391060477887                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198462                       # Simulator instruction rate (inst/s)
host_op_rate                                   256561                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32913                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344432                       # Number of bytes of host memory used
host_seconds                                 29202.85                       # Real time elapsed on the host
sim_insts                                  5795658419                       # Number of instructions simulated
sim_ops                                    7492320053                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        31232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        60800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        62464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        61312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        62080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        18176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        60672                       # Number of bytes read from this memory
system.physmem.bytes_read::total               381952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15232                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       200832                       # Number of bytes written to this memory
system.physmem.bytes_written::total            200832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          488                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          474                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2984                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1569                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1569                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1864406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32493929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63256625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     64987859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     63789312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     64588343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18910402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3595640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10387404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1731234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     63123453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               397384776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1864406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3595640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1731234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15847449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         208946620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              208946620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         208946620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1864406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32493929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63256625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     64987859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     63789312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     64588343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18910402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3595640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10387404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1731234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     63123453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              606331395                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180714                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162669                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11266                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        69555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62777                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9864                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          506                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1893570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1132325                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180714                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72641                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          36086                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41285                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2182898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.942934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1959415     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7989      0.37%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16474      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6824      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36172      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32540      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6427      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13277      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103780      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2182898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491258                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1883167                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        52071                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222544                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          727                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24381                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16054                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1327801                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24381                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1885549                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          33913                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11743                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220978                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6326                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1326056                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2343                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2450                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          145                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1566601                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6238552                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6238552                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          217624                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          165                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17623                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1363                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7503                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1321256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1257241                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          992                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       126081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       309200                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2182898                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.372488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1735685     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       134057      6.14%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109959      5.04%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47701      2.19%     92.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60410      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57978      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32713      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2805      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1590      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2182898                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3155     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24496     86.32%     97.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          727      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       793408     63.11%     63.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11008      0.88%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298669     23.76%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154081     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1257241                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545452                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28378                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022572                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4726749                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1447553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1244354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285619                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16216                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1624                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24381                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          30693                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1628                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1321420                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308915                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154715                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12851                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1247038                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297496                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10202                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451543                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163134                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154047                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.541026                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1244482                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1244354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673853                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1333619                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539861                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505281                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       145998                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11307                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2158517                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1731325     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156453      7.25%     87.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73108      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72078      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19617      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83853      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6565      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4612      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10906      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2158517                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10906                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3469167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2667505                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.304951                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.304951                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.433849                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.433849                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6154418                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1451536                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1569871                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2304943                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          180389                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       147141                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19142                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        74342                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           68732                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17862                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          847                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1742829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1064829                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             180389                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        86594                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               218531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59818                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         57268                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           108968                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2058624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1840093     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11484      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18411      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27293      1.33%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11513      0.56%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13594      0.66%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           14563      0.71%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10167      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111506      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2058624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078262                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461976                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1721583                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        79179                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           216845                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1325                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39689                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        29243                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          311                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1290895                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39689                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1725805                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          37998                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        28408                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           214086                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12635                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1288068                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          565                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2549                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          657                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1762891                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6003584                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6003584                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1451740                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          311151                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          282                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38068                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       130472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3662                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        13853                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1283378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1196513                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1818                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       460684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2058624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1549620     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       206147     10.01%     85.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       113573      5.52%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        75256      3.66%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        68690      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        21467      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15138      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5335      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3398      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2058624                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            323     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1207     41.15%     52.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1403     47.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       985177     82.34%     82.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21953      1.83%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118686      9.92%     94.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70564      5.90%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1196513                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.519107                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2933                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002451                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4456401                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1482534                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1174508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1199446                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5707                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27665                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4718                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          960                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39689                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28328                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1410                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1283659                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       130472                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71972                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22092                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1179152                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       112318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17361                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              182741                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          159842                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.511575                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1174601                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1174508                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           694972                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1763976                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.509561                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393980                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       869685                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1060691                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       223953                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19468                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2018935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.376044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1589345     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       204316     10.12%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        84973      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        43534      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        32691      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18437      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11362      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9510      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24767      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2018935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       869685                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1060691                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                170061                       # Number of memory references committed
system.switch_cpus1.commit.loads               102807                       # Number of loads committed
system.switch_cpus1.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            147300                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           959008                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20698                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24767                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3278812                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2608982                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 246319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             869685                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1060691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       869685                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377313                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377313                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5351823                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1605696                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1222743                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          180183                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       146821                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19135                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        74171                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           68658                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           17875                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          829                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1744628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1063811                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             180183                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        86533                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               218346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59698                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         57665                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           109076                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2060518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.627653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.993781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1842172     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11439      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18429      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           27434      1.33%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11487      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13720      0.67%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14249      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10055      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111533      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2060518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078172                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461533                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1723232                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        79718                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           216730                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39572                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        29344                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1289434                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1056                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39572                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1727490                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          39960                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        26652                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           213865                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12976                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1286528                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          576                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2532                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          896                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1760615                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5996229                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5996229                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1450692                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          309893                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          276                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38196                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       130197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        71815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3620                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        13826                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1281968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1196112                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1930                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       197805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       455609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2060518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1551385     75.29%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       206356     10.01%     85.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       113733      5.52%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        75114      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        68681      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        21406      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15109      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5332      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3402      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2060518                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            318     10.91%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1218     41.77%     52.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1380     47.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       985034     82.35%     82.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21981      1.84%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          132      0.01%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118569      9.91%     94.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        70396      5.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1196112                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.518932                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2916                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002438                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4457587                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1480112                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1174168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1199028                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5659                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27464                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4631                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          941                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39572                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          29847                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1457                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1282244                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       130197                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        71815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22089                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1178781                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       112246                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17330                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              182494                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          159833                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             70248                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.511413                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1174257                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1174168                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           694796                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1762879                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.509411                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394126                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       869035                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1059882                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       223305                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        19464                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2020946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.375248                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1591726     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       204297     10.11%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        84662      4.19%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43520      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        32669      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18463      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        11315      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9532      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24762      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2020946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       869035                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1059882                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                169917                       # Number of memory references committed
system.switch_cpus2.commit.loads               102733                       # Number of loads committed
system.switch_cpus2.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            147174                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           958284                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        20682                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24762                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3279371                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2605968                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 244433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             869035                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1059882                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       869035                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.652311                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.652311                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377030                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377030                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5350477                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1605317                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1221519                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          180186                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       146886                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        19194                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        74299                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           68808                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           17915                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          857                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1744451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1064455                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             180186                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        86723                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               218573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59849                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         58011                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           109138                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2061005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.627964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.994075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1842432     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11467      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18470      0.90%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           27528      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11525      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13495      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           14482      0.70%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10069      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          111537      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2061005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078173                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461812                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1723287                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        79824                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           216917                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1311                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39663                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        29297                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1290453                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1056                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39663                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1727487                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          37635                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        29334                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           214176                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12707                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1287726                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          563                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2507                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6483                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          720                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1762530                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6002066                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6002066                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1450969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          311548                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          281                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            37698                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       130368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        71890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3610                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13886                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1283104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1196345                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1852                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       460571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2061005                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580467                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.266036                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1552066     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       206171     10.00%     85.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       113587      5.51%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        75202      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        68660      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        21378      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15150      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5364      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3427      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2061005                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            336     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1204     40.92%     52.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1402     47.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       985294     82.36%     82.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22009      1.84%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118489      9.90%     94.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        70420      5.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1196345                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.519033                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2942                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002459                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4458487                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1482308                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1174275                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1199287                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5759                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27610                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4671                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          931                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39663                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28134                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1433                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1283384                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       130368                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        71890                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          148                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22177                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1178851                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       112048                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17492                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              182346                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          159847                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             70298                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.511443                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1174374                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1174275                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           694655                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1763933                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.509458                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.393810                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       869211                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1060124                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       224169                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19521                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2021342                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524465                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.375686                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1592080     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       204336     10.11%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        84805      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        43373      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        32598      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18407      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        11442      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9428      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24873      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2021342                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       869211                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1060124                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                169977                       # Number of memory references committed
system.switch_cpus3.commit.loads               102758                       # Number of loads committed
system.switch_cpus3.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            147209                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           958514                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        20692                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24873                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3280762                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2608264                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 243946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             869211                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1060124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       869211                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.651774                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.651774                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377106                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377106                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5349962                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1605816                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1222067                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          179752                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       146651                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19110                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        74042                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           68465                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           17918                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          852                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1741274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1062055                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             179752                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        86383                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               217992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59505                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         58397                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           108914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2057375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.627439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.993482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1839383     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11431      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18451      0.90%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27478      1.34%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11421      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13586      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           14264      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9976      0.48%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          111385      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2057375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077985                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.460771                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1719815                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        80491                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           216396                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1264                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39406                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        29116                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1287140                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39406                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1724102                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          38804                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        28465                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           213511                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13084                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1284419                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          504                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2543                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6588                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          914                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1759430                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5986553                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5986553                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1448926                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310501                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          278                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38555                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       129900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3599                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        13846                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1279964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1194004                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       197303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       456528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2057375                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580353                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.265690                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1549123     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       206056     10.02%     85.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       113759      5.53%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        74680      3.63%     94.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        68455      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        21387      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15172      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5341      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3402      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2057375                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            324     10.93%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1232     41.55%     52.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1409     47.52%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       983327     82.36%     82.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21955      1.84%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          132      0.01%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118383      9.91%     94.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70207      5.88%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1194004                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.518017                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2965                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002483                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4450164                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1477607                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1171701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1196969                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5623                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27288                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4467                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          927                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39406                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          29343                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1438                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1280242                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           83                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       129900                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71580                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22134                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1176243                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111854                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17761                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              181932                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          159412                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70078                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.510311                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1171799                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1171701                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           693662                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1760159                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.508341                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394091                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       868004                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1058582                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       222486                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19439                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2017969                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524578                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.374986                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1589091     78.75%     78.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       204166     10.12%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        84782      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        43288      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        32541      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18567      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11401      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9481      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24652      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2017969                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       868004                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1058582                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                169725                       # Number of memory references committed
system.switch_cpus4.commit.loads               102612                       # Number of loads committed
system.switch_cpus4.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            146970                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           957103                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        20643                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24652                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3274385                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2601550                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 247576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             868004                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1058582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       868004                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.655461                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.655461                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.376582                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.376582                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5338854                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1602988                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1219306                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          174657                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       156586                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        15303                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       117608                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          114475                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS            9615                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          472                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1851606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts                996576                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             174657                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       124090                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               220872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          50765                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         21670                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113291                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        14815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2129534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.521109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.763477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1908662     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           34486      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16275      0.76%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           33832      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4            9263      0.43%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           31717      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            4544      0.21%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            7753      0.36%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           83002      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2129534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075775                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432363                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1839930                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        34050                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           220266                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          236                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         35046                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        15515                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1105328                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         35046                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1841661                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          18720                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        10570                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           218607                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         4924                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1102903                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           837                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1437631                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      4985389                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      4985389                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1133098                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          304432                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          135                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            13327                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       207247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        29830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          262                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         6351                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1095703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1014597                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          909                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       219664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       467418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2129534                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.476441                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.088226                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1687761     79.25%     79.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       131895      6.19%     85.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       153775      7.22%     92.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        87260      4.10%     96.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        44442      2.09%     98.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        11656      0.55%     99.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        12160      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          316      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          269      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2129534                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1663     57.80%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           659     22.91%     80.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          555     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       790259     77.89%     77.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         7343      0.72%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           67      0.01%     78.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       187495     18.48%     97.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        29433      2.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1014597                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.440182                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2877                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002836                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4162511                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1315513                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses       986349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1017474                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          816                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        45511                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1175                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         35046                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          14051                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          601                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1095839                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       207247                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        29830                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           68                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         9375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         6697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        16072                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1001011                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       184586                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        13583                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              214011                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          152423                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             29425                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.434287                       # Inst execution rate
system.switch_cpus5.iew.wb_sent                986788                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count               986349                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           598548                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1272476                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.427926                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.470381                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       783178                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       873878                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       221936                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        15032                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2094488                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.417228                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.288794                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1772836     84.64%     84.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       123830      5.91%     90.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        81730      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        25310      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44280      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         7875      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5149      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4555      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28923      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2094488                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       783178                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        873878                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                190380                       # Number of memory references committed
system.switch_cpus5.commit.loads               161729                       # Number of loads committed
system.switch_cpus5.commit.membars                 68                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            134705                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           761494                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        10217                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28923                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3161379                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2226758                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 175417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             783178                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               873878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       783178                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.943074                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.943074                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.339781                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.339781                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         4663491                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1278649                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1184648                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           136                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          209757                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174818                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20852                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79623                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           74381                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22012                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1811852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1149500                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             209757                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        96393                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               238389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59224                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         50765                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           114238                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2139188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.660911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.041672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1900799     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14317      0.67%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17927      0.84%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           28893      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12138      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15817      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18245      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8560      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122492      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2139188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.091003                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498709                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1801352                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62537                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           237160                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          172                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37966                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31591                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1404057                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37966                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1803649                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5592                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        51521                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           235010                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5449                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1394590                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           776                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3734                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1947643                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6479509                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6479509                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1590284                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          357346                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          331                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20404                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       132009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          823                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14896                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1358776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1291733                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1701                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       187669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       396698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2139188                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.603843                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327074                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1594039     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       247294     11.56%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       101478      4.74%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57253      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77428      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        24552      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        23767      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12366      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1011      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2139188                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           8973     78.63%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1274     11.16%     89.80% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1164     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1088414     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        17458      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118793      9.20%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        66910      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1291733                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560417                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11411                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008834                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4735766                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1546798                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1255126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1303144                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1026                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28531                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1515                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37966                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4213                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          529                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1359110                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       132009                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67292                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11527                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23767                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1267027                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116210                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        24706                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              183079                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          178544                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66869                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549698                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1255171                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1255126                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           751610                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2020162                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544535                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372054                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       925282                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1140300                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       218804                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20812                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2101222                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542684                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362564                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1618443     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       244888     11.65%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88775      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44084      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40362      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17100      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16932      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8034      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22604      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2101222                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       925282                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1140300                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                169247                       # Number of memory references committed
system.switch_cpus6.commit.loads               103476                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165308                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1026649                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23570                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22604                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3437709                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2756196                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 165763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             925282                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1140300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       925282                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.491079                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.491079                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.401432                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.401432                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5698739                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1755717                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1296582                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2304951                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          180373                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       147017                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        19061                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        73962                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           68570                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17913                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          835                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1743820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1065478                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             180373                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        86483                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               218556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          59375                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         57917                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           108978                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19096                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2059925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.628578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.995301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1841369     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11479      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18364      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27487      1.33%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11491      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13773      0.67%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           14200      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9970      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111792      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2059925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078255                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462256                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1722480                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        79900                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           216932                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1285                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39325                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        29350                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1291082                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39325                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1726684                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          38226                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        28674                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           214127                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12886                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1288312                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          591                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2543                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          828                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1764066                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6004718                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6004718                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1454801                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          309265                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          280                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38031                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       130132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        71902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3598                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13883                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1283900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1198540                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1838                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       196815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       453201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2059925                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581837                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266847                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1549865     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       206567     10.03%     85.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       114164      5.54%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        75215      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        68723      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        21411      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15207      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5373      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3400      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2059925                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            336     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1236     41.73%     53.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1390     46.93%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       987231     82.37%     82.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22009      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       118631      9.90%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        70536      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1198540                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.519985                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2962                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002471                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4461805                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1481055                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1176486                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1201502                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5721                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27118                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4530                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          928                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39325                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          28697                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1447                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1284179                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       130132                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        71902                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          147                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22030                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1181005                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       112293                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17535                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              182676                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          160237                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             70383                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.512377                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1176582                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1176486                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           696362                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1767426                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.510417                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393998                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       871441                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1062872                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       222166                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        19389                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2020600                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526018                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377151                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1590231     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       204786     10.13%     88.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        84945      4.20%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        43661      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        32702      1.62%     96.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        18516      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11363      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9521      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24875      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2020600                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       871441                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1062872                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170386                       # Number of memory references committed
system.switch_cpus7.commit.loads               103014                       # Number of loads committed
system.switch_cpus7.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            147620                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           960961                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        20740                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24875                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3280763                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2609408                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 245026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             871441                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1062872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       871441                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.644988                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.644988                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.378074                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.378074                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5360200                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1608920                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1223397                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           264                       # number of misc regfile writes
system.l2.replacements                           3005                       # number of replacements
system.l2.tagsinuse                      32735.537965                       # Cycle average of tags in use
system.l2.total_refs                          1096657                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35742                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.682586                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2202.448836                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.090287                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    131.317042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.684465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    220.287950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.684029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    221.618039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.683765                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    220.527428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.682805                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    221.129931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.045662                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     80.637560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     19.903063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     35.986182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.682751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    215.322094                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4251.123599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3743.361609                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3713.928777                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3744.282340                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3736.795733                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4069.802738                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2081.472750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3737.038531                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.067213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004007                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.006763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.006730                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006748                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000607                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.129734                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.113340                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.114266                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.114038                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.124201                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.063522                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.114045                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999009                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          455                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          498                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          260                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          248                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          502                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3461                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2666                       # number of Writeback hits
system.l2.Writeback_hits::total                  2666                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          502                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3463                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          455                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          496                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          498                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          501                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          499                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          260                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          250                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          502                       # number of overall hits
system.l2.overall_hits::total                    3463                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          244                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          434                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          444                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          436                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          430                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2765                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 219                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          244                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          488                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          479                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          474                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2984                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          244                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          475                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          488                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          479                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          485                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          474                       # number of overall misses
system.l2.overall_misses::total                  2984                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2117303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     36983211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1932736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     65462744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1922162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     67063419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1978200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     65024357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2158652                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     66155598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2036629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     21204846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4084905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     11926282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2030690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     65146675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       417228409                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      6102109                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      6425889                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      6348914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      7043043                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      6561625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32481580                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2117303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     36983211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1932736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     71564853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1922162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     73489308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1978200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     71373271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2158652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     73198641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2036629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     21204846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4084905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     11926282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2030690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     71708300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        449709989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2117303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     36983211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1932736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     71564853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1922162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     73489308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1978200                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     71373271                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2158652                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     73198641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2036629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     21204846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4084905                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     11926282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2030690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     71708300                       # number of overall miss cycles
system.l2.overall_miss_latency::total       449709989                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          937                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          937                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6226                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2666                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2666                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          971                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          986                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          976                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6447                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          971                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          986                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          976                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6447                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.349070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.466667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.471338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.465315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.467449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.353234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.239264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.461373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.444105                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990950                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.349070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.489186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.494929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.488776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.492886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.353234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.237805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.485656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.462851                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.349070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.489186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.494929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.488776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.492886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.353234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.237805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.485656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.462851                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151235.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151570.536885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       148672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150835.815668                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147858.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151043.736486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152169.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149138.433486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 166050.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151040.178082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156663.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149329.901408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151292.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152901.051282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156206.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151503.895349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150896.350452                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 148831.926829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 146042.931818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 147649.162791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 149851.978723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 149127.840909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148317.716895                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151235.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151570.536885                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       148672                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150662.848421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147858.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150592.844262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152169.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149004.741127                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 166050.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150925.032990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156663.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149329.901408                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151292.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152901.051282                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156206.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151283.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150707.100871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151235.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151570.536885                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       148672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150662.848421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147858.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150592.844262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152169.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149004.741127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 166050.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150925.032990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156663.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149329.901408                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151292.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152901.051282                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156206.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151283.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150707.100871                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1569                       # number of writebacks
system.l2.writebacks::total                      1569                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          444                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          436                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           78                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2765                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            219                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2984                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     22776935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1176117                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     40219124                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1165639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     41221176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1222839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     39648955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1403369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     40678004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1280841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     12933191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2514884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      7377616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1276440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     40114898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    256313022                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      3715398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      3863755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      3847581                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      4306260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      3999950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19732944                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1302994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22776935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1176117                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43934522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1165639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     45084931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1222839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     43496536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1403369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     44984264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1280841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     12933191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2514884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      7377616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1276440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     44114848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    276045966                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1302994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22776935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1176117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43934522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1165639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     45084931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1222839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     43496536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1403369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     44984264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1280841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     12933191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2514884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      7377616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1276440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     44114848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    276045966                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.349070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.466667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.471338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.465315                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.467449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.353234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.239264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.461373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.444105                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990950                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.349070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.489186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.494929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.488776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.492886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.353234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.237805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.485656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.462851                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.349070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.489186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.494929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.488776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.492886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.353234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.237805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.485656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.462851                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        93071                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93348.094262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90470.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92670.792627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89664.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92840.486486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94064.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90937.970183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 107951.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92872.155251                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98526.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91078.809859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93143.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94584.820513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98187.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93290.460465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92699.103797                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 90619.463415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 87812.613636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89478.627907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 91622.553191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 90907.954545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90104.767123                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        93071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93348.094262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90470.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92493.730526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89664.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92387.153689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94064.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90806.964509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 107951.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92751.059794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98526.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91078.809859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93143.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94584.820513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98187.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93069.299578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92508.701743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        93071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93348.094262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90470.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92493.730526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89664.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92387.153689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94064.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90806.964509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 107951.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92751.059794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98526.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91078.809859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93143.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94584.820513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98187.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93069.299578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92508.701743                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.089424                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118301                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.491921                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.089424                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020977                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110469                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110469                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110469                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110469                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110469                       # number of overall hits
system.cpu0.icache.overall_hits::total         110469                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2453833                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2453833                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2453833                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2453833                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2453833                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2453833                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163588.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163588.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163588.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163588.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163588.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163588.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2276758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2276758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2276758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2276758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2276758                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2276758                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162625.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162625.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162625.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162625.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162625.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162625.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   699                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231458                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   955                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294483.202094                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.495071                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.504929                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392559                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607441                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280762                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           76                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433700                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433700                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433700                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433700                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2475                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2475                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2475                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    277480274                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    277480274                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    277480274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    277480274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    277480274                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    277480274                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436175                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436175                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436175                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436175                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008738                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005674                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005674                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112113.242020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112113.242020                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112113.242020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112113.242020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112113.242020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112113.242020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu0.dcache.writebacks::total              132                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1776                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1776                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          699                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     71185968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     71185968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     71185968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     71185968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     71185968                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     71185968                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001603                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001603                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001603                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001603                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101839.725322                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101839.725322                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101839.725322                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101839.725322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101839.725322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101839.725322                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.683664                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735399939                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464940.117530                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.683664                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020326                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       108952                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         108952                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       108952                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          108952                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       108952                       # number of overall hits
system.cpu1.icache.overall_hits::total         108952                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2346930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2346930                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2346930                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2346930                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2346930                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2346930                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       108968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       108968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       108968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       108968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       108968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       108968                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 146683.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 146683.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 146683.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 146683.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 146683.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 146683.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2053598                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2053598                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2053598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2053598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2053598                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2053598                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157969.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157969.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157969.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157969.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157969.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157969.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   971                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122589007                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1227                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              99909.541157                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   189.997681                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    66.002319                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.742178                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.257822                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82367                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82367                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        66585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         66585                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          135                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       148952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          148952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       148952                       # number of overall hits
system.cpu1.dcache.overall_hits::total         148952                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2208                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          318                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2526                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2526                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2526                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2526                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    286371807                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    286371807                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     55386764                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     55386764                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    341758571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    341758571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    341758571                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    341758571                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        66903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        66903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151478                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151478                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151478                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151478                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004753                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004753                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016676                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129697.376359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129697.376359                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174172.213836                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174172.213836                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135296.346397                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135296.346397                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135296.346397                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135296.346397                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          482                       # number of writebacks
system.cpu1.dcache.writebacks::total              482                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1278                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          930                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          971                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    104822446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104822446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      6577604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6577604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    111400050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    111400050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    111400050                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    111400050                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010996                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010996                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006410                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006410                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006410                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006410                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112712.307527                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112712.307527                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 160429.365854                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160429.365854                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 114727.136972                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114727.136972                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 114727.136972                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114727.136972                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.683229                       # Cycle average of tags in use
system.cpu2.icache.total_refs               735400047                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1464940.332669                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.683229                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020326                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       109060                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         109060                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       109060                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          109060                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       109060                       # number of overall hits
system.cpu2.icache.overall_hits::total         109060                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2345794                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2345794                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2345794                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2345794                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2345794                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2345794                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       109076                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       109076                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       109076                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       109076                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       109076                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       109076                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000147                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000147                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 146612.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 146612.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 146612.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 146612.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 146612.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 146612.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2044156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2044156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2044156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2044156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2044156                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2044156                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157242.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157242.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157242.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157242.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157242.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157242.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   986                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               122588875                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1242                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              98702.797907                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   190.396496                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    65.603504                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.743736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.256264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        82313                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82313                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        66509                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         66509                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          133                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          132                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       148822                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          148822                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       148822                       # number of overall hits
system.cpu2.dcache.overall_hits::total         148822                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2276                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2276                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          324                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2600                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2600                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2600                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2600                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    297044150                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    297044150                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     56827035                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     56827035                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    353871185                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    353871185                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    353871185                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    353871185                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        84589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        66833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        66833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151422                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151422                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151422                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151422                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.026907                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026907                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004848                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004848                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017171                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017171                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017171                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017171                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 130511.489455                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 130511.489455                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 175392.083333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 175392.083333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 136104.301923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136104.301923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 136104.301923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136104.301923                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          485                       # number of writebacks
system.cpu2.dcache.writebacks::total              485                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1334                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1334                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1614                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1614                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          942                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           44                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          986                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    106960470                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    106960470                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6853162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6853162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    113813632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    113813632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    113813632                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    113813632                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006512                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006512                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006512                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006512                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 113546.146497                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113546.146497                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 155753.681818                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 155753.681818                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 115429.647059                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115429.647059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 115429.647059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115429.647059                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               501.682907                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735400109                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1464940.456175                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.682907                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          489                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020325                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.783654                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.803979                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       109122                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         109122                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       109122                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          109122                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       109122                       # number of overall hits
system.cpu3.icache.overall_hits::total         109122                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2466735                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2466735                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2466735                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2466735                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2466735                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2466735                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       109138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       109138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       109138                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       109138                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       109138                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       109138                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000147                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000147                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154170.937500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154170.937500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154170.937500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154170.937500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154170.937500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154170.937500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2158617                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2158617                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2158617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2158617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2158617                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2158617                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166047.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166047.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166047.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166047.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166047.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166047.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   980                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               122588675                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1236                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              99181.775890                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   190.075044                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    65.924956                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.742481                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.257519                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        82094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          82094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        66529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         66529                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          132                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          132                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       148623                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          148623                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       148623                       # number of overall hits
system.cpu3.dcache.overall_hits::total         148623                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2210                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2210                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          340                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2550                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2550                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2550                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2550                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    284222220                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    284222220                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58429480                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58429480                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    342651700                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    342651700                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    342651700                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    342651700                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        84304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        84304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        66869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        66869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151173                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151173                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151173                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151173                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.026215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026215                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005085                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005085                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016868                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016868                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016868                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016868                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128607.339367                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128607.339367                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 171851.411765                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 171851.411765                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134373.215686                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134373.215686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134373.215686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134373.215686                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          486                       # number of writebacks
system.cpu3.dcache.writebacks::total              486                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1273                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          297                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          297                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1570                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1570                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1570                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1570                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          937                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          937                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           43                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          980                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    104456744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    104456744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6824932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6824932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    111281676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    111281676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    111281676                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    111281676                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.011115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006483                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006483                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006483                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006483                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 111479.982924                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111479.982924                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 158719.348837                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 158719.348837                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 113552.730612                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113552.730612                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 113552.730612                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113552.730612                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.682012                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735399885                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464940.009960                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.682012                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020324                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803978                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       108898                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         108898                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       108898                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          108898                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       108898                       # number of overall hits
system.cpu4.icache.overall_hits::total         108898                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2576943                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2576943                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2576943                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2576943                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2576943                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2576943                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       108914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       108914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       108914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       108914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       108914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       108914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161058.937500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161058.937500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161058.937500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161058.937500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161058.937500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161058.937500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2277774                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2277774                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2277774                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2277774                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2277774                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2277774                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 175213.384615                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 175213.384615                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 175213.384615                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 175213.384615                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 175213.384615                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 175213.384615                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   984                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122588522                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1240                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              98861.711290                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.164812                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.835188                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.742831                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.257169                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82039                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82039                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        66431                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         66431                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          132                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          132                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       148470                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          148470                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       148470                       # number of overall hits
system.cpu4.dcache.overall_hits::total         148470                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2234                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2234                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          332                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2566                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2566                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2566                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2566                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    292327151                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    292327151                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     60715795                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     60715795                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    353042946                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    353042946                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    353042946                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    353042946                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84273                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84273                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        66763                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        66763                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151036                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151036                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151036                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151036                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026509                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026509                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004973                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004973                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016989                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016989                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016989                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016989                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 130853.693375                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 130853.693375                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 182878.900602                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 182878.900602                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 137584.936087                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 137584.936087                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 137584.936087                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 137584.936087                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          483                       # number of writebacks
system.cpu4.dcache.writebacks::total              483                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1297                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          285                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1582                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1582                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1582                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1582                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          937                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          937                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           47                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          984                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          984                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    105789964                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    105789964                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      7512958                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7512958                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    113302922                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    113302922                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    113302922                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    113302922                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011119                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011119                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006515                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006515                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006515                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006515                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 112902.843116                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 112902.843116                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 159850.170213                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 159850.170213                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 115145.245935                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 115145.245935                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 115145.245935                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 115145.245935                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.044875                       # Cycle average of tags in use
system.cpu5.icache.total_refs               627179819                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1163598.922078                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.044875                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019303                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862251                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113278                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113278                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113278                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113278                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113278                       # number of overall hits
system.cpu5.icache.overall_hits::total         113278                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.cpu5.icache.overall_misses::total           13                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2281029                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2281029                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2281029                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2281029                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2281029                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2281029                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113291                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113291                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113291                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113291                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113291                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113291                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 175463.769231                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 175463.769231                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 175463.769231                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 175463.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 175463.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 175463.769231                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2145529                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2145529                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2145529                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2145529                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2145529                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2145529                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165040.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165040.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165040.692308                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165040.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165040.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165040.692308                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   402                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               147679161                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   658                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              224436.414894                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   137.054886                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   118.945114                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.535371                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.464629                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       170259                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         170259                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        28516                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         28516                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           68                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           68                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       198775                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          198775                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       198775                       # number of overall hits
system.cpu5.dcache.overall_hits::total         198775                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1378                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1378                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1378                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1378                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1378                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1378                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    145325344                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    145325344                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    145325344                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    145325344                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    145325344                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    145325344                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       171637                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       171637                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        28516                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        28516                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       200153                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       200153                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       200153                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       200153                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008029                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008029                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006885                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006885                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 105461.062409                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 105461.062409                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 105461.062409                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 105461.062409                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 105461.062409                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 105461.062409                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu5.dcache.writebacks::total               40                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          976                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          976                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          976                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          976                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          976                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          976                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          402                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          402                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          402                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     40058214                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     40058214                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     40058214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     40058214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     40058214                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     40058214                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002342                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002342                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002008                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002008                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002008                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002008                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99647.298507                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99647.298507                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99647.298507                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99647.298507                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99647.298507                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99647.298507                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.003559                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735275039                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1519163.303719                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.003559                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.033660                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.762826                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       114198                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         114198                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       114198                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          114198                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       114198                       # number of overall hits
system.cpu6.icache.overall_hits::total         114198                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5872362                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5872362                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5872362                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5872362                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5872362                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5872362                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       114238                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       114238                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       114238                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       114238                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       114238                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       114238                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000350                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000350                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000350                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000350                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000350                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000350                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 146809.050000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 146809.050000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 146809.050000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 146809.050000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 146809.050000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 146809.050000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4481004                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4481004                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4481004                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4481004                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4481004                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4481004                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 154517.379310                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 154517.379310                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 154517.379310                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 154517.379310                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 154517.379310                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 154517.379310                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   328                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106620700                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              182569.691781                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   123.916901                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   132.083099                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.484050                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.515950                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        89222                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          89222                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        65438                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         65438                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          162                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154660                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154660                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154660                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154660                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          848                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          855                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           855                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          855                       # number of overall misses
system.cpu6.dcache.overall_misses::total          855                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     84755222                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     84755222                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       504658                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       504658                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     85259880                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     85259880                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     85259880                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     85259880                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90070                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90070                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        65445                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        65445                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       155515                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       155515                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       155515                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       155515                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005498                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005498                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005498                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005498                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 99947.195755                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 99947.195755                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        72094                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        72094                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 99719.157895                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 99719.157895                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 99719.157895                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 99719.157895                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu6.dcache.writebacks::total               74                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          522                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          527                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          527                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          527                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          527                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          326                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          328                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          328                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          328                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          328                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     29231407                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     29231407                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133440                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133440                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     29364847                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     29364847                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     29364847                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     29364847                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002109                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002109                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89666.892638                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89666.892638                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66720                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66720                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89526.972561                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89526.972561                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89526.972561                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89526.972561                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.681958                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735399950                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1464940.139442                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.681958                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020324                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803977                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       108963                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         108963                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       108963                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          108963                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       108963                       # number of overall hits
system.cpu7.icache.overall_hits::total         108963                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2361473                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2361473                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2361473                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2361473                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2361473                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2361473                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       108978                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       108978                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       108978                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       108978                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       108978                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       108978                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000138                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000138                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157431.533333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157431.533333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157431.533333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157431.533333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157431.533333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157431.533333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2151332                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2151332                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2151332                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2151332                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2151332                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2151332                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165487.076923                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165487.076923                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165487.076923                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165487.076923                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165487.076923                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165487.076923                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   976                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               122589019                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1232                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              99504.073864                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   190.045043                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    65.954957                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.742363                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.257637                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        82276                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          82276                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        66690                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         66690                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          133                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          132                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       148966                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          148966                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       148966                       # number of overall hits
system.cpu7.dcache.overall_hits::total         148966                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2236                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2236                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          331                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2567                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2567                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2567                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2567                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    291966339                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    291966339                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     59330072                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     59330072                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    351296411                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    351296411                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    351296411                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    351296411                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        84512                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        84512                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        67021                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        67021                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       151533                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       151533                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       151533                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       151533                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026458                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026458                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004939                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004939                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016940                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016940                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016940                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016940                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 130575.285778                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 130575.285778                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 179244.930514                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 179244.930514                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 136850.958707                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 136850.958707                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 136850.958707                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 136850.958707                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          484                       # number of writebacks
system.cpu7.dcache.writebacks::total              484                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1304                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1304                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          287                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1591                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1591                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1591                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1591                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          932                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           44                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          976                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          976                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          976                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          976                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    105167283                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    105167283                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      7097853                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      7097853                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    112265136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    112265136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    112265136                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    112265136                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006441                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006441                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006441                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006441                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 112840.432403                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 112840.432403                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 161314.840909                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 161314.840909                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 115025.754098                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 115025.754098                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 115025.754098                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 115025.754098                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
