<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="de2_70/simulation/submodules/de2_70_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_mux_002.vho"
   type="VHDL"
   library="rsp_xbar_mux_002" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_demux_003.vho"
   type="VHDL"
   library="rsp_xbar_demux_003" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_demux_001.vho"
   type="VHDL"
   library="rsp_xbar_demux_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_mux_003.vho"
   type="VHDL"
   library="cmd_xbar_mux_003" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_mux_001.vho"
   type="VHDL"
   library="cmd_xbar_mux_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_demux_003.vho"
   type="VHDL"
   library="cmd_xbar_demux_003" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_demux_002.vho"
   type="VHDL"
   library="cmd_xbar_demux_002" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/de2_70_id_router_003.vho"
   type="VHDL"
   library="id_router_003" />
 <file
   path="de2_70/simulation/submodules/de2_70_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="de2_70/simulation/submodules/de2_70_id_router_001.vho"
   type="VHDL"
   library="id_router_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="de2_70/simulation/submodules/de2_70_addr_router_002.vho"
   type="VHDL"
   library="addr_router_002" />
 <file
   path="de2_70/simulation/submodules/de2_70_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="de2_70/simulation/submodules/de2_70_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="de2_70/simulation/submodules/de2_70_Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="de2_70/simulation/submodules/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="de2_70/simulation/submodules/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="de2_70/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_processor_instruction_master_translator"
   simulator="riviera" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="Video_DMA" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="Video_DMA" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="Video_DMA" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_DMA.vhd"
   type="VHDL"
   library="Video_DMA" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_RGB_Resampler_0.vhd"
   type="VHDL"
   library="Video_RGB_Resampler_0" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Video_Scaler_0" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Video_Scaler_0" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Video_Scaler_0" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_Scaler_0.vhd"
   type="VHDL"
   library="Video_Scaler_0" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_clipper_add.v"
   type="VERILOG"
   library="Video_Clipper" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_clipper_drop.v"
   type="VERILOG"
   library="Video_Clipper" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_clipper_counters.v"
   type="VERILOG"
   library="Video_Clipper" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_Clipper.vhd"
   type="VHDL"
   library="Video_Clipper" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_Bayer_Pattern_Resampler.vhd"
   type="VHDL"
   library="Video_Bayer_Pattern_Resampler" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_itu_656_decoder.v"
   type="VERILOG"
   library="Video_In_Decoder" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_decoder_add_endofpacket.v"
   type="VERILOG"
   library="Video_In_Decoder" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_camera_decoder.v"
   type="VERILOG"
   library="Video_In_Decoder" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_dual_clock_fifo.v"
   type="VERILOG"
   library="Video_In_Decoder" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_In_Decoder.vhd"
   type="VHDL"
   library="Video_In_Decoder" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/de2_70_AV_Config.vhd"
   type="VHDL"
   library="AV_Config" />
 <file
   path="de2_70/simulation/submodules/de2_70_sysid_qsys.vho"
   type="VHDL"
   library="sysid_qsys" />
 <file
   path="de2_70/simulation/submodules/de2_70_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="de2_70/simulation/submodules/de2_70_timer.vhd"
   type="VHDL"
   library="timer" />
 <file
   path="de2_70/simulation/submodules/de2_70_sdram.vhd"
   type="VHDL"
   library="sdram" />
 <file
   path="de2_70/simulation/submodules/de2_70_Pixel_Buffer.vhd"
   type="VHDL"
   library="Pixel_Buffer" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Video_Scaler_1" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Video_Scaler_1" />
 <file
   path="de2_70/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Video_Scaler_1" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_Scaler_1.vhd"
   type="VHDL"
   library="Video_Scaler_1" />
 <file
   path="de2_70/simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="de2_70/simulation/submodules/de2_70_VGA_Controller.vhd"
   type="VHDL"
   library="VGA_Controller" />
 <file
   path="de2_70/simulation/submodules/de2_70_Video_RGB_Resampler_1.vhd"
   type="VHDL"
   library="Video_RGB_Resampler_1" />
 <file
   path="de2_70/simulation/submodules/de2_70_Pixel_Buffer_DMA.vhd"
   type="VHDL"
   library="Pixel_Buffer_DMA" />
 <file
   path="de2_70/simulation/submodules/de2_70_Dual_Clock_FIFO.vhd"
   type="VHDL"
   library="Dual_Clock_FIFO" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor.ocp"
   type="OTHER"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor.sdc"
   type="SDC"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor.vhd"
   type="VHDL_ENCRYPT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor.vho"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_mult_cell.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_nios2_waves.do"
   type="OTHER"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.dat"
   type="DAT"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.hex"
   type="HEX"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.mif"
   type="MIF"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_nios2_processor_test_bench.vhd"
   type="VHDL"
   library="nios2_processor" />
 <file
   path="de2_70/simulation/submodules/de2_70_Clock_Signals.vhd"
   type="VHDL"
   library="Clock_Signals" />
 <file path="de2_70/simulation/de2_70.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_limiter.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_limiter_002.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter_002.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter_003.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter_006.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter_008.vhd" type="VHDL" />
 <file path="de2_70/simulation/de2_70_width_adapter_010.vhd" type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_nios2_processor_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_nios2_processor_data_master_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_video_dma_avalon_dma_master_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_nios2_processor_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file path="de2_70/simulation/de2_70_sdram_s1_translator.vhd" type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd"
   type="VHDL" />
 <file path="de2_70/simulation/de2_70_timer_s1_translator.vhd" type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_sysid_qsys_control_slave_translator.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd"
   type="VHDL" />
 <file
   path="de2_70/simulation/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd"
   type="VHDL" />
 <topLevel name="de2_70" />
 <deviceFamily name="cycloneii" />
</simPackage>
