{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-56-ge9e7dce2)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\tangnano20k.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:1.1-31.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 9408, 9405, 9402, 9399, 9396, 9393 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 9199 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9198 ]
        }
      },
      "cells": {
        "count_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9475 ],
            "COUT": [ 9480 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9475 ]
          }
        },
        "lfsr1.reset_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:2.16-2.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9428 ],
            "I": [ 9198 ]
          }
        },
        "lfsr1.reset_DFFP_PRESET": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9425 ],
            "PRESET": [ 9428 ],
            "D": [ 9410 ],
            "CLK": [ 9209 ]
          }
        },
        "lfsr1.reset_DFFC_CLEAR_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9423 ],
            "D": [ 9435 ],
            "CLK": [ 9209 ],
            "CLEAR": [ 9428 ]
          }
        },
        "lfsr1.reset_DFFC_CLEAR": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9413 ],
            "D": [ 9417 ],
            "CLK": [ 9209 ],
            "CLEAR": [ 9428 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9347 ],
            "I2": [ 9343 ],
            "I1": [ 9333 ],
            "I0": [ 9328 ],
            "F": [ 9441 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9253 ],
            "I2": [ 9248 ],
            "I1": [ 9243 ],
            "I0": [ 9238 ],
            "F": [ 9448 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9340 ],
            "I2": [ 9281 ],
            "I1": [ 9217 ],
            "I0": [ 9214 ],
            "F": [ 9447 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9366 ],
            "I1": [ 9361 ],
            "I0": [ 9356 ],
            "F": [ 9446 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9233 ],
            "I2": [ 9220 ],
            "I1": [ 9381 ],
            "I0": [ 9376 ],
            "F": [ 9449 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9449 ],
            "I2": [ 9448 ],
            "I1": [ 9447 ],
            "I0": [ 9446 ],
            "F": [ 9390 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9273 ],
            "I2": [ 9268 ],
            "I1": [ 9263 ],
            "I0": [ 9258 ],
            "F": [ 9388 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9299 ],
            "I2": [ 9294 ],
            "I1": [ 9289 ],
            "I0": [ 9284 ],
            "F": [ 9387 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9323 ],
            "I2": [ 9317 ],
            "I1": [ 9311 ],
            "I0": [ 9305 ],
            "F": [ 9440 ]
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9441 ],
            "O": [ 9389 ],
            "I1": [ 9440 ],
            "I0": [ 9438 ]
          }
        },
        "lfsr1.DATA_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9438 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9475 ]
          }
        },
        "lfsr1.DATA_DFFP_Q_D_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9425 ],
            "I0": [ 9410 ],
            "F": [ 9435 ]
          }
        },
        "lfsr1.DATA_DFFP_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9423 ],
            "I0": [ 9410 ],
            "F": [ 9431 ]
          }
        },
        "lfsr1.DATA_DFFP_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9413 ],
            "I0": [ 9410 ],
            "F": [ 9427 ]
          }
        },
        "lfsr1.DATA_DFFP_Q_2": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9421 ],
            "PRESET": [ 9428 ],
            "D": [ 9431 ],
            "CLK": [ 9209 ]
          }
        },
        "lfsr1.DATA_DFFP_Q_1": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9417 ],
            "PRESET": [ 9428 ],
            "D": [ 9421 ],
            "CLK": [ 9209 ]
          }
        },
        "lfsr1.DATA_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:57.1-69.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9410 ],
            "PRESET": [ 9428 ],
            "D": [ 9427 ],
            "CLK": [ 9209 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_5": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y49/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9425 ],
            "F": [ 9407 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_4": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9423 ],
            "F": [ 9404 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_3": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9421 ],
            "F": [ 9401 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_2": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9417 ],
            "F": [ 9398 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9413 ],
            "F": [ 9395 ]
          }
        },
        "led_OBUF_O_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9410 ],
            "F": [ 9392 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9408 ],
            "I": [ 9407 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9405 ],
            "I": [ 9404 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9402 ],
            "I": [ 9401 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9399 ],
            "I": [ 9398 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9396 ],
            "I": [ 9395 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9393 ],
            "I": [ 9392 ]
          }
        },
        "count_DFFR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9390 ],
            "I2": [ 9389 ],
            "I1": [ 9388 ],
            "I0": [ 9387 ],
            "F": [ 9206 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9476 ]
          }
        },
        "count_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9213 ],
            "I3": [ 9475 ],
            "I1": [ 9214 ],
            "I0": [ 9476 ],
            "COUT": [ 9384 ],
            "CIN": [ 9278 ]
          }
        },
        "count_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9380 ],
            "I3": [ 9475 ],
            "I1": [ 9381 ],
            "I0": [ 9476 ],
            "COUT": [ 9378 ],
            "CIN": [ 9223 ]
          }
        },
        "count_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9381 ],
            "D": [ 9380 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9375 ],
            "I3": [ 9475 ],
            "I1": [ 9376 ],
            "I0": [ 9476 ],
            "COUT": [ 9373 ],
            "CIN": [ 9378 ]
          }
        },
        "count_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9376 ],
            "D": [ 9375 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9370 ],
            "I3": [ 9475 ],
            "I1": [ 9371 ],
            "I0": [ 9476 ],
            "COUT": [ 9368 ],
            "CIN": [ 9373 ]
          }
        },
        "count_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9371 ],
            "D": [ 9370 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9365 ],
            "I3": [ 9475 ],
            "I1": [ 9366 ],
            "I0": [ 9476 ],
            "COUT": [ 9363 ],
            "CIN": [ 9368 ]
          }
        },
        "count_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9366 ],
            "D": [ 9365 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9360 ],
            "I3": [ 9475 ],
            "I1": [ 9361 ],
            "I0": [ 9476 ],
            "COUT": [ 9358 ],
            "CIN": [ 9363 ]
          }
        },
        "count_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9361 ],
            "D": [ 9360 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9355 ],
            "I3": [ 9475 ],
            "I1": [ 9356 ],
            "I0": [ 9476 ],
            "COUT": [ 9353 ],
            "CIN": [ 9358 ]
          }
        },
        "count_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9356 ],
            "D": [ 9355 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9339 ],
            "I3": [ 9475 ],
            "I1": [ 9340 ],
            "I0": [ 9476 ],
            "COUT": [ 9337 ],
            "CIN": [ 9353 ]
          }
        },
        "count_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9347 ],
            "F": [ 9350 ]
          }
        },
        "count_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9347 ],
            "D": [ 9350 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9348 ],
            "I3": [ 9475 ],
            "I1": [ 9347 ],
            "I0": [ 9475 ],
            "COUT": [ 9345 ],
            "CIN": [ 9480 ]
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9342 ],
            "I3": [ 9475 ],
            "I1": [ 9343 ],
            "I0": [ 9476 ],
            "COUT": [ 9335 ],
            "CIN": [ 9345 ]
          }
        },
        "count_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9343 ],
            "D": [ 9342 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9340 ],
            "D": [ 9339 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9280 ],
            "I3": [ 9475 ],
            "I1": [ 9281 ],
            "I0": [ 9476 ],
            "COUT": [ 9277 ],
            "CIN": [ 9337 ]
          }
        },
        "count_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9332 ],
            "I3": [ 9475 ],
            "I1": [ 9333 ],
            "I0": [ 9476 ],
            "COUT": [ 9330 ],
            "CIN": [ 9335 ]
          }
        },
        "count_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9333 ],
            "D": [ 9332 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9327 ],
            "I3": [ 9475 ],
            "I1": [ 9328 ],
            "I0": [ 9476 ],
            "COUT": [ 9325 ],
            "CIN": [ 9330 ]
          }
        },
        "count_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9328 ],
            "D": [ 9327 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9321 ],
            "I3": [ 9475 ],
            "I1": [ 9323 ],
            "I0": [ 9476 ],
            "COUT": [ 9319 ],
            "CIN": [ 9325 ]
          }
        },
        "count_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9323 ],
            "D": [ 9321 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9315 ],
            "I3": [ 9475 ],
            "I1": [ 9317 ],
            "I0": [ 9476 ],
            "COUT": [ 9313 ],
            "CIN": [ 9319 ]
          }
        },
        "count_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9317 ],
            "D": [ 9315 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9309 ],
            "I3": [ 9475 ],
            "I1": [ 9311 ],
            "I0": [ 9476 ],
            "COUT": [ 9307 ],
            "CIN": [ 9313 ]
          }
        },
        "count_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9311 ],
            "D": [ 9309 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9303 ],
            "I3": [ 9475 ],
            "I1": [ 9305 ],
            "I0": [ 9476 ],
            "COUT": [ 9301 ],
            "CIN": [ 9307 ]
          }
        },
        "count_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9305 ],
            "D": [ 9303 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9298 ],
            "I3": [ 9475 ],
            "I1": [ 9299 ],
            "I0": [ 9476 ],
            "COUT": [ 9296 ],
            "CIN": [ 9301 ]
          }
        },
        "count_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9299 ],
            "D": [ 9298 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9293 ],
            "I3": [ 9475 ],
            "I1": [ 9294 ],
            "I0": [ 9476 ],
            "COUT": [ 9291 ],
            "CIN": [ 9296 ]
          }
        },
        "count_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9294 ],
            "D": [ 9293 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9288 ],
            "I3": [ 9475 ],
            "I1": [ 9289 ],
            "I0": [ 9476 ],
            "COUT": [ 9286 ],
            "CIN": [ 9291 ]
          }
        },
        "count_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9289 ],
            "D": [ 9288 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9283 ],
            "I3": [ 9475 ],
            "I1": [ 9284 ],
            "I0": [ 9476 ],
            "COUT": [ 9275 ],
            "CIN": [ 9286 ]
          }
        },
        "count_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9284 ],
            "D": [ 9283 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9281 ],
            "D": [ 9280 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9216 ],
            "I3": [ 9475 ],
            "I1": [ 9217 ],
            "I0": [ 9476 ],
            "COUT": [ 9278 ],
            "CIN": [ 9277 ]
          }
        },
        "count_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9272 ],
            "I3": [ 9475 ],
            "I1": [ 9273 ],
            "I0": [ 9476 ],
            "COUT": [ 9270 ],
            "CIN": [ 9275 ]
          }
        },
        "count_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9273 ],
            "D": [ 9272 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9267 ],
            "I3": [ 9475 ],
            "I1": [ 9268 ],
            "I0": [ 9476 ],
            "COUT": [ 9265 ],
            "CIN": [ 9270 ]
          }
        },
        "count_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9268 ],
            "D": [ 9267 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9262 ],
            "I3": [ 9475 ],
            "I1": [ 9263 ],
            "I0": [ 9476 ],
            "COUT": [ 9260 ],
            "CIN": [ 9265 ]
          }
        },
        "count_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9263 ],
            "D": [ 9262 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9257 ],
            "I3": [ 9475 ],
            "I1": [ 9258 ],
            "I0": [ 9476 ],
            "COUT": [ 9255 ],
            "CIN": [ 9260 ]
          }
        },
        "count_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9258 ],
            "D": [ 9257 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9252 ],
            "I3": [ 9475 ],
            "I1": [ 9253 ],
            "I0": [ 9476 ],
            "COUT": [ 9250 ],
            "CIN": [ 9255 ]
          }
        },
        "count_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9253 ],
            "D": [ 9252 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9247 ],
            "I3": [ 9475 ],
            "I1": [ 9248 ],
            "I0": [ 9476 ],
            "COUT": [ 9245 ],
            "CIN": [ 9250 ]
          }
        },
        "count_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9248 ],
            "D": [ 9247 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9242 ],
            "I3": [ 9475 ],
            "I1": [ 9243 ],
            "I0": [ 9476 ],
            "COUT": [ 9240 ],
            "CIN": [ 9245 ]
          }
        },
        "count_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9243 ],
            "D": [ 9242 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9237 ],
            "I3": [ 9475 ],
            "I1": [ 9238 ],
            "I0": [ 9476 ],
            "COUT": [ 9235 ],
            "CIN": [ 9240 ]
          }
        },
        "count_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9238 ],
            "D": [ 9237 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9232 ],
            "I3": [ 9475 ],
            "I1": [ 9233 ],
            "I0": [ 9476 ],
            "COUT": [ 9222 ],
            "CIN": [ 9235 ]
          }
        },
        "count_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9233 ],
            "D": [ 9232 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9475 ],
            "SUM": [ 9219 ],
            "I3": [ 9475 ],
            "I1": [ 9220 ],
            "I0": [ 9476 ],
            "COUT": [ 9223 ],
            "CIN": [ 9222 ]
          }
        },
        "count_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9220 ],
            "D": [ 9219 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9217 ],
            "D": [ 9216 ],
            "CLK": [ 9203 ]
          }
        },
        "count_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9206 ],
            "Q": [ 9214 ],
            "D": [ 9213 ],
            "CLK": [ 9203 ]
          }
        },
        "clock_div_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9209 ],
            "F": [ 9207 ]
          }
        },
        "clock_div_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:14.5-20.8|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9209 ],
            "D": [ 9207 ],
            "CLK": [ 9203 ],
            "CE": [ 9206 ]
          }
        },
        "btn2_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:3.16-3.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9203 ],
            "I": [ 9199 ]
          }
        }
      },
      "netnames": {
        "count_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT0;;1"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:2.16-2.20"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F6;;1;X4Y7/E100;X4Y7/E100/F6;1;X5Y7/D7;X5Y7/D7/E101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F7;;1;X4Y7/EW20;X4Y7/EW20/F7;1;X5Y7/C7;X5Y7/C7/E121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F7;;1;X6Y7/EW10;X6Y7/EW10/F7;1;X5Y7/B7;X5Y7/B7/W111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9446 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F6;;1;X5Y7/X03;X5Y7/X03/F6;1;X5Y7/A7;X5Y7/A7/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_S0[4]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F1;;1;X1Y6/N100;X1Y6/N100/F1;1;X1Y6/S200;X1Y6/S200/N100;1;X1Y7/X07;X1Y7/X07/S201;1;X1Y7/SEL6;X1Y7/SEL6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lfsr1.DATA_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 9438 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lfsr1.DATA_DFFP_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 9435 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F6;;1;X2Y47/C5;X2Y47/C5/F6;1;X2Y47/XD5;X2Y47/XD5/C5;1"
          }
        },
        "lfsr1.DATA_DFFP_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F5;;1;X1Y47/A4;X1Y47/A4/F5;1;X1Y47/XD4;X1Y47/XD4/A4;1"
          }
        },
        "lfsr1.reset": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X2Y47/LSR2;X2Y47/LSR2/X06;1;X1Y47/LSR2;X1Y47/LSR2/E211;1;X1Y47/LSR1;X1Y47/LSR1/E211;1;X1Y47/E230;X1Y47/E230/E808;1;X2Y47/X06;X2Y47/X06/E231;1;X2Y47/LSR1;X2Y47/LSR1/X06;1;X55Y29/F6;;1;X55Y29/S830;X55Y29/S830/F6;1;X55Y37/S800;X55Y37/S800/S838;1;X55Y45/E230;X55Y45/E230/S808;1;X54Y45/W230;X54Y45/W230/W232;1;X52Y45/S230;X52Y45/S230/W232;1;X52Y47/W230;X52Y47/W230/S232;1;X50Y47/W260;X50Y47/W260/W232;1;X48Y47/W830;X48Y47/W830/W262;1;X40Y47/W830;X40Y47/W830/W838;1;X32Y47/W800;X32Y47/W800/W838;1;X24Y47/W800;X24Y47/W800/W808;1;X16Y47/W230;X16Y47/W230/W808;1;X14Y47/W260;X14Y47/W260/W232;1;X12Y47/W270;X12Y47/W270/W262;1;X10Y47/W220;X10Y47/W220/W272;1;X8Y47/W230;X8Y47/W230/W222;1;X6Y47/W800;X6Y47/W800/W232;1;X1Y47/W200;X1Y47/W200/E808;1;X0Y47/E210;X0Y47/E210/E202;1;X1Y47/LSR0;X1Y47/LSR0/E211;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:50.16-50.21",
            "hdlname": "lfsr1 reset"
          }
        },
        "lfsr1.DATA_DFFP_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F6;;1;X1Y47/C1;X1Y47/C1/F6;1;X1Y47/XD1;X1Y47/XD1/C1;1"
          }
        },
        "lfsr1.reset_DFFP_PRESET_Q": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X2Y47/S230;X2Y47/S230/Q3;1;X2Y49/X02;X2Y49/X02/S232;1;X2Y49/A1;X2Y49/A1/X02;1;X2Y47/Q3;;1;X2Y47/W130;X2Y47/W130/Q3;1;X2Y47/B6;X2Y47/B6/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.reset_DFFC_CLEAR_1_Q": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X1Y47/B5;X1Y47/B5/W111;1;X2Y47/Q5;;1;X2Y47/EW10;X2Y47/EW10/Q5;1;X1Y47/S250;X1Y47/S250/W111;1;X1Y48/A3;X1Y48/A3/S251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "shifted_led[2]": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X1Y47/B0;X1Y47/B0/S100;1;X1Y47/XD0;X1Y47/XD0/B0;1;X1Y47/Q4;;1;X1Y47/S100;X1Y47/S100/Q4;1;X1Y48/A7;X1Y48/A7/S101;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:8.16-8.27",
            "hdlname": "lfsr1 DATA"
          }
        },
        "shifted_led[3]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X1Y47/S130;X1Y47/S130/Q0;1;X1Y48/A1;X1Y48/A1/S131;1;X1Y47/Q0;;1;X1Y47/X01;X1Y47/X01/Q0;1;X1Y47/B2;X1Y47/B2/X01;1;X1Y47/XD2;X1Y47/XD2/B2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:8.16-8.27",
            "hdlname": "lfsr1 DATA"
          }
        },
        "lfsr1.reset_DFFC_CLEAR_Q": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X1Y47/X05;X1Y47/X05/Q2;1;X1Y47/B6;X1Y47/B6/X05;1;X1Y47/Q2;;1;X1Y47/E130;X1Y47/E130/Q2;1;X1Y47/A7;X1Y47/A7/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "shifted_led[5]": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X1Y47/X06;X1Y47/X06/Q1;1;X1Y47/A6;X1Y47/A6/X06;1;X2Y47/D3;X2Y47/D3/E101;1;X2Y47/XD3;X2Y47/XD3/D3;1;X1Y47/EW10;X1Y47/EW10/Q1;1;X2Y47/A6;X2Y47/A6/E111;1;X1Y47/SN10;X1Y47/SN10/Q1;1;X1Y46/A1;X1Y46/A1/N111;1;X1Y47/Q1;;1;X1Y47/E100;X1Y47/E100/Q1;1;X1Y47/A5;X1Y47/A5/E100;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:8.16-8.27",
            "hdlname": "lfsr1 DATA"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[0]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X2Y49/F1;;1;X2Y49/S100;X2Y49/S100/F1;1;X2Y50/W200;X2Y50/W200/S101;1;X0Y50/D1;X0Y50/D1/W202;1"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[1]": {
          "hide_name": 0,
          "bits": [ 9404 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F3;;1;X1Y48/W130;X1Y48/W130/F3;1;X0Y48/S270;X0Y48/S270/W131;1;X0Y50/A0;X0Y50/A0/S272;1"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[2]": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F7;;1;X1Y48/EW20;X1Y48/EW20/F7;1;X0Y48/D1;X0Y48/D1/W121;1"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[3]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F1;;1;X1Y48/W210;X1Y48/W210/F1;1;X0Y48/X02;X0Y48/X02/W211;1;X0Y48/A0;X0Y48/A0/X02;1"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[4]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F7;;1;X1Y47/EW20;X1Y47/EW20/F7;1;X0Y47/N220;X0Y47/N220/W121;1;X0Y46/D1;X0Y46/D1/N221;1"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:4.23-4.26"
          }
        },
        "led_OBUF_O_I[5]": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F1;;1;X1Y46/W130;X1Y46/W130/F1;1;X0Y46/A0;X0Y46/A0/W131;1"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O[3]": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F7;;1;X5Y7/EW20;X5Y7/EW20/F7;1;X4Y7/W220;X4Y7/W220/W121;1;X3Y7/D6;X3Y7/D6/W221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O[2]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X1Y7/OF6;;1;X1Y7/E260;X1Y7/E260/OF6;1;X3Y7/C6;X3Y7/C6/E262;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O[1]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F7;;1;X3Y7/X08;X3Y7/X08/F7;1;X3Y7/B6;X3Y7/B6/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lfsr1.DATA_LUT1_I0_F_MUX2_LUT5_I0_O[0]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F6;;1;X2Y7/W830;X2Y7/W830/F6;1;X5Y7/W250;X5Y7/W250/E838;1;X3Y7/A6;X3Y7/A6/W252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[22]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X4Y7/W100;X4Y7/W100/Q5;1;X4Y7/B5;X4Y7/B5/W100;1;X4Y7/Q5;;1;X4Y7/N250;X4Y7/N250/Q5;1;X4Y7/B6;X4Y7/B6/N250;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F5;;1;X4Y7/XD5;X4Y7/XD5/F5;1"
          }
        },
        "count_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X5Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[23]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X5Y7/S100;X5Y7/S100/Q0;1;X5Y7/B0;X5Y7/B0/S100;1;X5Y7/Q0;;1;X5Y7/W130;X5Y7/W130/Q0;1;X4Y7/A6;X4Y7/A6/W131;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F0;;1;X5Y7/XD0;X5Y7/XD0/F0;1"
          }
        },
        "count_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[24]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X5Y7/B1;X5Y7/B1/N131;1;X5Y8/Q3;;1;X5Y8/N130;X5Y8/N130/Q3;1;X5Y7/D6;X5Y7/D6/N131;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F1;;1;X5Y7/SN10;X5Y7/SN10/F1;1;X5Y8/B3;X5Y8/B3/S111;1;X5Y8/XD3;X5Y8/XD3/B3;1"
          }
        },
        "count_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[25]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X5Y7/X05;X5Y7/X05/Q2;1;X5Y7/C6;X5Y7/C6/X05;1;X5Y7/Q2;;1;X5Y7/X01;X5Y7/X01/Q2;1;X5Y7/B2;X5Y7/B2/X01;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F2;;1;X5Y7/XD2;X5Y7/XD2/F2;1"
          }
        },
        "count_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[26]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X5Y7/N130;X5Y7/N130/Q3;1;X5Y7/E240;X5Y7/E240/N130;1;X5Y7/B6;X5Y7/B6/E240;1;X5Y7/Q3;;1;X5Y7/B3;X5Y7/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F3;;1;X5Y7/XD3;X5Y7/XD3/F3;1"
          }
        },
        "count_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9358 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[27]": {
          "hide_name": 0,
          "bits": [ 9356 ] ,
          "attributes": {
            "ROUTING": "X5Y7/E130;X5Y7/E130/Q4;1;X5Y7/A6;X5Y7/A6/E130;1;X5Y7/Q4;;1;X5Y7/W100;X5Y7/W100/Q4;1;X5Y7/B4;X5Y7/B4/W100;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F4;;1;X5Y7/XD4;X5Y7/XD4/F4;1"
          }
        },
        "count_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F4;;1;X2Y6/XD4;X2Y6/XD4/F4;1"
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9348 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "count[0]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X2Y6/X07;X2Y6/X07/Q4;1;X2Y6/A4;X2Y6/A4/X07;1;X1Y6/S260;X1Y6/S260/W121;1;X1Y7/X05;X1Y7/X05/S261;1;X1Y7/B1;X1Y7/B1/X05;1;X2Y6/Q4;;1;X2Y6/EW20;X2Y6/EW20/Q4;1;X1Y6/D1;X1Y6/D1/W121;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[1]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X1Y7/SN20;X1Y7/SN20/Q2;1;X1Y6/C1;X1Y6/C1/N121;1;X1Y7/Q2;;1;X1Y7/S130;X1Y7/S130/Q2;1;X1Y7/B2;X1Y7/B2/S130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F2;;1;X1Y7/XD2;X1Y7/XD2/F2;1"
          }
        },
        "count[28]": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X6Y7/X04;X6Y7/X04/Q5;1;X6Y7/D7;X6Y7/D7/X04;1;X6Y7/Q5;;1;X6Y7/W250;X6Y7/W250/Q5;1;X5Y7/X08;X5Y7/X08/W251;1;X5Y7/B5;X5Y7/B5/X08;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F5;;1;X5Y7/EW10;X5Y7/EW10/F5;1;X6Y7/A5;X6Y7/A5/E111;1;X6Y7/XD5;X6Y7/XD5/A5;1"
          }
        },
        "count_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X6Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[2]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X1Y7/B3;X1Y7/B3/Q3;1;X1Y7/Q3;;1;X1Y7/N230;X1Y7/N230/Q3;1;X1Y6/B1;X1Y6/B1/N231;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9332 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F3;;1;X1Y7/XD3;X1Y7/XD3/F3;1"
          }
        },
        "count_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9330 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[3]": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": "X1Y7/SN10;X1Y7/SN10/Q4;1;X1Y6/A1;X1Y6/A1/N111;1;X1Y7/Q4;;1;X1Y7/X03;X1Y7/X03/Q4;1;X1Y7/B4;X1Y7/B4/X03;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F4;;1;X1Y7/XD4;X1Y7/XD4/F4;1"
          }
        },
        "count_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[4]": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X1Y7/X04;X1Y7/X04/Q5;1;X1Y7/D7;X1Y7/D7/X04;1;X1Y7/Q5;;1;X1Y7/E250;X1Y7/E250/Q5;1;X1Y7/B5;X1Y7/B5/E250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "count_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F5;;1;X1Y7/XD5;X1Y7/XD5/F5;1"
          }
        },
        "count_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X2Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[5]": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": "X2Y7/W100;X2Y7/W100/Q0;1;X1Y7/C7;X1Y7/C7/W101;1;X2Y7/Q0;;1;X2Y7/X05;X2Y7/X05/Q0;1;X2Y7/B0;X2Y7/B0/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "count_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F0;;1;X2Y7/XD0;X2Y7/XD0/F0;1"
          }
        },
        "count_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[6]": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X2Y7/EW10;X2Y7/EW10/Q1;1;X1Y7/B7;X1Y7/B7/W111;1;X2Y7/Q1;;1;X2Y7/B1;X2Y7/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "count_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F1;;1;X2Y7/XD1;X2Y7/XD1/F1;1"
          }
        },
        "count_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[7]": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X2Y7/W810;X2Y7/W810/Q2;1;X1Y7/S210;X1Y7/S210/E814;1;X1Y7/A7;X1Y7/A7/S210;1;X2Y7/Q2;;1;X2Y7/S130;X2Y7/S130/Q2;1;X2Y7/B2;X2Y7/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "count_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F2;;1;X2Y7/XD2;X2Y7/XD2/F2;1"
          }
        },
        "count_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[8]": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X02;X2Y7/X02/Q3;1;X2Y7/D6;X2Y7/D6/X02;1;X2Y7/Q3;;1;X2Y7/B3;X2Y7/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F3;;1;X2Y7/XD3;X2Y7/XD3/F3;1"
          }
        },
        "count_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[9]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X03;X2Y7/X03/Q4;1;X2Y7/B4;X2Y7/B4/X03;1;X2Y7/Q4;;1;X2Y7/N130;X2Y7/N130/Q4;1;X2Y7/C6;X2Y7/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F4;;1;X2Y7/XD4;X2Y7/XD4/F4;1"
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[10]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X2Y7/W130;X2Y7/W130/Q5;1;X2Y7/B6;X2Y7/B6/W130;1;X2Y7/Q5;;1;X2Y7/E250;X2Y7/E250/Q5;1;X2Y7/B5;X2Y7/B5/E250;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F5;;1;X2Y7/XD5;X2Y7/XD5/F5;1"
          }
        },
        "count_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9286 ] ,
          "attributes": {
            "ROUTING": "X3Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[11]": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X3Y7/W200;X3Y7/W200/Q0;1;X2Y7/X01;X2Y7/X01/W201;1;X2Y7/A6;X2Y7/A6/X01;1;X3Y7/Q0;;1;X3Y7/S100;X3Y7/S100/Q0;1;X3Y7/B0;X3Y7/B0/S100;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F0;;1;X3Y7/XD0;X3Y7/XD0/F0;1"
          }
        },
        "count[29]": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X6Y7/C7;X6Y7/C7/X05;1;X6Y7/Q0;;1;X6Y7/X05;X6Y7/X05/Q0;1;X6Y7/B0;X6Y7/B0/X05;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F0;;1;X6Y7/XD0;X6Y7/XD0/F0;1"
          }
        },
        "count_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9278 ] ,
          "attributes": {
            "ROUTING": "X6Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9277 ] ,
          "attributes": {
            "ROUTING": "X6Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[12]": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B1;X3Y7/B1/Q1;1;X3Y7/Q1;;1;X3Y7/S130;X3Y7/S130/Q1;1;X3Y7/D7;X3Y7/D7/S130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F1;;1;X3Y7/XD1;X3Y7/XD1/F1;1"
          }
        },
        "count_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[13]": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": "X3Y7/X01;X3Y7/X01/Q2;1;X3Y7/B2;X3Y7/B2/X01;1;X3Y7/Q2;;1;X3Y7/E220;X3Y7/E220/Q2;1;X3Y7/C7;X3Y7/C7/E220;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F2;;1;X3Y7/XD2;X3Y7/XD2/F2;1"
          }
        },
        "count_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[14]": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": "X3Y7/W130;X3Y7/W130/Q3;1;X3Y7/B7;X3Y7/B7/W130;1;X3Y7/Q3;;1;X3Y7/B3;X3Y7/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9262 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F3;;1;X3Y7/XD3;X3Y7/XD3/F3;1"
          }
        },
        "count_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9260 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[15]": {
          "hide_name": 0,
          "bits": [ 9258 ] ,
          "attributes": {
            "ROUTING": "X3Y7/N240;X3Y7/N240/Q4;1;X3Y7/B4;X3Y7/B4/N240;1;X3Y7/Q4;;1;X3Y7/E130;X3Y7/E130/Q4;1;X3Y7/A7;X3Y7/A7/E130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F4;;1;X3Y7/XD4;X3Y7/XD4/F4;1"
          }
        },
        "count_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9255 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[16]": {
          "hide_name": 0,
          "bits": [ 9253 ] ,
          "attributes": {
            "ROUTING": "X3Y7/W100;X3Y7/W100/Q5;1;X3Y7/B5;X3Y7/B5/W100;1;X3Y7/Q5;;1;X3Y7/E100;X3Y7/E100/Q5;1;X4Y7/D7;X4Y7/D7/E101;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9252 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F5;;1;X3Y7/XD5;X3Y7/XD5/F5;1"
          }
        },
        "count_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X4Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[17]": {
          "hide_name": 0,
          "bits": [ 9248 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X05;X4Y7/X05/Q0;1;X4Y7/C7;X4Y7/C7/X05;1;X4Y7/Q0;;1;X4Y7/S100;X4Y7/S100/Q0;1;X4Y7/B0;X4Y7/B0/S100;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9247 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F0;;1;X4Y7/XD0;X4Y7/XD0/F0;1"
          }
        },
        "count_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9245 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[18]": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X4Y7/B1;X4Y7/B1/Q1;1;X4Y7/Q1;;1;X4Y7/W130;X4Y7/W130/Q1;1;X4Y7/B7;X4Y7/B7/W130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9242 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F1;;1;X4Y7/XD1;X4Y7/XD1/F1;1"
          }
        },
        "count_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[19]": {
          "hide_name": 0,
          "bits": [ 9238 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X01;X4Y7/X01/Q2;1;X4Y7/B2;X4Y7/B2/X01;1;X4Y7/Q2;;1;X4Y7/E130;X4Y7/E130/Q2;1;X4Y7/A7;X4Y7/A7/E130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F2;;1;X4Y7/XD2;X4Y7/XD2/F2;1"
          }
        },
        "count_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9235 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[20]": {
          "hide_name": 0,
          "bits": [ 9233 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X02;X4Y7/X02/Q3;1;X4Y7/D6;X4Y7/D6/X02;1;X4Y7/Q3;;1;X4Y7/B3;X4Y7/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F3;;1;X4Y7/XD3;X4Y7/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X2Y7/A1;X2Y7/A1/E210;1;X3Y7/A4;X3Y7/A4/W210;1;X1Y7/A3;X1Y7/A3/N210;1;X5Y7/A1;X5Y7/A1/E210;1;X5Y7/A2;X5Y7/A2/N210;1;X1Y7/A5;X1Y7/A5/W210;1;X2Y7/E210;X2Y7/E210/VSS;1;X2Y7/A0;X2Y7/A0/E210;1;X1Y7/W210;X1Y7/W210/VSS;1;X1Y7/A4;X1Y7/A4/W210;1;X6Y7/A1;X6Y7/A1/E210;1;X1Y7/N210;X1Y7/N210/VSS;1;X1Y7/A2;X1Y7/A2/N210;1;X5Y7/E210;X5Y7/E210/VSS;1;X5Y7/A0;X5Y7/A0/E210;1;X5Y7/A4;X5Y7/A4/W210;1;X2Y7/A5;X2Y7/A5/S211;1;X4Y7/A3;X4Y7/A3/N210;1;X5Y7/N210;X5Y7/N210/VSS;1;X5Y7/A3;X5Y7/A3/N210;1;X5Y7/W210;X5Y7/W210/VSS;1;X5Y7/A5;X5Y7/A5/W210;1;X3Y7/W210;X3Y7/W210/VSS;1;X3Y7/A5;X3Y7/A5/W210;1;X4Y7/A4;X4Y7/A4/W210;1;X3Y7/A1;X3Y7/A1/E210;1;X2Y7/A3;X2Y7/A3/N210;1;X4Y7/W210;X4Y7/W210/VSS;1;X4Y7/A5;X4Y7/A5/W210;1;X3Y7/A2;X3Y7/A2/N210;1;X3Y7/N210;X3Y7/N210/VSS;1;X3Y7/A3;X3Y7/A3/N210;1;X4Y7/A0;X4Y7/A0/E210;1;X2Y6/S210;X2Y6/S210/VSS;1;X2Y7/A4;X2Y7/A4/S211;1;X4Y7/N210;X4Y7/N210/VSS;1;X4Y7/A2;X4Y7/A2/N210;1;X4Y7/E210;X4Y7/E210/VSS;1;X4Y7/A1;X4Y7/A1/E210;1;X2Y7/N210;X2Y7/N210/VSS;1;X2Y7/A2;X2Y7/A2/N210;1;X3Y7/E210;X3Y7/E210/VSS;1;X3Y7/A0;X3Y7/A0/E210;1;X6Y7/E210;X6Y7/E210/VSS;1;X6Y7/A0;X6Y7/A0/E210;1;X0Y0/VSS;;1;X6Y7/N210;X6Y7/N210/VSS;1;X6Y7/A2;X6Y7/A2/N210;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X5Y7/C1;X5Y7/C1/X04;1;X3Y7/D2;X3Y7/D2/X03;1;X4Y7/C2;X4Y7/C2/X04;1;X5Y7/C0;X5Y7/C0/X04;1;X3Y7/D5;X3Y7/D5/X04;1;X5Y7/D0;X5Y7/D0/S260;1;X1Y7/D5;X1Y7/D5/W270;1;X5Y7/C5;X5Y7/C5/S220;1;X6Y7/D1;X6Y7/D1/X03;1;X5Y7/S260;X5Y7/S260/VCC;1;X5Y7/D1;X5Y7/D1/S260;1;X3Y7/C3;X3Y7/C3/X04;1;X2Y7/D2;X2Y7/D2/X08;1;X1Y7/C5;X1Y7/C5/X08;1;X6Y7/W220;X6Y7/W220/VCC;1;X6Y7/C2;X6Y7/C2/W220;1;X2Y7/C0;X2Y7/C0/N220;1;X3Y7/C0;X3Y7/C0/X04;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X2Y7/C3;X2Y7/C3/W220;1;X3Y7/D4;X3Y7/D4/X04;1;X3Y7/C2;X3Y7/C2/X04;1;X3Y7/C4;X3Y7/C4/S220;1;X4Y7/C0;X4Y7/C0/X04;1;X5Y7/D3;X5Y7/D3/E260;1;X5Y7/S220;X5Y7/S220/VCC;1;X5Y7/C4;X5Y7/C4/S220;1;X2Y7/C5;X2Y7/C5/X08;1;X2Y7/D4;X2Y7/D4/N260;1;X4Y7/C5;X4Y7/C5/X08;1;X5Y7/C3;X5Y7/C3/W220;1;X2Y7/W220;X2Y7/W220/VCC;1;X2Y7/C2;X2Y7/C2/W220;1;X1Y7/N200;X1Y7/N200/VCC;1;X1Y7/A1;X1Y7/A1/N200;1;X4Y7/C1;X4Y7/C1/X04;1;X1Y7/C1;X1Y7/C1/N220;1;X4Y7/D4;X4Y7/D4/X04;1;X1Y7/C4;X1Y7/C4/X08;1;X3Y7/D0;X3Y7/D0/X03;1;X1Y7/C2;X1Y7/C2/W220;1;X5Y7/D4;X5Y7/D4/X04;1;X4Y7/D3;X4Y7/D3/X08;1;X2Y7/N220;X2Y7/N220/VCC;1;X2Y7/C1;X2Y7/C1/N220;1;X1Y7/D2;X1Y7/D2/X08;1;X1Y7/D1;X1Y7/D1/X08;1;X4Y7/D2;X4Y7/D2/X08;1;X6Y7/C0;X6Y7/C0/N220;1;X1Y7/W270;X1Y7/W270/VCC;1;X1Y7/D4;X1Y7/D4/W270;1;X6Y7/X03;X6Y7/X03/VCC;1;X6Y7/D0;X6Y7/D0/X03;1;X2Y7/C4;X2Y7/C4/X08;1;X2Y7/D1;X2Y7/D1/X08;1;X3Y7/D1;X3Y7/D1/X03;1;X1Y7/N220;X1Y7/N220/VCC;1;X1Y7/C0;X1Y7/C0/N220;1;X4Y7/D0;X4Y7/D0/X08;1;X6Y7/E260;X6Y7/E260/VCC;1;X6Y7/D2;X6Y7/D2/E260;1;X5Y7/E260;X5Y7/E260/VCC;1;X5Y7/D2;X5Y7/D2/E260;1;X6Y7/N220;X6Y7/N220/VCC;1;X6Y7/C1;X6Y7/C1/N220;1;X2Y7/D3;X2Y7/D3/X08;1;X3Y7/X04;X3Y7/X04/VCC;1;X3Y7/C1;X3Y7/C1/X04;1;X4Y7/C3;X4Y7/C3/X04;1;X2Y7/N260;X2Y7/N260/VCC;1;X2Y7/D5;X2Y7/D5/N260;1;X2Y7/X08;X2Y7/X08/VCC;1;X2Y7/D0;X2Y7/D0/X08;1;X3Y7/X03;X3Y7/X03/VCC;1;X3Y7/D3;X3Y7/D3/X03;1;X5Y7/X04;X5Y7/X04/VCC;1;X5Y7/D5;X5Y7/D5/X04;1;X4Y7/X08;X4Y7/X08/VCC;1;X4Y7/C4;X4Y7/C4/X08;1;X1Y7/W220;X1Y7/W220/VCC;1;X1Y7/C3;X1Y7/C3/W220;1;X5Y7/W220;X5Y7/W220/VCC;1;X5Y7/C2;X5Y7/C2/W220;1;X4Y7/X04;X4Y7/X04/VCC;1;X4Y7/D5;X4Y7/D5/X04;1;X3Y7/S220;X3Y7/S220/VCC;1;X3Y7/C5;X3Y7/C5/S220;1;X1Y7/X08;X1Y7/X08/VCC;1;X1Y7/D3;X1Y7/D3/X08;1;X0Y0/VCC;;1;X4Y7/E270;X4Y7/E270/VCC;1;X4Y7/D1;X4Y7/D1/E270;1"
          }
        },
        "count_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9223 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:15.18-15.27|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[21]": {
          "hide_name": 0,
          "bits": [ 9220 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X03;X4Y7/X03/Q4;1;X4Y7/B4;X4Y7/B4/X03;1;X4Y7/Q4;;1;X4Y7/N130;X4Y7/N130/Q4;1;X4Y7/C6;X4Y7/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9219 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F4;;1;X4Y7/XD4;X4Y7/XD4/F4;1"
          }
        },
        "count[30]": {
          "hide_name": 0,
          "bits": [ 9217 ] ,
          "attributes": {
            "ROUTING": "X6Y7/B1;X6Y7/B1/X07;1;X6Y7/Q4;;1;X6Y7/X07;X6Y7/X07/Q4;1;X6Y7/B7;X6Y7/B7/X07;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F1;;1;X6Y7/B4;X6Y7/B4/F1;1;X6Y7/XD4;X6Y7/XD4/B4;1"
          }
        },
        "count[31]": {
          "hide_name": 0,
          "bits": [ 9214 ] ,
          "attributes": {
            "ROUTING": "X6Y7/S130;X6Y7/S130/Q2;1;X6Y7/B2;X6Y7/B2/S130;1;X6Y7/Q2;;1;X6Y7/E130;X6Y7/E130/Q2;1;X6Y7/A7;X6Y7/A7/E130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:11.13-11.18"
          }
        },
        "count_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F2;;1;X6Y7/XD2;X6Y7/XD2/F2;1"
          }
        },
        "clock_div": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X2Y8/E100;X2Y8/E100/Q5;1;X2Y8/A4;X2Y8/A4/E100;1;X1Y47/CLK1;X1Y47/CLK1/X02;1;X1Y47/CLK2;X1Y47/CLK2/X02;1;X2Y47/CLK2;X2Y47/CLK2/X04;1;X2Y47/W230;X2Y47/W230/S232;1;X1Y47/X02;X1Y47/X02/W231;1;X1Y47/CLK0;X1Y47/CLK0/X02;1;X2Y8/Q5;;1;X2Y8/S250;X2Y8/S250/Q5;1;X2Y10/S250;X2Y10/S250/S252;1;X2Y12/S830;X2Y12/S830/S252;1;X2Y20/S100;X2Y20/S100/S838;1;X2Y21/S800;X2Y21/S800/S101;1;X2Y29/S230;X2Y29/S230/S808;1;X2Y31/S260;X2Y31/S260/S232;1;X2Y33/S260;X2Y33/S260/S262;1;X2Y35/S260;X2Y35/S260/S262;1;X2Y37/S270;X2Y37/S270/S262;1;X2Y39/S270;X2Y39/S270/S272;1;X2Y41/S220;X2Y41/S220/S272;1;X2Y43/S230;X2Y43/S230/S222;1;X2Y45/S230;X2Y45/S230/S232;1;X2Y47/X04;X2Y47/X04/S232;1;X2Y47/CLK1;X2Y47/CLK1/X04;1",
            "hdlname": "lfsr1 clk",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:49.16-49.19"
          }
        },
        "clock_div_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9207 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F4;;1;X2Y8/C5;X2Y8/C5/F4;1;X2Y8/XD5;X2Y8/XD5/C5;1"
          }
        },
        "count_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X2Y7/LSR1;X2Y7/LSR1/X07;1;X1Y7/LSR1;X1Y7/LSR1/W211;1;X6Y7/LSR0;X6Y7/LSR0/X08;1;X3Y7/LSR1;X3Y7/LSR1/X07;1;X2Y7/LSR2;X2Y7/LSR2/X07;1;X4Y7/LSR1;X4Y7/LSR1/X07;1;X6Y7/LSR2;X6Y7/LSR2/X08;1;X5Y7/LSR2;X5Y7/LSR2/X07;1;X4Y7/LSR2;X4Y7/LSR2/X07;1;X5Y7/LSR0;X5Y7/LSR0/X07;1;X5Y7/X07;X5Y7/X07/E262;1;X5Y7/LSR1;X5Y7/LSR1/X07;1;X3Y7/E260;X3Y7/E260/F6;1;X4Y7/X07;X4Y7/X07/E261;1;X4Y7/LSR0;X4Y7/LSR0/X07;1;X2Y7/N250;X2Y7/N250/W111;1;X2Y6/X06;X2Y6/X06/N251;1;X2Y6/LSR2;X2Y6/LSR2/X06;1;X4Y7/S210;X4Y7/S210/E111;1;X4Y8/E210;X4Y8/E210/S211;1;X5Y8/LSR1;X5Y8/LSR1/E211;1;X3Y7/LSR0;X3Y7/LSR0/X07;1;X4Y7/E250;X4Y7/E250/E111;1;X6Y7/X08;X6Y7/X08/E252;1;X6Y7/LSR1;X6Y7/LSR1/X08;1;X3Y7/X07;X3Y7/X07/F6;1;X3Y7/LSR2;X3Y7/LSR2/X07;1;X3Y7/W260;X3Y7/W260/F6;1;X2Y7/X07;X2Y7/X07/W261;1;X2Y7/LSR0;X2Y7/LSR0/X07;1;X2Y7/W210;X2Y7/W210/W111;1;X1Y7/LSR2;X1Y7/LSR2/W211;1;X3Y7/F6;;1;X3Y7/EW10;X3Y7/EW10/F6;1;X2Y7/S210;X2Y7/S210/W111;1;X2Y8/CE2;X2Y8/CE2/S211;1"
          }
        },
        "btn2_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9203 ] ,
          "attributes": {
            "ROUTING": "X0Y6/EW20;X0Y6/EW20/F6;1;X1Y6/E220;X1Y6/E220/E121;1;X2Y6/X01;X2Y6/X01/E221;1;X2Y6/CLK2;X2Y6/CLK2/X01;1;X4Y7/CLK1;X4Y7/CLK1/E242;1;X3Y7/CLK0;X3Y7/CLK0/E241;1;X5Y7/CLK2;X5Y7/CLK2/E241;1;X2Y7/CLK0;X2Y7/CLK0/E242;1;X4Y7/CLK2;X4Y7/CLK2/E242;1;X1Y7/CLK2;X1Y7/CLK2/E241;1;X2Y7/CLK1;X2Y7/CLK1/E242;1;X6Y7/CLK2;X6Y7/CLK2/E242;1;X3Y7/CLK2;X3Y7/CLK2/E241;1;X1Y7/CLK1;X1Y7/CLK1/E241;1;X2Y8/E240;X2Y8/E240/S241;1;X4Y8/E240;X4Y8/E240/E242;1;X5Y8/CLK1;X5Y8/CLK1/E241;1;X2Y7/S240;X2Y7/S240/E242;1;X2Y8/CLK2;X2Y8/CLK2/S241;1;X5Y7/CLK1;X5Y7/CLK1/E241;1;X6Y7/CLK0;X6Y7/CLK0/E242;1;X6Y7/CLK1;X6Y7/CLK1/E242;1;X3Y7/CLK1;X3Y7/CLK1/E241;1;X4Y7/E240;X4Y7/E240/E242;1;X5Y7/CLK0;X5Y7/CLK0/E241;1;X2Y7/E240;X2Y7/E240/E242;1;X4Y7/CLK0;X4Y7/CLK0/E242;1;X0Y6/F6;;1;X0Y6/S100;X0Y6/S100/F6;1;X0Y7/E240;X0Y7/E240/S101;1;X2Y7/CLK2;X2Y7/CLK2/E242;1"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\test\\test.v:3.16-3.20"
          }
        }
      }
    }
  }
}
