// Seed: 815783087
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    output wor id_6
);
  tri id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input logic id_5,
    output tri1 id_6
);
  logic id_8;
  assign id_8 = id_5;
  initial begin : LABEL_0
    #1 id_6 = id_4;
    id_3 = id_4;
    id_8 <= 1'h0;
    if (1) begin : LABEL_0
      if (1)
        assume ((id_5));
        else assign id_1 = id_5;
      $display;
      id_1 <= 1;
    end
  end
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
