// -----------------------------------------------------------------------------
// Simulation: HW2 simple RISC-V CPU
// -----------------------------------------------------------------------------

// define files: Do not modify
// -----------------------------------------------------------------------------
// ../00_TB/define.v

// testbench: Do not modify
// -----------------------------------------------------------------------------
./testbed_fpu.v

// design files: Be free to add your design files
// -----------------------------------------------------------------------------
./fp_adder.v