// Seed: 1436240367
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
    , id_7,
    output id_3,
    input logic id_4,
    input id_5
    , id_8,
    output id_6
);
  always id_6 <= "" - id_5;
  assign id_0 = 1;
  logic id_9, id_10, id_11, id_12, id_13;
endmodule
