
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563852553                       # Number of ticks simulated
final_tick                               533128232490                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133497                       # Simulator instruction rate (inst/s)
host_op_rate                                   172889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 120143                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953076                       # Number of bytes of host memory used
host_seconds                                 29663.46                       # Real time elapsed on the host
sim_insts                                  3959984692                       # Number of instructions simulated
sim_ops                                    5128488970                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        81408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       173440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        25600                       # Number of bytes read from this memory
system.physmem.bytes_read::total               428416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       216192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            216192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          200                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3347                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1689                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1689                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22842696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       538743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39615556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       466910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48666435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       502827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7183238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               120211483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       538743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       466910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       502827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1903558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60662442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60662442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60662442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22842696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       538743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39615556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       466910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48666435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       502827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7183238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180873925                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108945                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551379                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202589                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204551                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314629                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8889                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052645                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108945                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083161                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666500                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565435                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8406694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4745551     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366193      4.36%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317886      3.78%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342392      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300870      3.58%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154753      1.84%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101232      1.20%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271339      3.23%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806478     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8406694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363772                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370204                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       622917                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480776                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876682                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          954                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20228752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876682                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537647                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         274794                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71924                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365535                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280104                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19539258                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          404                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176911                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27129464                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91092381                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91092381                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10322497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3325                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1727                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           738119                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       333713                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768536                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18776083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8406694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908198                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986484     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1781043     21.19%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1204267     14.33%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765872      9.11%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747979      8.90%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443315      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337096      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74828      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65810      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8406694                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108461     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22025     14.01%     82.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26751     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12138581     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200764      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578755     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848839      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768536                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728040                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157241                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010647                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38130055                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24558223                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925777                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26006                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708942                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876682                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         201792                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16013                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417216                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938145                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009251                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237051                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14510338                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258195                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309997                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057461                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825065                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697828                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368759                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354247                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9360317                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26131288                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679565                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358203                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178261                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204698                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7530012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3003410     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042422     27.12%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837041     11.12%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427550      5.68%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367589      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179795      2.39%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202508      2.69%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101782      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367915      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7530012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367915                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25579685                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712792                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 139716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854641                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854641                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65521015                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679649                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3070564                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2680855                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196109                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1522766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1468566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6260                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3600742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17058218                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3070564                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1689781                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3517133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         962161                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        404700                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1774975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8287546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4770413     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          175966      2.12%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321796      3.88%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          301468      3.64%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          488050      5.89%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          504076      6.08%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121668      1.47%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92677      1.12%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1511432     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8287546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995951                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3715787                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       392233                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3401605                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13731                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        764189                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          762                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19101701                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        764189                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3875011                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45366                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3254188                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214414                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18585276                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         73603                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24714558                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84621137                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84621137                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16021473                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8693045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1076                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           583393                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2832982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       624955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10304                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17581962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14809096                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20077                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5317292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14621629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8287546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2872304     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1547719     18.68%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1343561     16.21%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827723      9.99%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       861295     10.39%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       507009      6.12%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226090      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60439      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41406      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8287546                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59134     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18779     21.12%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10999     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11632848     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       117818      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1078      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526156     17.06%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       531196      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14809096                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              88912                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006004                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38014723                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22901456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14326766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14898008                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       815922                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       153506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        764189                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5581                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17584118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2832982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       624955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1076                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104431                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14532130                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2427274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2945254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2195480                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700378                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14342859                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14326766                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8805954                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21565551                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676349                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408334                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10730381                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12209283                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5374884                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7523357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3449762     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1606037     21.35%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       890613     11.84%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       304729      4.05%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       291822      3.88%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       122048      1.62%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       321457      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93549      1.24%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       443340      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7523357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10730381                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12209283                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2488504                       # Number of memory references committed
system.switch_cpus1.commit.loads              2017055                       # Number of loads committed
system.switch_cpus1.commit.membars               1076                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1909347                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10663693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166418                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       443340                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24664184                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35933198                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10730381                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12209283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10730381                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.796468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.796468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.255543                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.255543                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67175597                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18803936                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2152                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3023139                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2457533                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208451                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1282962                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          318208                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8881                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3034111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16750844                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3023139                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1492235                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3681754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1112876                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        710985                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1485487                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8326775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.485734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4645021     55.78%     55.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          323977      3.89%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260582      3.13%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          632843      7.60%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          170581      2.05%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          222154      2.67%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          160972      1.93%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           89608      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1821037     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8326775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353732                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959986                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3175166                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       693356                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3538729                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24029                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        895486                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       515632                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4473                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20016490                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10067                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        895486                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3408834                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         155467                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       195641                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3323729                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       347610                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19299144                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2436                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        144959                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       108000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          175                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27025481                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90075821                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90075821                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16505612                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10519832                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3976                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2264                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           953335                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1803418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       914855                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15086                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       408699                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18242734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14457210                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30065                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6338183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19411791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8326775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.736232                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.877279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2954172     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1746722     20.98%     56.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1212276     14.56%     71.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       855996     10.28%     81.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       721591      8.67%     89.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       383088      4.60%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       322787      3.88%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61722      0.74%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68421      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8326775                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84883     71.60%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17144     14.46%     86.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16524     13.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12050585     83.35%     83.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205110      1.42%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1599      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1438295      9.95%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       761621      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14457210                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.691612                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118553                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008200                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37389812                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24584838                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14086944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14575763                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54277                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       717125                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       235433                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        895486                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          79980                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8467                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18246586                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1803418                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       914855                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2250                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241525                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14226900                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1347606                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       230309                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2091731                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2007022                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            744125                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.664664                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14096515                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14086944                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9177007                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25916280                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.648288                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354102                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9669480                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11875143                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6371603                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208511                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7431289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.597992                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.126463                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2956486     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2028257     27.29%     67.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       822863     11.07%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462672      6.23%     84.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       382242      5.14%     89.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       158277      2.13%     91.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       189329      2.55%     94.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92487      1.24%     95.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       338676      4.56%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7431289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9669480                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11875143                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1765710                       # Number of memory references committed
system.switch_cpus2.commit.loads              1086290                       # Number of loads committed
system.switch_cpus2.commit.membars               1600                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706108                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10700078                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241780                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       338676                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25339359                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37389609                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9669480                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11875143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9669480                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883854                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883854                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131408                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131408                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63992699                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19482489                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18468117                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3200                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8546012                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3161627                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2578827                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212690                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1337201                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1232397                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339636                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9522                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3160400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17368632                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3161627                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1572033                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3855805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1128283                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        516022                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1560089                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       103067                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8445247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.550123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4589442     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          254757      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          475714      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          472521      5.60%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          293787      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233596      2.77%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          147748      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          138402      1.64%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1839280     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8445247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.369953                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.032367                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3297931                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       509544                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3701939                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23045                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912781                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       533254                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20837155                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912781                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3539459                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         100028                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        80753                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3478878                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       333342                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20080365                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        137767                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       102745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28194083                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93670092                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93670092                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17384433                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10809571                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3546                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1712                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           935231                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1863168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       945919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11782                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       338166                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18925215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15050615                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29523                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6432489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19686688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8445247                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896056                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2888545     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1831161     21.68%     55.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1222183     14.47%     70.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       796431      9.43%     79.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       835141      9.89%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406031      4.81%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       319273      3.78%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        72418      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74064      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8445247                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93703     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18278     14.11%     86.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17579     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12590659     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       202167      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1455316      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       800761      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15050615                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.761127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             129560                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38705560                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25361162                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14707169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15180175                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47441                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       729445                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227662                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912781                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          51499                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9090                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18928642                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1863168                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       945919                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1712                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251302                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14851596                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1389680                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       199019                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2171642                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2105048                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            781962                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737839                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14711995                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14707169                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9373345                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26893133                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.720939                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348540                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10125588                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12468052                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6460580                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215039                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7532466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.655242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148342                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2850978     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2114009     28.07%     65.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       878493     11.66%     77.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437309      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       436888      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       175943      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178826      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95253      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       364767      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7532466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10125588                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12468052                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1851960                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133710                       # Number of loads committed
system.switch_cpus3.commit.membars               1712                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1799692                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11232792                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257179                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       364767                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26096331                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38770732                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 100765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10125588                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12468052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10125588                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844002                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844002                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184832                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184832                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66716518                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20428921                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19139118                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3424                       # number of misc regfile writes
system.l20.replacements                           647                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          959743                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33415                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.721921                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        12575.415157                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967312                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   341.584941                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.881418                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19835.151172                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.383771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010424                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605321                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9169                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9169                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            3785                       # number of Writeback hits
system.l20.Writeback_hits::total                 3785                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9169                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9169                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9169                       # number of overall hits
system.l20.overall_hits::total                   9169                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          636                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          636                       # number of demand (read+write) misses
system.l20.demand_misses::total                   647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          636                       # number of overall misses
system.l20.overall_misses::total                  647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    102560183                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103794946                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    102560183                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103794946                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    102560183                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103794946                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9805                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9816                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         3785                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             3785                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9805                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9816                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9805                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9816                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064865                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.065913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064865                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.065913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064865                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.065913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161258.149371                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160424.955178                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161258.149371                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160424.955178                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161258.149371                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160424.955178                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 490                       # number of writebacks
system.l20.writebacks::total                      490                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          636                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          636                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     95312808                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     96422941                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     95312808                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     96422941                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     95312808                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     96422941                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.065913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.065913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.065913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149862.905660                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149030.820711                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149862.905660                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149030.820711                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149862.905660                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149030.820711                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1118                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          219549                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33886                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.479047                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7056.219573                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.934906                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   589.760628                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.542289                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25102.542604                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215339                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.017998                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000139                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766069                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4201                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4201                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1577                       # number of Writeback hits
system.l21.Writeback_hits::total                 1577                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4201                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4201                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4201                       # number of overall hits
system.l21.overall_hits::total                   4201                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1103                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1118                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1103                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1118                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1103                       # number of overall misses
system.l21.overall_misses::total                 1118                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    151327234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      153831468                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    151327234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       153831468                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    151327234                       # number of overall miss cycles
system.l21.overall_miss_latency::total      153831468                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5304                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5319                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1577                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1577                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5304                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5319                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5304                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5319                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207956                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.210190                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.207956                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.210190                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.207956                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.210190                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137196.041704                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137595.230769                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137196.041704                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137595.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137196.041704                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137595.230769                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1103                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1118                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1103                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1118                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1103                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1118                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    138208289                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    140537323                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    138208289                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    140537323                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    138208289                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    140537323                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.210190                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.210190                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.210190                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125302.165911                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 125704.224508                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125302.165911                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 125704.224508                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125302.165911                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 125704.224508                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1368                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          838373                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34136                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.559790                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         8045.924707                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.966550                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   710.300743                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            80.846511                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23917.961488                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.245542                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.021677                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002467                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.729918                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         5851                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5851                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2355                       # number of Writeback hits
system.l22.Writeback_hits::total                 2355                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         5851                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5851                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         5851                       # number of overall hits
system.l22.overall_hits::total                   5851                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1355                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1368                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1355                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1368                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1355                       # number of overall misses
system.l22.overall_misses::total                 1368                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2168526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    222980107                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      225148633                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2168526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    222980107                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       225148633                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2168526                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    222980107                       # number of overall miss cycles
system.l22.overall_miss_latency::total      225148633                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7206                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7219                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2355                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2355                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7206                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7219                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7206                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7219                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.188038                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.189500                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.188038                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.189500                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.188038                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.189500                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164560.964576                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164582.334064                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164560.964576                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164582.334064                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164560.964576                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164582.334064                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 617                       # number of writebacks
system.l22.writebacks::total                      617                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1355                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1368                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1355                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1368                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1355                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1368                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    207549579                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    209569467                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    207549579                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    209569467                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    207549579                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    209569467                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.188038                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.189500                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.188038                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.189500                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.188038                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.189500                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153173.121033                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153194.054825                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153173.121033                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153194.054825                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153173.121033                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153194.054825                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           214                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          425738                       # Total number of references to valid blocks.
system.l23.sampled_refs                         32982                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.908192                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         7571.170878                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.976814                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   103.963858                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           117.998663                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         24960.889787                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.231054                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.003173                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.003601                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.761746                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3821                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3821                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1154                       # number of Writeback hits
system.l23.Writeback_hits::total                 1154                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3821                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3821                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3821                       # number of overall hits
system.l23.overall_hits::total                   3821                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          201                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  215                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          201                       # number of demand (read+write) misses
system.l23.demand_misses::total                   215                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          201                       # number of overall misses
system.l23.overall_misses::total                  215                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2286162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     30048222                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       32334384                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2286162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     30048222                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        32334384                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2286162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     30048222                       # number of overall miss cycles
system.l23.overall_miss_latency::total       32334384                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4022                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4036                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1154                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1154                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4022                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4036                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4022                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4036                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.049975                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.053271                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.049975                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.053271                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.049975                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.053271                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 149493.641791                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150392.483721                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 149493.641791                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150392.483721                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 149493.641791                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150392.483721                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 201                       # number of writebacks
system.l23.writebacks::total                      201                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          201                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             215                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          201                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              215                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          201                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             215                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     27764537                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     29890991                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     27764537                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     29890991                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     27764537                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     29890991                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.049975                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.053271                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.049975                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.053271                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.049975                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.053271                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138132.024876                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139027.865116                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138132.024876                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139027.865116                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138132.024876                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139027.865116                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967277                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573085                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.996370                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017576                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882960                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565424                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565424                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565424                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9805                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469727                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10061                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17341.191432                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.882780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.117220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944658                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944658                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37300                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1163637230                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1163637230                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1165284503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1165284503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1165284503                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1165284503                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981958                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31209.259220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31209.259220                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31240.871394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31240.871394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31240.871394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31240.871394                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3785                       # number of writebacks
system.cpu0.dcache.writebacks::total             3785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9805                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    191630238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    191630238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    191630238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    191630238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    191630238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    191630238                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19544.134421                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19544.134421                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19544.134421                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19544.134421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19544.134421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19544.134421                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.934851                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913240949                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684946.400369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.934851                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023934                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868485                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1774959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1774959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1774959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1774959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1774959                       # number of overall hits
system.cpu1.icache.overall_hits::total        1774959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207641959                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37345.676079                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.044532                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.955468                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2201308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2201308                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       469295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        469295                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1076                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1076                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670603                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15225                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15225                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15225                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15225                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15225                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1060371694                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1060371694                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1060371694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1060371694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1060371694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1060371694                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 69646.745090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69646.745090                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 69646.745090                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69646.745090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 69646.745090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69646.745090                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1577                       # number of writebacks
system.cpu1.dcache.writebacks::total             1577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9921                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9921                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    180927765                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    180927765                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    180927765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    180927765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    180927765                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    180927765                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34111.569570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34111.569570                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34111.569570                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34111.569570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34111.569570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34111.569570                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.966505                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006566224                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029367.387097                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.966505                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020780                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1485469                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1485469                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1485469                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1485469                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1485469                       # number of overall hits
system.cpu2.icache.overall_hits::total        1485469                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2822183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2822183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1485487                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1485487                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1485487                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1485487                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1485487                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1485487                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7206                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165436525                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7462                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22170.534039                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.817639                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.182361                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878194                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121806                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1022996                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1022996                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676220                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676220                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2149                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2149                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1600                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1600                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1699216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1699216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1699216                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1699216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16144                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16144                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16144                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16144                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16144                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16144                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    903522812                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    903522812                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    903522812                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    903522812                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    903522812                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    903522812                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1039140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1039140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1715360                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1715360                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1715360                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1715360                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015536                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015536                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009411                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009411                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009411                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009411                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55966.477453                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55966.477453                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55966.477453                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55966.477453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55966.477453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55966.477453                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2355                       # number of writebacks
system.cpu2.dcache.writebacks::total             2355                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8938                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8938                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8938                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8938                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8938                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8938                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7206                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7206                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7206                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7206                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7206                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7206                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    270786089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    270786089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    270786089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    270786089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    270786089                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    270786089                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006935                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006935                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004201                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004201                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004201                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004201                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37577.864141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37577.864141                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37577.864141                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37577.864141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37577.864141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37577.864141                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.976765                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004519946                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169589.516199                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.976765                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022399                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741950                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1560072                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1560072                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1560072                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1560072                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1560072                       # number of overall hits
system.cpu3.icache.overall_hits::total        1560072                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2981513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2981513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1560089                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1560089                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1560089                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1560089                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1560089                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1560089                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4021                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153878153                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4277                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35978.057751                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.988369                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.011631                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.863236                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.136764                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060076                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       714889                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        714889                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1712                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1712                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1774965                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1774965                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1774965                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1774965                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10387                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10387                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10387                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10387                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10387                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10387                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    360246870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    360246870                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    360246870                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    360246870                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    360246870                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    360246870                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1070463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1070463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       714889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       714889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1785352                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1785352                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1785352                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1785352                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009703                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009703                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005818                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005818                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005818                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005818                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34682.475209                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34682.475209                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34682.475209                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34682.475209                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34682.475209                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34682.475209                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1154                       # number of writebacks
system.cpu3.dcache.writebacks::total             1154                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6365                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6365                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6365                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6365                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6365                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6365                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4022                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4022                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4022                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4022                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     56098754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     56098754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     56098754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     56098754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     56098754                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     56098754                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002253                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002253                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13947.974639                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13947.974639                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13947.974639                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13947.974639                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13947.974639                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13947.974639                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
