
*** Running vivado
    with args -log affine_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source affine_block_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source affine_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZyboIP/general_ip/ieee754_fp_adder_subtractor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZyboIP/general_ip/ieee754_fp_multiplier'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZyboIP/general_ip/uint_to_ieee754_fp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZyboIP/general_ip/ieee754_fp_to_uint'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top affine_block_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 349.785 ; gain = 139.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'affine_block_wrapper' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'affine_block' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:14' bound to instance 'affine_block_i' of component 'affine_block' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'affine_block' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:31]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_adder_subtractor_0_0' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_adder_subtractor_0_0_stub.vhdl:5' bound to instance 'ieee754_fp_adder_subtractor_0' of component 'affine_block_ieee754_fp_adder_subtractor_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:123]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_adder_subtractor_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_adder_subtractor_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_adder_subtractor_0_1' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_adder_subtractor_0_1_stub.vhdl:5' bound to instance 'ieee754_fp_adder_subtractor_1' of component 'affine_block_ieee754_fp_adder_subtractor_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:129]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_adder_subtractor_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_adder_subtractor_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_multiplier_0_0' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_0_0_stub.vhdl:5' bound to instance 'ieee754_fp_multiplier_0' of component 'affine_block_ieee754_fp_multiplier_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:135]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_multiplier_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_multiplier_1_0' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_0_stub.vhdl:5' bound to instance 'ieee754_fp_multiplier_1' of component 'affine_block_ieee754_fp_multiplier_1_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:141]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_multiplier_1_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_multiplier_1_1' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_1_stub.vhdl:5' bound to instance 'ieee754_fp_multiplier_2' of component 'affine_block_ieee754_fp_multiplier_1_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:147]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_multiplier_1_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_multiplier_1_2' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_2_stub.vhdl:5' bound to instance 'ieee754_fp_multiplier_3' of component 'affine_block_ieee754_fp_multiplier_1_2' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:153]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_multiplier_1_2' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_multiplier_1_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_to_uint_0_0' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_to_uint_0_0_stub.vhdl:5' bound to instance 'ieee754_fp_to_uint_0' of component 'affine_block_ieee754_fp_to_uint_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:159]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_to_uint_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_to_uint_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'affine_block_ieee754_fp_to_uint_0_1' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_to_uint_0_1_stub.vhdl:5' bound to instance 'ieee754_fp_to_uint_1' of component 'affine_block_ieee754_fp_to_uint_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:164]
INFO: [Synth 8-638] synthesizing module 'affine_block_ieee754_fp_to_uint_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_ieee754_fp_to_uint_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'affine_block_uint_to_ieee754_fp_0_0' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_uint_to_ieee754_fp_0_0_stub.vhdl:5' bound to instance 'uint_to_ieee754_fp_0' of component 'affine_block_uint_to_ieee754_fp_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:169]
INFO: [Synth 8-638] synthesizing module 'affine_block_uint_to_ieee754_fp_0_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_uint_to_ieee754_fp_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'affine_block_uint_to_ieee754_fp_0_1' declared at 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_uint_to_ieee754_fp_0_1_stub.vhdl:5' bound to instance 'uint_to_ieee754_fp_1' of component 'affine_block_uint_to_ieee754_fp_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:174]
INFO: [Synth 8-638] synthesizing module 'affine_block_uint_to_ieee754_fp_0_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/realtime/affine_block_uint_to_ieee754_fp_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'affine_block' (1#1) [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'affine_block_wrapper' (2#1) [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 387.109 ; gain = 177.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 387.109 ; gain = 177.027
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_adder_subtractor_0_0' instantiated as 'affine_block_i/ieee754_fp_adder_subtractor_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_adder_subtractor_0_1' instantiated as 'affine_block_i/ieee754_fp_adder_subtractor_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_multiplier_0_0' instantiated as 'affine_block_i/ieee754_fp_multiplier_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:135]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_multiplier_1_0' instantiated as 'affine_block_i/ieee754_fp_multiplier_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_multiplier_1_1' instantiated as 'affine_block_i/ieee754_fp_multiplier_2' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_multiplier_1_2' instantiated as 'affine_block_i/ieee754_fp_multiplier_3' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:153]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_to_uint_0_0' instantiated as 'affine_block_i/ieee754_fp_to_uint_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:159]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_ieee754_fp_to_uint_0_1' instantiated as 'affine_block_i/ieee754_fp_to_uint_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_uint_to_ieee754_fp_0_0' instantiated as 'affine_block_i/uint_to_ieee754_fp_0' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'affine_block_uint_to_ieee754_fp_0_1' instantiated as 'affine_block_i/uint_to_ieee754_fp_1' [C:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/hdl/affine_block.vhd:174]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp/affine_block_uint_to_ieee754_fp_0_0_in_context.xdc] for cell 'affine_block_i/uint_to_ieee754_fp_0'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp/affine_block_uint_to_ieee754_fp_0_0_in_context.xdc] for cell 'affine_block_i/uint_to_ieee754_fp_0'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_2/affine_block_uint_to_ieee754_fp_0_1_in_context.xdc] for cell 'affine_block_i/uint_to_ieee754_fp_1'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_2/affine_block_uint_to_ieee754_fp_0_1_in_context.xdc] for cell 'affine_block_i/uint_to_ieee754_fp_1'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_3/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_0'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_3/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_0'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_4/affine_block_ieee754_fp_multiplier_1_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_1'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_4/affine_block_ieee754_fp_multiplier_1_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_1'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_5/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_2'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_5/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_2'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_6/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_3'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_6/affine_block_ieee754_fp_multiplier_0_0_in_context.xdc] for cell 'affine_block_i/ieee754_fp_multiplier_3'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_7/affine_block_ieee754_fp_adder_subtractor_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_adder_subtractor_0'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_7/affine_block_ieee754_fp_adder_subtractor_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_adder_subtractor_0'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_8/affine_block_ieee754_fp_adder_subtractor_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_adder_subtractor_1'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_8/affine_block_ieee754_fp_adder_subtractor_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_adder_subtractor_1'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_9/affine_block_ieee754_fp_to_uint_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_to_uint_0'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_9/affine_block_ieee754_fp_to_uint_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_to_uint_0'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_10/affine_block_ieee754_fp_to_uint_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_to_uint_1'
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/.Xil/Vivado-12080-GILAMONSTER/dcp_10/affine_block_ieee754_fp_to_uint_0_1_in_context.xdc] for cell 'affine_block_i/ieee754_fp_to_uint_1'
Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 634.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for affine_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_adder_subtractor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_adder_subtractor_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_multiplier_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_multiplier_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_multiplier_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_multiplier_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_to_uint_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/ieee754_fp_to_uint_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/uint_to_ieee754_fp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for affine_block_i/uint_to_ieee754_fp_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |affine_block_ieee754_fp_adder_subtractor_0_0 |         1|
|2     |affine_block_ieee754_fp_adder_subtractor_0_1 |         1|
|3     |affine_block_ieee754_fp_multiplier_0_0       |         1|
|4     |affine_block_ieee754_fp_multiplier_1_0       |         1|
|5     |affine_block_ieee754_fp_multiplier_1_1       |         1|
|6     |affine_block_ieee754_fp_multiplier_1_2       |         1|
|7     |affine_block_ieee754_fp_to_uint_0_0          |         1|
|8     |affine_block_ieee754_fp_to_uint_0_1          |         1|
|9     |affine_block_uint_to_ieee754_fp_0_0          |         1|
|10    |affine_block_uint_to_ieee754_fp_0_1          |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------------+------+
|      |Cell                                              |Count |
+------+--------------------------------------------------+------+
|1     |affine_block_ieee754_fp_adder_subtractor_0_0_bbox |     1|
|2     |affine_block_ieee754_fp_adder_subtractor_0_1_bbox |     1|
|3     |affine_block_ieee754_fp_multiplier_0_0_bbox       |     1|
|4     |affine_block_ieee754_fp_multiplier_1_0_bbox       |     1|
|5     |affine_block_ieee754_fp_multiplier_1_1_bbox       |     1|
|6     |affine_block_ieee754_fp_multiplier_1_2_bbox       |     1|
|7     |affine_block_ieee754_fp_to_uint_0_0_bbox          |     1|
|8     |affine_block_ieee754_fp_to_uint_0_1_bbox          |     1|
|9     |affine_block_uint_to_ieee754_fp_0_0_bbox          |     1|
|10    |affine_block_uint_to_ieee754_fp_0_1_bbox          |     1|
|11    |IBUF                                              |   148|
|12    |OBUF                                              |    20|
+------+--------------------------------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   444|
|2     |  affine_block_i |affine_block |   276|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 634.973 ; gain = 105.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 634.973 ; gain = 424.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 645.582 ; gain = 373.859
INFO: [Common 17-1381] The checkpoint 'C:/ZyboIP/general_ip/affine_transform/affine_transform.runs/synth_1/affine_block_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 645.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 13:54:54 2017...
