{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "sync_en": {
      "attributes": {
        "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:1.1-23.10",
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "data_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "resetn": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "write_en": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        }
      },
      "cells": {
        "$auto$ff.cc:266:slice$33": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000000",
            "SRST_VALUE": "0000000000000000",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:10.1-22.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ 20 ],
            "Q": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "SRST": [ 19 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:4.7-4.10"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:3.14-3.21"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:7.19-7.27"
          }
        },
        "resetn": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:5.7-5.13"
          }
        },
        "write_en": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_en.v:6.7-6.15"
          }
        }
      }
    }
  }
}
