
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.IXZXWD
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.RdFyPE/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.RdFyPE/src/simplify.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/clk_wiz_50.v
# read_verilog -sv /tmp/tmp.RdFyPE/src/solver.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/top_level.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/assembler.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/test_pc_to_fpga_com.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/parser.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/uart_tx.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/uart_rx.sv
# read_verilog -sv /tmp/tmp.RdFyPE/src/test_fpga_to_pc_com.sv
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 185360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 201 ; free virtual = 6699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.RdFyPE/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/tmp/tmp.RdFyPE/src/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.RdFyPE/src/uart_rx.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/tmp/tmp.RdFyPE/src/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'parser' [/tmp/tmp.RdFyPE/src/parser.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.RdFyPE/src/parser.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'parser' (0#1) [/tmp/tmp.RdFyPE/src/parser.sv:4]
ERROR: [Synth 8-439] module 'fifo_11_by_11' not found [/tmp/tmp.RdFyPE/src/top_level.sv:83]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/tmp/tmp.RdFyPE/src/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 1149 ; free virtual = 7647
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 21:15:31 2022...
