/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:3424.1-3752.10" *)
module a25_shifter_full(i_in, i_carry_in, i_shift_amount, i_shift_imm_zero, i_function, o_out, o_carry_out);
  (* src = "../vtr/verilog/arm_core.v:3581.22-3581.44" *)
  wire _000_;
  (* src = "../vtr/verilog/arm_core.v:3582.22-3582.44" *)
  wire _001_;
  (* src = "../vtr/verilog/arm_core.v:3583.22-3583.44" *)
  wire _002_;
  (* src = "../vtr/verilog/arm_core.v:3584.22-3584.44" *)
  wire _003_;
  (* src = "../vtr/verilog/arm_core.v:3585.22-3585.44" *)
  wire _004_;
  (* src = "../vtr/verilog/arm_core.v:3586.22-3586.44" *)
  wire _005_;
  (* src = "../vtr/verilog/arm_core.v:3587.22-3587.44" *)
  wire _006_;
  (* src = "../vtr/verilog/arm_core.v:3588.22-3588.44" *)
  wire _007_;
  (* src = "../vtr/verilog/arm_core.v:3589.22-3589.44" *)
  wire _008_;
  (* src = "../vtr/verilog/arm_core.v:3590.22-3590.44" *)
  wire _009_;
  (* src = "../vtr/verilog/arm_core.v:3591.22-3591.45" *)
  wire _010_;
  (* src = "../vtr/verilog/arm_core.v:3592.22-3592.45" *)
  wire _011_;
  (* src = "../vtr/verilog/arm_core.v:3594.22-3594.45" *)
  wire _012_;
  (* src = "../vtr/verilog/arm_core.v:3595.22-3595.45" *)
  wire _013_;
  (* src = "../vtr/verilog/arm_core.v:3596.22-3596.45" *)
  wire _014_;
  (* src = "../vtr/verilog/arm_core.v:3597.22-3597.45" *)
  wire _015_;
  (* src = "../vtr/verilog/arm_core.v:3598.22-3598.45" *)
  wire _016_;
  (* src = "../vtr/verilog/arm_core.v:3599.22-3599.45" *)
  wire _017_;
  (* src = "../vtr/verilog/arm_core.v:3600.22-3600.45" *)
  wire _018_;
  (* src = "../vtr/verilog/arm_core.v:3601.22-3601.45" *)
  wire _019_;
  (* src = "../vtr/verilog/arm_core.v:3602.22-3602.45" *)
  wire _020_;
  (* src = "../vtr/verilog/arm_core.v:3603.22-3603.45" *)
  wire _021_;
  (* src = "../vtr/verilog/arm_core.v:3605.22-3605.45" *)
  wire _022_;
  (* src = "../vtr/verilog/arm_core.v:3606.22-3606.45" *)
  wire _023_;
  (* src = "../vtr/verilog/arm_core.v:3607.22-3607.45" *)
  wire _024_;
  (* src = "../vtr/verilog/arm_core.v:3608.22-3608.45" *)
  wire _025_;
  (* src = "../vtr/verilog/arm_core.v:3609.22-3609.45" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:3610.22-3610.45" *)
  wire _027_;
  (* src = "../vtr/verilog/arm_core.v:3611.22-3611.45" *)
  wire _028_;
  (* src = "../vtr/verilog/arm_core.v:3612.22-3612.45" *)
  wire _029_;
  (* src = "../vtr/verilog/arm_core.v:3613.22-3613.45" *)
  wire _030_;
  (* src = "../vtr/verilog/arm_core.v:3614.22-3614.45" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:3615.22-3615.45" *)
  wire _032_;
  (* src = "../vtr/verilog/arm_core.v:3624.22-3624.44" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:3625.22-3625.44" *)
  wire _034_;
  (* src = "../vtr/verilog/arm_core.v:3626.22-3626.44" *)
  wire _035_;
  (* src = "../vtr/verilog/arm_core.v:3627.22-3627.44" *)
  wire _036_;
  (* src = "../vtr/verilog/arm_core.v:3628.22-3628.44" *)
  wire _037_;
  (* src = "../vtr/verilog/arm_core.v:3629.22-3629.44" *)
  wire _038_;
  (* src = "../vtr/verilog/arm_core.v:3630.22-3630.44" *)
  wire _039_;
  (* src = "../vtr/verilog/arm_core.v:3631.22-3631.44" *)
  wire _040_;
  (* src = "../vtr/verilog/arm_core.v:3632.22-3632.44" *)
  wire _041_;
  (* src = "../vtr/verilog/arm_core.v:3633.22-3633.44" *)
  wire _042_;
  (* src = "../vtr/verilog/arm_core.v:3635.22-3635.45" *)
  wire _043_;
  (* src = "../vtr/verilog/arm_core.v:3636.22-3636.45" *)
  wire _044_;
  (* src = "../vtr/verilog/arm_core.v:3637.22-3637.45" *)
  wire _045_;
  (* src = "../vtr/verilog/arm_core.v:3638.22-3638.45" *)
  wire _046_;
  (* src = "../vtr/verilog/arm_core.v:3639.22-3639.45" *)
  wire _047_;
  (* src = "../vtr/verilog/arm_core.v:3640.22-3640.45" *)
  wire _048_;
  (* src = "../vtr/verilog/arm_core.v:3641.22-3641.45" *)
  wire _049_;
  (* src = "../vtr/verilog/arm_core.v:3642.22-3642.45" *)
  wire _050_;
  (* src = "../vtr/verilog/arm_core.v:3643.22-3643.45" *)
  wire _051_;
  (* src = "../vtr/verilog/arm_core.v:3644.22-3644.45" *)
  wire _052_;
  (* src = "../vtr/verilog/arm_core.v:3646.22-3646.45" *)
  wire _053_;
  (* src = "../vtr/verilog/arm_core.v:3647.22-3647.45" *)
  wire _054_;
  (* src = "../vtr/verilog/arm_core.v:3648.22-3648.45" *)
  wire _055_;
  (* src = "../vtr/verilog/arm_core.v:3649.22-3649.45" *)
  wire _056_;
  (* src = "../vtr/verilog/arm_core.v:3650.22-3650.45" *)
  wire _057_;
  (* src = "../vtr/verilog/arm_core.v:3651.22-3651.45" *)
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:3652.22-3652.45" *)
  wire _059_;
  (* src = "../vtr/verilog/arm_core.v:3653.22-3653.45" *)
  wire _060_;
  (* src = "../vtr/verilog/arm_core.v:3654.22-3654.45" *)
  wire _061_;
  (* src = "../vtr/verilog/arm_core.v:3655.22-3655.45" *)
  wire _062_;
  (* src = "../vtr/verilog/arm_core.v:3657.22-3657.45" *)
  wire _063_;
  (* src = "../vtr/verilog/arm_core.v:3658.22-3658.45" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:3659.22-3659.45" *)
  wire _065_;
  (* src = "../vtr/verilog/arm_core.v:3669.22-3669.44" *)
  wire _066_;
  (* src = "../vtr/verilog/arm_core.v:3670.22-3670.44" *)
  wire _067_;
  (* src = "../vtr/verilog/arm_core.v:3671.22-3671.44" *)
  wire _068_;
  (* src = "../vtr/verilog/arm_core.v:3672.22-3672.44" *)
  wire _069_;
  (* src = "../vtr/verilog/arm_core.v:3673.22-3673.44" *)
  wire _070_;
  (* src = "../vtr/verilog/arm_core.v:3674.22-3674.44" *)
  wire _071_;
  (* src = "../vtr/verilog/arm_core.v:3675.22-3675.44" *)
  wire _072_;
  (* src = "../vtr/verilog/arm_core.v:3676.22-3676.44" *)
  wire _073_;
  (* src = "../vtr/verilog/arm_core.v:3677.22-3677.44" *)
  wire _074_;
  (* src = "../vtr/verilog/arm_core.v:3678.22-3678.44" *)
  wire _075_;
  (* src = "../vtr/verilog/arm_core.v:3680.22-3680.45" *)
  wire _076_;
  (* src = "../vtr/verilog/arm_core.v:3681.22-3681.45" *)
  wire _077_;
  (* src = "../vtr/verilog/arm_core.v:3682.22-3682.45" *)
  wire _078_;
  (* src = "../vtr/verilog/arm_core.v:3683.22-3683.45" *)
  wire _079_;
  (* src = "../vtr/verilog/arm_core.v:3684.22-3684.45" *)
  wire _080_;
  (* src = "../vtr/verilog/arm_core.v:3685.22-3685.45" *)
  wire _081_;
  (* src = "../vtr/verilog/arm_core.v:3686.22-3686.45" *)
  wire _082_;
  (* src = "../vtr/verilog/arm_core.v:3687.22-3687.45" *)
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:3688.22-3688.45" *)
  wire _084_;
  (* src = "../vtr/verilog/arm_core.v:3689.22-3689.45" *)
  wire _085_;
  (* src = "../vtr/verilog/arm_core.v:3691.22-3691.45" *)
  wire _086_;
  (* src = "../vtr/verilog/arm_core.v:3692.22-3692.45" *)
  wire _087_;
  (* src = "../vtr/verilog/arm_core.v:3693.22-3693.45" *)
  wire _088_;
  (* src = "../vtr/verilog/arm_core.v:3694.22-3694.45" *)
  wire _089_;
  (* src = "../vtr/verilog/arm_core.v:3695.22-3695.45" *)
  wire _090_;
  (* src = "../vtr/verilog/arm_core.v:3696.22-3696.45" *)
  wire _091_;
  (* src = "../vtr/verilog/arm_core.v:3697.22-3697.45" *)
  wire _092_;
  (* src = "../vtr/verilog/arm_core.v:3698.22-3698.45" *)
  wire _093_;
  (* src = "../vtr/verilog/arm_core.v:3699.22-3699.45" *)
  wire _094_;
  (* src = "../vtr/verilog/arm_core.v:3700.22-3700.45" *)
  wire _095_;
  (* src = "../vtr/verilog/arm_core.v:3701.22-3701.45" *)
  wire _096_;
  (* src = "../vtr/verilog/arm_core.v:3702.22-3702.45" *)
  wire _097_;
  (* src = "../vtr/verilog/arm_core.v:3709.22-3709.49" *)
  wire _098_;
  (* src = "../vtr/verilog/arm_core.v:3711.22-3711.49" *)
  wire _099_;
  (* src = "../vtr/verilog/arm_core.v:3712.22-3712.49" *)
  wire _100_;
  (* src = "../vtr/verilog/arm_core.v:3713.22-3713.49" *)
  wire _101_;
  (* src = "../vtr/verilog/arm_core.v:3714.22-3714.49" *)
  wire _102_;
  (* src = "../vtr/verilog/arm_core.v:3715.22-3715.49" *)
  wire _103_;
  (* src = "../vtr/verilog/arm_core.v:3716.22-3716.49" *)
  wire _104_;
  (* src = "../vtr/verilog/arm_core.v:3717.22-3717.49" *)
  wire _105_;
  (* src = "../vtr/verilog/arm_core.v:3718.22-3718.49" *)
  wire _106_;
  (* src = "../vtr/verilog/arm_core.v:3719.22-3719.49" *)
  wire _107_;
  (* src = "../vtr/verilog/arm_core.v:3720.22-3720.49" *)
  wire _108_;
  (* src = "../vtr/verilog/arm_core.v:3722.22-3722.50" *)
  wire _109_;
  (* src = "../vtr/verilog/arm_core.v:3723.22-3723.50" *)
  wire _110_;
  (* src = "../vtr/verilog/arm_core.v:3724.22-3724.50" *)
  wire _111_;
  (* src = "../vtr/verilog/arm_core.v:3725.22-3725.50" *)
  wire _112_;
  (* src = "../vtr/verilog/arm_core.v:3726.22-3726.50" *)
  wire _113_;
  (* src = "../vtr/verilog/arm_core.v:3727.22-3727.50" *)
  wire _114_;
  (* src = "../vtr/verilog/arm_core.v:3728.22-3728.50" *)
  wire _115_;
  (* src = "../vtr/verilog/arm_core.v:3729.22-3729.50" *)
  wire _116_;
  (* src = "../vtr/verilog/arm_core.v:3730.22-3730.50" *)
  wire _117_;
  (* src = "../vtr/verilog/arm_core.v:3731.22-3731.50" *)
  wire _118_;
  (* src = "../vtr/verilog/arm_core.v:3733.22-3733.50" *)
  wire _119_;
  (* src = "../vtr/verilog/arm_core.v:3734.22-3734.50" *)
  wire _120_;
  (* src = "../vtr/verilog/arm_core.v:3735.22-3735.50" *)
  wire _121_;
  (* src = "../vtr/verilog/arm_core.v:3736.22-3736.50" *)
  wire _122_;
  (* src = "../vtr/verilog/arm_core.v:3737.22-3737.50" *)
  wire _123_;
  (* src = "../vtr/verilog/arm_core.v:3738.22-3738.50" *)
  wire _124_;
  (* src = "../vtr/verilog/arm_core.v:3739.22-3739.50" *)
  wire _125_;
  (* src = "../vtr/verilog/arm_core.v:3740.22-3740.50" *)
  wire _126_;
  (* src = "../vtr/verilog/arm_core.v:3741.22-3741.50" *)
  wire _127_;
  (* src = "../vtr/verilog/arm_core.v:3742.22-3742.50" *)
  wire _128_;
  (* src = "../vtr/verilog/arm_core.v:3744.22-3744.50" *)
  wire _129_;
  (* src = "../vtr/verilog/arm_core.v:3747.31-3747.48" *)
  wire _130_;
  (* src = "../vtr/verilog/arm_core.v:3748.31-3748.48" *)
  wire _131_;
  (* src = "../vtr/verilog/arm_core.v:3749.31-3749.48" *)
  wire _132_;
  (* src = "../vtr/verilog/arm_core.v:3579.22-3616.81" *)
  wire [32:0] _133_;
  (* src = "../vtr/verilog/arm_core.v:3581.22-3616.81" *)
  wire [32:0] _134_;
  (* src = "../vtr/verilog/arm_core.v:3582.22-3616.81" *)
  wire [32:0] _135_;
  (* src = "../vtr/verilog/arm_core.v:3583.22-3616.81" *)
  wire [32:0] _136_;
  (* src = "../vtr/verilog/arm_core.v:3584.22-3616.81" *)
  wire [32:0] _137_;
  (* src = "../vtr/verilog/arm_core.v:3585.22-3616.81" *)
  wire [32:0] _138_;
  (* src = "../vtr/verilog/arm_core.v:3586.22-3616.81" *)
  wire [32:0] _139_;
  (* src = "../vtr/verilog/arm_core.v:3587.22-3616.81" *)
  wire [32:0] _140_;
  (* src = "../vtr/verilog/arm_core.v:3588.22-3616.81" *)
  wire [32:0] _141_;
  (* src = "../vtr/verilog/arm_core.v:3589.22-3616.81" *)
  wire [32:0] _142_;
  (* src = "../vtr/verilog/arm_core.v:3590.22-3616.81" *)
  wire [32:0] _143_;
  (* src = "../vtr/verilog/arm_core.v:3591.22-3616.81" *)
  wire [32:0] _144_;
  (* src = "../vtr/verilog/arm_core.v:3592.22-3616.81" *)
  wire [32:0] _145_;
  (* src = "../vtr/verilog/arm_core.v:3594.22-3616.81" *)
  wire [32:0] _146_;
  (* src = "../vtr/verilog/arm_core.v:3595.22-3616.81" *)
  wire [32:0] _147_;
  (* src = "../vtr/verilog/arm_core.v:3596.22-3616.81" *)
  wire [32:0] _148_;
  (* src = "../vtr/verilog/arm_core.v:3597.22-3616.81" *)
  wire [32:0] _149_;
  (* src = "../vtr/verilog/arm_core.v:3598.22-3616.81" *)
  wire [32:0] _150_;
  (* src = "../vtr/verilog/arm_core.v:3599.22-3616.81" *)
  wire [32:0] _151_;
  (* src = "../vtr/verilog/arm_core.v:3600.22-3616.81" *)
  wire [32:0] _152_;
  (* src = "../vtr/verilog/arm_core.v:3601.22-3616.81" *)
  wire [32:0] _153_;
  (* src = "../vtr/verilog/arm_core.v:3602.22-3616.81" *)
  wire [32:0] _154_;
  (* src = "../vtr/verilog/arm_core.v:3603.22-3616.81" *)
  wire [32:0] _155_;
  (* src = "../vtr/verilog/arm_core.v:3605.22-3616.81" *)
  wire [32:0] _156_;
  (* src = "../vtr/verilog/arm_core.v:3606.22-3616.81" *)
  wire [32:0] _157_;
  (* src = "../vtr/verilog/arm_core.v:3607.22-3616.81" *)
  wire [32:0] _158_;
  (* src = "../vtr/verilog/arm_core.v:3608.22-3616.81" *)
  wire [32:0] _159_;
  (* src = "../vtr/verilog/arm_core.v:3609.22-3616.81" *)
  wire [32:0] _160_;
  (* src = "../vtr/verilog/arm_core.v:3610.22-3616.81" *)
  wire [32:0] _161_;
  (* src = "../vtr/verilog/arm_core.v:3611.22-3616.81" *)
  wire [32:0] _162_;
  (* src = "../vtr/verilog/arm_core.v:3612.22-3616.81" *)
  wire [32:0] _163_;
  (* src = "../vtr/verilog/arm_core.v:3613.22-3616.81" *)
  wire [32:0] _164_;
  (* src = "../vtr/verilog/arm_core.v:3614.22-3616.81" *)
  wire [32:0] _165_;
  (* src = "../vtr/verilog/arm_core.v:3615.22-3616.81" *)
  wire [32:0] _166_;
  (* src = "../vtr/verilog/arm_core.v:3623.22-3660.79" *)
  wire [32:0] _167_;
  (* src = "../vtr/verilog/arm_core.v:3624.22-3660.79" *)
  wire [32:0] _168_;
  (* src = "../vtr/verilog/arm_core.v:3625.22-3660.79" *)
  wire [32:0] _169_;
  (* src = "../vtr/verilog/arm_core.v:3626.22-3660.79" *)
  wire [32:0] _170_;
  (* src = "../vtr/verilog/arm_core.v:3627.22-3660.79" *)
  wire [32:0] _171_;
  (* src = "../vtr/verilog/arm_core.v:3628.22-3660.79" *)
  wire [32:0] _172_;
  (* src = "../vtr/verilog/arm_core.v:3629.22-3660.79" *)
  wire [32:0] _173_;
  (* src = "../vtr/verilog/arm_core.v:3630.22-3660.79" *)
  wire [32:0] _174_;
  (* src = "../vtr/verilog/arm_core.v:3631.22-3660.79" *)
  wire [32:0] _175_;
  (* src = "../vtr/verilog/arm_core.v:3632.22-3660.79" *)
  wire [32:0] _176_;
  (* src = "../vtr/verilog/arm_core.v:3633.22-3660.79" *)
  wire [32:0] _177_;
  (* src = "../vtr/verilog/arm_core.v:3635.22-3660.79" *)
  wire [32:0] _178_;
  (* src = "../vtr/verilog/arm_core.v:3636.22-3660.79" *)
  wire [32:0] _179_;
  (* src = "../vtr/verilog/arm_core.v:3637.22-3660.79" *)
  wire [32:0] _180_;
  (* src = "../vtr/verilog/arm_core.v:3638.22-3660.79" *)
  wire [32:0] _181_;
  (* src = "../vtr/verilog/arm_core.v:3639.22-3660.79" *)
  wire [32:0] _182_;
  (* src = "../vtr/verilog/arm_core.v:3640.22-3660.79" *)
  wire [32:0] _183_;
  (* src = "../vtr/verilog/arm_core.v:3641.22-3660.79" *)
  wire [32:0] _184_;
  (* src = "../vtr/verilog/arm_core.v:3642.22-3660.79" *)
  wire [32:0] _185_;
  (* src = "../vtr/verilog/arm_core.v:3643.22-3660.79" *)
  wire [32:0] _186_;
  (* src = "../vtr/verilog/arm_core.v:3644.22-3660.79" *)
  wire [32:0] _187_;
  (* src = "../vtr/verilog/arm_core.v:3646.22-3660.79" *)
  wire [32:0] _188_;
  (* src = "../vtr/verilog/arm_core.v:3647.22-3660.79" *)
  wire [32:0] _189_;
  (* src = "../vtr/verilog/arm_core.v:3648.22-3660.79" *)
  wire [32:0] _190_;
  (* src = "../vtr/verilog/arm_core.v:3649.22-3660.79" *)
  wire [32:0] _191_;
  (* src = "../vtr/verilog/arm_core.v:3650.22-3660.79" *)
  wire [32:0] _192_;
  (* src = "../vtr/verilog/arm_core.v:3651.22-3660.79" *)
  wire [32:0] _193_;
  (* src = "../vtr/verilog/arm_core.v:3652.22-3660.79" *)
  wire [32:0] _194_;
  (* src = "../vtr/verilog/arm_core.v:3653.22-3660.79" *)
  wire [32:0] _195_;
  (* src = "../vtr/verilog/arm_core.v:3654.22-3660.79" *)
  wire [32:0] _196_;
  (* src = "../vtr/verilog/arm_core.v:3655.22-3660.79" *)
  wire [32:0] _197_;
  (* src = "../vtr/verilog/arm_core.v:3657.22-3660.79" *)
  wire [32:0] _198_;
  (* src = "../vtr/verilog/arm_core.v:3658.22-3660.79" *)
  wire [32:0] _199_;
  (* src = "../vtr/verilog/arm_core.v:3659.22-3660.79" *)
  wire [32:0] _200_;
  (* src = "../vtr/verilog/arm_core.v:3668.22-3703.88" *)
  wire [32:0] _201_;
  (* src = "../vtr/verilog/arm_core.v:3669.22-3703.88" *)
  wire [32:0] _202_;
  (* src = "../vtr/verilog/arm_core.v:3670.22-3703.88" *)
  wire [32:0] _203_;
  (* src = "../vtr/verilog/arm_core.v:3671.22-3703.88" *)
  wire [32:0] _204_;
  (* src = "../vtr/verilog/arm_core.v:3672.22-3703.88" *)
  wire [32:0] _205_;
  (* src = "../vtr/verilog/arm_core.v:3673.22-3703.88" *)
  wire [32:0] _206_;
  (* src = "../vtr/verilog/arm_core.v:3674.22-3703.88" *)
  wire [32:0] _207_;
  (* src = "../vtr/verilog/arm_core.v:3675.22-3703.88" *)
  wire [32:0] _208_;
  (* src = "../vtr/verilog/arm_core.v:3676.22-3703.88" *)
  wire [32:0] _209_;
  (* src = "../vtr/verilog/arm_core.v:3677.22-3703.88" *)
  wire [32:0] _210_;
  (* src = "../vtr/verilog/arm_core.v:3678.22-3703.88" *)
  wire [32:0] _211_;
  (* src = "../vtr/verilog/arm_core.v:3680.22-3703.88" *)
  wire [32:0] _212_;
  (* src = "../vtr/verilog/arm_core.v:3681.22-3703.88" *)
  wire [32:0] _213_;
  (* src = "../vtr/verilog/arm_core.v:3682.22-3703.88" *)
  wire [32:0] _214_;
  (* src = "../vtr/verilog/arm_core.v:3683.22-3703.88" *)
  wire [32:0] _215_;
  (* src = "../vtr/verilog/arm_core.v:3684.22-3703.88" *)
  wire [32:0] _216_;
  (* src = "../vtr/verilog/arm_core.v:3685.22-3703.88" *)
  wire [32:0] _217_;
  (* src = "../vtr/verilog/arm_core.v:3686.22-3703.88" *)
  wire [32:0] _218_;
  (* src = "../vtr/verilog/arm_core.v:3687.22-3703.88" *)
  wire [32:0] _219_;
  (* src = "../vtr/verilog/arm_core.v:3688.22-3703.88" *)
  wire [32:0] _220_;
  (* src = "../vtr/verilog/arm_core.v:3689.22-3703.88" *)
  wire [32:0] _221_;
  (* src = "../vtr/verilog/arm_core.v:3691.22-3703.88" *)
  wire [32:0] _222_;
  (* src = "../vtr/verilog/arm_core.v:3692.22-3703.88" *)
  wire [32:0] _223_;
  (* src = "../vtr/verilog/arm_core.v:3693.22-3703.88" *)
  wire [32:0] _224_;
  (* src = "../vtr/verilog/arm_core.v:3694.22-3703.88" *)
  wire [32:0] _225_;
  (* src = "../vtr/verilog/arm_core.v:3695.22-3703.88" *)
  wire [32:0] _226_;
  (* src = "../vtr/verilog/arm_core.v:3696.22-3703.88" *)
  wire [32:0] _227_;
  (* src = "../vtr/verilog/arm_core.v:3697.22-3703.88" *)
  wire [32:0] _228_;
  (* src = "../vtr/verilog/arm_core.v:3698.22-3703.88" *)
  wire [32:0] _229_;
  (* src = "../vtr/verilog/arm_core.v:3699.22-3703.88" *)
  wire [32:0] _230_;
  (* src = "../vtr/verilog/arm_core.v:3700.22-3703.88" *)
  wire [32:0] _231_;
  (* src = "../vtr/verilog/arm_core.v:3701.22-3703.88" *)
  wire [32:0] _232_;
  (* src = "../vtr/verilog/arm_core.v:3702.22-3703.88" *)
  wire [32:0] _233_;
  (* src = "../vtr/verilog/arm_core.v:3707.22-3745.90" *)
  wire [32:0] _234_;
  (* src = "../vtr/verilog/arm_core.v:3709.22-3745.90" *)
  wire [32:0] _235_;
  (* src = "../vtr/verilog/arm_core.v:3711.22-3745.90" *)
  wire [32:0] _236_;
  (* src = "../vtr/verilog/arm_core.v:3712.22-3745.90" *)
  wire [32:0] _237_;
  (* src = "../vtr/verilog/arm_core.v:3713.22-3745.90" *)
  wire [32:0] _238_;
  (* src = "../vtr/verilog/arm_core.v:3714.22-3745.90" *)
  wire [32:0] _239_;
  (* src = "../vtr/verilog/arm_core.v:3715.22-3745.90" *)
  wire [32:0] _240_;
  (* src = "../vtr/verilog/arm_core.v:3716.22-3745.90" *)
  wire [32:0] _241_;
  (* src = "../vtr/verilog/arm_core.v:3717.22-3745.90" *)
  wire [32:0] _242_;
  (* src = "../vtr/verilog/arm_core.v:3718.22-3745.90" *)
  wire [32:0] _243_;
  (* src = "../vtr/verilog/arm_core.v:3719.22-3745.90" *)
  wire [32:0] _244_;
  (* src = "../vtr/verilog/arm_core.v:3720.22-3745.90" *)
  wire [32:0] _245_;
  (* src = "../vtr/verilog/arm_core.v:3722.22-3745.90" *)
  wire [32:0] _246_;
  (* src = "../vtr/verilog/arm_core.v:3723.22-3745.90" *)
  wire [32:0] _247_;
  (* src = "../vtr/verilog/arm_core.v:3724.22-3745.90" *)
  wire [32:0] _248_;
  (* src = "../vtr/verilog/arm_core.v:3725.22-3745.90" *)
  wire [32:0] _249_;
  (* src = "../vtr/verilog/arm_core.v:3726.22-3745.90" *)
  wire [32:0] _250_;
  (* src = "../vtr/verilog/arm_core.v:3727.22-3745.90" *)
  wire [32:0] _251_;
  (* src = "../vtr/verilog/arm_core.v:3728.22-3745.90" *)
  wire [32:0] _252_;
  (* src = "../vtr/verilog/arm_core.v:3729.22-3745.90" *)
  wire [32:0] _253_;
  (* src = "../vtr/verilog/arm_core.v:3730.22-3745.90" *)
  wire [32:0] _254_;
  (* src = "../vtr/verilog/arm_core.v:3731.22-3745.90" *)
  wire [32:0] _255_;
  (* src = "../vtr/verilog/arm_core.v:3733.22-3745.90" *)
  wire [32:0] _256_;
  (* src = "../vtr/verilog/arm_core.v:3734.22-3745.90" *)
  wire [32:0] _257_;
  (* src = "../vtr/verilog/arm_core.v:3735.22-3745.90" *)
  wire [32:0] _258_;
  (* src = "../vtr/verilog/arm_core.v:3736.22-3745.90" *)
  wire [32:0] _259_;
  (* src = "../vtr/verilog/arm_core.v:3737.22-3745.90" *)
  wire [32:0] _260_;
  (* src = "../vtr/verilog/arm_core.v:3738.22-3745.90" *)
  wire [32:0] _261_;
  (* src = "../vtr/verilog/arm_core.v:3739.22-3745.90" *)
  wire [32:0] _262_;
  (* src = "../vtr/verilog/arm_core.v:3740.22-3745.90" *)
  wire [32:0] _263_;
  (* src = "../vtr/verilog/arm_core.v:3741.22-3745.90" *)
  wire [32:0] _264_;
  (* src = "../vtr/verilog/arm_core.v:3742.22-3745.90" *)
  wire [32:0] _265_;
  (* src = "../vtr/verilog/arm_core.v:3744.22-3745.90" *)
  wire [32:0] _266_;
  (* src = "../vtr/verilog/arm_core.v:3747.31-3750.58" *)
  wire [32:0] _267_;
  (* src = "../vtr/verilog/arm_core.v:3748.31-3750.58" *)
  wire [32:0] _268_;
  (* src = "../vtr/verilog/arm_core.v:3749.31-3750.58" *)
  wire [32:0] _269_;
  (* src = "../vtr/verilog/arm_core.v:3568.13-3568.20" *)
  wire [32:0] asr_out;
  (* src = "../vtr/verilog/arm_core.v:3439.29-3439.39" *)
  input i_carry_in;
  wire i_carry_in;
  (* src = "../vtr/verilog/arm_core.v:3442.29-3442.39" *)
  input [1:0] i_function;
  wire [1:0] i_function;
  (* src = "../vtr/verilog/arm_core.v:3438.29-3438.33" *)
  input [31:0] i_in;
  wire [31:0] i_in;
  (* src = "../vtr/verilog/arm_core.v:3440.29-3440.43" *)
  input [7:0] i_shift_amount;
  wire [7:0] i_shift_amount;
  (* src = "../vtr/verilog/arm_core.v:3441.29-3441.45" *)
  input i_shift_imm_zero;
  wire i_shift_imm_zero;
  (* src = "../vtr/verilog/arm_core.v:3566.13-3566.20" *)
  wire [32:0] lsl_out;
  (* src = "../vtr/verilog/arm_core.v:3567.13-3567.20" *)
  wire [32:0] lsr_out;
  (* src = "../vtr/verilog/arm_core.v:3445.29-3445.40" *)
  output o_carry_out;
  wire o_carry_out;
  (* src = "../vtr/verilog/arm_core.v:3444.29-3444.34" *)
  output [31:0] o_out;
  wire [31:0] o_out;
  (* src = "../vtr/verilog/arm_core.v:3569.13-3569.20" *)
  wire [32:0] ror_out;
  assign _000_ = ! (* src = "../vtr/verilog/arm_core.v:3581.22-3581.44" *) i_shift_amount;
  assign _001_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3582.22-3582.44" *) 8'h01;
  assign _002_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3583.22-3583.44" *) 8'h02;
  assign _003_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3584.22-3584.44" *) 8'h03;
  assign _004_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3585.22-3585.44" *) 8'h04;
  assign _005_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3586.22-3586.44" *) 8'h05;
  assign _006_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3587.22-3587.44" *) 8'h06;
  assign _007_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3588.22-3588.44" *) 8'h07;
  assign _008_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3589.22-3589.44" *) 8'h08;
  assign _009_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3590.22-3590.44" *) 8'h09;
  assign _010_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3591.22-3591.45" *) 8'h0a;
  assign _011_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3592.22-3592.45" *) 8'h0b;
  assign _012_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3594.22-3594.45" *) 8'h0c;
  assign _013_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3595.22-3595.45" *) 8'h0d;
  assign _014_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3596.22-3596.45" *) 8'h0e;
  assign _015_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3597.22-3597.45" *) 8'h0f;
  assign _016_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3598.22-3598.45" *) 8'h10;
  assign _017_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3599.22-3599.45" *) 8'h11;
  assign _018_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3600.22-3600.45" *) 8'h12;
  assign _019_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3601.22-3601.45" *) 8'h13;
  assign _020_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3602.22-3602.45" *) 8'h14;
  assign _021_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3603.22-3603.45" *) 8'h15;
  assign _022_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3605.22-3605.45" *) 8'h16;
  assign _023_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3606.22-3606.45" *) 8'h17;
  assign _024_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3607.22-3607.45" *) 8'h18;
  assign _025_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3608.22-3608.45" *) 8'h19;
  assign _026_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3609.22-3609.45" *) 8'h1a;
  assign _027_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3610.22-3610.45" *) 8'h1b;
  assign _028_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3611.22-3611.45" *) 8'h1c;
  assign _029_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3612.22-3612.45" *) 8'h1d;
  assign _030_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3613.22-3613.45" *) 8'h1e;
  assign _031_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3614.22-3614.45" *) 8'h1f;
  assign _032_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3615.22-3615.45" *) 8'h20;
  assign _033_ = ! (* src = "../vtr/verilog/arm_core.v:3624.22-3624.44" *) i_shift_amount;
  assign _034_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3625.22-3625.44" *) 8'h01;
  assign _035_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3626.22-3626.44" *) 8'h02;
  assign _036_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3627.22-3627.44" *) 8'h03;
  assign _037_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3628.22-3628.44" *) 8'h04;
  assign _038_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3629.22-3629.44" *) 8'h05;
  assign _039_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3630.22-3630.44" *) 8'h06;
  assign _040_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3631.22-3631.44" *) 8'h07;
  assign _041_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3632.22-3632.44" *) 8'h08;
  assign _042_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3633.22-3633.44" *) 8'h09;
  assign _043_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3635.22-3635.45" *) 8'h0a;
  assign _044_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3636.22-3636.45" *) 8'h0b;
  assign _045_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3637.22-3637.45" *) 8'h0c;
  assign _046_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3638.22-3638.45" *) 8'h0d;
  assign _047_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3639.22-3639.45" *) 8'h0e;
  assign _048_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3640.22-3640.45" *) 8'h0f;
  assign _049_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3641.22-3641.45" *) 8'h10;
  assign _050_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3642.22-3642.45" *) 8'h11;
  assign _051_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3643.22-3643.45" *) 8'h12;
  assign _052_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3644.22-3644.45" *) 8'h13;
  assign _053_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3646.22-3646.45" *) 8'h14;
  assign _054_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3647.22-3647.45" *) 8'h15;
  assign _055_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3648.22-3648.45" *) 8'h16;
  assign _056_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3649.22-3649.45" *) 8'h17;
  assign _057_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3650.22-3650.45" *) 8'h18;
  assign _058_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3651.22-3651.45" *) 8'h19;
  assign _059_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3652.22-3652.45" *) 8'h1a;
  assign _060_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3653.22-3653.45" *) 8'h1b;
  assign _061_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3654.22-3654.45" *) 8'h1c;
  assign _062_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3655.22-3655.45" *) 8'h1d;
  assign _063_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3657.22-3657.45" *) 8'h1e;
  assign _064_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3658.22-3658.45" *) 8'h1f;
  assign _065_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3659.22-3659.45" *) 8'h20;
  assign _066_ = ! (* src = "../vtr/verilog/arm_core.v:3669.22-3669.44" *) i_shift_amount;
  assign _067_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3670.22-3670.44" *) 8'h01;
  assign _068_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3671.22-3671.44" *) 8'h02;
  assign _069_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3672.22-3672.44" *) 8'h03;
  assign _070_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3673.22-3673.44" *) 8'h04;
  assign _071_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3674.22-3674.44" *) 8'h05;
  assign _072_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3675.22-3675.44" *) 8'h06;
  assign _073_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3676.22-3676.44" *) 8'h07;
  assign _074_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3677.22-3677.44" *) 8'h08;
  assign _075_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3678.22-3678.44" *) 8'h09;
  assign _076_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3680.22-3680.45" *) 8'h0a;
  assign _077_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3681.22-3681.45" *) 8'h0b;
  assign _078_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3682.22-3682.45" *) 8'h0c;
  assign _079_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3683.22-3683.45" *) 8'h0d;
  assign _080_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3684.22-3684.45" *) 8'h0e;
  assign _081_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3685.22-3685.45" *) 8'h0f;
  assign _082_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3686.22-3686.45" *) 8'h10;
  assign _083_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3687.22-3687.45" *) 8'h11;
  assign _084_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3688.22-3688.45" *) 8'h12;
  assign _085_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3689.22-3689.45" *) 8'h13;
  assign _086_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3691.22-3691.45" *) 8'h14;
  assign _087_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3692.22-3692.45" *) 8'h15;
  assign _088_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3693.22-3693.45" *) 8'h16;
  assign _089_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3694.22-3694.45" *) 8'h17;
  assign _090_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3695.22-3695.45" *) 8'h18;
  assign _091_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3696.22-3696.45" *) 8'h19;
  assign _092_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3697.22-3697.45" *) 8'h1a;
  assign _093_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3698.22-3698.45" *) 8'h1b;
  assign _094_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3699.22-3699.45" *) 8'h1c;
  assign _095_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3700.22-3700.45" *) 8'h1d;
  assign _096_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3701.22-3701.45" *) 8'h1e;
  assign _097_ = i_shift_amount == (* src = "../vtr/verilog/arm_core.v:3702.22-3702.45" *) 8'h1f;
  assign _098_ = ! (* src = "../vtr/verilog/arm_core.v:3709.22-3709.49" *) i_shift_amount;
  assign _099_ = ! (* src = "../vtr/verilog/arm_core.v:3711.22-3711.49" *) i_shift_amount[4:0];
  assign _100_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3712.22-3712.49" *) 5'h01;
  assign _101_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3713.22-3713.49" *) 5'h02;
  assign _102_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3714.22-3714.49" *) 5'h03;
  assign _103_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3715.22-3715.49" *) 5'h04;
  assign _104_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3716.22-3716.49" *) 5'h05;
  assign _105_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3717.22-3717.49" *) 5'h06;
  assign _106_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3718.22-3718.49" *) 5'h07;
  assign _107_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3719.22-3719.49" *) 5'h08;
  assign _108_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3720.22-3720.49" *) 5'h09;
  assign _109_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3722.22-3722.50" *) 5'h0a;
  assign _110_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3723.22-3723.50" *) 5'h0b;
  assign _111_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3724.22-3724.50" *) 5'h0c;
  assign _112_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3725.22-3725.50" *) 5'h0d;
  assign _113_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3726.22-3726.50" *) 5'h0e;
  assign _114_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3727.22-3727.50" *) 5'h0f;
  assign _115_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3728.22-3728.50" *) 5'h10;
  assign _116_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3729.22-3729.50" *) 5'h11;
  assign _117_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3730.22-3730.50" *) 5'h12;
  assign _118_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3731.22-3731.50" *) 5'h13;
  assign _119_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3733.22-3733.50" *) 5'h14;
  assign _120_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3734.22-3734.50" *) 5'h15;
  assign _121_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3735.22-3735.50" *) 5'h16;
  assign _122_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3736.22-3736.50" *) 5'h17;
  assign _123_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3737.22-3737.50" *) 5'h18;
  assign _124_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3738.22-3738.50" *) 5'h19;
  assign _125_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3739.22-3739.50" *) 5'h1a;
  assign _126_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3740.22-3740.50" *) 5'h1b;
  assign _127_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3741.22-3741.50" *) 5'h1c;
  assign _128_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3742.22-3742.50" *) 5'h1d;
  assign _129_ = i_shift_amount[4:0] == (* src = "../vtr/verilog/arm_core.v:3744.22-3744.50" *) 5'h1e;
  assign _130_ = ! (* src = "../vtr/verilog/arm_core.v:3747.31-3747.48" *) i_function;
  assign _131_ = i_function == (* src = "../vtr/verilog/arm_core.v:3748.31-3748.48" *) 2'h1;
  assign _132_ = i_function == (* src = "../vtr/verilog/arm_core.v:3749.31-3749.48" *) 2'h2;
  assign _133_ = i_shift_imm_zero ? (* src = "../vtr/verilog/arm_core.v:3579.22-3616.81" *) { i_carry_in, i_in } : _134_;
  assign _134_ = _000_ ? (* src = "../vtr/verilog/arm_core.v:3581.22-3616.81" *) { i_carry_in, i_in } : _135_;
  assign _135_ = _001_ ? (* src = "../vtr/verilog/arm_core.v:3582.22-3616.81" *) { i_in, 1'h0 } : _136_;
  assign _136_ = _002_ ? (* src = "../vtr/verilog/arm_core.v:3583.22-3616.81" *) { i_in[30:0], 2'h0 } : _137_;
  assign _137_ = _003_ ? (* src = "../vtr/verilog/arm_core.v:3584.22-3616.81" *) { i_in[29:0], 3'h0 } : _138_;
  assign _138_ = _004_ ? (* src = "../vtr/verilog/arm_core.v:3585.22-3616.81" *) { i_in[28:0], 4'h0 } : _139_;
  assign _139_ = _005_ ? (* src = "../vtr/verilog/arm_core.v:3586.22-3616.81" *) { i_in[27:0], 5'h00 } : _140_;
  assign _140_ = _006_ ? (* src = "../vtr/verilog/arm_core.v:3587.22-3616.81" *) { i_in[26:0], 6'h00 } : _141_;
  assign _141_ = _007_ ? (* src = "../vtr/verilog/arm_core.v:3588.22-3616.81" *) { i_in[25:0], 7'h00 } : _142_;
  assign _142_ = _008_ ? (* src = "../vtr/verilog/arm_core.v:3589.22-3616.81" *) { i_in[24:0], 8'h00 } : _143_;
  assign _143_ = _009_ ? (* src = "../vtr/verilog/arm_core.v:3590.22-3616.81" *) { i_in[23:0], 9'h000 } : _144_;
  assign _144_ = _010_ ? (* src = "../vtr/verilog/arm_core.v:3591.22-3616.81" *) { i_in[22:0], 10'h000 } : _145_;
  assign _145_ = _011_ ? (* src = "../vtr/verilog/arm_core.v:3592.22-3616.81" *) { i_in[21:0], 11'h000 } : _146_;
  assign _146_ = _012_ ? (* src = "../vtr/verilog/arm_core.v:3594.22-3616.81" *) { i_in[20:0], 12'h000 } : _147_;
  assign _147_ = _013_ ? (* src = "../vtr/verilog/arm_core.v:3595.22-3616.81" *) { i_in[19:0], 13'h0000 } : _148_;
  assign _148_ = _014_ ? (* src = "../vtr/verilog/arm_core.v:3596.22-3616.81" *) { i_in[18:0], 14'h0000 } : _149_;
  assign _149_ = _015_ ? (* src = "../vtr/verilog/arm_core.v:3597.22-3616.81" *) { i_in[17:0], 15'h0000 } : _150_;
  assign _150_ = _016_ ? (* src = "../vtr/verilog/arm_core.v:3598.22-3616.81" *) { i_in[16:0], 16'h0000 } : _151_;
  assign _151_ = _017_ ? (* src = "../vtr/verilog/arm_core.v:3599.22-3616.81" *) { i_in[15:0], 17'h00000 } : _152_;
  assign _152_ = _018_ ? (* src = "../vtr/verilog/arm_core.v:3600.22-3616.81" *) { i_in[14:0], 18'h00000 } : _153_;
  assign _153_ = _019_ ? (* src = "../vtr/verilog/arm_core.v:3601.22-3616.81" *) { i_in[13:0], 19'h00000 } : _154_;
  assign _154_ = _020_ ? (* src = "../vtr/verilog/arm_core.v:3602.22-3616.81" *) { i_in[12:0], 20'h00000 } : _155_;
  assign _155_ = _021_ ? (* src = "../vtr/verilog/arm_core.v:3603.22-3616.81" *) { i_in[11:0], 21'h000000 } : _156_;
  assign _156_ = _022_ ? (* src = "../vtr/verilog/arm_core.v:3605.22-3616.81" *) { i_in[10:0], 22'h000000 } : _157_;
  assign _157_ = _023_ ? (* src = "../vtr/verilog/arm_core.v:3606.22-3616.81" *) { i_in[9:0], 23'h000000 } : _158_;
  assign _158_ = _024_ ? (* src = "../vtr/verilog/arm_core.v:3607.22-3616.81" *) { i_in[8:0], 24'h000000 } : _159_;
  assign _159_ = _025_ ? (* src = "../vtr/verilog/arm_core.v:3608.22-3616.81" *) { i_in[7:0], 25'h0000000 } : _160_;
  assign _160_ = _026_ ? (* src = "../vtr/verilog/arm_core.v:3609.22-3616.81" *) { i_in[6:0], 26'h0000000 } : _161_;
  assign _161_ = _027_ ? (* src = "../vtr/verilog/arm_core.v:3610.22-3616.81" *) { i_in[5:0], 27'h0000000 } : _162_;
  assign _162_ = _028_ ? (* src = "../vtr/verilog/arm_core.v:3611.22-3616.81" *) { i_in[4:0], 28'h0000000 } : _163_;
  assign _163_ = _029_ ? (* src = "../vtr/verilog/arm_core.v:3612.22-3616.81" *) { i_in[3:0], 29'h00000000 } : _164_;
  assign _164_ = _030_ ? (* src = "../vtr/verilog/arm_core.v:3613.22-3616.81" *) { i_in[2:0], 30'h00000000 } : _165_;
  assign _165_ = _031_ ? (* src = "../vtr/verilog/arm_core.v:3614.22-3616.81" *) { i_in[1:0], 31'h00000000 } : _166_;
  assign _166_ = _032_ ? (* src = "../vtr/verilog/arm_core.v:3615.22-3616.81" *) { i_in[0], 32'h00000000 } : 33'h000000000;
  assign _167_ = i_shift_imm_zero ? (* src = "../vtr/verilog/arm_core.v:3623.22-3660.79" *) { i_in[31], 32'h00000000 } : _168_;
  assign _168_ = _033_ ? (* src = "../vtr/verilog/arm_core.v:3624.22-3660.79" *) { i_carry_in, i_in } : _169_;
  assign _169_ = _034_ ? (* src = "../vtr/verilog/arm_core.v:3625.22-3660.79" *) { i_in[0], 1'h0, i_in[31:1] } : _170_;
  assign _170_ = _035_ ? (* src = "../vtr/verilog/arm_core.v:3626.22-3660.79" *) { i_in[1], 2'h0, i_in[31:2] } : _171_;
  assign _171_ = _036_ ? (* src = "../vtr/verilog/arm_core.v:3627.22-3660.79" *) { i_in[2], 3'h0, i_in[31:3] } : _172_;
  assign _172_ = _037_ ? (* src = "../vtr/verilog/arm_core.v:3628.22-3660.79" *) { i_in[3], 4'h0, i_in[31:4] } : _173_;
  assign _173_ = _038_ ? (* src = "../vtr/verilog/arm_core.v:3629.22-3660.79" *) { i_in[4], 5'h00, i_in[31:5] } : _174_;
  assign _174_ = _039_ ? (* src = "../vtr/verilog/arm_core.v:3630.22-3660.79" *) { i_in[5], 6'h00, i_in[31:6] } : _175_;
  assign _175_ = _040_ ? (* src = "../vtr/verilog/arm_core.v:3631.22-3660.79" *) { i_in[6], 7'h00, i_in[31:7] } : _176_;
  assign _176_ = _041_ ? (* src = "../vtr/verilog/arm_core.v:3632.22-3660.79" *) { i_in[7], 8'h00, i_in[31:8] } : _177_;
  assign _177_ = _042_ ? (* src = "../vtr/verilog/arm_core.v:3633.22-3660.79" *) { i_in[8], 9'h000, i_in[31:9] } : _178_;
  assign _178_ = _043_ ? (* src = "../vtr/verilog/arm_core.v:3635.22-3660.79" *) { i_in[9], 10'h000, i_in[31:10] } : _179_;
  assign _179_ = _044_ ? (* src = "../vtr/verilog/arm_core.v:3636.22-3660.79" *) { i_in[10], 11'h000, i_in[31:11] } : _180_;
  assign _180_ = _045_ ? (* src = "../vtr/verilog/arm_core.v:3637.22-3660.79" *) { i_in[11], 12'h000, i_in[31:12] } : _181_;
  assign _181_ = _046_ ? (* src = "../vtr/verilog/arm_core.v:3638.22-3660.79" *) { i_in[12], 13'h0000, i_in[31:13] } : _182_;
  assign _182_ = _047_ ? (* src = "../vtr/verilog/arm_core.v:3639.22-3660.79" *) { i_in[13], 14'h0000, i_in[31:14] } : _183_;
  assign _183_ = _048_ ? (* src = "../vtr/verilog/arm_core.v:3640.22-3660.79" *) { i_in[14], 15'h0000, i_in[31:15] } : _184_;
  assign _184_ = _049_ ? (* src = "../vtr/verilog/arm_core.v:3641.22-3660.79" *) { i_in[15], 16'h0000, i_in[31:16] } : _185_;
  assign _185_ = _050_ ? (* src = "../vtr/verilog/arm_core.v:3642.22-3660.79" *) { i_in[16], 17'h00000, i_in[31:17] } : _186_;
  assign _186_ = _051_ ? (* src = "../vtr/verilog/arm_core.v:3643.22-3660.79" *) { i_in[17], 18'h00000, i_in[31:18] } : _187_;
  assign _187_ = _052_ ? (* src = "../vtr/verilog/arm_core.v:3644.22-3660.79" *) { i_in[18], 19'h00000, i_in[31:19] } : _188_;
  assign _188_ = _053_ ? (* src = "../vtr/verilog/arm_core.v:3646.22-3660.79" *) { i_in[19], 20'h00000, i_in[31:20] } : _189_;
  assign _189_ = _054_ ? (* src = "../vtr/verilog/arm_core.v:3647.22-3660.79" *) { i_in[20], 21'h000000, i_in[31:21] } : _190_;
  assign _190_ = _055_ ? (* src = "../vtr/verilog/arm_core.v:3648.22-3660.79" *) { i_in[21], 22'h000000, i_in[31:22] } : _191_;
  assign _191_ = _056_ ? (* src = "../vtr/verilog/arm_core.v:3649.22-3660.79" *) { i_in[22], 23'h000000, i_in[31:23] } : _192_;
  assign _192_ = _057_ ? (* src = "../vtr/verilog/arm_core.v:3650.22-3660.79" *) { i_in[23], 24'h000000, i_in[31:24] } : _193_;
  assign _193_ = _058_ ? (* src = "../vtr/verilog/arm_core.v:3651.22-3660.79" *) { i_in[24], 25'h0000000, i_in[31:25] } : _194_;
  assign _194_ = _059_ ? (* src = "../vtr/verilog/arm_core.v:3652.22-3660.79" *) { i_in[25], 26'h0000000, i_in[31:26] } : _195_;
  assign _195_ = _060_ ? (* src = "../vtr/verilog/arm_core.v:3653.22-3660.79" *) { i_in[26], 27'h0000000, i_in[31:27] } : _196_;
  assign _196_ = _061_ ? (* src = "../vtr/verilog/arm_core.v:3654.22-3660.79" *) { i_in[27], 28'h0000000, i_in[31:28] } : _197_;
  assign _197_ = _062_ ? (* src = "../vtr/verilog/arm_core.v:3655.22-3660.79" *) { i_in[28], 29'h00000000, i_in[31:29] } : _198_;
  assign _198_ = _063_ ? (* src = "../vtr/verilog/arm_core.v:3657.22-3660.79" *) { i_in[29], 30'h00000000, i_in[31:30] } : _199_;
  assign _199_ = _064_ ? (* src = "../vtr/verilog/arm_core.v:3658.22-3660.79" *) { i_in[30], 31'h00000000, i_in[31] } : _200_;
  assign _200_ = _065_ ? (* src = "../vtr/verilog/arm_core.v:3659.22-3660.79" *) { i_in[31], 32'h00000000 } : 33'h000000000;
  assign _201_ = i_shift_imm_zero ? (* src = "../vtr/verilog/arm_core.v:3668.22-3703.88" *) { i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31] } : _202_;
  assign _202_ = _066_ ? (* src = "../vtr/verilog/arm_core.v:3669.22-3703.88" *) { i_carry_in, i_in } : _203_;
  assign _203_ = _067_ ? (* src = "../vtr/verilog/arm_core.v:3670.22-3703.88" *) { i_in[0], i_in[31], i_in[31:1] } : _204_;
  assign _204_ = _068_ ? (* src = "../vtr/verilog/arm_core.v:3671.22-3703.88" *) { i_in[1], i_in[31], i_in[31], i_in[31:2] } : _205_;
  assign _205_ = _069_ ? (* src = "../vtr/verilog/arm_core.v:3672.22-3703.88" *) { i_in[2], i_in[31], i_in[31], i_in[31], i_in[31:3] } : _206_;
  assign _206_ = _070_ ? (* src = "../vtr/verilog/arm_core.v:3673.22-3703.88" *) { i_in[3], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:4] } : _207_;
  assign _207_ = _071_ ? (* src = "../vtr/verilog/arm_core.v:3674.22-3703.88" *) { i_in[4], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:5] } : _208_;
  assign _208_ = _072_ ? (* src = "../vtr/verilog/arm_core.v:3675.22-3703.88" *) { i_in[5], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:6] } : _209_;
  assign _209_ = _073_ ? (* src = "../vtr/verilog/arm_core.v:3676.22-3703.88" *) { i_in[6], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:7] } : _210_;
  assign _210_ = _074_ ? (* src = "../vtr/verilog/arm_core.v:3677.22-3703.88" *) { i_in[7], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:8] } : _211_;
  assign _211_ = _075_ ? (* src = "../vtr/verilog/arm_core.v:3678.22-3703.88" *) { i_in[8], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:9] } : _212_;
  assign _212_ = _076_ ? (* src = "../vtr/verilog/arm_core.v:3680.22-3703.88" *) { i_in[9], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:10] } : _213_;
  assign _213_ = _077_ ? (* src = "../vtr/verilog/arm_core.v:3681.22-3703.88" *) { i_in[10], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:11] } : _214_;
  assign _214_ = _078_ ? (* src = "../vtr/verilog/arm_core.v:3682.22-3703.88" *) { i_in[11], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:12] } : _215_;
  assign _215_ = _079_ ? (* src = "../vtr/verilog/arm_core.v:3683.22-3703.88" *) { i_in[12], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:13] } : _216_;
  assign _216_ = _080_ ? (* src = "../vtr/verilog/arm_core.v:3684.22-3703.88" *) { i_in[13], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:14] } : _217_;
  assign _217_ = _081_ ? (* src = "../vtr/verilog/arm_core.v:3685.22-3703.88" *) { i_in[14], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:15] } : _218_;
  assign _218_ = _082_ ? (* src = "../vtr/verilog/arm_core.v:3686.22-3703.88" *) { i_in[15], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:16] } : _219_;
  assign _219_ = _083_ ? (* src = "../vtr/verilog/arm_core.v:3687.22-3703.88" *) { i_in[16], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:17] } : _220_;
  assign _220_ = _084_ ? (* src = "../vtr/verilog/arm_core.v:3688.22-3703.88" *) { i_in[17], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:18] } : _221_;
  assign _221_ = _085_ ? (* src = "../vtr/verilog/arm_core.v:3689.22-3703.88" *) { i_in[18], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:19] } : _222_;
  assign _222_ = _086_ ? (* src = "../vtr/verilog/arm_core.v:3691.22-3703.88" *) { i_in[19], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:20] } : _223_;
  assign _223_ = _087_ ? (* src = "../vtr/verilog/arm_core.v:3692.22-3703.88" *) { i_in[20], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:21] } : _224_;
  assign _224_ = _088_ ? (* src = "../vtr/verilog/arm_core.v:3693.22-3703.88" *) { i_in[21], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:22] } : _225_;
  assign _225_ = _089_ ? (* src = "../vtr/verilog/arm_core.v:3694.22-3703.88" *) { i_in[22], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:23] } : _226_;
  assign _226_ = _090_ ? (* src = "../vtr/verilog/arm_core.v:3695.22-3703.88" *) { i_in[23], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:24] } : _227_;
  assign _227_ = _091_ ? (* src = "../vtr/verilog/arm_core.v:3696.22-3703.88" *) { i_in[24], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:25] } : _228_;
  assign _228_ = _092_ ? (* src = "../vtr/verilog/arm_core.v:3697.22-3703.88" *) { i_in[25], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:26] } : _229_;
  assign _229_ = _093_ ? (* src = "../vtr/verilog/arm_core.v:3698.22-3703.88" *) { i_in[26], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:27] } : _230_;
  assign _230_ = _094_ ? (* src = "../vtr/verilog/arm_core.v:3699.22-3703.88" *) { i_in[27], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:28] } : _231_;
  assign _231_ = _095_ ? (* src = "../vtr/verilog/arm_core.v:3700.22-3703.88" *) { i_in[28], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:29] } : _232_;
  assign _232_ = _096_ ? (* src = "../vtr/verilog/arm_core.v:3701.22-3703.88" *) { i_in[29], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31:30] } : _233_;
  assign _233_ = _097_ ? (* src = "../vtr/verilog/arm_core.v:3702.22-3703.88" *) { i_in[30], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31] } : { i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31], i_in[31] };
  assign _234_ = i_shift_imm_zero ? (* src = "../vtr/verilog/arm_core.v:3707.22-3745.90" *) { i_in[0], i_carry_in, i_in[31:1] } : _235_;
  assign _235_ = _098_ ? (* src = "../vtr/verilog/arm_core.v:3709.22-3745.90" *) { i_carry_in, i_in } : _236_;
  assign _236_ = _099_ ? (* src = "../vtr/verilog/arm_core.v:3711.22-3745.90" *) { i_in[31], i_in } : _237_;
  assign _237_ = _100_ ? (* src = "../vtr/verilog/arm_core.v:3712.22-3745.90" *) { i_in[0], i_in[0], i_in[31:1] } : _238_;
  assign _238_ = _101_ ? (* src = "../vtr/verilog/arm_core.v:3713.22-3745.90" *) { i_in[1], i_in[1:0], i_in[31:2] } : _239_;
  assign _239_ = _102_ ? (* src = "../vtr/verilog/arm_core.v:3714.22-3745.90" *) { i_in[2], i_in[2:0], i_in[31:3] } : _240_;
  assign _240_ = _103_ ? (* src = "../vtr/verilog/arm_core.v:3715.22-3745.90" *) { i_in[3], i_in[3:0], i_in[31:4] } : _241_;
  assign _241_ = _104_ ? (* src = "../vtr/verilog/arm_core.v:3716.22-3745.90" *) { i_in[4], i_in[4:0], i_in[31:5] } : _242_;
  assign _242_ = _105_ ? (* src = "../vtr/verilog/arm_core.v:3717.22-3745.90" *) { i_in[5], i_in[5:0], i_in[31:6] } : _243_;
  assign _243_ = _106_ ? (* src = "../vtr/verilog/arm_core.v:3718.22-3745.90" *) { i_in[6], i_in[6:0], i_in[31:7] } : _244_;
  assign _244_ = _107_ ? (* src = "../vtr/verilog/arm_core.v:3719.22-3745.90" *) { i_in[7], i_in[7:0], i_in[31:8] } : _245_;
  assign _245_ = _108_ ? (* src = "../vtr/verilog/arm_core.v:3720.22-3745.90" *) { i_in[8], i_in[8:0], i_in[31:9] } : _246_;
  assign _246_ = _109_ ? (* src = "../vtr/verilog/arm_core.v:3722.22-3745.90" *) { i_in[9], i_in[9:0], i_in[31:10] } : _247_;
  assign _247_ = _110_ ? (* src = "../vtr/verilog/arm_core.v:3723.22-3745.90" *) { i_in[10], i_in[10:0], i_in[31:11] } : _248_;
  assign _248_ = _111_ ? (* src = "../vtr/verilog/arm_core.v:3724.22-3745.90" *) { i_in[11], i_in[11:0], i_in[31:12] } : _249_;
  assign _249_ = _112_ ? (* src = "../vtr/verilog/arm_core.v:3725.22-3745.90" *) { i_in[12], i_in[12:0], i_in[31:13] } : _250_;
  assign _250_ = _113_ ? (* src = "../vtr/verilog/arm_core.v:3726.22-3745.90" *) { i_in[13], i_in[13:0], i_in[31:14] } : _251_;
  assign _251_ = _114_ ? (* src = "../vtr/verilog/arm_core.v:3727.22-3745.90" *) { i_in[14], i_in[14:0], i_in[31:15] } : _252_;
  assign _252_ = _115_ ? (* src = "../vtr/verilog/arm_core.v:3728.22-3745.90" *) { i_in[15], i_in[15:0], i_in[31:16] } : _253_;
  assign _253_ = _116_ ? (* src = "../vtr/verilog/arm_core.v:3729.22-3745.90" *) { i_in[16], i_in[16:0], i_in[31:17] } : _254_;
  assign _254_ = _117_ ? (* src = "../vtr/verilog/arm_core.v:3730.22-3745.90" *) { i_in[17], i_in[17:0], i_in[31:18] } : _255_;
  assign _255_ = _118_ ? (* src = "../vtr/verilog/arm_core.v:3731.22-3745.90" *) { i_in[18], i_in[18:0], i_in[31:19] } : _256_;
  assign _256_ = _119_ ? (* src = "../vtr/verilog/arm_core.v:3733.22-3745.90" *) { i_in[19], i_in[19:0], i_in[31:20] } : _257_;
  assign _257_ = _120_ ? (* src = "../vtr/verilog/arm_core.v:3734.22-3745.90" *) { i_in[20], i_in[20:0], i_in[31:21] } : _258_;
  assign _258_ = _121_ ? (* src = "../vtr/verilog/arm_core.v:3735.22-3745.90" *) { i_in[21], i_in[21:0], i_in[31:22] } : _259_;
  assign _259_ = _122_ ? (* src = "../vtr/verilog/arm_core.v:3736.22-3745.90" *) { i_in[22], i_in[22:0], i_in[31:23] } : _260_;
  assign _260_ = _123_ ? (* src = "../vtr/verilog/arm_core.v:3737.22-3745.90" *) { i_in[23], i_in[23:0], i_in[31:24] } : _261_;
  assign _261_ = _124_ ? (* src = "../vtr/verilog/arm_core.v:3738.22-3745.90" *) { i_in[24], i_in[24:0], i_in[31:25] } : _262_;
  assign _262_ = _125_ ? (* src = "../vtr/verilog/arm_core.v:3739.22-3745.90" *) { i_in[25], i_in[25:0], i_in[31:26] } : _263_;
  assign _263_ = _126_ ? (* src = "../vtr/verilog/arm_core.v:3740.22-3745.90" *) { i_in[26], i_in[26:0], i_in[31:27] } : _264_;
  assign _264_ = _127_ ? (* src = "../vtr/verilog/arm_core.v:3741.22-3745.90" *) { i_in[27], i_in[27:0], i_in[31:28] } : _265_;
  assign _265_ = _128_ ? (* src = "../vtr/verilog/arm_core.v:3742.22-3745.90" *) { i_in[28], i_in[28:0], i_in[31:29] } : _266_;
  assign _266_ = _129_ ? (* src = "../vtr/verilog/arm_core.v:3744.22-3745.90" *) { i_in[29], i_in[29:0], i_in[31:30] } : { i_in[30], i_in[30:0], i_in[31] };
  assign _267_ = _130_ ? (* src = "../vtr/verilog/arm_core.v:3747.31-3750.58" *) lsl_out : _268_;
  assign _268_ = _131_ ? (* src = "../vtr/verilog/arm_core.v:3748.31-3750.58" *) lsr_out : _269_;
  assign _269_ = _132_ ? (* src = "../vtr/verilog/arm_core.v:3749.31-3750.58" *) asr_out : ror_out;
  assign lsl_out = _133_;
  assign lsr_out = _167_;
  assign asr_out = _201_;
  assign ror_out = _234_;
  assign { o_carry_out, o_out } = _267_;
endmodule
