#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f01085af5b0 .scope module, "decode_test" "decode_test" 2 1;
 .timescale 0 0;
v0x7f01085d0d20_0 .net "PC_in", 31 0, v0x7f01085d0420_0;  1 drivers
v0x7f01085d0e00_0 .net "PC_out", 31 0, v0x7f01085cef00_0;  1 drivers
v0x7f01085d0ec0_0 .net "alu_op", 3 0, v0x7f01085cefe0_0;  1 drivers
v0x7f01085d0f90_0 .net "alu_source", 0 0, v0x7f01085cf0d0_0;  1 drivers
v0x7f01085d1060_0 .net "branch_flag", 0 0, v0x7f01085cf190_0;  1 drivers
v0x7f01085d1150_0 .net "branch_offset", 31 0, v0x7f01085cf2a0_0;  1 drivers
v0x7f01085d1220_0 .var "clk", 0 0;
v0x7f01085d1310_0 .net "funct", 5 0, v0x7f01085cf440_0;  1 drivers
v0x7f01085d13b0_0 .net "instruction", 31 0, v0x7f01085d0a60_0;  1 drivers
v0x7f01085d14e0_0 .net "mem_read", 0 0, v0x7f01085cf690_0;  1 drivers
v0x7f01085d1580_0 .net "mem_to_reg", 0 0, v0x7f01085cf750_0;  1 drivers
v0x7f01085d1650_0 .net "mem_write", 0 0, v0x7f01085cf810_0;  1 drivers
v0x7f01085d1720_0 .net "opcode", 5 0, v0x7f01085cf8d0_0;  1 drivers
v0x7f01085d17f0_0 .net "rd", 4 0, v0x7f01085cf9b0_0;  1 drivers
v0x7f01085d18c0_0 .net "reg_dest", 0 0, v0x7f01085cfa90_0;  1 drivers
v0x7f01085d1990_0 .net "reg_write", 0 0, v0x7f01085cfb50_0;  1 drivers
v0x7f01085d1a60_0 .net "rs", 4 0, v0x7f01085cfc10_0;  1 drivers
v0x7f01085d1c10_0 .net "rt", 4 0, v0x7f01085cfdc0_0;  1 drivers
v0x7f01085d1cb0_0 .net "shamt", 4 0, v0x7f01085cfe60_0;  1 drivers
E_0x7f010858d910/0 .event edge, v0x7f01085cef00_0, v0x7f01085cf8d0_0, v0x7f01085cf440_0, v0x7f01085cfa90_0;
E_0x7f010858d910/1 .event edge, v0x7f01085cf190_0, v0x7f01085cfb50_0, v0x7f01085cf810_0, v0x7f01085cf690_0;
E_0x7f010858d910/2 .event edge, v0x7f01085cf750_0, v0x7f01085cf0d0_0, v0x7f01085cf2a0_0, v0x7f01085cefe0_0;
E_0x7f010858d910/3 .event edge, v0x7f01085cfe60_0, v0x7f01085cf9b0_0, v0x7f01085cfdc0_0, v0x7f01085cfc10_0;
E_0x7f010858d910 .event/or E_0x7f010858d910/0, E_0x7f010858d910/1, E_0x7f010858d910/2, E_0x7f010858d910/3;
S_0x7f01085a0c10 .scope module, "d" "decode" 2 20, 3 1 0, S_0x7f01085af5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rs"
    .port_info 1 /OUTPUT 5 "rt"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "shamt"
    .port_info 4 /OUTPUT 1 "alu_source"
    .port_info 5 /OUTPUT 4 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_to_reg"
    .port_info 7 /OUTPUT 1 "mem_read"
    .port_info 8 /OUTPUT 1 "mem_write"
    .port_info 9 /OUTPUT 1 "reg_write"
    .port_info 10 /OUTPUT 1 "branch_flag"
    .port_info 11 /OUTPUT 32 "branch_offset"
    .port_info 12 /OUTPUT 1 "reg_dest"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 6 "opcode"
    .port_info 15 /OUTPUT 32 "PC_out"
    .port_info 16 /INPUT 1 "clk"
    .port_info 17 /INPUT 32 "instruction"
    .port_info 18 /INPUT 32 "PC_in"
v0x7f01085af8f0_0 .net "PC_in", 31 0, v0x7f01085d0420_0;  alias, 1 drivers
v0x7f01085cef00_0 .var "PC_out", 31 0;
v0x7f01085cefe0_0 .var "alu_op", 3 0;
v0x7f01085cf0d0_0 .var "alu_source", 0 0;
v0x7f01085cf190_0 .var "branch_flag", 0 0;
v0x7f01085cf2a0_0 .var "branch_offset", 31 0;
v0x7f01085cf380_0 .net "clk", 0 0, v0x7f01085d1220_0;  1 drivers
v0x7f01085cf440_0 .var "funct", 5 0;
v0x7f01085cf520_0 .net "instruction", 31 0, v0x7f01085d0a60_0;  alias, 1 drivers
v0x7f01085cf690_0 .var "mem_read", 0 0;
v0x7f01085cf750_0 .var "mem_to_reg", 0 0;
v0x7f01085cf810_0 .var "mem_write", 0 0;
v0x7f01085cf8d0_0 .var "opcode", 5 0;
v0x7f01085cf9b0_0 .var "rd", 4 0;
v0x7f01085cfa90_0 .var "reg_dest", 0 0;
v0x7f01085cfb50_0 .var "reg_write", 0 0;
v0x7f01085cfc10_0 .var "rs", 4 0;
v0x7f01085cfdc0_0 .var "rt", 4 0;
v0x7f01085cfe60_0 .var "shamt", 4 0;
E_0x7f01085acbd0 .event edge, v0x7f01085cf440_0, v0x7f01085cf8d0_0;
E_0x7f01085ac4d0 .event edge, v0x7f01085cf520_0;
S_0x7f01085d0240 .scope module, "f" "fetch" 2 18, 4 1 0, S_0x7f01085af5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "branch_address"
    .port_info 4 /INPUT 1 "PC_source"
v0x7f01085d0420_0 .var "PC", 31 0;
L_0x7f01070bb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f01085d0530_0 .net "PC_source", 0 0, L_0x7f01070bb060;  1 drivers
L_0x7f01070bb018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f01085d05d0_0 .net "branch_address", 31 0, L_0x7f01070bb018;  1 drivers
v0x7f01085d06c0_0 .net "clk", 0 0, v0x7f01085d1220_0;  alias, 1 drivers
v0x7f01085d0790_0 .var/i "i", 31 0;
v0x7f01085d08a0_0 .var "inst1", 31 0;
v0x7f01085d0980_0 .var "inst2", 31 0;
v0x7f01085d0a60_0 .var "instruction", 31 0;
v0x7f01085d0b20 .array "instruction_mem", 0 32, 31 0;
E_0x7f01085d03c0 .event posedge, v0x7f01085cf380_0;
S_0x7f010858df80 .scope module, "fetch_test" "fetch_test" 5 1;
 .timescale 0 0;
v0x7f01085d2910_0 .net "PC", 31 0, v0x7f01085d2020_0;  1 drivers
v0x7f01085d29f0_0 .var "clk", 0 0;
v0x7f01085d2ac0_0 .net "inst", 31 0, v0x7f01085d2640_0;  1 drivers
E_0x7f01085d1d50 .event edge, v0x7f01085d2640_0, v0x7f01085d2020_0;
S_0x7f01085d1d90 .scope module, "f" "fetch" 5 11, 4 1 0, S_0x7f010858df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "branch_address"
    .port_info 4 /INPUT 1 "PC_source"
v0x7f01085d2020_0 .var "PC", 31 0;
L_0x7f01070bb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f01085d20e0_0 .net "PC_source", 0 0, L_0x7f01070bb0f0;  1 drivers
L_0x7f01070bb0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f01085d21a0_0 .net "branch_address", 31 0, L_0x7f01070bb0a8;  1 drivers
v0x7f01085d2290_0 .net "clk", 0 0, v0x7f01085d29f0_0;  1 drivers
v0x7f01085d2350_0 .var/i "i", 31 0;
v0x7f01085d2480_0 .var "inst1", 31 0;
v0x7f01085d2560_0 .var "inst2", 31 0;
v0x7f01085d2640_0 .var "instruction", 31 0;
v0x7f01085d2720 .array "instruction_mem", 0 32, 31 0;
E_0x7f01085d1fe0 .event posedge, v0x7f01085d2290_0;
    .scope S_0x7f01085d0240;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d0420_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f01085d0240;
T_1 ;
    %pushi/vec4 537919493, 0, 32;
    %store/vec4 v0x7f01085d08a0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7f01085d0240;
T_2 ;
    %pushi/vec4 537985034, 0, 32;
    %store/vec4 v0x7f01085d0980_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7f01085d0240;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d0790_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7f01085d0240;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x7f01085d0240;
T_5 ;
    %wait E_0x7f01085d03c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d0790_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f01085d0790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x7f01085d08a0_0;
    %load/vec4 v0x7f01085d0790_0;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x7f01085d0790_0;
    %flag_or 4, 8;
    %store/vec4a v0x7f01085d0b20, 4, 5;
    %load/vec4 v0x7f01085d0790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d0790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d0790_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7f01085d0790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x7f01085d0980_0;
    %load/vec4 v0x7f01085d0790_0;
    %part/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x7f01085d0790_0;
    %flag_or 4, 8;
    %store/vec4a v0x7f01085d0b20, 4, 5;
    %load/vec4 v0x7f01085d0790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d0790_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x7f01085d0530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f01085d05d0_0;
    %store/vec4 v0x7f01085d0420_0, 0, 32;
T_5.4 ;
    %ix/getv 4, v0x7f01085d0420_0;
    %load/vec4a v0x7f01085d0b20, 4;
    %store/vec4 v0x7f01085d0a60_0, 0, 32;
    %load/vec4 v0x7f01085d0420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d0420_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f01085a0c10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085cf2a0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7f01085a0c10;
T_7 ;
    %wait E_0x7f01085ac4d0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7f01085cf8d0_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f01085cfc10_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f01085cfdc0_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7f01085cf9b0_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0x7f01085cfe60_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7f01085cf440_0, 0;
    %load/vec4 v0x7f01085cf520_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f01085cf2a0_0, 4, 5;
    %load/vec4 v0x7f01085af8f0_0;
    %store/vec4 v0x7f01085cef00_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f01085a0c10;
T_8 ;
    %wait E_0x7f01085acbd0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x7f01085cf0d0_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7f01085cfa90_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f01085cf690_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f01085cf810_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x7f01085cf190_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f01085cf750_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f01085cf8d0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7f01085cfb50_0, 0;
    %load/vec4 v0x7f01085cf8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f01085cf440_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f01085cf8d0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x7f01085cf8d0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x7f01085cf8d0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f01085cefe0_0, 0;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f01085af5b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f01085d1220_0, 0, 1;
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f01085d1220_0;
    %inv;
    %store/vec4 v0x7f01085d1220_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x7f01085af5b0;
T_10 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f01085af5b0;
T_11 ;
    %wait E_0x7f010858d910;
    %vpi_call 2 26 "$monitor", "rs = %d, rt = %d, rd = %d, shamt = %d, alu_source = %d, alu_op = %d, mem_to_reg = %d, mem_read = %d, \012 mem_write = %d, reg_write = %d, branch_flag = %d, branch_offset = %d, reg_dest = %d, funct = %d, opcode = %d, PC_out = %d", v0x7f01085d1a60_0, v0x7f01085d1c10_0, v0x7f01085d17f0_0, v0x7f01085d1cb0_0, v0x7f01085d0f90_0, v0x7f01085d0ec0_0, v0x7f01085d1580_0, v0x7f01085d14e0_0, v0x7f01085d1650_0, v0x7f01085d1990_0, v0x7f01085d1060_0, v0x7f01085d1150_0, v0x7f01085d18c0_0, v0x7f01085d1310_0, v0x7f01085d1720_0, v0x7f01085d0e00_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f01085d1d90;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d2020_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7f01085d1d90;
T_13 ;
    %pushi/vec4 537919493, 0, 32;
    %store/vec4 v0x7f01085d2480_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7f01085d1d90;
T_14 ;
    %pushi/vec4 537985034, 0, 32;
    %store/vec4 v0x7f01085d2560_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x7f01085d1d90;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d2350_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x7f01085d1d90;
T_16 ;
    %end;
    .thread T_16;
    .scope S_0x7f01085d1d90;
T_17 ;
    %wait E_0x7f01085d1fe0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d2350_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7f01085d2350_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x7f01085d2480_0;
    %load/vec4 v0x7f01085d2350_0;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x7f01085d2350_0;
    %flag_or 4, 8;
    %store/vec4a v0x7f01085d2720, 4, 5;
    %load/vec4 v0x7f01085d2350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d2350_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f01085d2350_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7f01085d2350_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.3, 5;
    %load/vec4 v0x7f01085d2560_0;
    %load/vec4 v0x7f01085d2350_0;
    %part/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x7f01085d2350_0;
    %flag_or 4, 8;
    %store/vec4a v0x7f01085d2720, 4, 5;
    %load/vec4 v0x7f01085d2350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d2350_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %load/vec4 v0x7f01085d20e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x7f01085d21a0_0;
    %store/vec4 v0x7f01085d2020_0, 0, 32;
T_17.4 ;
    %ix/getv 4, v0x7f01085d2020_0;
    %load/vec4a v0x7f01085d2720, 4;
    %store/vec4 v0x7f01085d2640_0, 0, 32;
    %load/vec4 v0x7f01085d2020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f01085d2020_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f010858df80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f01085d29f0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7f010858df80;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f01085d29f0_0, 0, 1;
T_19.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f01085d29f0_0;
    %inv;
    %store/vec4 v0x7f01085d29f0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x7f010858df80;
T_20 ;
    %delay 200, 0;
    %vpi_call 5 7 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x7f010858df80;
T_21 ;
    %wait E_0x7f01085d1d50;
    %vpi_call 5 14 "$monitor", "PC = %d, inst = %b", v0x7f01085d2910_0, v0x7f01085d2ac0_0 {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "decode_test.v";
    "decode.v";
    "fetch.v";
    "fetch_test.v";
