---
source_pdf: rp2350-datasheet-8.pdf
repository: llm_database
chapter: Chapter 8. Clocks
section: 8.6.3. Calculating PLL parameters
pages: 577-581
type: technical_spec
generated_at: 2026-03-01T08:45:43.944040+00:00
---

# 8.6.3. Calculating PLL parameters

RP2350 Datasheet

8.6.3. Calculating PLL parameters

To configure the PLL, you must know the frequency of the reference clock, which is routed directly from the crystal

oscillator. This will often be a 12 MHz crystal, for compatibility with RP2350’s USB bootrom. The PLL’s final output

frequency FOUTPOSTDIV can then be calculated as (FREF / REFDIV) × FBDIV / (POSTDIV1 × POSTDIV2). With a desired output

frequency in mind, you must select PLL parameters according to the following constraints of the PLL design:

• minimum reference frequency (FREF / REFDIV) is 5 MHz
• oscillator frequency (FOUTVCO) must be in the range 750 MHz-1600 MHz
• feedback divider (FBDIV) must be in the range 16-320
• the post dividers POSTDIV1 and POSTDIV2 must be in the range 1-7
• maximum input frequency (FREF / REFDIV) is VCO frequency divided by 16, due to minimum feedback divisor

You must also respect the maximum frequencies of the chip’s clock generators (attached to FOUTPOSTDIV). For the

system PLL this is 150 MHz, and for the USB PLL, 48 MHz. If using a crystal oscillator with a frequency of less than

75 MHz, REFDIV should be 1 assuming a VCO of 1200 MHz-1600 MHz. If using a fast crystal with a low VCO frequency,

the reference divisor may need to be increased to keep the PLL input within a suitable range.


TIP

When two different values are required for POSTDIV1 and POSTDIV2, assign the higher value to POSTDIV1 for lower power

consumption.

In the RP2350 reference design (see Hardware design with RP2350, Minimal Design Example), which attaches a 12 MHz

crystal to the crystal oscillator, the minimum VCO frequency is 12 MHz × 63 = 756 MHz, and the maximum VCO

frequency is 12 MHz × 133 = 1596 MHz. As a result, FBDIV must remain in the range 63 to 133 to avoid leaving the

supported range of VCO frequencies. Setting FBDIV to 100 would synthesise a 1200 MHz VCO frequency. A POSTDIV1

value of 6 and a POSTDIV2 value of 2 would divide this by 12 in total, producing a clean 100 MHz at the PLL’s final output.

8.6.3.1. Jitter versus power consumption

Often, several sets of PLL configuration parameters achieve the desired output frequency (or a close approximation).

You decide whether to prioritise lower power consumption or lower jitter: cycle-to-cycle variation in the PLL’s output

clock period. Jitter decreases as VCO frequency increases, because you can use higher post-divide values. Consider the

following scenarios:

• 1500 MHz VCO / 6 / 2 = 125 MHz
• 750 MHz VCO / 6 / 1 = 125 MHz

The 1500 MHz configuration uses the most power, but produces the least jitter. The 750 MHz configuration uses the

least power, but produces the most jitter.

You can slightly adjust the desired output frequency to allow for a much lower VCO frequency by bringing the output to

a closer rational multiple of the input. Some frequencies are not be achievable at all with a possible VCO frequency and

combination of divisors.

Because RP2350’s digital logic compensates for the worst possible jitter on the system clock, this doesn’t affect

system stability. However, applications often require a highly accurate clock for data transfers that follow the USB

specification, which defines a maximum amount of allowable jitter.

8.6.3.2. Calculating parameters with vcocalc.py

SDK provides a Python script that searches for the best VCO and post divider options for a desired output frequency:

8.6. PLL
576

RP2350 Datasheet

SDK: https://github.com/raspberrypi/pico-sdk/blob/master/src/rp2_common/hardware_clocks/scripts/vcocalc.py

```c
 1 #!/usr/bin/env python3
 2 
 3 import argparse
 4 import sys
 5 
 6 # Fixed hardware parameters
 7 fbdiv_range = range(16, 320 + 1)
 8 postdiv_range = range(1, 7 + 1)
 9 ref_min = 5
10 refdiv_min = 1
11 refdiv_max = 63
12 
13 def validRefdiv(string):
14     if ((int(string) < refdiv_min) or (int(string) > refdiv_max)):
15         raise ValueError("REFDIV must be in the range {} to {}".format(refdiv_min,
   refdiv_max))
16     return int(string)
17 
18 parser = argparse.ArgumentParser(description="PLL parameter calculator")
19 parser.add_argument("--input", "-i", default=12, help="Input (reference) frequency. Default
   12 MHz", type=float)
20 parser.add_argument("--ref-min", default=5, help="Override minimum reference frequency.
   Default 5 MHz", type=float)
21 parser.add_argument("--vco-max", default=1600, help="Override maximum VCO frequency. Default
   1600 MHz", type=float)
22 parser.add_argument("--vco-min", default=750, help="Override minimum VCO frequency. Default
   750 MHz", type=float)
23 parser.add_argument("--cmake", action="store_true", help="Print out a CMake snippet to apply
   the selected PLL parameters to your program")
24 parser.add_argument("--cmake-only", action="store_true", help="Same as --cmake, but do not
   print anything other than the CMake output")
25 parser.add_argument("--cmake-executable-name", default="<program>", help="Set the executable
   name to use in the generated CMake output")
26 parser.add_argument("--lock-refdiv", help="Lock REFDIV to specified number in the range {} to
   {}".format(refdiv_min, refdiv_max), type=validRefdiv)
27 parser.add_argument("--low-vco", "-l", action="store_true", help="Use a lower VCO frequency
   when possible. This reduces power consumption, at the cost of increased jitter")
28 parser.add_argument("output", help="Output frequency in MHz.", type=float)
29 args = parser.parse_args()
30 
31 refdiv_range = range(refdiv_min, max(refdiv_min, min(refdiv_max, int(args.input / args
   .ref_min))) + 1)
32 if args.lock_refdiv:
33     print("Locking REFDIV to", args.lock_refdiv)
34     refdiv_range = [args.lock_refdiv]
35 
36 best = (0, 0, 0, 0, 0, 0)
37 best_margin = args.output
38 
39 for refdiv in refdiv_range:
40     for fbdiv in fbdiv_range:
41         vco = args.input / refdiv * fbdiv
42         if vco < args.vco_min or vco > args.vco_max:
43             continue
44         # pd1 is inner loop so that we prefer higher ratios of pd1:pd2
45         for pd2 in postdiv_range:
46             for pd1 in postdiv_range:
47                 out = vco / pd1 / pd2
48                 margin = abs(out - args.output)
49                 vco_is_better = vco < best[5] if args.low_vco else vco > best[5]
50                 if ((vco * 1000) % (pd1 * pd2)):
```

8.6. PLL
577

RP2350 Datasheet

```c
51                     continue
52                 if margin < best_margin or (abs(margin - best_margin) < 1e-9 and
   vco_is_better):
53                     best = (out, fbdiv, pd1, pd2, refdiv, vco)
54                     best_margin = margin
55 
56 best_out, best_fbdiv, best_pd1, best_pd2, best_refdiv, best_vco = best
57 
58 if best[0] > 0:
59     cmake_output = \
60 f"""target_compile_definitions({args.cmake_executable_name} PRIVATE
61     PLL_SYS_REFDIV={best_refdiv}
62     PLL_SYS_VCO_FREQ_HZ={int((args.input * 1_000_000) / best_refdiv * best_fbdiv)}
63     PLL_SYS_POSTDIV1={best_pd1}
64     PLL_SYS_POSTDIV2={best_pd2}
65     SYS_CLK_HZ={int((args.input * 1_000_000) / (best_refdiv * best_pd1 * best_pd2) *
   best_fbdiv)}
66 )
67 """
68     if not args.cmake_only:
69         print("Requested: {} MHz".format(args.output))
70         print("Achieved:  {} MHz".format(best_out))
71         print("REFDIV:    {}".format(best_refdiv))
72         print("FBDIV:     {} (VCO = {} MHz)".format(best_fbdiv, args.input / best_refdiv *
   best_fbdiv))
73         print("PD1:       {}".format(best_pd1))
74         print("PD2:       {}".format(best_pd2))
75         if best_refdiv != 1:
76             print(
77                 "\nThis requires a non-default REFDIV value.\n"
78                 "Add the following to your CMakeLists.txt to apply the REFDIV:\n"
79             )
80         elif args.cmake or args.cmake_only:
81             print("")
82     if args.cmake or args.cmake_only or best_refdiv != 1:
83         print(cmake_output)
84 else:
85     sys.exit("No solution found")
```

Given an input and output frequency, this script finds the best possible set of PLL parameters. When the script finds

multiple equally good combinations, it returns the parameters which yield the highest VCO frequency, for the best

output stability. Pass the -l or --low-vco flag to prefer lower frequencies, which reduce power consumption. Pass the

--vco-max flag to limit the maximum VCO frequency. If the script cannot find an exact match given the provided

constraints, it outputs the closest reasonable match instead.

The following example uses the script to request a 48 MHz output with the best output stability:

```c
$ ./vcocalc.py 48
Requested: 48.0 MHz
Achieved: 48.0 MHz
REFDIV: 1
FBDIV: 120 (VCO = 1440.0 MHz)
PD1: 6
PD2: 5
```

This can also be output as CMake for configuring an SDK application:

8.6. PLL
578

RP2350 Datasheet

![Page 580 figure](images/fig_p0580.png)

```c
FBDIV:     120 (VCO = 1440.0 MHz)
target_compile_definitions(<program> PRIVATE
    PLL_SYS_VCO_FREQ_HZ=1440000000
```

You can also pass --cmake-only to get just the CMake output, and --cmake-executable-name to replace the <program> with the

name of the target program you are configuring.

The following example uses the script to request a 48 MHz output with the lowest power consumption:

The following example uses the script to request a 125 MHz output with the lowest power consumption, with the

reference divisor REFDIV fixed at a value of 1. Even though we stated a preference for slower VCO frequencies, the

resulting frequency remains quite high:

```c
$ ./vcocalc.py -l 125 --lock-refdiv=1
```

This happens when the best match for your requested output requires a high VCO frequency. The script always returns

the best match, preferring lower VCO frequencies only when there are multiple, equally good matches.

You can work around this by restricting the upper VCO frequency. The following example uses the script to request a

125 MHz system clock, restricting the search to VCO frequencies below 800 MHz. There is no exact match, so the script

considers near (but not exact) frequency matches. Relaxing the search to allow nearby non-exact matches significantly

reduces the minimum VCO frequency compared to the previous example:

```c
$ ./vcocalc.py -l 125 --lock-refdiv=1 --vco-max=800
FBDIV:     63 (VCO = 756.0 MHz)
```

8.6. PLL
579

RP2350 Datasheet

```c
PD2:       1
```

A 126 MHz system clock may be a tolerable deviation from the desired 125 MHz, and generating this clock consumes

less power at the PLL.

By default the script also searches reference divisors, which may give a closer match to your requested output, or

enable higher or lower VCO frequencies (depending on preference). The following example allows the script to search

FBDIV values:

```c
$ ./vcocalc.py -l 125
Requested: 125.0 MHz
Achieved:  125.0 MHz
REFDIV:    2
FBDIV:     125 (VCO = 750.0 MHz)
PD1:       6
PD2:       1
This requires a non-default REFDIV value.
Add the following to your CMakeLists.txt to apply the REFDIV:
target_compile_definitions(<program> PRIVATE
    PLL_SYS_REFDIV=2
    PLL_SYS_VCO_FREQ_HZ=750000000
    PLL_SYS_POSTDIV1=6
    PLL_SYS_POSTDIV2=1
)
```

This finds a solution with exactly the requested output, at exactly the minimum VCO frequency of 750 MHz.

All of the above assume a 12 MHz crystal. RP2350 supports a range of XOSC frequencies documented in Section 8.2,

“Crystal oscillator (XOSC)”. Suppose we had a 32 MHz crystal, and required a 150 MHz system clock, the maximum

supported on RP2350. You can specify the input frequency with the --input or -i flag, as shown in the following

example:

```c
$./vcocalc.py 150 -i 32
Requested: 150.0 MHz
Achieved:  150.0 MHz
REFDIV:    2
FBDIV:     75 (VCO = 1200.0 MHz)
PD1:       4
PD2:       2
This requires a non-default REFDIV value.
Add the following to your CMakeLists.txt to apply the REFDIV:
target_compile_definitions(<program> PRIVATE
    PLL_SYS_REFDIV=2
    PLL_SYS_VCO_FREQ_HZ=1200000000
    PLL_SYS_POSTDIV1=4
    PLL_SYS_POSTDIV2=2
)
```
