#-----------------------------------------------------------
# Vivado v2018.3.op (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep 29 15:22:21 2019
# Process ID: 11163
# Current directory: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu
# Command line: vivado msu.xpr
# Log file: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/vivado.log
# Journal file: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project msu.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/snpeffer/src/vdf/artya7/vivado-boards-master/new/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3.op2405991/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6487.996 ; gain = 110.828 ; free physical = 35826 ; free virtual = 63784
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep 29 15:24:18 2019] Launched synth_1...
Run output will be captured here: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.runs/synth_1/runme.log
[Sun Sep 29 15:24:18 2019] Launched impl_1...
Run output will be captured here: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.op
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10118.715 ; gain = 472.441 ; free physical = 32014 ; free virtual = 59461
Restored from archive | CPU: 12.110000 secs | Memory: 278.179344 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10118.715 ; gain = 472.441 ; free physical = 32012 ; free virtual = 59458
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10118.715 ; gain = 0.000 ; free physical = 32125 ; free virtual = 59572
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 943 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 940 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

open_run: Time (s): cpu = 00:01:35 ; elapsed = 00:02:22 . Memory (MB): peak = 10190.105 ; gain = 3617.691 ; free physical = 31720 ; free virtual = 59167
open_report: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 10470.188 ; gain = 190.934 ; free physical = 31100 ; free virtual = 58547
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 11889.812 ; gain = 0.000 ; free physical = 30245 ; free virtual = 57691
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12033.105 ; gain = 7.016 ; free physical = 32990 ; free virtual = 60437
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.3.op2405991/data/xsim/xsim.ini' copied to run dir:'/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/bigadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/bigadd3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigadd3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convertfrommultisymbols
WARNING: [VRFC 10-3467] initial value of parameter 'OUTPUTBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:29]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:30]
WARNING: [VRFC 10-3467] initial value of parameter 'SYMBOLS_ARE_SIGNED' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module converttomultisymbols
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'OUTPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen_iter
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:24]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen_post
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv:31]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moduloadd
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulolookup
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulolut6
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:32]
WARNING: [VRFC 10-3467] initial value of parameter 'MODBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:33]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD0' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:34]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD1' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:35]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD2' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:36]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD3' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:37]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD4' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:38]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD5' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multisymbolsquarer
WARNING: [VRFC 10-3467] initial value of parameter 'LOGNUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:23]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:24]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multisymbolsum200to1
WARNING: [VRFC 10-3467] initial value of parameter 'LOGNUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedcarrycorrection
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/square34.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/square42.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square42
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/squarer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squarer
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/squarer.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum13to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum200to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum4to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum5to2
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsignedcarrycorrection
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/xilinxdspmuladd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinxdspmuladd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3.op2405991/bin/unwrapped/lnx64.o/xelab -wto 5dfaf70b11c34eb29d2ca64e182ba043 --incr --debug typical --relax --mt 8 -d FASTSIM=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 42 for port 'sum_out' [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:168]
WARNING: [VRFC 10-3091] actual bit length 42 differs from formal bit length 44 for port 'sum_out' [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.vdfpackage
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.xilinxdspmuladd
Compiling module xil_defaultlib.square34
Compiling module xil_defaultlib.squarer(INPUTWIDTH=34)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.square42
Compiling module xil_defaultlib.squarer(INPUTWIDTH=35)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=40)
Compiling module xil_defaultlib.add3(N=42)
Compiling module xil_defaultlib.sum4to1(N=40,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=36)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=44)
Compiling module xil_defaultlib.sum4to1(N=42,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=46)
Compiling module xil_defaultlib.sum4to1(N=44,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=37)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=48)
Compiling module xil_defaultlib.sum4to1(N=46,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=50)
Compiling module xil_defaultlib.sum4to1(N=48,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=38)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=52)
Compiling module xil_defaultlib.sum4to1(N=50,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=54)
Compiling module xil_defaultlib.sum4to1(N=52,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=39)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=56)
Compiling module xil_defaultlib.sum4to1(N=54,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=58)
Compiling module xil_defaultlib.sum4to1(N=56,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.signedcarrycorrection(NUMSYMBOLS...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.converttomultisymbols(INPUTBITWI...
Compiling module xil_defaultlib.modulolookup(NUMSYMBOLS=32,LOGRA...
Compiling module xil_defaultlib.add3(N=33)
Compiling module xil_defaultlib.sum5to2(N=33,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=35)
Compiling module xil_defaultlib.sum5to2(N=35,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=37)
Compiling module xil_defaultlib.sum5to2(N=37,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=39)
Compiling module xil_defaultlib.sum5to2(N=39,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=41)
Compiling module xil_defaultlib.sum5to2(N=41,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=43)
Compiling module xil_defaultlib.sum13to1(N=39,USE_DENSE_ADDERS=1...
Compiling module xil_defaultlib.sum200to1(N=33,USE_DENSE_ADDERS=...
Compiling module xil_defaultlib.multisymbolsum200to1(LOGNUMSYMBO...
Compiling module xil_defaultlib.converttomultisymbols(INPUTBITWI...
Compiling module xil_defaultlib.unsignedcarrycorrection(NUMSYMBO...
Compiling module xil_defaultlib.convertfrommultisymbols(OUTPUTBI...
Compiling module xil_defaultlib.modular_square_metzgen_iter(MOD_...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.bigadd(N=1026)
Compiling module xil_defaultlib.bigadd3(N=1026)
Compiling module xil_defaultlib.moduloadd(MOD_LEN=1024,MODULUS=1...
Compiling module xil_defaultlib.modular_square_metzgen_post(MOD_...
Compiling module xil_defaultlib.modular_square_metzgen(MOD_LEN=1...
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3.op (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 29 16:52:49 2019...
run_program: Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 12033.105 ; gain = 0.000 ; free physical = 36493 ; free virtual = 60360
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
    1 10.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004
    2 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
    3 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
    4 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
    5 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
    6 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
    7 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
    8 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
    9 2.00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   10 2.00 4f52baaa3e11cb3734fa8828efa5b8ae8e89fccf2a885f88822346aa4cfd52f7fcb7828735d9817160a1c0b91ca1ef359be5d819dd4d2fb44f60c0a1c52d8b4e8bb0cb51506f02baed65fd5d67243bcf0bfb06677379d2ef4a736e0545d55d6dd0f86dd64f37077279401921082fd9d6b126211dafb4a2cfb99084fb771d9995
   20 1.10 0005b42b9a94a44dfd5d39f2a70374c2a188bd80458b7b051e99a87c56c19145479063ada41638ceb3938c445c904418f9a0eef549f4d8d7b9f235fdfdd2a50fd5a96951d78915bc211dbadcbe7331d7af49a70659c254fbca1cf6b96bf19a41052f73149a6cb50e3c9f2e934e907a7f3155e01109ad83b9c1947098f7e90022
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:56 . Memory (MB): peak = 12076.953 ; gain = 5.004 ; free physical = 34915 ; free virtual = 59950
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:02:01 . Memory (MB): peak = 12076.953 ; gain = 43.848 ; free physical = 34915 ; free virtual = 59950
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:43 ; elapsed = 00:03:04 . Memory (MB): peak = 12076.953 ; gain = 43.848 ; free physical = 34915 ; free virtual = 59950
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.3.op2405991/data/xsim/xsim.ini' copied to run dir:'/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/vdfpackage.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/bigadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/bigadd3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigadd3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convertfrommultisymbols
WARNING: [VRFC 10-3467] initial value of parameter 'OUTPUTBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:29]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:30]
WARNING: [VRFC 10-3467] initial value of parameter 'SYMBOLS_ARE_SIGNED' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/convertfrommultisymbols.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module converttomultisymbols
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'OUTPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/converttomultisymbols.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/dcfifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen_iter
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:24]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_iter.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen_post
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv:31]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_post.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_square_metzgen_wrapper
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv:30]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv:31]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modular_square_metzgen_wrapper.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moduloadd
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_LEN' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/moduloadd.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulolookup
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolookup.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulolut6
WARNING: [VRFC 10-3467] initial value of parameter 'MODULUS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:32]
WARNING: [VRFC 10-3467] initial value of parameter 'MODBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:33]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD0' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:34]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD1' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:35]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD2' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:36]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD3' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:37]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD4' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:38]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD5' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/modulolut6.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multisymbolsquarer
WARNING: [VRFC 10-3467] initial value of parameter 'LOGNUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:23]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:24]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multisymbolsum200to1
WARNING: [VRFC 10-3467] initial value of parameter 'LOGNUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsum200to1.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedcarrycorrection
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/signedcarrycorrection.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/square34.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/square42.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square42
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/squarer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squarer
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/squarer.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum13to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv:22]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum13to1.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum200to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum200to1.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum4to1
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum5to2
WARNING: [VRFC 10-3467] initial value of parameter 'N' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv:21]
WARNING: [VRFC 10-3467] initial value of parameter 'USE_DENSE_ADDERS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum5to2.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsignedcarrycorrection
WARNING: [VRFC 10-3467] initial value of parameter 'NUMSYMBOLS' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUTSYMBOLBITWIDTH' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:28]
WARNING: [VRFC 10-3467] initial value of parameter 'LOGRADIX' is omitted [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/unsignedcarrycorrection.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/vdfpll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdfpll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/xilinxdspmuladd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinxdspmuladd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3.op2405991/bin/unwrapped/lnx64.o/xelab -wto 5dfaf70b11c34eb29d2ca64e182ba043 --incr --debug typical --relax --mt 8 -d FASTSIM=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 42 for port 'sum_out' [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/multisymbolsquarer.sv:168]
WARNING: [VRFC 10-3091] actual bit length 42 differs from formal bit length 44 for port 'sum_out' [/home/centos/src/vdf-fpga-metzgen/modular_square/rtl/sum4to1.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.vdfpackage
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.vdfpll
Compiling module xpm.xpm_cdc_async_rst(RST_ACTIVE_HIG...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.dcfifo(WIDTH=1029)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.dcfifo(WIDTH=1028)
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.xilinxdspmuladd
Compiling module xil_defaultlib.square34
Compiling module xil_defaultlib.squarer(INPUTWIDTH=34)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.square42
Compiling module xil_defaultlib.squarer(INPUTWIDTH=35)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=40)
Compiling module xil_defaultlib.add3(N=42)
Compiling module xil_defaultlib.sum4to1(N=40,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=36)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=44)
Compiling module xil_defaultlib.sum4to1(N=42,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=46)
Compiling module xil_defaultlib.sum4to1(N=44,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=37)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=48)
Compiling module xil_defaultlib.sum4to1(N=46,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=50)
Compiling module xil_defaultlib.sum4to1(N=48,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=38)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=52)
Compiling module xil_defaultlib.sum4to1(N=50,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=54)
Compiling module xil_defaultlib.sum4to1(N=52,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.squarer(INPUTWIDTH=39)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=56)
Compiling module xil_defaultlib.sum4to1(N=54,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.add3(N=58)
Compiling module xil_defaultlib.sum4to1(N=56,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.multisymbolsquarer(LOGNUMSYMBOLS...
Compiling module xil_defaultlib.signedcarrycorrection(NUMSYMBOLS...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.converttomultisymbols(INPUTBITWI...
Compiling module xil_defaultlib.modulolookup(NUMSYMBOLS=32,LOGRA...
Compiling module xil_defaultlib.add3(N=33)
Compiling module xil_defaultlib.sum5to2(N=33,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=35)
Compiling module xil_defaultlib.sum5to2(N=35,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=37)
Compiling module xil_defaultlib.sum5to2(N=37,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=39)
Compiling module xil_defaultlib.sum5to2(N=39,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=41)
Compiling module xil_defaultlib.sum5to2(N=41,USE_DENSE_ADDERS=1)
Compiling module xil_defaultlib.add3(N=43)
Compiling module xil_defaultlib.sum13to1(N=39,USE_DENSE_ADDERS=1...
Compiling module xil_defaultlib.sum200to1(N=33,USE_DENSE_ADDERS=...
Compiling module xil_defaultlib.multisymbolsum200to1(LOGNUMSYMBO...
Compiling module xil_defaultlib.converttomultisymbols(INPUTBITWI...
Compiling module xil_defaultlib.unsignedcarrycorrection(NUMSYMBO...
Compiling module xil_defaultlib.convertfrommultisymbols(OUTPUTBI...
Compiling module xil_defaultlib.modular_square_metzgen_iter(MOD_...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.modulolut6(MODULUS=1024'b1011000...
Compiling module xil_defaultlib.bigadd(N=1026)
Compiling module xil_defaultlib.bigadd3(N=1026)
Compiling module xil_defaultlib.moduloadd(MOD_LEN=1024,MODULUS=1...
Compiling module xil_defaultlib.modular_square_metzgen_post(MOD_...
Compiling module xil_defaultlib.modular_square_metzgen(MOD_LEN=1...
Compiling module xil_defaultlib.modular_square_metzgen_wrapper(M...
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 12107.973 ; gain = 0.000 ; free physical = 30821 ; free virtual = 56008
INFO: [USF-XSim-69] 'elaborate' step finished in '76' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu/msu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/tb_behav.wcfg
WARNING: Simulation object /tb/uut/start_stages was not found in the design.
WARNING: Simulation object /tb/uut/reset_stages was not found in the design.
WARNING: Simulation object /tb/uut/sq_in_stages was not found in the design.
WARNING: Simulation object /tb/uut/sqa_out_stages was not found in the design.
WARNING: Simulation object /tb/uut/sqb_out_stages was not found in the design.
WARNING: Simulation object /tb/uut/valid_stages was not found in the design.
WARNING: Simulation object /tb/uut/ignore_valid was not found in the design.
WARNING: Simulation object /tb/uut/postvalid was not found in the design.
WARNING: Simulation object /tb/uut/IO_STAGES was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/clk was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/reset was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/valid_in was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/sqa_in was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/sqb_in was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/sq_out was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/valid_out was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/valid_reg was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/modterm was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/excess_sq_bits was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/firststagesum was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/firststagesum_reg was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/secondstagesum was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/finalstagesum was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/MOD_LEN was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/MODULUS was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/a_in was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/b_in was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/value_out was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/sum was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/sumMinusM was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/negM was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/MOD_LEN was not found in the design.
WARNING: Simulation object /tb/uut/i_modsqr_post/i_secondstagesum1/MODULUS was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.uut.i_dcfifo_to_vdf.inst_rd_xpm_fifo_async.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/uut/i_dcfifo_to_vdf/inst_rd_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_149  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.uut.i_dcfifo_from_vdf.inst_rd_xpm_fifo_async.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/uut/i_dcfifo_from_vdf/inst_rd_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_258  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12107.973 ; gain = 0.000 ; free physical = 29345 ; free virtual = 54534
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:01:42 ; elapsed = 00:01:23 . Memory (MB): peak = 12107.973 ; gain = 0.000 ; free physical = 29344 ; free virtual = 54532
run all
    1 65770.00 38cceab9f3a430f065df64b99e9660d810ec6ebd7e102357510c7da49eb4f5a5b071dffc5a74f54af8cf6ce1bf4089f03497348cb8c2d8d88f0ee03c5f477113c59f85948f6a30bdab70211e9243a6389395d590731acff2a0c96737eb13a486f71e16276e4e8bc41ef614682842353f3ae59674766ebd701859682419416cba
MISMATCH expected 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004
           actual 38cceab9f3a430f065df64b99e9660d810ec6ebd7e102357510c7da49eb4f5a5b071dffc5a74f54af8cf6ce1bf4089f03497348cb8c2d8d88f0ee03c5f477113c59f85948f6a30bdab70211e9243a6389395d590731acff2a0c96737eb13a486f71e16276e4e8bc41ef614682842353f3ae59674766ebd701859682419416cba
Overall       65769 cycles,           1 squarings, 65769.00 cyc/sq
Error: FAILURE           1 mismatches
Time: 526264 ns  Iteration: 0  Process: /tb/Initial91_38884  File: /home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv
$finish called at time : 526264 ns : File "/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/msu.srcs/tb.sv" Line 177
run: Time (s): cpu = 00:00:17 ; elapsed = 00:02:47 . Memory (MB): peak = 12107.973 ; gain = 0.000 ; free physical = 29584 ; free virtual = 54789
save_wave_config {/home/centos/src/vdf-fpga-metzgen/msu/rtl/vivado_metzgen/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 29 17:08:53 2019...
