# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 00:32:30  October 22, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		my_first_fpga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY my_first_fpga
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:32:30  OCTOBER 22, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name BDF_FILE my_first_fpga.bdf
set_global_assignment -name VERILOG_FILE simple_counter.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name QIP_FILE counter_bus_mux.qip
set_location_assignment PIN_R8 -to CLOCK_50
set_global_assignment -name SDC_FILE my_first_fpga.sdc
set_location_assignment PIN_E1 -to key[1]
set_location_assignment PIN_J15 -to key[0]
set_location_assignment PIN_N15 -to DCF77_Signal
set_location_assignment PIN_B7 -to LCD_Data_IO[7]
set_location_assignment PIN_D6 -to LCD_Data_IO[6]
set_location_assignment PIN_A7 -to LCD_Data_IO[5]
set_location_assignment PIN_C6 -to LCD_Data_IO[4]
set_location_assignment PIN_C8 -to LCD_Data_IO[3]
set_location_assignment PIN_E6 -to LCD_Data_IO[2]
set_location_assignment PIN_E7 -to LCD_Data_IO[1]
set_location_assignment PIN_D8 -to LCD_Data_IO[0]
set_location_assignment PIN_M1 -to DIP1
set_location_assignment PIN_M15 -to DIP4
set_location_assignment PIN_F8 -to LCD_RW_out
set_location_assignment PIN_F9 -to LCD_RS_out
set_location_assignment PIN_E9 -to LCD_Contrast
set_location_assignment PIN_E8 -to LDC_Enable_out
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top