<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ad9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    33.39 --||-- Mem Ch  0: Reads (MB/s):  5397.02 --|
|--            Writes(MB/s):    10.91 --||--            Writes(MB/s):  6595.92 --|
|-- Mem Ch  1: Reads (MB/s):    35.03 --||-- Mem Ch  1: Reads (MB/s):  5402.75 --|
|--            Writes(MB/s):    14.52 --||--            Writes(MB/s):  6598.23 --|
|-- Mem Ch  2: Reads (MB/s):    31.72 --||-- Mem Ch  2: Reads (MB/s):  5401.21 --|
|--            Writes(MB/s):    10.55 --||--            Writes(MB/s):  6594.84 --|
|-- Mem Ch  3: Reads (MB/s):    39.86 --||-- Mem Ch  3: Reads (MB/s):  5408.43 --|
|--            Writes(MB/s):    14.61 --||--            Writes(MB/s):  6598.24 --|
|-- NODE 0 Mem Read (MB/s) :   140.01 --||-- NODE 1 Mem Read (MB/s) : 21609.40 --|
|-- NODE 0 Mem Write(MB/s) :    50.59 --||-- NODE 1 Mem Write(MB/s) : 26387.22 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     195492 --|
|-- NODE 0 Memory (MB/s):      190.59 --||-- NODE 1 Memory (MB/s):    47996.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21749.41                --|
            |--                System Write Throughput(MB/s):      26437.80                --|
            |--               System Memory Throughput(MB/s):      48187.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3bae
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     579 K       834 K  1298 K   839 K    200 M     0     384  
 1     788 K       829 K    57 M   507 M    215 M   408    1126 K
-----------------------------------------------------------------------
 *    1367 K      1664 K    58 M   508 M    415 M   408    1126 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 27.85        
Core2: 26.26        Core3: 40.25        
Core4: 28.35        Core5: 20.08        
Core6: 27.10        Core7: 38.39        
Core8: 28.17        Core9: 20.07        
Core10: 28.82        Core11: 39.51        
Core12: 26.81        Core13: 32.18        
Core14: 27.67        Core15: 41.77        
Core16: 28.68        Core17: 32.19        
Core18: 27.99        Core19: 26.73        
Core20: 28.95        Core21: 37.37        
Core22: 27.90        Core23: 41.34        
Core24: 28.99        Core25: 39.28        
Core26: 29.78        Core27: 42.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 34.56
DDR read Latency(ns)
Socket0: 86696.43
Socket1: 373.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 27.66        
Core2: 26.53        Core3: 39.86        
Core4: 26.99        Core5: 20.28        
Core6: 29.03        Core7: 38.18        
Core8: 28.03        Core9: 20.21        
Core10: 26.95        Core11: 39.02        
Core12: 26.03        Core13: 32.12        
Core14: 28.08        Core15: 41.68        
Core16: 25.33        Core17: 31.90        
Core18: 29.76        Core19: 25.93        
Core20: 29.45        Core21: 37.65        
Core22: 27.52        Core23: 41.14        
Core24: 28.72        Core25: 39.13        
Core26: 24.20        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 34.43
DDR read Latency(ns)
Socket0: 89297.59
Socket1: 377.45
irq_total: 237801.054953654
cpu_total: 26.24
cpu_0: 0.86
cpu_1: 85.63
cpu_2: 0.07
cpu_3: 100.00
cpu_4: 0.00
cpu_5: 58.28
cpu_6: 0.20
cpu_7: 44.71
cpu_8: 0.00
cpu_9: 21.89
cpu_10: 0.07
cpu_11: 46.17
cpu_12: 0.07
cpu_13: 61.68
cpu_14: 0.07
cpu_15: 48.90
cpu_16: 0.00
cpu_17: 50.43
cpu_18: 0.07
cpu_19: 31.27
cpu_20: 0.27
cpu_21: 34.46
cpu_22: 0.20
cpu_23: 46.57
cpu_24: 0.27
cpu_25: 57.75
cpu_26: 0.13
cpu_27: 44.51
enp130s0f0_tx_bytes: 4947190
enp130s0f1_tx_bytes: 2715047
enp4s0f0_tx_bytes: 2571851
enp4s0f1_tx_bytes: 2187324
Total_tx_bytes: 12421412
enp130s0f0_rx_packets_phy: 730731
enp130s0f1_rx_packets_phy: 777848
enp4s0f0_rx_packets_phy: 678945
enp4s0f1_rx_packets_phy: 727722
Total_rx_packets_phy: 2915246
enp130s0f0_tx_bytes_phy: 5247976
enp130s0f1_tx_bytes_phy: 2885931
enp4s0f0_tx_bytes_phy: 2728010
enp4s0f1_tx_bytes_phy: 2320946
Total_tx_bytes_phy: 13182863
enp130s0f0_rx_bytes_phy: 6589738941
enp130s0f1_rx_bytes_phy: 7014626624
enp4s0f0_rx_bytes_phy: 6122724503
enp4s0f1_rx_bytes_phy: 6555765403
Total_rx_bytes_phy: 26282855471
enp130s0f0_rx_bytes: 6568179492
enp130s0f1_rx_bytes: 6968569828
enp4s0f0_rx_bytes: 6093852445
enp4s0f1_rx_bytes: 6520703516
Total_rx_bytes: 26151305281
enp130s0f0_tx_packets_phy: 74972
enp130s0f1_tx_packets_phy: 41235
enp4s0f0_tx_packets_phy: 38971
enp4s0f1_tx_packets_phy: 33157
Total_tx_packets_phy: 188335
enp130s0f0_rx_packets: 730731
enp130s0f1_rx_packets: 777855
enp4s0f0_rx_packets: 678933
enp4s0f1_rx_packets: 727724
Total_rx_packets: 2915243
enp130s0f0_tx_packets: 74957
enp130s0f1_tx_packets: 41137
enp4s0f0_tx_packets: 38967
enp4s0f1_tx_packets: 33141
Total_tx_packets: 188202


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 27.74        
Core2: 26.63        Core3: 40.33        
Core4: 26.82        Core5: 20.38        
Core6: 13.91        Core7: 38.54        
Core8: 19.75        Core9: 20.44        
Core10: 20.80        Core11: 39.33        
Core12: 18.94        Core13: 32.48        
Core14: 18.61        Core15: 41.84        
Core16: 27.52        Core17: 31.65        
Core18: 27.52        Core19: 25.60        
Core20: 27.96        Core21: 37.83        
Core22: 27.78        Core23: 41.26        
Core24: 28.17        Core25: 39.40        
Core26: 27.23        Core27: 43.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 34.61
DDR read Latency(ns)
Socket0: 86523.38
Socket1: 373.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.00        Core1: 28.13        
Core2: 27.20        Core3: 40.39        
Core4: 25.94        Core5: 20.54        
Core6: 29.32        Core7: 38.63        
Core8: 26.87        Core9: 20.49        
Core10: 27.23        Core11: 39.36        
Core12: 27.00        Core13: 32.93        
Core14: 30.68        Core15: 41.95        
Core16: 28.18        Core17: 31.38        
Core18: 28.26        Core19: 26.25        
Core20: 35.28        Core21: 38.08        
Core22: 28.29        Core23: 41.42        
Core24: 27.55        Core25: 39.39        
Core26: 28.06        Core27: 43.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 34.77
DDR read Latency(ns)
Socket0: 88083.34
Socket1: 371.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 28.03        
Core2: 28.72        Core3: 40.35        
Core4: 27.44        Core5: 20.30        
Core6: 28.58        Core7: 38.50        
Core8: 29.41        Core9: 20.33        
Core10: 27.93        Core11: 39.46        
Core12: 26.71        Core13: 33.02        
Core14: 27.20        Core15: 41.81        
Core16: 29.77        Core17: 31.19        
Core18: 29.54        Core19: 26.00        
Core20: 27.81        Core21: 37.24        
Core22: 31.05        Core23: 41.45        
Core24: 28.17        Core25: 39.29        
Core26: 28.34        Core27: 43.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.19
Socket1: 34.65
DDR read Latency(ns)
Socket0: 88275.18
Socket1: 373.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 28.31        
Core2: 28.12        Core3: 40.27        
Core4: 26.41        Core5: 20.38        
Core6: 29.81        Core7: 38.16        
Core8: 26.92        Core9: 20.41        
Core10: 27.56        Core11: 39.28        
Core12: 27.46        Core13: 32.59        
Core14: 26.89        Core15: 40.86        
Core16: 27.68        Core17: 31.55        
Core18: 28.91        Core19: 26.47        
Core20: 31.00        Core21: 37.71        
Core22: 27.69        Core23: 41.34        
Core24: 27.90        Core25: 39.30        
Core26: 27.63        Core27: 43.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 34.63
DDR read Latency(ns)
Socket0: 87645.72
Socket1: 374.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15694
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412169102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412172958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206149702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206149702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206155007; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206155007; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206159632; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206159632; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206163853; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206163853; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005180327; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4436183; Consumed Joules: 270.76; Watts: 45.09; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2318750; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14412285882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412288378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206228189; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206228189; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206228680; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206228680; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206229276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206229276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206229326; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206229326; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005221968; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7736034; Consumed Joules: 472.17; Watts: 78.63; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 6078140; Consumed DRAM Joules: 93.00; DRAM Watts: 15.49
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e1f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     202 K    690 K    0.71    0.08    0.01    0.02     7840        1        1     69
   1    1     0.35   0.34   1.03    1.20     122 M    165 M    0.26    0.26    0.04    0.05     1904     5351      122     53
   2    0     0.00   0.36   0.00    0.60    6066       41 K    0.85    0.10    0.00    0.02      112        0        0     68
   3    1     0.52   0.43   1.20    1.20     176 M    216 M    0.18    0.13    0.03    0.04     2688     5281       95     53
   4    0     0.00   0.40   0.00    0.60     109 K    443 K    0.75    0.09    0.01    0.02      448        0       63     69
   5    1     0.33   0.45   0.73    1.20      44 M     78 M    0.43    0.42    0.01    0.02      392     1167       32     54
   6    0     0.00   0.47   0.00    0.60      66 K    245 K    0.73    0.10    0.01    0.02     2184        1       16     69
   7    1     0.17   0.37   0.45    0.93      87 M    101 M    0.15    0.17    0.05    0.06     3752    11084       54     54
   8    0     0.00   0.42   0.00    0.60      16 K    101 K    0.84    0.10    0.00    0.02      280        0        2     68
   9    1     0.16   0.81   0.20    0.62    3114 K   9170 K    0.66    0.55    0.00    0.01      112      135       15     55
  10    0     0.00   0.40   0.00    0.60    6985       49 K    0.86    0.14    0.00    0.02      840        0        1     67
  11    1     0.15   0.32   0.47    0.95      90 M    109 M    0.17    0.17    0.06    0.07     1792     4509       10     54
  12    0     0.00   0.42   0.00    0.60      10 K     62 K    0.84    0.14    0.00    0.02      560        0        0     68
  13    1     0.24   0.32   0.77    1.20      98 M    133 M    0.26    0.23    0.04    0.05      616      452        6     52
  14    0     0.00   0.68   0.00    0.60      17 K     52 K    0.67    0.28    0.00    0.01     1512        2        0     68
  15    1     0.06   0.13   0.50    0.99     130 M    146 M    0.10    0.14    0.21    0.24     6048    11462       16     53
  16    0     0.00   0.34   0.00    0.60    6178       32 K    0.81    0.13    0.00    0.02      504        0        0     69
  17    1     0.14   0.22   0.63    1.20      93 M    122 M    0.23    0.23    0.07    0.09      224      144        2     53
  18    0     0.00   0.35   0.00    0.60    7735       41 K    0.81    0.11    0.00    0.02      448        0        0     69
  19    1     0.07   0.30   0.24    0.67      31 M     43 M    0.28    0.41    0.04    0.06      784     1095       10     56
  20    0     0.00   0.35   0.00    0.60    6551       38 K    0.83    0.11    0.00    0.02      336        0        0     69
  21    1     0.10   0.32   0.32    0.78      69 M     81 M    0.15    0.20    0.07    0.08     2072     8793       44     56
  22    0     0.00   0.33   0.00    0.60    4287       36 K    0.88    0.10    0.00    0.02      168        0        0     70
  23    1     0.06   0.14   0.45    0.93     117 M    132 M    0.11    0.15    0.19    0.22     3920     8093       16     56
  24    0     0.00   0.34   0.00    0.60    4536       35 K    0.87    0.09    0.00    0.02      112        0        0     70
  25    1     0.15   0.21   0.73    1.20     130 M    156 M    0.17    0.15    0.08    0.10     2800     8431      223     55
  26    0     0.00   0.35   0.00    0.60    6826       38 K    0.82    0.09    0.00    0.02      336        0        0     69
  27    1     0.06   0.14   0.40    0.88     113 M    126 M    0.11    0.14    0.20    0.22     3696     9381       11     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     471 K   1911 K    0.75    0.10    0.01    0.02    15680        4       82     60
 SKT    1     0.18   0.32   0.58    1.05    1309 M   1622 M    0.19    0.21    0.05    0.06    30800    75378      656     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.29    1.04    1309 M   1624 M    0.19    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.89 %

 C1 core residency: 23.08 %; C3 core residency: 0.12 %; C6 core residency: 48.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   56%    56%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  144 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.69     0.25     225.64      29.52         144.37
 SKT   1    108.06    132.19     395.70      77.30         141.86
---------------------------------------------------------------------------------------------------------------
       *    108.76    132.44     621.34     106.82         141.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f03
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.80 --||-- Mem Ch  0: Reads (MB/s):  5919.46 --|
|--            Writes(MB/s):    16.41 --||--            Writes(MB/s):  6573.56 --|
|-- Mem Ch  1: Reads (MB/s):    45.81 --||-- Mem Ch  1: Reads (MB/s):  5924.57 --|
|--            Writes(MB/s):    20.53 --||--            Writes(MB/s):  6577.91 --|
|-- Mem Ch  2: Reads (MB/s):    41.23 --||-- Mem Ch  2: Reads (MB/s):  5928.47 --|
|--            Writes(MB/s):    16.46 --||--            Writes(MB/s):  6573.31 --|
|-- Mem Ch  3: Reads (MB/s):    46.00 --||-- Mem Ch  3: Reads (MB/s):  5933.90 --|
|--            Writes(MB/s):    20.54 --||--            Writes(MB/s):  6577.42 --|
|-- NODE 0 Mem Read (MB/s) :   176.84 --||-- NODE 1 Mem Read (MB/s) : 23706.40 --|
|-- NODE 0 Mem Write(MB/s) :    73.93 --||-- NODE 1 Mem Write(MB/s) : 26302.21 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     238579 --|
|-- NODE 0 Memory (MB/s):      250.77 --||-- NODE 1 Memory (MB/s):    50008.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23883.24                --|
            |--                System Write Throughput(MB/s):      26376.14                --|
            |--               System Memory Throughput(MB/s):      50259.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fd9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     414 K      1142 K   723 K   504 K    198 M     0      72  
 1     515 K      1138 K    58 M   481 M    211 M     0    1197 K
-----------------------------------------------------------------------
 *     930 K      2280 K    59 M   482 M    409 M     0    1197 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.48        Core1: 32.51        
Core2: 29.18        Core3: 35.43        
Core4: 27.09        Core5: 33.55        
Core6: 26.99        Core7: 37.20        
Core8: 26.05        Core9: 26.06        
Core10: 27.86        Core11: 37.40        
Core12: 27.75        Core13: 28.20        
Core14: 28.75        Core15: 37.28        
Core16: 26.63        Core17: 41.08        
Core18: 29.97        Core19: 10.59        
Core20: 28.79        Core21: 40.65        
Core22: 27.22        Core23: 27.27        
Core24: 28.20        Core25: 36.12        
Core26: 30.15        Core27: 30.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 32.37
DDR read Latency(ns)
Socket0: 73510.39
Socket1: 445.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.18        Core1: 32.60        
Core2: 28.40        Core3: 35.57        
Core4: 29.51        Core5: 33.04        
Core6: 28.83        Core7: 37.44        
Core8: 28.53        Core9: 25.96        
Core10: 28.39        Core11: 37.14        
Core12: 26.17        Core13: 28.18        
Core14: 28.74        Core15: 37.11        
Core16: 28.99        Core17: 40.87        
Core18: 28.51        Core19: 10.53        
Core20: 28.97        Core21: 40.59        
Core22: 28.24        Core23: 26.43        
Core24: 28.80        Core25: 36.06        
Core26: 28.71        Core27: 30.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 32.23
DDR read Latency(ns)
Socket0: 76179.94
Socket1: 450.58
irq_total: 226905.9668499
cpu_total: 23.94
cpu_0: 0.80
cpu_1: 73.60
cpu_2: 0.07
cpu_3: 75.80
cpu_4: 0.07
cpu_5: 60.97
cpu_6: 0.07
cpu_7: 39.49
cpu_8: 0.07
cpu_9: 11.90
cpu_10: 0.07
cpu_11: 52.66
cpu_12: 0.00
cpu_13: 38.10
cpu_14: 0.07
cpu_15: 36.90
cpu_16: 0.13
cpu_17: 42.22
cpu_18: 0.07
cpu_19: 54.26
cpu_20: 0.07
cpu_21: 45.88
cpu_22: 0.07
cpu_23: 35.04
cpu_24: 0.07
cpu_25: 53.26
cpu_26: 0.13
cpu_27: 48.60
enp130s0f0_rx_bytes_phy: 6581177453
enp130s0f1_rx_bytes_phy: 6991059298
enp4s0f0_rx_bytes_phy: 6094015985
enp4s0f1_rx_bytes_phy: 6588824525
Total_rx_bytes_phy: 26255077261
enp130s0f0_rx_packets_phy: 729783
enp130s0f1_rx_packets_phy: 775250
enp4s0f0_rx_packets_phy: 675761
enp4s0f1_rx_packets_phy: 730631
Total_rx_packets_phy: 2911425
enp130s0f0_rx_packets: 729788
enp130s0f1_rx_packets: 775260
enp4s0f0_rx_packets: 675777
enp4s0f1_rx_packets: 730611
Total_rx_packets: 2911436
enp130s0f0_rx_bytes: 6538220218
enp130s0f1_rx_bytes: 6945252965
enp4s0f0_rx_bytes: 6054861041
enp4s0f1_rx_bytes: 6545851469
Total_rx_bytes: 26084185693
enp130s0f0_tx_packets: 23647
enp130s0f1_tx_packets: 49089
enp4s0f0_tx_packets: 28530
enp4s0f1_tx_packets: 37340
Total_tx_packets: 138606
enp130s0f0_tx_bytes: 1560767
enp130s0f1_tx_bytes: 3239877
enp4s0f0_tx_bytes: 1883007
enp4s0f1_tx_bytes: 2464491
Total_tx_bytes: 9148142
enp130s0f0_tx_bytes_phy: 1656099
enp130s0f1_tx_bytes_phy: 3441307
enp4s0f0_tx_bytes_phy: 1997231
enp4s0f1_tx_bytes_phy: 2615939
Total_tx_bytes_phy: 9710576
enp130s0f0_tx_packets_phy: 23659
enp130s0f1_tx_packets_phy: 49168
enp4s0f0_tx_packets_phy: 28531
enp4s0f1_tx_packets_phy: 37373
Total_tx_packets_phy: 138731


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 33.11        
Core2: 28.84        Core3: 35.94        
Core4: 23.51        Core5: 33.67        
Core6: 23.32        Core7: 38.21        
Core8: 27.42        Core9: 23.95        
Core10: 26.89        Core11: 37.85        
Core12: 26.96        Core13: 29.04        
Core14: 22.24        Core15: 37.52        
Core16: 15.66        Core17: 41.81        
Core18: 29.09        Core19: 10.62        
Core20: 29.98        Core21: 41.38        
Core22: 27.92        Core23: 26.83        
Core24: 27.75        Core25: 36.55        
Core26: 29.44        Core27: 31.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 32.77
DDR read Latency(ns)
Socket0: 70819.54
Socket1: 442.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.93        Core1: 32.87        
Core2: 28.43        Core3: 35.69        
Core4: 28.76        Core5: 33.12        
Core6: 29.60        Core7: 37.31        
Core8: 26.97        Core9: 25.99        
Core10: 27.69        Core11: 37.22        
Core12: 26.26        Core13: 27.96        
Core14: 27.44        Core15: 36.97        
Core16: 28.19        Core17: 40.78        
Core18: 29.97        Core19: 10.61        
Core20: 29.72        Core21: 40.74        
Core22: 28.05        Core23: 26.47        
Core24: 31.59        Core25: 36.48        
Core26: 30.79        Core27: 31.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.51
Socket1: 32.36
DDR read Latency(ns)
Socket0: 74908.43
Socket1: 446.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 32.57        
Core2: 28.54        Core3: 35.82        
Core4: 29.00        Core5: 33.61        
Core6: 31.56        Core7: 37.56        
Core8: 26.58        Core9: 26.07        
Core10: 29.41        Core11: 37.62        
Core12: 26.58        Core13: 27.71        
Core14: 26.68        Core15: 37.29        
Core16: 27.83        Core17: 41.19        
Core18: 28.61        Core19: 10.61        
Core20: 30.02        Core21: 41.05        
Core22: 29.32        Core23: 26.61        
Core24: 28.95        Core25: 36.71        
Core26: 30.33        Core27: 31.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 32.51
DDR read Latency(ns)
Socket0: 74984.53
Socket1: 447.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.70        Core1: 33.43        
Core2: 30.06        Core3: 35.94        
Core4: 29.39        Core5: 33.00        
Core6: 28.31        Core7: 37.80        
Core8: 28.41        Core9: 25.91        
Core10: 28.75        Core11: 37.80        
Core12: 27.09        Core13: 30.46        
Core14: 29.48        Core15: 37.54        
Core16: 28.41        Core17: 41.79        
Core18: 28.20        Core19: 10.63        
Core20: 31.12        Core21: 41.43        
Core22: 27.10        Core23: 27.29        
Core24: 28.72        Core25: 36.47        
Core26: 27.76        Core27: 31.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.10
Socket1: 32.77
DDR read Latency(ns)
Socket0: 74125.35
Socket1: 444.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16761
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410272998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410276298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205203299; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205203299; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205208455; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205208455; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205210669; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205210669; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205214706; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205214706; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004385917; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4402745; Consumed Joules: 268.72; Watts: 44.76; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2319051; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14410378754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410381698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205274936; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205274936; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205275023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205275023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205274671; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205274671; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205274172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205274172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004395915; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7576646; Consumed Joules: 462.44; Watts: 77.02; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 6105295; Consumed DRAM Joules: 93.41; DRAM Watts: 15.56
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 424b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     265 K    790 K    0.66    0.08    0.01    0.02     8232        1        3     69
   1    1     0.14   0.17   0.84    1.20     143 M    176 M    0.19    0.20    0.10    0.13     2576    11279       25     54
   2    0     0.00   0.58   0.00    0.60      17 K     55 K    0.68    0.17    0.00    0.01     1400        0        1     68
   3    1     0.16   0.18   0.87    1.20     186 M    217 M    0.14    0.15    0.12    0.14     3192    24857       24     54
   4    0     0.00   0.34   0.00    0.60    6223       39 K    0.84    0.12    0.00    0.02     1960        0        0     69
   5    1     0.09   0.12   0.76    1.20     144 M    172 M    0.16    0.20    0.16    0.19     3416    11451       24     54
   6    0     0.00   0.33   0.00    0.60    6222       35 K    0.82    0.11    0.00    0.02     1064        0        0     68
   7    1     0.12   0.31   0.38    0.87      86 M    101 M    0.14    0.16    0.07    0.08     3080     8883       50     54
   8    0     0.00   0.30   0.00    0.60    3966       27 K    0.85    0.12    0.00    0.02      840        0        0     68
   9    1     0.10   0.80   0.12    0.60    2794 K   5792 K    0.52    0.26    0.00    0.01      112      163       25     55
  10    0     0.00   0.34   0.00    0.60    6194       33 K    0.82    0.14    0.00    0.02      280        0        0     67
  11    1     0.16   0.25   0.65    1.20     115 M    137 M    0.16    0.16    0.07    0.08     2968    10216       32     53
  12    0     0.00   0.32   0.00    0.60    4707       26 K    0.82    0.16    0.00    0.02      112        0        1     69
  13    1     0.11   0.41   0.27    0.71      42 M     54 M    0.22    0.34    0.04    0.05      840     2186        5     53
  14    0     0.00   0.36   0.00    0.60    6691       30 K    0.78    0.16    0.00    0.02      168        0        0     68
  15    1     0.11   0.36   0.30    0.76      78 M     90 M    0.13    0.17    0.07    0.08     1512     8710       12     54
  16    0     0.00   0.33   0.00    0.60    4414       24 K    0.82    0.16    0.00    0.02     2128        0        0     68
  17    1     0.03   0.09   0.40    0.87     125 M    137 M    0.09    0.13    0.37    0.41     3584     9239       66     54
  18    0     0.00   0.68   0.00    0.60      17 K     50 K    0.66    0.25    0.00    0.01     2240        1        0     69
  19    1     0.34   0.48   0.71    1.20      10 M     44 M    0.76    0.69    0.00    0.01      616      352       12     55
  20    0     0.00   0.31   0.00    0.60    5506       26 K    0.79    0.11    0.00    0.02      112        0        1     69
  21    1     0.07   0.17   0.44    0.91     116 M    130 M    0.11    0.14    0.16    0.18     2352     9549       21     55
  22    0     0.00   0.31   0.00    0.60    3813       24 K    0.85    0.11    0.00    0.02       56        0        0     69
  23    1     0.11   0.40   0.27    0.72      39 M     51 M    0.23    0.37    0.04    0.05     1120     2309       10     56
  24    0     0.00   0.30   0.00    0.60    2645       26 K    0.90    0.10    0.00    0.02        0        0        0     69
  25    1     0.20   0.28   0.72    1.20     109 M    133 M    0.18    0.21    0.05    0.07     3024     9111       36     54
  26    0     0.00   0.31   0.00    0.60    6191       28 K    0.78    0.10    0.00    0.02     1008        0        0     69
  27    1     0.31   0.46   0.66    1.20      70 M     92 M    0.24    0.24    0.02    0.03     1792     8652      120     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     356 K   1221 K    0.71    0.10    0.01    0.02    19600        2        6     61
 SKT    1     0.15   0.28   0.53    1.05    1271 M   1545 M    0.18    0.23    0.06    0.08    30184   116957      462     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.28   0.26    1.04    1272 M   1546 M    0.18    0.23    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.33 %

 C1 core residency: 24.28 %; C3 core residency: 0.42 %; C6 core residency: 49.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       17 G     17 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  142 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.82     0.36     224.76      29.67         140.93
 SKT   1    106.34    131.00     387.77      77.64         132.74
---------------------------------------------------------------------------------------------------------------
       *    107.16    131.36     612.53     107.31         132.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 432f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.87 --||-- Mem Ch  0: Reads (MB/s):  6006.26 --|
|--            Writes(MB/s):    15.34 --||--            Writes(MB/s):  6580.28 --|
|-- Mem Ch  1: Reads (MB/s):    40.56 --||-- Mem Ch  1: Reads (MB/s):  6010.34 --|
|--            Writes(MB/s):    19.15 --||--            Writes(MB/s):  6584.67 --|
|-- Mem Ch  2: Reads (MB/s):    37.91 --||-- Mem Ch  2: Reads (MB/s):  6012.91 --|
|--            Writes(MB/s):    15.20 --||--            Writes(MB/s):  6580.20 --|
|-- Mem Ch  3: Reads (MB/s):    41.66 --||-- Mem Ch  3: Reads (MB/s):  6017.29 --|
|--            Writes(MB/s):    19.05 --||--            Writes(MB/s):  6584.08 --|
|-- NODE 0 Mem Read (MB/s) :   158.99 --||-- NODE 1 Mem Read (MB/s) : 24046.80 --|
|-- NODE 0 Mem Write(MB/s) :    68.75 --||-- NODE 1 Mem Write(MB/s) : 26329.23 --|
|-- NODE 0 P. Write (T/s):     124333 --||-- NODE 1 P. Write (T/s):     243855 --|
|-- NODE 0 Memory (MB/s):      227.74 --||-- NODE 1 Memory (MB/s):    50376.03 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24205.79                --|
            |--                System Write Throughput(MB/s):      26397.98                --|
            |--               System Memory Throughput(MB/s):      50603.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4404
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     406 K      1115 K   776 K   432 K    199 M     0     180  
 1     302 K      1157 K    43 M   465 M    213 M    36     761 K
-----------------------------------------------------------------------
 *     708 K      2273 K    43 M   465 M    412 M    36     761 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.04        Core1: 35.14        
Core2: 27.96        Core3: 40.33        
Core4: 27.84        Core5: 34.75        
Core6: 27.78        Core7: 40.33        
Core8: 27.37        Core9: 29.52        
Core10: 27.26        Core11: 38.38        
Core12: 26.99        Core13: 39.56        
Core14: 26.06        Core15: 39.03        
Core16: 26.84        Core17: 42.48        
Core18: 28.83        Core19: 40.27        
Core20: 28.76        Core21: 39.68        
Core22: 30.02        Core23: 43.51        
Core24: 26.86        Core25: 43.72        
Core26: 31.51        Core27: 35.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.25
DDR read Latency(ns)
Socket0: 74520.73
Socket1: 353.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 35.32        
Core2: 28.38        Core3: 40.40        
Core4: 28.68        Core5: 34.98        
Core6: 27.38        Core7: 40.94        
Core8: 28.03        Core9: 29.52        
Core10: 26.94        Core11: 38.15        
Core12: 28.90        Core13: 40.95        
Core14: 26.44        Core15: 38.91        
Core16: 25.82        Core17: 43.18        
Core18: 28.17        Core19: 40.34        
Core20: 28.24        Core21: 39.09        
Core22: 27.84        Core23: 43.75        
Core24: 29.69        Core25: 43.68        
Core26: 31.21        Core27: 35.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 39.48
DDR read Latency(ns)
Socket0: 75416.56
Socket1: 354.97
irq_total: 173704.552782638
cpu_total: 23.88
cpu_0: 0.93
cpu_1: 59.24
cpu_2: 0.13
cpu_3: 87.97
cpu_4: 0.07
cpu_5: 62.37
cpu_6: 0.13
cpu_7: 50.86
cpu_8: 0.07
cpu_9: 5.65
cpu_10: 0.13
cpu_11: 41.16
cpu_12: 0.07
cpu_13: 49.20
cpu_14: 0.13
cpu_15: 40.82
cpu_16: 0.13
cpu_17: 48.40
cpu_18: 0.13
cpu_19: 49.47
cpu_20: 0.07
cpu_21: 37.70
cpu_22: 0.07
cpu_23: 46.01
cpu_24: 0.07
cpu_25: 44.61
cpu_26: 0.20
cpu_27: 43.02
enp130s0f0_tx_packets_phy: 29399
enp130s0f1_tx_packets_phy: 18203
enp4s0f0_tx_packets_phy: 29003
enp4s0f1_tx_packets_phy: 31419
Total_tx_packets_phy: 108024
enp130s0f0_rx_bytes: 6513829189
enp130s0f1_rx_bytes: 6934822662
enp4s0f0_rx_bytes: 6050481244
enp4s0f1_rx_bytes: 6513571341
Total_rx_bytes: 26012704436
enp130s0f0_rx_bytes_phy: 6556649930
enp130s0f1_rx_bytes_phy: 6980536289
enp4s0f0_rx_bytes_phy: 6089546393
enp4s0f1_rx_bytes_phy: 6556340882
Total_rx_bytes_phy: 26183073494
enp130s0f0_tx_packets: 29394
enp130s0f1_tx_packets: 18165
enp4s0f0_tx_packets: 29001
enp4s0f1_tx_packets: 31405
Total_tx_packets: 107965
enp130s0f0_tx_bytes: 1940028
enp130s0f1_tx_bytes: 1198943
enp4s0f0_tx_bytes: 1914118
enp4s0f1_tx_bytes: 2072731
Total_tx_bytes: 7125820
enp130s0f0_tx_bytes_phy: 2057963
enp130s0f1_tx_bytes_phy: 1274083
enp4s0f0_tx_bytes_phy: 2030225
enp4s0f1_tx_bytes_phy: 2199263
Total_tx_bytes_phy: 7561534
enp130s0f0_rx_packets_phy: 727065
enp130s0f1_rx_packets_phy: 774067
enp4s0f0_rx_packets_phy: 675267
enp4s0f1_rx_packets_phy: 727035
Total_rx_packets_phy: 2903434
enp130s0f0_rx_packets: 727065
enp130s0f1_rx_packets: 774072
enp4s0f0_rx_packets: 675285
enp4s0f1_rx_packets: 727030
Total_rx_packets: 2903452


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 35.57        
Core2: 24.60        Core3: 40.48        
Core4: 22.69        Core5: 34.91        
Core6: 23.18        Core7: 40.76        
Core8: 20.74        Core9: 29.74        
Core10: 28.78        Core11: 38.22        
Core12: 28.10        Core13: 40.04        
Core14: 27.45        Core15: 39.37        
Core16: 25.22        Core17: 43.34        
Core18: 26.24        Core19: 40.40        
Core20: 30.80        Core21: 39.30        
Core22: 28.11        Core23: 43.75        
Core24: 28.71        Core25: 43.88        
Core26: 30.77        Core27: 35.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 39.49
DDR read Latency(ns)
Socket0: 70852.47
Socket1: 350.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 35.44        
Core2: 30.51        Core3: 40.55        
Core4: 28.48        Core5: 34.56        
Core6: 27.66        Core7: 40.52        
Core8: 29.43        Core9: 29.52        
Core10: 27.37        Core11: 38.43        
Core12: 26.75        Core13: 39.20        
Core14: 29.12        Core15: 39.21        
Core16: 28.05        Core17: 43.26        
Core18: 28.21        Core19: 40.47        
Core20: 30.81        Core21: 39.40        
Core22: 26.79        Core23: 43.76        
Core24: 28.90        Core25: 44.08        
Core26: 31.37        Core27: 35.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 39.39
DDR read Latency(ns)
Socket0: 76752.16
Socket1: 352.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 35.33        
Core2: 29.47        Core3: 40.29        
Core4: 27.85        Core5: 34.98        
Core6: 25.26        Core7: 40.67        
Core8: 26.77        Core9: 29.71        
Core10: 28.03        Core11: 38.18        
Core12: 28.13        Core13: 40.41        
Core14: 27.77        Core15: 39.01        
Core16: 25.64        Core17: 42.77        
Core18: 28.13        Core19: 40.18        
Core20: 30.58        Core21: 39.18        
Core22: 29.46        Core23: 43.77        
Core24: 29.26        Core25: 43.50        
Core26: 30.85        Core27: 35.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 39.36
DDR read Latency(ns)
Socket0: 76066.98
Socket1: 354.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 36.02        
Core2: 30.04        Core3: 40.63        
Core4: 29.07        Core5: 35.30        
Core6: 27.22        Core7: 40.70        
Core8: 27.62        Core9: 30.06        
Core10: 27.38        Core11: 38.49        
Core12: 27.21        Core13: 40.59        
Core14: 27.11        Core15: 39.13        
Core16: 25.63        Core17: 43.45        
Core18: 27.70        Core19: 40.71        
Core20: 27.59        Core21: 39.49        
Core22: 29.66        Core23: 44.12        
Core24: 28.07        Core25: 43.95        
Core26: 31.33        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 39.73
DDR read Latency(ns)
Socket0: 75660.00
Socket1: 349.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17829
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410198434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410202374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205166240; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205166240; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205171041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205171041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205175641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205175641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205179889; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205179889; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004352465; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4444879; Consumed Joules: 271.29; Watts: 45.19; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324614; Consumed DRAM Joules: 35.57; DRAM Watts: 5.92
S1P0; QPIClocks: 14410299030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410301278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205234514; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205234514; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205234115; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205234115; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205233797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205233797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205232797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205232797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004381746; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7652365; Consumed Joules: 467.06; Watts: 77.79; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 6240752; Consumed DRAM Joules: 95.48; DRAM Watts: 15.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4676
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     254 K    789 K    0.68    0.08    0.01    0.02    11592        0       11     69
   1    1     0.09   0.12   0.72    1.20     124 M    151 M    0.17    0.21    0.14    0.17     3024    10225       33     54
   2    0     0.00   0.35   0.00    0.60    8681       51 K    0.83    0.10    0.00    0.02      952        0        1     68
   3    1     0.20   0.19   1.03    1.20     192 M    225 M    0.15    0.17    0.10    0.11     4200    17101       23     53
   4    0     0.00   0.33   0.00    0.60    4131       33 K    0.88    0.11    0.00    0.02     1792        0        0     69
   5    1     0.14   0.19   0.76    1.20     117 M    146 M    0.19    0.24    0.08    0.10     5432    12748       28     54
   6    0     0.00   0.32   0.00    0.60    6916       32 K    0.79    0.11    0.00    0.02      224        0        0     68
   7    1     0.10   0.19   0.52    1.06     113 M    129 M    0.13    0.14    0.11    0.13     2296    10460      169     54
   8    0     0.00   0.31   0.00    0.60    4543       27 K    0.83    0.13    0.00    0.02      168        0        0     67
   9    1     0.03   0.61   0.05    0.60    1191 K   2600 K    0.54    0.17    0.00    0.01        0       56       23     55
  10    0     0.00   0.61   0.00    0.60      41 K     77 K    0.46    0.18    0.01    0.01     1624        1        2     67
  11    1     0.20   0.41   0.49    1.00      88 M    104 M    0.15    0.24    0.04    0.05      952    11627       13     53
  12    0     0.00   0.34   0.00    0.60    5311       29 K    0.82    0.14    0.00    0.02       56        0        0     69
  13    1     0.21   0.34   0.62    1.18      53 M     80 M    0.34    0.44    0.03    0.04     2912     4326       16     53
  14    0     0.00   0.29   0.00    0.60    5591       25 K    0.78    0.15    0.00    0.02      112        0        0     68
  15    1     0.17   0.38   0.45    0.96      89 M    104 M    0.14    0.21    0.05    0.06     1400    11399       20     53
  16    0     0.00   0.33   0.00    0.60    5685       26 K    0.79    0.15    0.00    0.02      504        0        0     69
  17    1     0.09   0.18   0.47    0.95     116 M    131 M    0.11    0.16    0.14    0.15     2408     8070      174     53
  18    0     0.00   0.36   0.00    0.60    7668       29 K    0.74    0.12    0.00    0.02      392        0        0     69
  19    1     0.19   0.27   0.68    1.18     101 M    122 M    0.17    0.18    0.05    0.07     2744     8097       53     55
  20    0     0.00   0.31   0.00    0.60    5646       28 K    0.80    0.10    0.00    0.02        0        0        0     69
  21    1     0.13   0.28   0.47    0.96      91 M    106 M    0.14    0.16    0.07    0.08     1848     8118       19     55
  22    0     0.00   0.35   0.00    0.60    6764       39 K    0.83    0.14    0.00    0.02      112        0        0     70
  23    1     0.11   0.22   0.48    0.98     103 M    118 M    0.12    0.14    0.10    0.11     2408     7884       16     56
  24    0     0.00   0.34   0.00    0.60    4631       36 K    0.87    0.11    0.00    0.02      896        0        0     70
  25    1     0.04   0.13   0.32    0.78      94 M    105 M    0.10    0.14    0.22    0.25      952     7363       21     55
  26    0     0.00   0.35   0.00    0.60    8540       39 K    0.78    0.11    0.00    0.02      560        0        0     69
  27    1     0.18   0.29   0.64    1.17      87 M    110 M    0.20    0.19    0.05    0.06      952     8751      119     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     370 K   1266 K    0.71    0.10    0.01    0.02    18984        1       14     60
 SKT    1     0.13   0.24   0.55    1.07    1377 M   1639 M    0.16    0.20    0.07    0.09    31528   126225      727     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.24   0.28    1.07    1378 M   1640 M    0.16    0.20    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.68 %

 C1 core residency: 23.57 %; C3 core residency: 1.36 %; C6 core residency: 49.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.82     0.34     227.74      29.90         147.22
 SKT   1    118.42    131.69     395.24      78.63         142.53
---------------------------------------------------------------------------------------------------------------
       *    119.24    132.03     622.98     108.52         142.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 475b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    32.58 --||-- Mem Ch  0: Reads (MB/s):  5449.33 --|
|--            Writes(MB/s):    11.04 --||--            Writes(MB/s):  6597.93 --|
|-- Mem Ch  1: Reads (MB/s):    33.74 --||-- Mem Ch  1: Reads (MB/s):  5453.20 --|
|--            Writes(MB/s):    15.07 --||--            Writes(MB/s):  6602.19 --|
|-- Mem Ch  2: Reads (MB/s):    31.11 --||-- Mem Ch  2: Reads (MB/s):  5457.08 --|
|--            Writes(MB/s):    10.82 --||--            Writes(MB/s):  6596.95 --|
|-- Mem Ch  3: Reads (MB/s):    36.07 --||-- Mem Ch  3: Reads (MB/s):  5461.69 --|
|--            Writes(MB/s):    14.98 --||--            Writes(MB/s):  6600.96 --|
|-- NODE 0 Mem Read (MB/s) :   133.50 --||-- NODE 1 Mem Read (MB/s) : 21821.29 --|
|-- NODE 0 Mem Write(MB/s) :    51.91 --||-- NODE 1 Mem Write(MB/s) : 26398.02 --|
|-- NODE 0 P. Write (T/s):     124324 --||-- NODE 1 P. Write (T/s):     217782 --|
|-- NODE 0 Memory (MB/s):      185.41 --||-- NODE 1 Memory (MB/s):    48219.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21954.79                --|
            |--                System Write Throughput(MB/s):      26449.93                --|
            |--               System Memory Throughput(MB/s):      48404.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4830
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     435 K      1117 K   643 K   482 K    198 M     0     144  
 1     541 K       892 K    59 M   489 M    213 M     0    1217 K
-----------------------------------------------------------------------
 *     977 K      2009 K    60 M   490 M    411 M     0    1217 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 31.67        
Core2: 27.94        Core3: 34.00        
Core4: 27.83        Core5: 25.13        
Core6: 29.85        Core7: 39.45        
Core8: 27.90        Core9: 19.76        
Core10: 28.06        Core11: 36.41        
Core12: 26.20        Core13: 35.27        
Core14: 30.47        Core15: 36.53        
Core16: 28.03        Core17: 30.58        
Core18: 29.67        Core19: 29.40        
Core20: 29.04        Core21: 40.94        
Core22: 27.73        Core23: 39.54        
Core24: 29.54        Core25: 37.73        
Core26: 29.47        Core27: 38.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 34.24
DDR read Latency(ns)
Socket0: 82397.30
Socket1: 413.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 31.67        
Core2: 26.75        Core3: 36.13        
Core4: 29.89        Core5: 25.42        
Core6: 29.12        Core7: 38.79        
Core8: 31.01        Core9: 20.04        
Core10: 27.88        Core11: 36.92        
Core12: 29.11        Core13: 35.47        
Core14: 28.68        Core15: 36.83        
Core16: 29.66        Core17: 31.31        
Core18: 29.67        Core19: 28.73        
Core20: 30.86        Core21: 40.82        
Core22: 29.52        Core23: 39.58        
Core24: 30.70        Core25: 38.10        
Core26: 28.53        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 34.61
DDR read Latency(ns)
Socket0: 88604.77
Socket1: 413.67
irq_total: 242865.757469262
cpu_total: 24.22
cpu_0: 0.80
cpu_1: 57.31
cpu_2: 0.07
cpu_3: 78.79
cpu_4: 0.07
cpu_5: 50.80
cpu_6: 0.13
cpu_7: 46.14
cpu_8: 0.07
cpu_9: 30.59
cpu_10: 0.07
cpu_11: 36.24
cpu_12: 0.07
cpu_13: 46.74
cpu_14: 0.07
cpu_15: 52.66
cpu_16: 0.07
cpu_17: 37.03
cpu_18: 0.07
cpu_19: 47.34
cpu_20: 0.07
cpu_21: 48.07
cpu_22: 0.07
cpu_23: 50.33
cpu_24: 0.07
cpu_25: 40.16
cpu_26: 0.13
cpu_27: 54.45
enp130s0f0_tx_packets_phy: 45929
enp130s0f1_tx_packets_phy: 40745
enp4s0f0_tx_packets_phy: 28797
enp4s0f1_tx_packets_phy: 48486
Total_tx_packets_phy: 163957
enp130s0f0_tx_bytes: 3029666
enp130s0f1_tx_bytes: 2670916
enp4s0f0_tx_bytes: 1900478
enp4s0f1_tx_bytes: 3197871
Total_tx_bytes: 10798931
enp130s0f0_rx_bytes_phy: 6654364863
enp130s0f1_rx_bytes_phy: 7002491089
enp4s0f0_rx_bytes_phy: 6098139137
enp4s0f1_rx_bytes_phy: 6618653961
Total_rx_bytes_phy: 26373649050
enp130s0f0_tx_packets: 45904
enp130s0f1_tx_packets: 40468
enp4s0f0_tx_packets: 28795
enp4s0f1_tx_packets: 48452
Total_tx_packets: 163619
enp130s0f0_tx_bytes_phy: 3214884
enp130s0f1_tx_bytes_phy: 2850534
enp4s0f0_tx_bytes_phy: 2015806
enp4s0f1_tx_bytes_phy: 3393842
Total_tx_bytes_phy: 11475066
enp130s0f0_rx_packets_phy: 737908
enp130s0f1_rx_packets_phy: 776505
enp4s0f0_rx_packets_phy: 676219
enp4s0f1_rx_packets_phy: 733944
Total_rx_packets_phy: 2924576
enp130s0f0_rx_packets: 737892
enp130s0f1_rx_packets: 776504
enp4s0f0_rx_packets: 676221
enp4s0f1_rx_packets: 733939
Total_rx_packets: 2924556
enp130s0f0_rx_bytes: 6617403159
enp130s0f1_rx_bytes: 6956500904
enp4s0f0_rx_bytes: 6058740713
enp4s0f1_rx_bytes: 6575015307
Total_rx_bytes: 26207660083


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 31.36        
Core2: 28.39        Core3: 36.23        
Core4: 28.01        Core5: 25.31        
Core6: 24.11        Core7: 38.40        
Core8: 22.42        Core9: 19.88        
Core10: 20.54        Core11: 34.48        
Core12: 21.29        Core13: 35.25        
Core14: 28.07        Core15: 36.85        
Core16: 27.91        Core17: 30.50        
Core18: 31.03        Core19: 28.67        
Core20: 28.82        Core21: 40.41        
Core22: 31.14        Core23: 39.13        
Core24: 29.48        Core25: 37.58        
Core26: 30.64        Core27: 39.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 34.23
DDR read Latency(ns)
Socket0: 86015.77
Socket1: 422.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 31.33        
Core2: 28.07        Core3: 36.43        
Core4: 29.86        Core5: 25.64        
Core6: 29.32        Core7: 38.38        
Core8: 28.88        Core9: 20.31        
Core10: 28.02        Core11: 36.66        
Core12: 26.32        Core13: 35.43        
Core14: 29.46        Core15: 38.02        
Core16: 28.09        Core17: 29.46        
Core18: 29.19        Core19: 28.92        
Core20: 31.88        Core21: 40.59        
Core22: 29.96        Core23: 39.11        
Core24: 27.76        Core25: 37.75        
Core26: 29.78        Core27: 39.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 34.50
DDR read Latency(ns)
Socket0: 94233.07
Socket1: 419.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.96        Core1: 31.25        
Core2: 28.46        Core3: 35.06        
Core4: 27.92        Core5: 25.06        
Core6: 29.54        Core7: 35.81        
Core8: 30.02        Core9: 21.71        
Core10: 28.02        Core11: 36.71        
Core12: 28.39        Core13: 34.95        
Core14: 30.72        Core15: 38.74        
Core16: 28.51        Core17: 30.42        
Core18: 28.06        Core19: 28.96        
Core20: 29.06        Core21: 40.16        
Core22: 31.42        Core23: 39.03        
Core24: 27.99        Core25: 37.36        
Core26: 30.69        Core27: 38.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 34.20
DDR read Latency(ns)
Socket0: 93924.66
Socket1: 426.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 30.98        
Core2: 25.98        Core3: 35.13        
Core4: 30.08        Core5: 24.95        
Core6: 29.66        Core7: 38.23        
Core8: 29.69        Core9: 19.89        
Core10: 31.62        Core11: 37.24        
Core12: 28.44        Core13: 35.26        
Core14: 29.41        Core15: 36.55        
Core16: 28.28        Core17: 30.48        
Core18: 26.39        Core19: 28.82        
Core20: 21.67        Core21: 40.02        
Core22: 23.24        Core23: 38.86        
Core24: 22.44        Core25: 37.32        
Core26: 22.37        Core27: 38.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 34.05
DDR read Latency(ns)
Socket0: 89403.77
Socket1: 427.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18900
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412868110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412872718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206498448; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206498448; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206503677; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206503677; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206508389; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206508389; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206512609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206512609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005447487; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4402055; Consumed Joules: 268.68; Watts: 44.74; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2313179; Consumed DRAM Joules: 35.39; DRAM Watts: 5.89
S1P0; QPIClocks: 14412928718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412931458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206547305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206547305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206547198; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206547198; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206547392; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206547392; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206547480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206547480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005465755; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7687043; Consumed Joules: 469.18; Watts: 78.13; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6117348; Consumed DRAM Joules: 93.60; DRAM Watts: 15.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4aa5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     245 K    744 K    0.67    0.11    0.01    0.02    10472        6        0     69
   1    1     0.10   0.14   0.71    1.20     107 M    136 M    0.21    0.24    0.11    0.13     2240     5411       17     53
   2    0     0.00   0.36   0.00    0.60    6660       39 K    0.83    0.11    0.00    0.02      336        1        0     68
   3    1     0.30   0.28   1.07    1.20     204 M    237 M    0.14    0.14    0.07    0.08     5376    19167      148     53
   4    0     0.00   0.30   0.00    0.60    4015       26 K    0.85    0.11    0.00    0.02      112        0        0     69
   5    1     0.10   0.16   0.62    1.20      78 M    106 M    0.26    0.33    0.08    0.11     2016     5031       14     54
   6    0     0.00   0.33   0.00    0.60    5543       26 K    0.79    0.11    0.00    0.02      784        0        0     68
   7    1     0.11   0.20   0.56    1.09     114 M    134 M    0.15    0.15    0.10    0.12     2632    11139       40     54
   8    0     0.00   0.33   0.00    0.60    5572       31 K    0.82    0.13    0.00    0.02      280        0        0     67
   9    1     0.25   0.92   0.27    0.72    6283 K     14 M    0.56    0.47    0.00    0.01      336      332      370     55
  10    0     0.00   0.33   0.00    0.60    6484       39 K    0.84    0.16    0.00    0.02      336        1        0     67
  11    1     0.09   0.27   0.32    0.78      85 M     96 M    0.12    0.19    0.10    0.11     2968    11409       11     54
  12    0     0.00   0.34   0.00    0.60    8037       39 K    0.80    0.16    0.00    0.02      112        0        0     68
  13    1     0.14   0.29   0.49    0.98      82 M    101 M    0.19    0.22    0.06    0.07      728     3322       26     53
  14    0     0.00   0.57   0.00    0.60      23 K     61 K    0.61    0.20    0.00    0.01     3528        2        0     68
  15    1     0.15   0.33   0.45    0.95      82 M     99 M    0.17    0.22    0.06    0.07     2464    10477       21     53
  16    0     0.00   0.34   0.00    0.60    5581       32 K    0.83    0.19    0.00    0.02      168        0        0     68
  17    1     0.07   0.22   0.31    0.77      59 M     73 M    0.19    0.30    0.09    0.11     1176     3154        9     54
  18    0     0.00   0.33   0.00    0.60    7849       38 K    0.80    0.14    0.00    0.02     1680        0        0     69
  19    1     0.08   0.16   0.50    1.00      88 M    108 M    0.18    0.28    0.11    0.13     1344     4421       13     55
  20    0     0.00   0.61   0.00    0.60      14 K     49 K    0.71    0.15    0.00    0.01      672        1        0     69
  21    1     0.11   0.26   0.41    0.89      95 M    109 M    0.12    0.15    0.09    0.10     2632     8539       17     55
  22    0     0.00   0.31   0.00    0.60    5837       30 K    0.81    0.10    0.00    0.02      616        0        0     70
  23    1     0.13   0.19   0.65    1.20     116 M    137 M    0.15    0.16    0.09    0.11     2744     8253       26     55
  24    0     0.00   0.30   0.00    0.60    3805       24 K    0.84    0.11    0.00    0.02      336        0        0     70
  25    1     0.12   0.28   0.43    0.91      96 M    110 M    0.12    0.14    0.08    0.09     2912     8374      239     55
  26    0     0.00   0.33   0.00    0.60    5912       28 K    0.79    0.10    0.00    0.02     1904        0        0     69
  27    1     0.18   0.32   0.55    1.07      93 M    110 M    0.15    0.16    0.05    0.06     2296     8049       46     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     349 K   1212 K    0.71    0.13    0.01    0.02    21336       11        0     60
 SKT    1     0.14   0.26   0.52    1.02    1313 M   1576 M    0.17    0.21    0.07    0.08    31864   107078      997     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.26   0.26    1.02    1314 M   1577 M    0.17    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.68 %

 C1 core residency: 25.78 %; C3 core residency: 0.19 %; C6 core residency: 48.35 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.26     227.44      29.64         139.44
 SKT   1    111.16    133.86     390.58      78.66         138.91
---------------------------------------------------------------------------------------------------------------
       *    111.81    134.12     618.02     108.30         138.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b89
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.78 --||-- Mem Ch  0: Reads (MB/s):  6315.70 --|
|--            Writes(MB/s):    14.30 --||--            Writes(MB/s):  6575.06 --|
|-- Mem Ch  1: Reads (MB/s):    41.95 --||-- Mem Ch  1: Reads (MB/s):  6318.87 --|
|--            Writes(MB/s):    18.37 --||--            Writes(MB/s):  6578.78 --|
|-- Mem Ch  2: Reads (MB/s):    38.88 --||-- Mem Ch  2: Reads (MB/s):  6324.89 --|
|--            Writes(MB/s):    14.31 --||--            Writes(MB/s):  6574.69 --|
|-- Mem Ch  3: Reads (MB/s):    43.12 --||-- Mem Ch  3: Reads (MB/s):  6328.54 --|
|--            Writes(MB/s):    18.32 --||--            Writes(MB/s):  6578.80 --|
|-- NODE 0 Mem Read (MB/s) :   163.72 --||-- NODE 1 Mem Read (MB/s) : 25288.00 --|
|-- NODE 0 Mem Write(MB/s) :    65.30 --||-- NODE 1 Mem Write(MB/s) : 26307.34 --|
|-- NODE 0 P. Write (T/s):     124337 --||-- NODE 1 P. Write (T/s):     256545 --|
|-- NODE 0 Memory (MB/s):      229.02 --||-- NODE 1 Memory (MB/s):    51595.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25451.71                --|
            |--                System Write Throughput(MB/s):      26372.64                --|
            |--               System Memory Throughput(MB/s):      51824.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c5e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     385 K      1100 K   976 K   478 K    199 M     0      36  
 1     221 K      1207 K    39 M   461 M    213 M     0     628 K
-----------------------------------------------------------------------
 *     607 K      2307 K    40 M   462 M    413 M     0     628 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 43.39        
Core2: 27.54        Core3: 40.65        
Core4: 27.58        Core5: 42.07        
Core6: 28.27        Core7: 40.71        
Core8: 27.60        Core9: 31.47        
Core10: 27.07        Core11: 44.17        
Core12: 28.10        Core13: 45.77        
Core14: 28.25        Core15: 38.61        
Core16: 28.83        Core17: 46.79        
Core18: 30.74        Core19: 46.07        
Core20: 27.79        Core21: 44.77        
Core22: 28.07        Core23: 44.59        
Core24: 27.71        Core25: 41.84        
Core26: 30.23        Core27: 45.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 43.27
DDR read Latency(ns)
Socket0: 69854.92
Socket1: 312.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.01        Core1: 43.19        
Core2: 27.12        Core3: 41.69        
Core4: 30.41        Core5: 42.10        
Core6: 26.30        Core7: 41.20        
Core8: 25.73        Core9: 30.99        
Core10: 26.26        Core11: 43.88        
Core12: 27.28        Core13: 45.56        
Core14: 28.93        Core15: 39.60        
Core16: 27.34        Core17: 46.89        
Core18: 31.95        Core19: 45.89        
Core20: 28.17        Core21: 45.08        
Core22: 27.83        Core23: 44.44        
Core24: 27.21        Core25: 41.66        
Core26: 28.60        Core27: 45.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.54
Socket1: 43.44
DDR read Latency(ns)
Socket0: 71599.66
Socket1: 313.42
irq_total: 146973.744240556
cpu_total: 24.67
cpu_0: 0.80
cpu_1: 73.54
cpu_2: 0.13
cpu_3: 64.43
cpu_4: 0.07
cpu_5: 83.98
cpu_6: 0.07
cpu_7: 43.82
cpu_8: 0.07
cpu_9: 10.17
cpu_10: 0.07
cpu_11: 49.47
cpu_12: 0.07
cpu_13: 48.07
cpu_14: 0.07
cpu_15: 45.08
cpu_16: 0.07
cpu_17: 44.02
cpu_18: 0.07
cpu_19: 46.08
cpu_20: 0.13
cpu_21: 47.14
cpu_22: 0.07
cpu_23: 47.81
cpu_24: 0.13
cpu_25: 36.97
cpu_26: 0.20
cpu_27: 48.01
enp130s0f0_tx_packets_phy: 21201
enp130s0f1_tx_packets_phy: 11831
enp4s0f0_tx_packets_phy: 29976
enp4s0f1_tx_packets_phy: 29786
Total_tx_packets_phy: 92794
enp130s0f0_tx_bytes: 1397963
enp130s0f1_tx_bytes: 770057
enp4s0f0_tx_bytes: 1978244
enp4s0f1_tx_bytes: 1958297
Total_tx_bytes: 6104561
enp130s0f0_rx_bytes: 6529483106
enp130s0f1_rx_bytes: 6971994372
enp4s0f0_rx_bytes: 6089358674
enp4s0f1_rx_bytes: 6512467068
Total_rx_bytes: 26103303220
enp130s0f0_tx_packets: 21181
enp130s0f1_tx_packets: 11667
enp4s0f0_tx_packets: 29973
enp4s0f1_tx_packets: 29671
Total_tx_packets: 92492
enp130s0f0_rx_bytes_phy: 6572367456
enp130s0f1_rx_bytes_phy: 7017643558
enp4s0f0_rx_bytes_phy: 6129143982
enp4s0f1_rx_bytes_phy: 6555098948
Total_rx_bytes_phy: 26274253944
enp130s0f0_tx_bytes_phy: 1483990
enp130s0f1_tx_bytes_phy: 827246
enp4s0f0_tx_bytes_phy: 2098330
enp4s0f1_tx_bytes_phy: 2084376
Total_tx_bytes_phy: 6493942
enp130s0f0_rx_packets_phy: 728813
enp130s0f1_rx_packets_phy: 778188
enp4s0f0_rx_packets_phy: 679657
enp4s0f1_rx_packets_phy: 726892
Total_rx_packets_phy: 2913550
enp130s0f0_rx_packets: 728817
enp130s0f1_rx_packets: 778233
enp4s0f0_rx_packets: 679651
enp4s0f1_rx_packets: 726883
Total_rx_packets: 2913584


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 43.38        
Core2: 28.98        Core3: 41.70        
Core4: 28.81        Core5: 42.18        
Core6: 29.03        Core7: 41.46        
Core8: 27.66        Core9: 31.93        
Core10: 29.70        Core11: 44.08        
Core12: 26.97        Core13: 45.78        
Core14: 27.89        Core15: 39.87        
Core16: 26.87        Core17: 47.17        
Core18: 31.97        Core19: 46.42        
Core20: 23.96        Core21: 45.64        
Core22: 28.44        Core23: 45.26        
Core24: 23.10        Core25: 41.94        
Core26: 12.46        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.38
Socket1: 43.72
DDR read Latency(ns)
Socket0: 69346.76
Socket1: 316.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 38.67        
Core2: 30.06        Core3: 40.93        
Core4: 29.83        Core5: 38.17        
Core6: 27.26        Core7: 40.93        
Core8: 27.05        Core9: 25.43        
Core10: 25.19        Core11: 43.60        
Core12: 28.20        Core13: 42.65        
Core14: 28.21        Core15: 38.91        
Core16: 28.52        Core17: 44.96        
Core18: 28.20        Core19: 46.20        
Core20: 26.39        Core21: 44.38        
Core22: 29.30        Core23: 45.13        
Core24: 27.57        Core25: 41.67        
Core26: 28.27        Core27: 44.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 41.92
DDR read Latency(ns)
Socket0: 75348.91
Socket1: 334.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 35.58        
Core2: 27.95        Core3: 40.50        
Core4: 28.51        Core5: 35.49        
Core6: 26.57        Core7: 40.42        
Core8: 25.20        Core9: 23.18        
Core10: 26.55        Core11: 43.27        
Core12: 28.36        Core13: 40.88        
Core14: 29.10        Core15: 38.64        
Core16: 27.39        Core17: 43.33        
Core18: 28.84        Core19: 45.49        
Core20: 26.12        Core21: 43.61        
Core22: 27.92        Core23: 44.77        
Core24: 27.34        Core25: 40.95        
Core26: 29.77        Core27: 44.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 40.68
DDR read Latency(ns)
Socket0: 77292.30
Socket1: 348.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.46        Core1: 35.87        
Core2: 28.71        Core3: 40.23        
Core4: 29.13        Core5: 35.48        
Core6: 27.69        Core7: 40.05        
Core8: 27.71        Core9: 23.14        
Core10: 27.81        Core11: 43.30        
Core12: 27.59        Core13: 41.01        
Core14: 28.74        Core15: 38.44        
Core16: 28.41        Core17: 43.34        
Core18: 27.84        Core19: 45.54        
Core20: 27.84        Core21: 43.46        
Core22: 27.51        Core23: 44.60        
Core24: 28.00        Core25: 40.86        
Core26: 28.12        Core27: 43.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 40.65
DDR read Latency(ns)
Socket0: 77826.56
Socket1: 348.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19966
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411017706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411021030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205574523; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205574523; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205579399; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205579399; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205583835; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205583835; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205588403; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205588403; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004694316; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4439739; Consumed Joules: 270.98; Watts: 45.13; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2319834; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
S1P0; QPIClocks: 14411109330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411112318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205640732; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205640732; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205640688; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205640688; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205639969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205639969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205639135; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205639135; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004707553; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7610956; Consumed Joules: 464.54; Watts: 77.37; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6234127; Consumed DRAM Joules: 95.38; DRAM Watts: 15.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ecf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     242 K    710 K    0.66    0.07    0.01    0.02    11256        1       12     69
   1    1     0.17   0.20   0.86    1.20     127 M    157 M    0.19    0.20    0.08    0.09     5376    13340      441     54
   2    0     0.00   0.61   0.00    0.60      29 K     72 K    0.60    0.19    0.01    0.01     1792        2        0     68
   3    1     0.09   0.11   0.84    1.20     174 M    201 M    0.13    0.14    0.20    0.23     3136    18248       24     53
   4    0     0.00   0.31   0.00    0.60    4460       26 K    0.83    0.11    0.00    0.02      560        0        0     69
   5    1     0.22   0.22   0.97    1.20     140 M    176 M    0.21    0.20    0.06    0.08     3248    11316       91     54
   6    0     0.00   0.29   0.00    0.60    5446       26 K    0.80    0.11    0.00    0.02      168        0        0     68
   7    1     0.11   0.32   0.34    0.81      81 M     93 M    0.13    0.17    0.07    0.08     1456     9706       56     54
   8    0     0.00   0.30   0.00    0.60    5220       26 K    0.80    0.11    0.00    0.02      112        0        0     67
   9    1     0.09   0.79   0.11    0.60    2263 K   4804 K    0.53    0.46    0.00    0.01       56       62      272     55
  10    0     0.00   0.32   0.00    0.60    4703       26 K    0.82    0.16    0.00    0.02      224        0        0     67
  11    1     0.09   0.15   0.56    1.11     119 M    135 M    0.12    0.13    0.14    0.16     3640    10444       27     53
  12    0     0.00   0.31   0.00    0.60    3792       23 K    0.84    0.16    0.00    0.02      504        0        0     69
  13    1     0.11   0.19   0.62    1.19     113 M    133 M    0.15    0.15    0.10    0.12     1288     7409       22     52
  14    0     0.00   0.30   0.00    0.60    5010       24 K    0.80    0.16    0.00    0.02     1064        0        0     68
  15    1     0.19   0.42   0.45    0.94      80 M     94 M    0.15    0.19    0.04    0.05     1792     9123      153     53
  16    0     0.00   0.32   0.00    0.60    4426       24 K    0.82    0.17    0.00    0.02      336        0        0     69
  17    1     0.05   0.11   0.46    0.94     121 M    135 M    0.11    0.14    0.24    0.27     2296    12319       13     53
  18    0     0.00   0.32   0.00    0.60    4680       27 K    0.83    0.11    0.00    0.02      504        0        0     69
  19    1     0.09   0.20   0.43    0.91     101 M    115 M    0.12    0.14    0.12    0.13     1456     7503      142     55
  20    0     0.00   0.31   0.00    0.60    4541       25 K    0.82    0.10    0.00    0.02      616        0        0     69
  21    1     0.07   0.15   0.47    0.96     112 M    128 M    0.12    0.14    0.16    0.18     2464     8980       22     55
  22    0     0.00   0.57   0.00    0.60      26 K     53 K    0.49    0.14    0.01    0.01     2240        2        1     69
  23    1     0.12   0.22   0.52    1.04      98 M    113 M    0.14    0.15    0.08    0.10     1680     7284       19     55
  24    0     0.00   0.30   0.00    0.60    2796       25 K    0.89    0.11    0.00    0.02      280        0        0     70
  25    1     0.10   0.35   0.30    0.75      76 M     86 M    0.12    0.17    0.07    0.08     1680     9119        6     56
  26    0     0.00   0.32   0.00    0.60    4198       26 K    0.84    0.10    0.00    0.02     2240        0        0     69
  27    1     0.09   0.19   0.48    0.97     113 M    126 M    0.11    0.13    0.12    0.14     2632     9535       28     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     348 K   1120 K    0.69    0.10    0.01    0.02    21896        5       13     60
 SKT    1     0.11   0.21   0.53    1.03    1462 M   1704 M    0.14    0.16    0.09    0.11    32200   134388     1316     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.27    1.03    1462 M   1705 M    0.14    0.16    0.09    0.11     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.79 %

 C1 core residency: 23.07 %; C3 core residency: 1.55 %; C6 core residency: 49.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       55 G     55 G   |   57%    57%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  149 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.31     226.49      29.57         148.51
 SKT   1    126.12    131.94     390.68      79.83         145.03
---------------------------------------------------------------------------------------------------------------
       *    126.90    132.25     617.17     109.40         145.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4fb4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.34 --||-- Mem Ch  0: Reads (MB/s):  6073.31 --|
|--            Writes(MB/s):    14.60 --||--            Writes(MB/s):  6566.03 --|
|-- Mem Ch  1: Reads (MB/s):    42.20 --||-- Mem Ch  1: Reads (MB/s):  6077.77 --|
|--            Writes(MB/s):    18.88 --||--            Writes(MB/s):  6570.13 --|
|-- Mem Ch  2: Reads (MB/s):    37.89 --||-- Mem Ch  2: Reads (MB/s):  6088.47 --|
|--            Writes(MB/s):    14.50 --||--            Writes(MB/s):  6566.31 --|
|-- Mem Ch  3: Reads (MB/s):    43.52 --||-- Mem Ch  3: Reads (MB/s):  6094.57 --|
|--            Writes(MB/s):    18.60 --||--            Writes(MB/s):  6570.41 --|
|-- NODE 0 Mem Read (MB/s) :   164.95 --||-- NODE 1 Mem Read (MB/s) : 24334.13 --|
|-- NODE 0 Mem Write(MB/s) :    66.57 --||-- NODE 1 Mem Write(MB/s) : 26272.88 --|
|-- NODE 0 P. Write (T/s):     124323 --||-- NODE 1 P. Write (T/s):     234222 --|
|-- NODE 0 Memory (MB/s):      231.53 --||-- NODE 1 Memory (MB/s):    50607.01 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24499.09                --|
            |--                System Write Throughput(MB/s):      26339.45                --|
            |--               System Memory Throughput(MB/s):      50838.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 508c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     600 K       944 K  1218 K   426 K    196 M     0      72  
 1     305 K      1090 K    52 M   481 M    212 M     0    1005 K
-----------------------------------------------------------------------
 *     906 K      2034 K    53 M   481 M    409 M     0    1005 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.31        Core1: 40.59        
Core2: 27.79        Core3: 39.58        
Core4: 27.23        Core5: 36.40        
Core6: 28.82        Core7: 38.52        
Core8: 28.84        Core9: 21.34        
Core10: 27.97        Core11: 44.10        
Core12: 28.43        Core13: 43.08        
Core14: 27.68        Core15: 41.17        
Core16: 27.40        Core17: 28.16        
Core18: 27.28        Core19: 43.83        
Core20: 27.03        Core21: 38.48        
Core22: 28.97        Core23: 44.85        
Core24: 28.89        Core25: 33.24        
Core26: 29.38        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 38.73
DDR read Latency(ns)
Socket0: 67685.94
Socket1: 335.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 42.05        
Core2: 29.95        Core3: 39.31        
Core4: 29.50        Core5: 35.45        
Core6: 30.17        Core7: 37.86        
Core8: 30.77        Core9: 22.43        
Core10: 29.84        Core11: 44.55        
Core12: 29.50        Core13: 43.53        
Core14: 29.26        Core15: 41.18        
Core16: 28.72        Core17: 26.32        
Core18: 27.99        Core19: 44.50        
Core20: 32.67        Core21: 38.37        
Core22: 30.06        Core23: 44.45        
Core24: 31.36        Core25: 33.53        
Core26: 29.82        Core27: 41.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 39.60
DDR read Latency(ns)
Socket0: 75084.15
Socket1: 339.25
irq_total: 222383.047928898
cpu_total: 25.77
cpu_0: 0.73
cpu_1: 87.43
cpu_2: 0.07
cpu_3: 70.81
cpu_4: 0.07
cpu_5: 61.17
cpu_6: 0.07
cpu_7: 43.68
cpu_8: 0.07
cpu_9: 20.48
cpu_10: 0.07
cpu_11: 43.42
cpu_12: 0.07
cpu_13: 48.14
cpu_14: 0.07
cpu_15: 56.58
cpu_16: 0.07
cpu_17: 43.09
cpu_18: 0.07
cpu_19: 44.88
cpu_20: 0.07
cpu_21: 40.43
cpu_22: 0.07
cpu_23: 47.34
cpu_24: 0.07
cpu_25: 55.39
cpu_26: 0.13
cpu_27: 57.18
enp130s0f0_rx_packets: 730819
enp130s0f1_rx_packets: 775635
enp4s0f0_rx_packets: 668517
enp4s0f1_rx_packets: 731975
Total_rx_packets: 2906946
enp130s0f0_tx_packets_phy: 33007
enp130s0f1_tx_packets_phy: 11210
enp4s0f0_tx_packets_phy: 52118
enp4s0f1_tx_packets_phy: 49512
Total_tx_packets_phy: 145847
enp130s0f0_tx_bytes_phy: 2310408
enp130s0f1_tx_bytes_phy: 782839
enp4s0f0_tx_bytes_phy: 3648235
enp4s0f1_tx_bytes_phy: 3465718
Total_tx_bytes_phy: 10207200
enp130s0f0_rx_bytes_phy: 6590394334
enp130s0f1_rx_bytes_phy: 6994777525
enp4s0f0_rx_bytes_phy: 6028563893
enp4s0f1_rx_bytes_phy: 6600983865
Total_rx_bytes_phy: 26214719617
enp130s0f0_rx_packets_phy: 730832
enp130s0f1_rx_packets_phy: 775647
enp4s0f0_rx_packets_phy: 668508
enp4s0f1_rx_packets_phy: 731983
Total_rx_packets_phy: 2906970
enp130s0f0_tx_packets: 32983
enp130s0f1_tx_packets: 10892
enp4s0f0_tx_packets: 52113
enp4s0f1_tx_packets: 49491
Total_tx_packets: 145479
enp130s0f0_rx_bytes: 6547122665
enp130s0f1_rx_bytes: 6948762843
enp4s0f0_rx_bytes: 5988717375
enp4s0f1_rx_bytes: 6567408964
Total_rx_bytes: 26052011847
enp130s0f0_tx_bytes: 2176882
enp130s0f1_tx_bytes: 718883
enp4s0f0_tx_bytes: 3439510
enp4s0f1_tx_bytes: 3266427
Total_tx_bytes: 9601702


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.59        Core1: 41.90        
Core2: 31.88        Core3: 39.26        
Core4: 29.67        Core5: 35.14        
Core6: 23.39        Core7: 37.30        
Core8: 26.17        Core9: 22.00        
Core10: 23.02        Core11: 44.85        
Core12: 21.95        Core13: 43.51        
Core14: 23.49        Core15: 41.06        
Core16: 20.89        Core17: 26.45        
Core18: 28.62        Core19: 44.66        
Core20: 30.37        Core21: 38.39        
Core22: 30.69        Core23: 44.02        
Core24: 30.07        Core25: 34.12        
Core26: 30.06        Core27: 41.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 39.52
DDR read Latency(ns)
Socket0: 72180.10
Socket1: 345.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 42.13        
Core2: 28.71        Core3: 39.66        
Core4: 28.17        Core5: 35.55        
Core6: 27.66        Core7: 32.94        
Core8: 30.64        Core9: 21.40        
Core10: 28.30        Core11: 44.79        
Core12: 27.87        Core13: 43.69        
Core14: 28.51        Core15: 40.91        
Core16: 30.20        Core17: 26.50        
Core18: 28.48        Core19: 44.53        
Core20: 29.58        Core21: 38.79        
Core22: 29.07        Core23: 44.52        
Core24: 29.39        Core25: 34.85        
Core26: 29.23        Core27: 42.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 39.46
DDR read Latency(ns)
Socket0: 74102.93
Socket1: 336.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 41.95        
Core2: 29.63        Core3: 39.06        
Core4: 31.75        Core5: 35.70        
Core6: 29.26        Core7: 32.19        
Core8: 30.86        Core9: 20.11        
Core10: 30.89        Core11: 43.47        
Core12: 29.77        Core13: 43.65        
Core14: 32.28        Core15: 40.64        
Core16: 28.26        Core17: 26.59        
Core18: 28.62        Core19: 45.04        
Core20: 30.54        Core21: 38.53        
Core22: 33.19        Core23: 44.10        
Core24: 28.94        Core25: 34.13        
Core26: 29.56        Core27: 40.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 38.99
DDR read Latency(ns)
Socket0: 72282.95
Socket1: 339.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 42.20        
Core2: 29.71        Core3: 39.97        
Core4: 30.25        Core5: 35.47        
Core6: 29.47        Core7: 37.90        
Core8: 32.40        Core9: 22.48        
Core10: 30.70        Core11: 45.51        
Core12: 29.33        Core13: 43.61        
Core14: 29.72        Core15: 41.09        
Core16: 28.05        Core17: 26.70        
Core18: 28.02        Core19: 44.49        
Core20: 30.07        Core21: 38.39        
Core22: 31.08        Core23: 44.17        
Core24: 29.66        Core25: 34.05        
Core26: 29.37        Core27: 41.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 39.83
DDR read Latency(ns)
Socket0: 76512.89
Socket1: 339.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21035
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411897038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411900822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206012785; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206012785; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206017871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206017871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206022099; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206022099; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206026472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206026472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005061917; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4427514; Consumed Joules: 270.23; Watts: 45.00; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2324206; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14412000830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412002778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206083017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206083017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206082957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206082957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206082428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206082428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206082537; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206082537; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005093090; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7871498; Consumed Joules: 480.44; Watts: 80.01; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6269664; Consumed DRAM Joules: 95.93; DRAM Watts: 15.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52fc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     223 K    691 K    0.68    0.08    0.01    0.02     8512        0       14     69
   1    1     0.22   0.21   1.06    1.20     162 M    197 M    0.18    0.26    0.07    0.09     3416    14045       23     53
   2    0     0.00   0.52   0.00    0.60      26 K     64 K    0.59    0.14    0.01    0.01     2408        1        1     68
   3    1     0.10   0.12   0.86    1.20     177 M    205 M    0.14    0.15    0.17    0.20     5768    20434       19     53
   4    0     0.00   0.64   0.00    0.60      24 K     61 K    0.60    0.22    0.00    0.01     1960        2        0     69
   5    1     0.09   0.12   0.72    1.20     120 M    146 M    0.18    0.21    0.14    0.17     2352    10438       17     54
   6    0     0.00   0.32   0.00    0.60    4992       28 K    0.82    0.10    0.00    0.02      336        0        0     68
   7    1     0.14   0.33   0.43    0.91      75 M     92 M    0.18    0.20    0.05    0.07     1736     9725      241     54
   8    0     0.00   0.31   0.00    0.60    5512       26 K    0.79    0.11    0.00    0.02      336        0        0     67
   9    1     0.17   0.76   0.23    0.65    3800 K   9912 K    0.62    0.51    0.00    0.01      224      348      147     54
  10    0     0.00   0.34   0.00    0.60    4770       32 K    0.85    0.15    0.00    0.02      392        0        0     67
  11    1     0.11   0.31   0.35    0.82      82 M     95 M    0.14    0.15    0.08    0.09      504     1208       33     53
  12    0     0.00   0.31   0.00    0.60    4102       25 K    0.84    0.15    0.00    0.02      224        0        0     69
  13    1     0.06   0.14   0.44    0.93     117 M    131 M    0.11    0.14    0.19    0.21     4088    14134      107     53
  14    0     0.00   0.32   0.00    0.60    6143       26 K    0.77    0.15    0.00    0.02      840        0        0     68
  15    1     0.21   0.24   0.85    1.20     136 M    164 M    0.17    0.20    0.07    0.08     1792     9074      196     52
  16    0     0.00   0.34   0.00    0.60    4992       27 K    0.82    0.16    0.00    0.02      336        0        0     69
  17    1     0.20   0.51   0.40    0.87      36 M     54 M    0.33    0.37    0.02    0.03     1008     2302      280     53
  18    0     0.00   0.33   0.00    0.60    4253       31 K    0.86    0.10    0.00    0.02      168        0        0     69
  19    1     0.07   0.16   0.42    0.90     104 M    118 M    0.11    0.14    0.16    0.18     2296     8073       15     55
  20    0     0.00   0.31   0.00    0.60    4303       29 K    0.85    0.10    0.00    0.02      168        0        0     69
  21    1     0.12   0.29   0.41    0.90      83 M     99 M    0.16    0.18    0.07    0.08     1568     9483       47     55
  22    0     0.00   0.33   0.00    0.61    6472       32 K    0.80    0.11    0.00    0.02      728        0        0     70
  23    1     0.10   0.22   0.47    0.95     103 M    117 M    0.12    0.15    0.10    0.11     3192     8543       26     55
  24    0     0.00   0.31   0.00    0.61    4319       31 K    0.86    0.11    0.00    0.02     2240        0        0     70
  25    1     0.35   0.47   0.75    1.20      89 M    114 M    0.22    0.20    0.03    0.03     1456    12680       27     54
  26    0     0.00   0.33   0.00    0.60    5539       29 K    0.81    0.10    0.00    0.02      896        0        0     69
  27    1     0.10   0.19   0.56    1.06     121 M    139 M    0.13    0.15    0.12    0.13     2688    13017       14     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     329 K   1139 K    0.71    0.10    0.01    0.02    19544        3       14     61
 SKT    1     0.15   0.26   0.57    1.04    1415 M   1689 M    0.16    0.19    0.07    0.08    32088   133504     1192     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.26   0.28    1.04    1416 M   1690 M    0.16    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.42 %

 C1 core residency: 23.04 %; C3 core residency: 0.06 %; C6 core residency: 49.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.84 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       18 G     18 G   |   18%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  144 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.32     226.61      29.84         146.51
 SKT   1    118.34    131.33     397.33      79.36         140.57
---------------------------------------------------------------------------------------------------------------
       *    119.14    131.66     623.94     109.20         140.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53e0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.96 --||-- Mem Ch  0: Reads (MB/s):  6152.26 --|
|--            Writes(MB/s):    14.37 --||--            Writes(MB/s):  6618.03 --|
|-- Mem Ch  1: Reads (MB/s):    43.41 --||-- Mem Ch  1: Reads (MB/s):  6155.75 --|
|--            Writes(MB/s):    18.15 --||--            Writes(MB/s):  6622.59 --|
|-- Mem Ch  2: Reads (MB/s):    40.34 --||-- Mem Ch  2: Reads (MB/s):  6165.26 --|
|--            Writes(MB/s):    14.08 --||--            Writes(MB/s):  6618.18 --|
|-- Mem Ch  3: Reads (MB/s):    44.57 --||-- Mem Ch  3: Reads (MB/s):  6169.11 --|
|--            Writes(MB/s):    18.04 --||--            Writes(MB/s):  6622.66 --|
|-- NODE 0 Mem Read (MB/s) :   171.29 --||-- NODE 1 Mem Read (MB/s) : 24642.37 --|
|-- NODE 0 Mem Write(MB/s) :    64.64 --||-- NODE 1 Mem Write(MB/s) : 26481.45 --|
|-- NODE 0 P. Write (T/s):     124323 --||-- NODE 1 P. Write (T/s):     232858 --|
|-- NODE 0 Memory (MB/s):      235.92 --||-- NODE 1 Memory (MB/s):    51123.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24813.66                --|
            |--                System Write Throughput(MB/s):      26546.09                --|
            |--               System Memory Throughput(MB/s):      51359.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 54b5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     532 K       972 K   832 K   425 K    201 M     0      48  
 1     302 K      1144 K    50 M   481 M    216 M     0     787 K
-----------------------------------------------------------------------
 *     834 K      2116 K    51 M   481 M    418 M     0     787 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.09        Core1: 36.62        
Core2: 29.96        Core3: 41.66        
Core4: 26.34        Core5: 41.24        
Core6: 27.87        Core7: 46.83        
Core8: 27.58        Core9: 29.02        
Core10: 28.05        Core11: 42.14        
Core12: 28.09        Core13: 45.41        
Core14: 27.11        Core15: 40.50        
Core16: 27.65        Core17: 46.79        
Core18: 29.46        Core19: 43.22        
Core20: 26.17        Core21: 42.01        
Core22: 28.19        Core23: 29.74        
Core24: 26.30        Core25: 41.81        
Core26: 28.65        Core27: 36.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 41.07
DDR read Latency(ns)
Socket0: 73761.86
Socket1: 320.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 35.76        
Core2: 27.38        Core3: 41.59        
Core4: 25.34        Core5: 41.05        
Core6: 27.56        Core7: 46.60        
Core8: 29.76        Core9: 28.90        
Core10: 32.18        Core11: 42.04        
Core12: 28.61        Core13: 44.84        
Core14: 27.74        Core15: 40.46        
Core16: 27.34        Core17: 46.46        
Core18: 29.27        Core19: 43.14        
Core20: 26.97        Core21: 42.13        
Core22: 27.06        Core23: 29.58        
Core24: 26.14        Core25: 41.66        
Core26: 27.33        Core27: 36.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 40.82
DDR read Latency(ns)
Socket0: 74596.19
Socket1: 321.73
irq_total: 181722.352832554
cpu_total: 25.55
cpu_0: 0.86
cpu_1: 62.63
cpu_2: 0.13
cpu_3: 86.24
cpu_4: 0.13
cpu_5: 97.74
cpu_6: 0.07
cpu_7: 40.82
cpu_8: 0.13
cpu_9: 6.38
cpu_10: 0.13
cpu_11: 60.64
cpu_12: 0.13
cpu_13: 45.55
cpu_14: 0.07
cpu_15: 41.09
cpu_16: 0.07
cpu_17: 40.09
cpu_18: 0.13
cpu_19: 49.00
cpu_20: 0.07
cpu_21: 34.84
cpu_22: 0.13
cpu_23: 33.18
cpu_24: 0.13
cpu_25: 58.58
cpu_26: 0.13
cpu_27: 56.58
enp130s0f0_rx_packets: 732556
enp130s0f1_rx_packets: 781389
enp4s0f0_rx_packets: 680547
enp4s0f1_rx_packets: 732142
Total_rx_packets: 2926634
enp130s0f0_rx_packets_phy: 732578
enp130s0f1_rx_packets_phy: 781387
enp4s0f0_rx_packets_phy: 680561
enp4s0f1_rx_packets_phy: 732162
Total_rx_packets_phy: 2926688
enp130s0f0_rx_bytes_phy: 6606382994
enp130s0f1_rx_bytes_phy: 7045822171
enp4s0f0_rx_bytes_phy: 6137284139
enp4s0f1_rx_bytes_phy: 6602579644
Total_rx_bytes_phy: 26392068948
enp130s0f0_rx_bytes: 6562980524
enp130s0f1_rx_bytes: 6999564057
enp4s0f0_rx_bytes: 6097524405
enp4s0f1_rx_bytes: 6571719936
Total_rx_bytes: 26231788922
enp130s0f0_tx_packets_phy: 13213
enp130s0f1_tx_packets_phy: 30823
enp4s0f0_tx_packets_phy: 31227
enp4s0f1_tx_packets_phy: 48551
Total_tx_packets_phy: 123814
enp130s0f0_tx_bytes_phy: 924853
enp130s0f1_tx_bytes_phy: 2156594
enp4s0f0_tx_bytes_phy: 2185881
enp4s0f1_tx_bytes_phy: 3398321
Total_tx_bytes_phy: 8665649
enp130s0f0_tx_packets: 13198
enp130s0f1_tx_packets: 30650
enp4s0f0_tx_packets: 31224
enp4s0f1_tx_packets: 48497
Total_tx_packets: 123569
enp130s0f0_tx_bytes: 871082
enp130s0f1_tx_bytes: 2022947
enp4s0f0_tx_bytes: 2060809
enp4s0f1_tx_bytes: 3200816
Total_tx_bytes: 8155654


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.46        Core1: 35.27        
Core2: 24.68        Core3: 41.21        
Core4: 21.54        Core5: 40.51        
Core6: 22.57        Core7: 45.97        
Core8: 24.97        Core9: 28.58        
Core10: 21.54        Core11: 41.66        
Core12: 26.85        Core13: 44.17        
Core14: 28.08        Core15: 40.23        
Core16: 30.00        Core17: 44.76        
Core18: 27.01        Core19: 42.58        
Core20: 27.85        Core21: 41.50        
Core22: 27.78        Core23: 29.44        
Core24: 27.33        Core25: 41.33        
Core26: 25.74        Core27: 35.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 40.30
DDR read Latency(ns)
Socket0: 71475.89
Socket1: 327.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 27.68        
Core2: 27.14        Core3: 40.37        
Core4: 26.09        Core5: 40.25        
Core6: 26.15        Core7: 44.70        
Core8: 26.98        Core9: 26.07        
Core10: 29.14        Core11: 40.64        
Core12: 27.44        Core13: 41.66        
Core14: 27.71        Core15: 39.17        
Core16: 27.37        Core17: 30.62        
Core18: 26.96        Core19: 41.53        
Core20: 26.25        Core21: 40.83        
Core22: 27.42        Core23: 30.40        
Core24: 27.54        Core25: 39.78        
Core26: 27.09        Core27: 34.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 38.15
DDR read Latency(ns)
Socket0: 82492.70
Socket1: 355.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 35.76        
Core2: 26.01        Core3: 41.18        
Core4: 27.84        Core5: 40.77        
Core6: 26.36        Core7: 46.40        
Core8: 28.89        Core9: 28.27        
Core10: 30.31        Core11: 41.81        
Core12: 27.75        Core13: 43.84        
Core14: 28.90        Core15: 39.36        
Core16: 27.96        Core17: 44.50        
Core18: 27.30        Core19: 42.74        
Core20: 26.25        Core21: 41.67        
Core22: 29.41        Core23: 29.37        
Core24: 27.42        Core25: 41.28        
Core26: 26.53        Core27: 35.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.14
Socket1: 40.37
DDR read Latency(ns)
Socket0: 73962.25
Socket1: 327.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 36.84        
Core2: 25.83        Core3: 41.70        
Core4: 29.03        Core5: 41.22        
Core6: 26.05        Core7: 46.57        
Core8: 26.88        Core9: 29.35        
Core10: 27.89        Core11: 42.14        
Core12: 26.93        Core13: 45.03        
Core14: 25.57        Core15: 40.16        
Core16: 27.95        Core17: 46.87        
Core18: 26.79        Core19: 42.85        
Core20: 27.02        Core21: 42.24        
Core22: 28.94        Core23: 30.10        
Core24: 27.76        Core25: 42.01        
Core26: 25.46        Core27: 36.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 41.06
DDR read Latency(ns)
Socket0: 73890.62
Socket1: 321.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22101
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409631694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409634586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204881845; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204881845; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204886802; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204886802; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204890913; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204890913; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204894756; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204894756; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004118212; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4432562; Consumed Joules: 270.54; Watts: 45.07; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2321025; Consumed DRAM Joules: 35.51; DRAM Watts: 5.92
S1P0; QPIClocks: 14409740190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409742186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204952886; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204952886; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204953057; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204953057; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204953097; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204953097; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204953199; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204953199; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004103211; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7728504; Consumed Joules: 471.71; Watts: 78.58; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 6243994; Consumed DRAM Joules: 95.53; DRAM Watts: 15.91
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5726
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     209 K    665 K    0.69    0.08    0.01    0.02    12152        1        0     69
   1    1     0.12   0.18   0.71    1.19     112 M    139 M    0.19    0.23    0.09    0.11     2464     9117       30     53
   2    0     0.00   0.34   0.00    0.60    7238       37 K    0.81    0.10    0.00    0.02     1008        0        0     68
   3    1     0.13   0.13   1.02    1.20     212 M    245 M    0.14    0.14    0.16    0.18     5096    18571       23     53
   4    0     0.00   0.34   0.00    0.60    4221       30 K    0.86    0.10    0.00    0.02     1008        0        0     69
   5    1     0.23   0.20   1.11    1.20     208 M    244 M    0.15    0.16    0.09    0.11     5544    15953       46     53
   6    0     0.00   0.34   0.00    0.60    5530       30 K    0.82    0.09    0.00    0.02      168        0        0     68
   7    1     0.08   0.26   0.30    0.76      80 M     93 M    0.14    0.16    0.10    0.12      224      540       60     54
   8    0     0.00   0.65   0.00    0.60      37 K     70 K    0.48    0.22    0.01    0.01     1736        0        3     68
   9    1     0.05   0.62   0.08    0.60    1323 K   3041 K    0.56    0.22    0.00    0.01      112       26       38     54
  10    0     0.00   0.41   0.00    0.60    8862       41 K    0.79    0.15    0.00    0.02      560        0        0     67
  11    1     0.18   0.24   0.73    1.20     142 M    166 M    0.14    0.13    0.08    0.09     2016     8645       11     53
  12    0     0.00   0.34   0.00    0.60    5149       27 K    0.81    0.15    0.00    0.02       56        0        0     68
  13    1     0.10   0.24   0.41    0.89     104 M    117 M    0.11    0.14    0.10    0.12     3416     8314       56     53
  14    0     0.00   0.34   0.00    0.60    5979       29 K    0.80    0.15    0.00    0.02      336        0        0     69
  15    1     0.22   0.35   0.61    1.20      69 M     92 M    0.24    0.25    0.03    0.04     1792     9185       17     53
  16    0     0.00   0.33   0.00    0.60    4763       27 K    0.83    0.15    0.00    0.02      168        0        0     68
  17    1     0.03   0.10   0.31    0.76      96 M    106 M    0.09    0.15    0.32    0.35     2744     7251       42     53
  18    0     0.00   0.31   0.00    0.61    4529       36 K    0.88    0.12    0.00    0.02     1120        0        1     69
  19    1     0.24   0.43   0.57    1.09    7368 K     32 M    0.78    0.76    0.00    0.01      560      437       18     55
  20    0     0.00   0.46   0.00    0.60    8197       43 K    0.81    0.17    0.00    0.01      784        1        0     69
  21    1     0.06   0.23   0.26    0.71      78 M     88 M    0.11    0.17    0.13    0.15     2240     8184       42     55
  22    0     0.00   0.51   0.00    0.60      10 K     46 K    0.78    0.17    0.00    0.01        0        0        0     70
  23    1     0.07   0.31   0.23    0.66      33 M     45 M    0.26    0.38    0.05    0.06      728     1804       11     56
  24    0     0.00   0.50   0.00    0.60    5543       37 K    0.85    0.17    0.00    0.01      616        0        1     70
  25    1     0.20   0.30   0.67    1.20     106 M    128 M    0.17    0.16    0.05    0.06     2688    10042       40     54
  26    0     0.00   0.51   0.00    0.60    8749       41 K    0.79    0.17    0.00    0.01     1064        0        1     69
  27    1     0.41   0.54   0.76    1.20      78 M    101 M    0.23    0.20    0.02    0.02     1736     9520        6     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     325 K   1165 K    0.72    0.12    0.01    0.02    20776        2        6     61
 SKT    1     0.15   0.27   0.56    1.06    1333 M   1605 M    0.17    0.21    0.06    0.08    31360   107589      440     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.27   0.28    1.06    1333 M   1606 M    0.17    0.21    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   78 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.29 %

 C1 core residency: 22.85 %; C3 core residency: 0.29 %; C6 core residency: 50.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.30     225.58      29.67         142.49
 SKT   1    113.18    132.29     394.15      78.57         138.99
---------------------------------------------------------------------------------------------------------------
       *    113.96    132.59     619.73     108.24         139.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 580e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    48.32 --||-- Mem Ch  0: Reads (MB/s):  5830.56 --|
|--            Writes(MB/s):    19.25 --||--            Writes(MB/s):  6587.28 --|
|-- Mem Ch  1: Reads (MB/s):    48.90 --||-- Mem Ch  1: Reads (MB/s):  5834.99 --|
|--            Writes(MB/s):    22.77 --||--            Writes(MB/s):  6591.86 --|
|-- Mem Ch  2: Reads (MB/s):    44.20 --||-- Mem Ch  2: Reads (MB/s):  5845.65 --|
|--            Writes(MB/s):    19.09 --||--            Writes(MB/s):  6586.98 --|
|-- Mem Ch  3: Reads (MB/s):    48.17 --||-- Mem Ch  3: Reads (MB/s):  5850.90 --|
|--            Writes(MB/s):    22.77 --||--            Writes(MB/s):  6592.46 --|
|-- NODE 0 Mem Read (MB/s) :   189.59 --||-- NODE 1 Mem Read (MB/s) : 23362.09 --|
|-- NODE 0 Mem Write(MB/s) :    83.87 --||-- NODE 1 Mem Write(MB/s) : 26358.58 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     223189 --|
|-- NODE 0 Memory (MB/s):      273.47 --||-- NODE 1 Memory (MB/s):    49720.67 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23551.69                --|
            |--                System Write Throughput(MB/s):      26442.45                --|
            |--               System Memory Throughput(MB/s):      49994.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58e5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     682 K       983 K   939 K   370 K    201 M     0       0  
 1     366 K      1142 K    56 M   492 M    215 M     0    1180 K
-----------------------------------------------------------------------
 *    1049 K      2126 K    57 M   493 M    416 M     0    1180 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 36.26        
Core2: 28.55        Core3: 39.50        
Core4: 29.78        Core5: 41.62        
Core6: 28.93        Core7: 40.36        
Core8: 28.10        Core9: 29.47        
Core10: 27.99        Core11: 40.72        
Core12: 27.41        Core13: 43.01        
Core14: 25.51        Core15: 31.10        
Core16: 27.07        Core17: 39.90        
Core18: 28.78        Core19: 23.36        
Core20: 29.04        Core21: 40.96        
Core22: 29.30        Core23: 25.37        
Core24: 28.80        Core25: 40.76        
Core26: 30.91        Core27: 40.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 37.00
DDR read Latency(ns)
Socket0: 62931.68
Socket1: 359.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 36.09        
Core2: 27.45        Core3: 39.23        
Core4: 29.91        Core5: 41.39        
Core6: 26.49        Core7: 39.74        
Core8: 29.37        Core9: 29.85        
Core10: 27.80        Core11: 40.57        
Core12: 26.58        Core13: 43.07        
Core14: 29.92        Core15: 30.82        
Core16: 27.19        Core17: 40.18        
Core18: 27.39        Core19: 23.62        
Core20: 30.22        Core21: 40.27        
Core22: 30.75        Core23: 25.03        
Core24: 30.77        Core25: 40.39        
Core26: 30.99        Core27: 40.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.17
Socket1: 36.81
DDR read Latency(ns)
Socket0: 64022.15
Socket1: 361.00
irq_total: 250071.593354897
cpu_total: 25.29
cpu_0: 0.80
cpu_1: 65.29
cpu_2: 0.07
cpu_3: 70.74
cpu_4: 0.07
cpu_5: 79.72
cpu_6: 0.13
cpu_7: 36.30
cpu_8: 0.07
cpu_9: 5.12
cpu_10: 0.07
cpu_11: 53.32
cpu_12: 0.13
cpu_13: 48.01
cpu_14: 0.07
cpu_15: 59.24
cpu_16: 0.07
cpu_17: 51.93
cpu_18: 0.07
cpu_19: 47.74
cpu_20: 0.07
cpu_21: 50.66
cpu_22: 0.07
cpu_23: 44.75
cpu_24: 0.07
cpu_25: 58.51
cpu_26: 0.13
cpu_27: 34.71
enp130s0f0_rx_packets: 732441
enp130s0f1_rx_packets: 778064
enp4s0f0_rx_packets: 677098
enp4s0f1_rx_packets: 732671
Total_rx_packets: 2920274
enp130s0f0_rx_bytes_phy: 6604919987
enp130s0f1_rx_bytes_phy: 7016582871
enp4s0f0_rx_bytes_phy: 6106218586
enp4s0f1_rx_bytes_phy: 6607171257
Total_rx_bytes_phy: 26334892701
enp130s0f0_tx_bytes_phy: 746074
enp130s0f1_tx_bytes_phy: 3262837
enp4s0f0_tx_bytes_phy: 2134238
enp4s0f1_tx_bytes_phy: 5167242
Total_tx_bytes_phy: 11310391
enp130s0f0_tx_packets_phy: 10658
enp130s0f1_tx_packets_phy: 46628
enp4s0f0_tx_packets_phy: 30489
enp4s0f1_tx_packets_phy: 73819
Total_tx_packets_phy: 161594
enp130s0f0_tx_packets: 10652
enp130s0f1_tx_packets: 46437
enp4s0f0_tx_packets: 30487
enp4s0f1_tx_packets: 73801
Total_tx_packets: 161377
enp130s0f0_rx_bytes: 6561944510
enp130s0f1_rx_bytes: 6970459070
enp4s0f0_rx_bytes: 6066590036
enp4s0f1_rx_bytes: 6574847430
Total_rx_bytes: 26173841046
enp130s0f0_tx_bytes: 703037
enp130s0f1_tx_bytes: 3064896
enp4s0f0_tx_bytes: 2012166
enp4s0f1_tx_bytes: 4870899
Total_tx_bytes: 10650998
enp130s0f0_rx_packets_phy: 732416
enp130s0f1_rx_packets_phy: 778070
enp4s0f0_rx_packets_phy: 677115
enp4s0f1_rx_packets_phy: 732664
Total_rx_packets_phy: 2920265


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.28        
Core2: 27.77        Core3: 38.94        
Core4: 22.71        Core5: 41.22        
Core6: 26.99        Core7: 39.71        
Core8: 20.61        Core9: 28.06        
Core10: 27.86        Core11: 40.29        
Core12: 22.80        Core13: 42.71        
Core14: 28.01        Core15: 30.74        
Core16: 28.01        Core17: 39.40        
Core18: 27.26        Core19: 22.02        
Core20: 30.38        Core21: 40.22        
Core22: 31.84        Core23: 23.11        
Core24: 28.96        Core25: 40.21        
Core26: 30.64        Core27: 39.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 36.29
DDR read Latency(ns)
Socket0: 60663.26
Socket1: 366.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 35.73        
Core2: 27.66        Core3: 39.27        
Core4: 28.56        Core5: 41.40        
Core6: 29.35        Core7: 40.10        
Core8: 28.84        Core9: 29.70        
Core10: 27.65        Core11: 40.56        
Core12: 27.65        Core13: 43.03        
Core14: 28.04        Core15: 31.15        
Core16: 27.56        Core17: 40.00        
Core18: 27.71        Core19: 22.82        
Core20: 29.43        Core21: 41.19        
Core22: 29.79        Core23: 24.75        
Core24: 29.07        Core25: 41.16        
Core26: 29.95        Core27: 40.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 36.88
DDR read Latency(ns)
Socket0: 64256.96
Socket1: 363.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 35.98        
Core2: 28.77        Core3: 39.31        
Core4: 30.52        Core5: 41.33        
Core6: 29.03        Core7: 39.92        
Core8: 29.87        Core9: 29.89        
Core10: 27.35        Core11: 40.53        
Core12: 28.40        Core13: 42.71        
Core14: 28.18        Core15: 31.16        
Core16: 31.01        Core17: 40.36        
Core18: 29.28        Core19: 23.34        
Core20: 31.03        Core21: 40.84        
Core22: 29.34        Core23: 25.19        
Core24: 29.27        Core25: 40.98        
Core26: 28.76        Core27: 40.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 36.94
DDR read Latency(ns)
Socket0: 64087.80
Socket1: 363.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 34.78        
Core2: 26.60        Core3: 38.89        
Core4: 29.54        Core5: 41.25        
Core6: 28.17        Core7: 40.00        
Core8: 27.39        Core9: 28.79        
Core10: 27.76        Core11: 40.28        
Core12: 27.96        Core13: 42.68        
Core14: 27.34        Core15: 30.85        
Core16: 27.69        Core17: 39.80        
Core18: 27.52        Core19: 20.93        
Core20: 29.35        Core21: 40.56        
Core22: 29.61        Core23: 23.36        
Core24: 28.00        Core25: 40.58        
Core26: 29.96        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 36.24
DDR read Latency(ns)
Socket0: 64341.03
Socket1: 366.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23175
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410971950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410975938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205548936; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205548936; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205553851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205553851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205557891; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205557891; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205562410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205562410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004673182; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4412318; Consumed Joules: 269.31; Watts: 44.85; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2332365; Consumed DRAM Joules: 35.69; DRAM Watts: 5.94
S1P0; QPIClocks: 14411075138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411077662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205620483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205620483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205620578; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205620578; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205620532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205620532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205620789; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205620789; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004259280; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7991944; Consumed Joules: 487.79; Watts: 81.24; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6204772; Consumed DRAM Joules: 94.93; DRAM Watts: 15.81
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b58
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     242 K    719 K    0.66    0.09    0.01    0.02     9632        2        4     69
   1    1     0.13   0.17   0.79    1.20     122 M    151 M    0.19    0.20    0.09    0.11     2856    10277       19     53
   2    0     0.00   0.36   0.00    0.60      10 K     43 K    0.76    0.10    0.00    0.02      672        0        0     68
   3    1     0.19   0.23   0.82    1.20     135 M    166 M    0.19    0.16    0.07    0.09     1904     9008       16     53
   4    0     0.00   0.32   0.00    0.60    3758       27 K    0.86    0.11    0.00    0.02      672        0        0     69
   5    1     0.13   0.13   0.96    1.20     202 M    230 M    0.12    0.14    0.16    0.18     7896    19513       54     53
   6    0     0.00   0.32   0.00    0.60    4462       24 K    0.81    0.10    0.00    0.02     2408        0        0     68
   7    1     0.10   0.35   0.28    0.73      74 M     85 M    0.13    0.17    0.08    0.09      672     8419       49     54
   8    0     0.00   0.32   0.00    0.60    5104       25 K    0.80    0.11    0.00    0.02      112        0        0     68
   9    1     0.04   0.60   0.07    0.60    1258 K   2548 K    0.51    0.20    0.00    0.01        0       24       48     55
  10    0     0.00   0.32   0.00    0.60    5642       29 K    0.81    0.15    0.00    0.02      448        0        0     67
  11    1     0.10   0.15   0.66    1.20     131 M    154 M    0.15    0.14    0.13    0.16     1344     8523       13     52
  12    0     0.00   0.31   0.00    0.60    6132       26 K    0.77    0.16    0.00    0.02      336        0        0     68
  13    1     0.14   0.28   0.49    0.99      98 M    114 M    0.14    0.15    0.07    0.08     2688     8246       16     53
  14    0     0.00   0.61   0.00    0.60      21 K     45 K    0.53    0.20    0.01    0.01     1120        3        0     69
  15    1     0.26   0.33   0.79    1.20     127 M    151 M    0.16    0.29    0.05    0.06     3136    19968       21     51
  16    0     0.00   0.30   0.00    0.60    5245       24 K    0.79    0.16    0.00    0.02      280        0        0     68
  17    1     0.18   0.26   0.67    1.20      94 M    115 M    0.18    0.20    0.05    0.07     2744     6180       42     52
  18    0     0.00   0.31   0.00    0.60    4601       27 K    0.83    0.11    0.00    0.02      392        0        0     69
  19    1     0.14   0.26   0.53    1.04      53 M     77 M    0.31    0.41    0.04    0.06     1232     2239       14     54
  20    0     0.00   0.32   0.00    0.60    4317       29 K    0.86    0.11    0.00    0.02      728        0        0     69
  21    1     0.16   0.24   0.68    1.20     108 M    131 M    0.17    0.16    0.07    0.08     2856     9885       94     54
  22    0     0.00   0.32   0.00    0.60    6233       27 K    0.77    0.11    0.00    0.02        0        0        0     70
  23    1     0.25   0.43   0.58    1.13      38 M     61 M    0.37    0.37    0.02    0.02      728     2063       47     54
  24    0     0.00   0.31   0.00    0.60    3114       24 K    0.87    0.10    0.00    0.02      168        0        0     70
  25    1     0.26   0.37   0.71    1.20     110 M    132 M    0.16    0.14    0.04    0.05     3080     9976       31     54
  26    0     0.00   0.34   0.00    0.60    4898       28 K    0.83    0.10    0.00    0.02     2912        0        0     69
  27    1     0.08   0.27   0.28    0.73      74 M     85 M    0.12    0.18    0.10    0.11     1456     8949        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     327 K   1104 K    0.70    0.10    0.01    0.02    19880        5        4     60
 SKT    1     0.15   0.26   0.59    1.11    1375 M   1659 M    0.17    0.20    0.06    0.08    32592   123270      465     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.26   0.30    1.11    1375 M   1660 M    0.17    0.20    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   83 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.74 %

 C1 core residency: 23.94 %; C3 core residency: 0.02 %; C6 core residency: 49.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.93     0.41     225.19      29.66         139.26
 SKT   1    116.06    131.74     408.17      79.26         139.03
---------------------------------------------------------------------------------------------------------------
       *    116.99    132.15     633.36     108.93         139.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c3d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.60 --||-- Mem Ch  0: Reads (MB/s):  6064.20 --|
|--            Writes(MB/s):    14.53 --||--            Writes(MB/s):  6620.33 --|
|-- Mem Ch  1: Reads (MB/s):    43.01 --||-- Mem Ch  1: Reads (MB/s):  6068.07 --|
|--            Writes(MB/s):    18.14 --||--            Writes(MB/s):  6624.66 --|
|-- Mem Ch  2: Reads (MB/s):    39.04 --||-- Mem Ch  2: Reads (MB/s):  6069.45 --|
|--            Writes(MB/s):    14.38 --||--            Writes(MB/s):  6620.81 --|
|-- Mem Ch  3: Reads (MB/s):    43.61 --||-- Mem Ch  3: Reads (MB/s):  6073.18 --|
|--            Writes(MB/s):    18.25 --||--            Writes(MB/s):  6624.22 --|
|-- NODE 0 Mem Read (MB/s) :   165.26 --||-- NODE 1 Mem Read (MB/s) : 24274.89 --|
|-- NODE 0 Mem Write(MB/s) :    65.30 --||-- NODE 1 Mem Write(MB/s) : 26490.03 --|
|-- NODE 0 P. Write (T/s):     124339 --||-- NODE 1 P. Write (T/s):     233200 --|
|-- NODE 0 Memory (MB/s):      230.56 --||-- NODE 1 Memory (MB/s):    50764.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24440.15                --|
            |--                System Write Throughput(MB/s):      26555.33                --|
            |--               System Memory Throughput(MB/s):      50995.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d12
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     497 K       990 K   852 K   455 K    201 M     0      72  
 1     352 K      1160 K    31 M   458 M    216 M     0     593 K
-----------------------------------------------------------------------
 *     850 K      2151 K    31 M   459 M    418 M     0     593 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 34.15        
Core2: 28.74        Core3: 40.23        
Core4: 28.98        Core5: 27.79        
Core6: 26.71        Core7: 42.62        
Core8: 29.18        Core9: 24.05        
Core10: 28.24        Core11: 44.56        
Core12: 29.80        Core13: 43.25        
Core14: 26.82        Core15: 43.04        
Core16: 26.07        Core17: 42.31        
Core18: 26.47        Core19: 42.55        
Core20: 29.53        Core21: 42.52        
Core22: 28.61        Core23: 28.68        
Core24: 29.74        Core25: 46.30        
Core26: 30.01        Core27: 45.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 38.77
DDR read Latency(ns)
Socket0: 82994.31
Socket1: 380.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 35.80        
Core2: 27.51        Core3: 42.39        
Core4: 29.61        Core5: 32.24        
Core6: 28.78        Core7: 42.74        
Core8: 32.63        Core9: 23.45        
Core10: 27.67        Core11: 46.08        
Core12: 28.56        Core13: 45.24        
Core14: 26.77        Core15: 44.75        
Core16: 26.79        Core17: 44.84        
Core18: 29.66        Core19: 43.85        
Core20: 26.54        Core21: 45.69        
Core22: 27.00        Core23: 30.81        
Core24: 27.36        Core25: 45.86        
Core26: 30.21        Core27: 44.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.47
Socket1: 40.73
DDR read Latency(ns)
Socket0: 75024.59
Socket1: 347.41
irq_total: 133025.839308076
cpu_total: 24.69
cpu_0: 0.86
cpu_1: 62.23
cpu_2: 0.13
cpu_3: 69.81
cpu_4: 0.07
cpu_5: 81.25
cpu_6: 0.07
cpu_7: 48.74
cpu_8: 0.07
cpu_9: 19.81
cpu_10: 0.13
cpu_11: 40.96
cpu_12: 0.07
cpu_13: 41.76
cpu_14: 0.07
cpu_15: 46.94
cpu_16: 0.13
cpu_17: 47.07
cpu_18: 0.07
cpu_19: 46.41
cpu_20: 0.07
cpu_21: 42.22
cpu_22: 0.07
cpu_23: 47.74
cpu_24: 0.07
cpu_25: 47.07
cpu_26: 0.13
cpu_27: 47.47
enp130s0f0_rx_packets_phy: 735188
enp130s0f1_rx_packets_phy: 775428
enp4s0f0_rx_packets_phy: 677877
enp4s0f1_rx_packets_phy: 733800
Total_rx_packets_phy: 2922293
enp130s0f0_tx_packets: 10697
enp130s0f1_tx_packets: 42620
enp4s0f0_tx_packets: 39280
enp4s0f1_tx_packets: 9965
Total_tx_packets: 102562
enp130s0f0_tx_bytes_phy: 751545
enp130s0f1_tx_bytes_phy: 2991978
enp4s0f0_tx_bytes_phy: 2749768
enp4s0f1_tx_bytes_phy: 706147
Total_tx_bytes_phy: 7199438
enp130s0f0_rx_bytes_phy: 6629926060
enp130s0f1_rx_bytes_phy: 6992803968
enp4s0f0_rx_bytes_phy: 6113096406
enp4s0f1_rx_bytes_phy: 6617397309
Total_rx_bytes_phy: 26353223743
enp130s0f0_tx_packets_phy: 10740
enp130s0f1_tx_packets_phy: 42754
enp4s0f0_tx_packets_phy: 39282
enp4s0f1_tx_packets_phy: 10099
Total_tx_packets_phy: 102875
enp130s0f0_tx_bytes: 706003
enp130s0f1_tx_bytes: 2812983
enp4s0f0_tx_bytes: 2592486
enp4s0f1_tx_bytes: 657735
Total_tx_bytes: 6769207
enp130s0f0_rx_packets: 735175
enp130s0f1_rx_packets: 775456
enp4s0f0_rx_packets: 677891
enp4s0f1_rx_packets: 733789
Total_rx_packets: 2922311
enp130s0f0_rx_bytes: 6586417484
enp130s0f1_rx_bytes: 6947119527
enp4s0f0_rx_bytes: 6088897275
enp4s0f1_rx_bytes: 6574328722
Total_rx_bytes: 26196763008


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.88        Core1: 35.84        
Core2: 24.12        Core3: 42.65        
Core4: 23.06        Core5: 32.23        
Core6: 27.28        Core7: 42.67        
Core8: 20.81        Core9: 22.97        
Core10: 18.56        Core11: 46.03        
Core12: 28.11        Core13: 45.05        
Core14: 26.66        Core15: 44.21        
Core16: 26.87        Core17: 44.48        
Core18: 27.95        Core19: 44.05        
Core20: 28.31        Core21: 46.07        
Core22: 27.67        Core23: 30.61        
Core24: 27.98        Core25: 45.07        
Core26: 31.13        Core27: 43.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 40.61
DDR read Latency(ns)
Socket0: 71123.36
Socket1: 344.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 35.90        
Core2: 27.24        Core3: 42.60        
Core4: 28.84        Core5: 32.11        
Core6: 26.44        Core7: 42.56        
Core8: 28.68        Core9: 22.97        
Core10: 26.90        Core11: 45.60        
Core12: 27.03        Core13: 45.76        
Core14: 25.86        Core15: 44.39        
Core16: 32.71        Core17: 44.96        
Core18: 27.59        Core19: 43.93        
Core20: 29.26        Core21: 46.70        
Core22: 28.13        Core23: 30.80        
Core24: 33.01        Core25: 45.07        
Core26: 33.60        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 40.68
DDR read Latency(ns)
Socket0: 75126.88
Socket1: 347.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 35.98        
Core2: 28.88        Core3: 42.90        
Core4: 27.90        Core5: 32.42        
Core6: 27.00        Core7: 43.18        
Core8: 26.69        Core9: 23.01        
Core10: 28.13        Core11: 46.24        
Core12: 30.83        Core13: 45.04        
Core14: 26.97        Core15: 44.75        
Core16: 26.35        Core17: 44.65        
Core18: 28.07        Core19: 44.23        
Core20: 28.58        Core21: 46.63        
Core22: 28.27        Core23: 29.99        
Core24: 29.15        Core25: 45.20        
Core26: 31.56        Core27: 44.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 40.77
DDR read Latency(ns)
Socket0: 74149.42
Socket1: 338.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 36.07        
Core2: 28.52        Core3: 42.62        
Core4: 28.18        Core5: 32.56        
Core6: 27.35        Core7: 43.26        
Core8: 30.91        Core9: 23.08        
Core10: 28.63        Core11: 46.06        
Core12: 27.38        Core13: 45.67        
Core14: 27.24        Core15: 45.36        
Core16: 27.96        Core17: 44.66        
Core18: 27.92        Core19: 44.29        
Core20: 28.83        Core21: 46.26        
Core22: 27.22        Core23: 30.19        
Core24: 26.90        Core25: 45.57        
Core26: 28.61        Core27: 44.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 40.87
DDR read Latency(ns)
Socket0: 73461.40
Socket1: 338.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24241
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410109758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410115514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205121911; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205121911; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205126948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205126948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205131105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205131105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205135413; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205135413; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004319287; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4458749; Consumed Joules: 272.14; Watts: 45.33; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2318550; Consumed DRAM Joules: 35.47; DRAM Watts: 5.91
S1P0; QPIClocks: 14410224134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410226102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205195862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205195862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205195887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205195887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205195587; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205195587; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205195680; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205195680; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004344884; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7649224; Consumed Joules: 466.87; Watts: 77.76; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6208009; Consumed DRAM Joules: 94.98; DRAM Watts: 15.82
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f87
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     273 K    754 K    0.64    0.08    0.01    0.02     9408        1        7     69
   1    1     0.16   0.16   0.97    1.20     164 M    195 M    0.16    0.22    0.11    0.12     4256    13243       18     53
   2    0     0.00   0.33   0.00    0.60    6410       36 K    0.82    0.10    0.00    0.02      784        0        0     68
   3    1     0.11   0.13   0.85    1.20     171 M    195 M    0.12    0.14    0.16    0.18     5432    16818      143     53
   4    0     0.00   0.36   0.00    0.60      18 K     48 K    0.62    0.16    0.01    0.02     1064        1        0     69
   5    1     0.41   0.39   1.04    1.20     122 M    160 M    0.23    0.22    0.03    0.04     4760     9224      150     53
   6    0     0.00   0.32   0.00    0.60    4555       27 K    0.83    0.10    0.00    0.02     1176        0        0     68
   7    1     0.16   0.27   0.60    1.15      95 M    112 M    0.15    0.16    0.06    0.07     2632     8515       36     53
   8    0     0.00   0.27   0.01    0.60    5533       27 K    0.80    0.11    0.00    0.00     1848        0        0     68
   9    1     0.16   0.82   0.20    0.62    3766 K   8645 K    0.56    0.43    0.00    0.01      112      146      210     54
  10    0     0.00   0.34   0.00    0.60    4734       31 K    0.85    0.14    0.00    0.02     1680        0        0     67
  11    1     0.04   0.11   0.35    0.82     103 M    114 M    0.10    0.13    0.27    0.30     2240     9013       47     54
  12    0     0.00   0.32   0.00    0.60    3779       26 K    0.85    0.15    0.00    0.02       56        0        0     68
  13    1     0.06   0.16   0.38    0.85     101 M    113 M    0.11    0.14    0.17    0.19     2016     8074        7     54
  14    0     0.00   0.65   0.00    0.60      27 K     57 K    0.53    0.15    0.01    0.01     1960        1        1     69
  15    1     0.13   0.27   0.47    0.96     101 M    115 M    0.13    0.14    0.08    0.09     2072     8272      111     53
  16    0     0.00   0.34   0.00    0.60    5651       29 K    0.81    0.15    0.00    0.02      560        0        0     69
  17    1     0.13   0.27   0.47    0.96     100 M    114 M    0.13    0.14    0.08    0.09     2912    10270      219     53
  18    0     0.00   0.33   0.00    0.60    4630       31 K    0.85    0.10    0.00    0.02       56        0        0     69
  19    1     0.04   0.09   0.47    0.96     122 M    137 M    0.11    0.14    0.28    0.32     2128     7712       24     55
  20    0     0.00   0.32   0.00    0.60    5149       30 K    0.83    0.10    0.00    0.02      616        0        1     69
  21    1     0.09   0.24   0.36    0.83      89 M    101 M    0.11    0.13    0.11    0.12     1848     7676       22     56
  22    0     0.00   0.31   0.00    0.60    3753       28 K    0.87    0.10    0.00    0.02       56        0        0     69
  23    1     0.07   0.23   0.31    0.79      50 M     64 M    0.22    0.33    0.07    0.09      560     3507        9     56
  24    0     0.00   0.32   0.00    0.60    3032       29 K    0.90    0.10    0.00    0.02      280        0        0     70
  25    1     0.13   0.23   0.57    1.13     105 M    125 M    0.16    0.14    0.08    0.09      392      316        6     54
  26    0     0.00   0.32   0.00    0.60    5788       28 K    0.80    0.10    0.00    0.02     2072        0        0     69
  27    1     0.17   0.26   0.68    1.20     103 M    127 M    0.18    0.18    0.06    0.07      280      461       22     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.34   0.00    0.60     372 K   1186 K    0.69    0.09    0.00    0.02    21616        3        9     60
 SKT    1     0.13   0.24   0.55    1.03    1436 M   1686 M    0.15    0.17    0.08    0.09    31640   103247     1024     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.24   0.28    1.03    1437 M   1687 M    0.15    0.17    0.08    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.79 %

 C1 core residency: 21.60 %; C3 core residency: 1.61 %; C6 core residency: 50.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.00 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       56 G     56 G   |   58%    58%   
 SKT    1       20 G     20 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  153 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.85     0.33     228.22      29.73         149.28
 SKT   1    124.90    134.64     394.87      80.02         149.50
---------------------------------------------------------------------------------------------------------------
       *    125.76    134.97     623.09     109.75         149.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 606b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.03 --||-- Mem Ch  0: Reads (MB/s):  6079.54 --|
|--            Writes(MB/s):    18.97 --||--            Writes(MB/s):  6654.30 --|
|-- Mem Ch  1: Reads (MB/s):    44.71 --||-- Mem Ch  1: Reads (MB/s):  6081.37 --|
|--            Writes(MB/s):    22.58 --||--            Writes(MB/s):  6657.01 --|
|-- Mem Ch  2: Reads (MB/s):    39.86 --||-- Mem Ch  2: Reads (MB/s):  6088.42 --|
|--            Writes(MB/s):    18.51 --||--            Writes(MB/s):  6652.84 --|
|-- Mem Ch  3: Reads (MB/s):    44.61 --||-- Mem Ch  3: Reads (MB/s):  6093.17 --|
|--            Writes(MB/s):    22.52 --||--            Writes(MB/s):  6658.05 --|
|-- NODE 0 Mem Read (MB/s) :   172.21 --||-- NODE 1 Mem Read (MB/s) : 24342.49 --|
|-- NODE 0 Mem Write(MB/s) :    82.59 --||-- NODE 1 Mem Write(MB/s) : 26622.20 --|
|-- NODE 0 P. Write (T/s):     124330 --||-- NODE 1 P. Write (T/s):     228228 --|
|-- NODE 0 Memory (MB/s):      254.80 --||-- NODE 1 Memory (MB/s):    50964.70 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24514.71                --|
            |--                System Write Throughput(MB/s):      26704.79                --|
            |--               System Memory Throughput(MB/s):      51219.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6140
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     538 K       973 K  1051 K   540 K    199 M     0       0  
 1     637 K       974 K    55 M   501 M    213 M     0     925 K
-----------------------------------------------------------------------
 *    1176 K      1948 K    56 M   501 M    413 M     0     925 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 40.01        
Core2: 27.11        Core3: 39.90        
Core4: 26.31        Core5: 35.41        
Core6: 27.52        Core7: 41.22        
Core8: 26.03        Core9: 26.41        
Core10: 26.28        Core11: 46.26        
Core12: 27.09        Core13: 41.03        
Core14: 26.26        Core15: 40.14        
Core16: 27.13        Core17: 37.39        
Core18: 26.20        Core19: 34.34        
Core20: 26.95        Core21: 43.96        
Core22: 28.07        Core23: 32.67        
Core24: 27.94        Core25: 40.12        
Core26: 29.80        Core27: 41.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 39.40
DDR read Latency(ns)
Socket0: 70575.30
Socket1: 329.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.16        Core1: 40.99        
Core2: 27.39        Core3: 40.30        
Core4: 29.69        Core5: 36.23        
Core6: 29.19        Core7: 41.67        
Core8: 28.75        Core9: 26.94        
Core10: 26.60        Core11: 46.78        
Core12: 27.82        Core13: 41.49        
Core14: 29.81        Core15: 39.85        
Core16: 27.69        Core17: 37.83        
Core18: 27.68        Core19: 37.99        
Core20: 28.87        Core21: 44.86        
Core22: 29.60        Core23: 36.77        
Core24: 27.78        Core25: 40.61        
Core26: 28.39        Core27: 42.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 40.38
DDR read Latency(ns)
Socket0: 70677.08
Socket1: 323.28
irq_total: 221037.179051756
cpu_total: 25.95
cpu_0: 0.80
cpu_1: 89.83
cpu_2: 0.07
cpu_3: 84.11
cpu_4: 0.13
cpu_5: 71.21
cpu_6: 0.07
cpu_7: 63.03
cpu_8: 0.07
cpu_9: 29.92
cpu_10: 0.13
cpu_11: 38.03
cpu_12: 0.07
cpu_13: 59.24
cpu_14: 0.13
cpu_15: 35.17
cpu_16: 0.13
cpu_17: 39.36
cpu_18: 0.07
cpu_19: 39.89
cpu_20: 0.07
cpu_21: 47.27
cpu_22: 0.13
cpu_23: 33.64
cpu_24: 0.07
cpu_25: 38.23
cpu_26: 0.13
cpu_27: 55.52
enp130s0f0_tx_packets: 37435
enp130s0f1_tx_packets: 39183
enp4s0f0_tx_packets: 27903
enp4s0f1_tx_packets: 48021
Total_tx_packets: 152542
enp130s0f0_rx_bytes_phy: 6672284415
enp130s0f1_rx_bytes_phy: 7018261503
enp4s0f0_rx_bytes_phy: 6120204519
enp4s0f1_rx_bytes_phy: 6685124194
Total_rx_bytes_phy: 26495874631
enp130s0f0_rx_packets_phy: 739887
enp130s0f1_rx_packets_phy: 778263
enp4s0f0_rx_packets_phy: 678665
enp4s0f1_rx_packets_phy: 741309
Total_rx_packets_phy: 2938124
enp130s0f0_tx_packets_phy: 37458
enp130s0f1_tx_packets_phy: 39446
enp4s0f0_tx_packets_phy: 27906
enp4s0f1_tx_packets_phy: 48062
Total_tx_packets_phy: 152872
enp130s0f0_tx_bytes: 2470716
enp130s0f1_tx_bytes: 2586105
enp4s0f0_tx_bytes: 1841643
enp4s0f1_tx_bytes: 3169412
Total_tx_bytes: 10067876
enp130s0f0_rx_bytes: 6638595352
enp130s0f1_rx_bytes: 6972116625
enp4s0f0_rx_bytes: 6080709520
enp4s0f1_rx_bytes: 6652507791
Total_rx_bytes: 26343929288
enp130s0f0_rx_packets: 739905
enp130s0f1_rx_packets: 778265
enp4s0f0_rx_packets: 678665
enp4s0f1_rx_packets: 741305
Total_rx_packets: 2938140
enp130s0f0_tx_bytes_phy: 2621935
enp130s0f1_tx_bytes_phy: 2759695
enp4s0f0_tx_bytes_phy: 1953463
enp4s0f1_tx_bytes_phy: 3364148
Total_tx_bytes_phy: 10699241


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 39.82        
Core2: 21.50        Core3: 39.33        
Core4: 16.34        Core5: 35.04        
Core6: 26.56        Core7: 40.48        
Core8: 28.61        Core9: 26.62        
Core10: 26.28        Core11: 45.78        
Core12: 24.77        Core13: 39.72        
Core14: 26.77        Core15: 39.18        
Core16: 26.79        Core17: 37.59        
Core18: 24.83        Core19: 29.70        
Core20: 27.13        Core21: 43.55        
Core22: 24.02        Core23: 26.86        
Core24: 27.27        Core25: 39.60        
Core26: 28.20        Core27: 41.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 38.45
DDR read Latency(ns)
Socket0: 68674.85
Socket1: 346.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.46        Core1: 38.59        
Core2: 28.35        Core3: 38.50        
Core4: 27.64        Core5: 27.05        
Core6: 29.96        Core7: 39.74        
Core8: 29.60        Core9: 25.80        
Core10: 28.07        Core11: 44.88        
Core12: 27.95        Core13: 37.43        
Core14: 28.40        Core15: 38.60        
Core16: 26.30        Core17: 36.29        
Core18: 27.45        Core19: 17.00        
Core20: 28.04        Core21: 42.41        
Core22: 27.53        Core23: 22.64        
Core24: 28.60        Core25: 38.81        
Core26: 28.86        Core27: 38.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.31
Socket1: 35.56
DDR read Latency(ns)
Socket0: 73258.29
Socket1: 373.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.10        Core1: 39.88        
Core2: 27.41        Core3: 39.54        
Core4: 26.75        Core5: 35.20        
Core6: 30.49        Core7: 40.52        
Core8: 28.74        Core9: 26.59        
Core10: 26.11        Core11: 45.65        
Core12: 26.86        Core13: 40.19        
Core14: 26.79        Core15: 39.48        
Core16: 28.04        Core17: 38.21        
Core18: 27.34        Core19: 21.59        
Core20: 27.18        Core21: 43.88        
Core22: 28.89        Core23: 26.90        
Core24: 28.48        Core25: 39.87        
Core26: 28.78        Core27: 40.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.11
DDR read Latency(ns)
Socket0: 72908.10
Socket1: 349.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.82        Core1: 40.30        
Core2: 27.22        Core3: 39.53        
Core4: 28.86        Core5: 35.30        
Core6: 28.33        Core7: 40.81        
Core8: 26.70        Core9: 26.60        
Core10: 26.27        Core11: 46.08        
Core12: 26.98        Core13: 39.98        
Core14: 27.07        Core15: 39.66        
Core16: 26.69        Core17: 37.99        
Core18: 25.46        Core19: 29.03        
Core20: 26.68        Core21: 44.00        
Core22: 28.74        Core23: 27.24        
Core24: 26.75        Core25: 39.85        
Core26: 27.81        Core27: 41.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.71
DDR read Latency(ns)
Socket0: 72227.68
Socket1: 339.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25313
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411933870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411937710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206032800; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206032800; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206037677; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206037677; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206042172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206042172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206045967; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206045967; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005076440; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4431871; Consumed Joules: 270.50; Watts: 45.05; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2324174; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14412036922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412039410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206102693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206102693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206102744; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206102744; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206102302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206102302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206102270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206102270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004354055; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7748381; Consumed Joules: 472.92; Watts: 78.77; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6236612; Consumed DRAM Joules: 95.42; DRAM Watts: 15.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63b2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     202 K    684 K    0.70    0.08    0.01    0.02     7896        1        3     69
   1    1     0.13   0.12   1.04    1.20     204 M    236 M    0.14    0.15    0.16    0.18     5600    12302       32     53
   2    0     0.00   0.54   0.00    0.60      27 K     64 K    0.57    0.15    0.01    0.01     2688        1        3     68
   3    1     0.25   0.25   1.00    1.20     180 M    212 M    0.15    0.14    0.07    0.08     3920    18248       16     53
   4    0     0.00   0.33   0.00    0.60    4193       34 K    0.88    0.11    0.00    0.02     1120        0        0     69
   5    1     0.13   0.15   0.87    1.20     141 M    174 M    0.19    0.20    0.11    0.13     3360    11356       39     53
   6    0     0.00   0.61   0.00    0.60      28 K     70 K    0.60    0.20    0.00    0.01     3752        2        2     68
   7    1     0.15   0.19   0.79    1.20     140 M    168 M    0.17    0.15    0.09    0.11     1736     9498       79     53
   8    0     0.00   0.32   0.00    0.60    5125       28 K    0.82    0.12    0.00    0.02      168        0        0     68
   9    1     0.25   1.14   0.22    0.65    6552 K     13 M    0.51    0.27    0.00    0.01      168       39       67     54
  10    0     0.00   0.30   0.00    0.60    5430       31 K    0.83    0.15    0.00    0.02      952        0        0     67
  11    1     0.08   0.24   0.32    0.78      82 M     95 M    0.14    0.16    0.11    0.13      224      487       15     54
  12    0     0.00   0.31   0.00    0.60    5638       28 K    0.80    0.15    0.00    0.02      224        0        1     69
  13    1     0.21   0.27   0.79    1.20     130 M    155 M    0.16    0.15    0.06    0.07     4872    10365      126     53
  14    0     0.00   0.30   0.00    0.60    6865       26 K    0.74    0.16    0.00    0.02      280        0        0     69
  15    1     0.08   0.27   0.31    0.77      77 M     88 M    0.13    0.18    0.09    0.11     1960     9373       14     53
  16    0     0.00   0.31   0.00    0.60    4113       25 K    0.84    0.16    0.00    0.02      280        0        0     68
  17    1     0.11   0.33   0.34    0.81      64 M     79 M    0.19    0.22    0.06    0.07     1176     1905       23     54
  18    0     0.00   0.33   0.00    0.60    3975       27 K    0.85    0.14    0.00    0.02      504        0        0     69
  19    1     0.12   0.33   0.37    0.84      55 M     69 M    0.20    0.29    0.05    0.06      952     3794       78     56
  20    0     0.00   0.31   0.00    0.60    3738       28 K    0.87    0.10    0.00    0.02      616        0        0     69
  21    1     0.07   0.16   0.46    0.95     111 M    126 M    0.12    0.14    0.15    0.18     3416     9042       25     55
  22    0     0.00   0.31   0.00    0.60    6270       28 K    0.78    0.10    0.00    0.02      448        0        0     70
  23    1     0.07   0.24   0.29    0.75      48 M     61 M    0.21    0.32    0.07    0.08      504     2411       12     56
  24    0     0.00   0.30   0.00    0.60    2847       26 K    0.89    0.10    0.00    0.02      896        0        0     70
  25    1     0.12   0.34   0.36    0.83      78 M     91 M    0.14    0.17    0.06    0.07     1792     9052        9     55
  26    0     0.00   0.32   0.00    0.60    7540       30 K    0.75    0.10    0.00    0.02     1400        0        0     69
  27    1     0.20   0.30   0.67    1.18     106 M    126 M    0.16    0.16    0.05    0.06     2688     9419      206     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     314 K   1134 K    0.72    0.10    0.01    0.02    21224        4        9     60
 SKT    1     0.14   0.25   0.56    1.03    1429 M   1698 M    0.16    0.18    0.07    0.09    32368   107291      741     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.25   0.28    1.02    1429 M   1699 M    0.16    0.18    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.31 %

 C1 core residency: 23.10 %; C3 core residency: 0.13 %; C6 core residency: 49.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.77 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       55 G     55 G   |   57%    57%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  149 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.85     0.41     227.98      29.90         148.68
 SKT   1    121.74    133.29     394.91      79.74         145.72
---------------------------------------------------------------------------------------------------------------
       *    122.59    133.69     622.88     109.64         145.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
