0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/pipelined_design_16_bit/pipelined_design_16_bit.sim/sim_1/impl/timing/xsim/test_pipeline_time_impl.v,1683626363,verilog,,,,glbl;mul;stage;stage__parameterized1;stage__parameterized11;stage__parameterized13;stage__parameterized15;stage__parameterized17;stage__parameterized19;stage__parameterized21;stage__parameterized23;stage__parameterized25;stage__parameterized27;stage__parameterized3;stage__parameterized5;stage__parameterized7;stage__parameterized9;top_module,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/pipelined_design_16_bit/pipelined_design_16_bit.srcs/sim_1/new/test_pipeline.vhd,1683623394,vhdl,,,,test_pipeline,,,,,,,,
