{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459209700873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Full Version " "Version 15.0.1 Build 150 06/03/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459209700874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 20:01:40 2016 " "Processing started: Mon Mar 28 20:01:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459209700874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459209700874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459209700875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459209701104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.v 4 4 " "Found 4 design units, including 4 entities, in source file VGA_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459209709151 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_divider " "Found entity 2: clk_divider" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459209709151 ""} { "Info" "ISGN_ENTITY_NAME" "3 generate_VGA " "Found entity 3: generate_VGA" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459209709151 ""} { "Info" "ISGN_ENTITY_NAME" "4 frame_buffer " "Found entity 4: frame_buffer" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459209709151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459209709151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Letters.v 1 1 " "Found 1 design units, including 1 entities, in source file Letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Letters " "Found entity 1: Letters" {  } { { "Letters.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/Letters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459209709153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459209709153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_controller " "Elaborating entity \"VGA_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459209709212 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 VGA_controller.v(21) " "Verilog HDL Declaration warning at VGA_controller.v(21): vector has more than 2**16 bits" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 21 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1459209709212 "|VGA_controller"}
