--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MUX16_4.twx MUX16_4.ncd -o MUX16_4.twr MUX16_4.pcf

Design file:              MUX16_4.ncd
Physical constraint file: MUX16_4.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adr<0>         |do<0>          |    6.609|
adr<0>         |do<1>          |    6.875|
adr<0>         |do<2>          |    7.517|
adr<0>         |do<3>          |    7.804|
adr<1>         |do<0>          |    5.866|
adr<1>         |do<1>          |    6.552|
adr<1>         |do<2>          |    6.923|
adr<1>         |do<3>          |    6.974|
dat<0>         |do<0>          |    6.149|
dat<1>         |do<1>          |    6.530|
dat<2>         |do<2>          |    6.673|
dat<3>         |do<3>          |    7.045|
dat<4>         |do<0>          |    5.899|
dat<5>         |do<1>          |    6.321|
dat<6>         |do<2>          |    6.457|
dat<7>         |do<3>          |    6.419|
dat<8>         |do<0>          |    5.599|
dat<9>         |do<1>          |    6.248|
dat<10>        |do<2>          |    6.384|
dat<11>        |do<3>          |    6.417|
dat<12>        |do<0>          |    5.982|
dat<13>        |do<1>          |    6.581|
dat<14>        |do<2>          |    6.427|
dat<15>        |do<3>          |    6.460|
---------------+---------------+---------+


Analysis completed Wed Feb 21 21:48:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



