<div id="pf166" class="pf w0 h0" data-page-no="166"><div class="pc pc166 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg166.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DCR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf58 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x94 h7 yfc7 ff2 fs4 fc0 sc0 ls0">29</div><div class="t m0 x8b h7 yfc8 ff2 fs4 fc0 sc0 ls0">CS</div><div class="t m0 x83 h7 yfc7 ff2 fs4 fc0 sc0 ls0 ws0">Cycle steal</div><div class="t m0 x83 h7 y1fa9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA continuously makes read/write transfers until the BCR decrements to 0.</div><div class="t m0 x83 h7 y1faa ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Forces a single read/write transfer per request.</div><div class="t m0 x94 h7 y1fab ff2 fs4 fc0 sc0 ls0">28</div><div class="t m0 x8b h7 y1fac ff2 fs4 fc0 sc0 ls0">AA</div><div class="t m0 x83 h7 y1fab ff2 fs4 fc0 sc0 ls0">Auto-align</div><div class="t m0 x83 h7 yf5f ff2 fs4 fc0 sc0 ls0 ws0">AA and SIZE bits determine whether the source or destination is auto-aligned; that is, transfers are</div><div class="t m0 x83 h7 y1fad ff2 fs4 fc0 sc0 ls0 ws0">optimized based on the address and size.</div><div class="t m0 x83 h7 y1fae ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Auto-align disabled</div><div class="t m0 x83 h7 y1faf ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise,</div><div class="t m0 x5 h7 y1fb0 ff2 fs4 fc0 sc0 ls0 ws0">destination accesses are auto-aligned. Source alignment takes precedence over destination</div><div class="t m0 x5 h7 y1fb1 ff2 fs4 fc0 sc0 ls0 ws0">alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of</div><div class="t m0 x5 h7 y1fb2 ff2 fs4 fc0 sc0 ls0 ws0">DINC or SINC.</div><div class="t m0 x95 h7 y1fb3 ff2 fs4 fc0 sc0 ls0">27–25</div><div class="t m0 x91 h7 y1fb4 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1fb3 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1fb4 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y1fb5 ff2 fs4 fc0 sc0 ls0">24</div><div class="t m0 x91 h7 y1fb6 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1fb5 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h10 y1fb7 ff1 fs4 fc0 sc0 ls0 ws318">CAUTION: <span class="ff2 ws0">Must be written as zero; otherwise, undefined behavior results.</span></div><div class="t m0 x94 h7 y1fb8 ff2 fs4 fc0 sc0 ls0">23</div><div class="t m0 x91 h7 y1fb9 ff2 fs4 fc0 sc0 ls0">EADREQ</div><div class="t m0 x83 h7 y1fb8 ff2 fs4 fc0 sc0 ls0 ws0">Enable asynchronous DMA requests</div><div class="t m0 x83 h7 y1fba ff2 fs4 fc0 sc0 ls0 ws0">Enables the channel to support asynchronous DREQs while the MCU is in Stop mode.</div><div class="t m0 x83 h7 y1fbb ff2 fs4 fc0 sc0 ls0 ws319">0 Disabled</div><div class="t m0 x83 h7 y1fbc ff2 fs4 fc0 sc0 ls0 ws319">1 Enabled</div><div class="t m0 x94 h7 y1fbd ff2 fs4 fc0 sc0 ls0">22</div><div class="t m0 x3a h7 y1fbe ff2 fs4 fc0 sc0 ls0">SINC</div><div class="t m0 x83 h7 y1fbd ff2 fs4 fc0 sc0 ls0 ws0">Source increment</div><div class="t m0 x83 h7 y1fbf ff2 fs4 fc0 sc0 ls0 ws0">Controls whether the source address increments after each successful transfer.</div><div class="t m0 x83 h7 y1fc0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No change to SAR after a successful transfer.</div><div class="t m0 x83 h7 yf71 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The SAR increments by 1, 2, 4 as determined by the transfer size.</div><div class="t m0 x95 h7 yf72 ff2 fs4 fc0 sc0 ls0">21–20</div><div class="t m0 x34 h7 y1fc1 ff2 fs4 fc0 sc0 ls0">SSIZE</div><div class="t m0 x83 h7 yf72 ff2 fs4 fc0 sc0 ls0 ws0">Source size</div><div class="t m0 x83 h7 y1fc2 ff2 fs4 fc0 sc0 ls0 ws0">Determines the data size of the source bus cycle for the DMA controller.</div><div class="t m0 x83 h7 y1fc3 ff2 fs4 fc0 sc0 ls0 ws262">00 32-bit</div><div class="t m0 x83 h7 yf76 ff2 fs4 fc0 sc0 ls0 ws262">01 8-bit</div><div class="t m0 x83 h7 y1fc4 ff2 fs4 fc0 sc0 ls0 ws262">10 16-bit</div><div class="t m0 x83 h7 y1fc5 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel</div><div class="t m0 x10c h7 y1fc6 ff2 fs4 fc0 sc0 ls0">activation)</div><div class="t m0 x94 h7 y1fc7 ff2 fs4 fc0 sc0 ls0">19</div><div class="t m0 x3a h7 y1fc8 ff2 fs4 fc0 sc0 ls0">DINC</div><div class="t m0 x83 h7 y1fc7 ff2 fs4 fc0 sc0 ls0 ws0">Destination increment</div><div class="t m0 x83 h7 y1191 ff2 fs4 fc0 sc0 ls0 ws0">Controls whether the destination address increments after each successful transfer.</div><div class="t m0 x83 h7 y1fc9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No change to the DAR after a successful transfer.</div><div class="t m0 x83 h7 y1fca ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DAR increments by 1, 2, 4 depending upon the size of the transfer.</div><div class="t m0 x95 h7 y1fcb ff2 fs4 fc0 sc0 ls0">18–17</div><div class="t m0 x34 h7 y1fcc ff2 fs4 fc0 sc0 ls0">DSIZE</div><div class="t m0 x83 h7 y1fcb ff2 fs4 fc0 sc0 ls0 ws0">Destination size</div><div class="t m0 x83 h7 y1fcd ff2 fs4 fc0 sc0 ls0 ws0">Determines the data size of the destination bus cycle for the DMA controller.</div><div class="t m0 x83 h7 y1fce ff2 fs4 fc0 sc0 ls0 ws262">00 32-bit</div><div class="t m0 x83 h7 y1fcf ff2 fs4 fc0 sc0 ls0 ws262">01 8-bit</div><div class="t m0 x1b h7 y1fd0 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">358<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
