;redcode
;assert 1
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-51, <-50
	JMP -0, #7
	JMP -7, @-20
	SUB @3, 0
	CMP 3, 21
	JMN 3, <-2
	JMP 3, 21
	SLT 100, 9
	SLT @3, 0
	CMP 330, 90
	MOV @3, 0
	SUB 3, 21
	CMP @127, 106
	SUB @121, 103
	SLT @3, 0
	CMP 3, 21
	SUB @3, 0
	SUB @3, 0
	SUB @3, 0
	SPL 3, <-2
	SUB @3, 0
	SUB @3, 0
	SPL 3, <-2
	CMP 3, 21
	SUB @3, 0
	CMP 3, 21
	SLT @3, 0
	SUB -205, <150
	CMP 3, 21
	JMN 33, 0
	SUB <1, <70
	SUB 33, 91
	SPL 0, -1
	ADD #270, <1
	SUB 3, 21
	SLT 30, 2
	ADD #270, <1
	CMP -207, <-120
	SPL 3, <-2
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	CMP #121, <360
	DJN -1, @-20
	SUB @-51, <-50
