// Seed: 1407192011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1 + 1'd0;
  id_16(
      1, id_4, id_9
  );
  wire id_17, id_18;
  parameter id_19 = -1;
  supply0 id_20 = id_7;
  wire id_21;
  assign id_12 = id_17;
  wire id_22;
  wire id_23;
  assign id_5 = id_22;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    output uwire id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    inout tri id_11,
    input tri0 id_12,
    input wor id_13,
    output supply0 id_14,
    input wand id_15,
    output tri0 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri id_19,
    input tri0 id_20,
    output supply1 id_21,
    input tri0 id_22,
    input supply0 id_23,
    output supply1 id_24,
    input wor id_25,
    input tri1 void id_26
);
  wire id_28;
  assign id_24 = -1;
  assign id_0  = id_8;
  parameter id_29 = 1;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_29,
      id_28,
      id_29,
      id_29,
      id_28,
      id_29
  );
endmodule
