Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_010.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3194109 heartbeat IPC: 3.13076 cumulative IPC: 3.13076 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6385747 heartbeat IPC: 3.13319 cumulative IPC: 3.13198 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9580551 heartbeat IPC: 3.13008 cumulative IPC: 3.13134 (Simulation time: 0 hr 7 min 50 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12772021 heartbeat IPC: 3.13335 cumulative IPC: 3.13185 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15968905 heartbeat IPC: 3.12805 cumulative IPC: 3.13109 (Simulation time: 0 hr 13 min 21 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15968905 (Simulation time: 0 hr 13 min 21 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 23178310 heartbeat IPC: 1.38708 cumulative IPC: 1.38708 (Simulation time: 0 hr 16 min 3 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30406382 heartbeat IPC: 1.38349 cumulative IPC: 1.38528 (Simulation time: 0 hr 18 min 27 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37684594 heartbeat IPC: 1.37396 cumulative IPC: 1.38149 (Simulation time: 0 hr 20 min 54 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44766224 heartbeat IPC: 1.4121 cumulative IPC: 1.38902 (Simulation time: 0 hr 23 min 15 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 65380626 heartbeat IPC: 0.485098 cumulative IPC: 1.01191 (Simulation time: 0 hr 26 min 35 sec) 
Finished CPU 0 instructions: 50000000 cycles: 49411721 cumulative IPC: 1.01191 (Simulation time: 0 hr 26 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.01191 instructions: 50000000 cycles: 49411721
L1D TOTAL     ACCESS:   19874226  HIT:   16649080  MISS:    3225146
L1D LOAD      ACCESS:    7693807  HIT:    6100732  MISS:    1593075
L1D RFO       ACCESS:    4710517  HIT:    4616224  MISS:      94293
L1D PREFETCH  ACCESS:    7469902  HIT:    5932124  MISS:    1537778
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7726374  ISSUED:    7629514  USEFUL:     117249  USELESS:    1420500
L1D AVERAGE MISS LATENCY: 22.8545 cycles
L1I TOTAL     ACCESS:   16785974  HIT:   15100021  MISS:    1685953
L1I LOAD      ACCESS:    9975206  HIT:    9908124  MISS:      67082
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6810768  HIT:    5191897  MISS:    1618871
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7412190  ISSUED:    7130886  USEFUL:    1194756  USELESS:     424053
L1I AVERAGE MISS LATENCY: 30.9643 cycles
L2C TOTAL     ACCESS:    6372500  HIT:    5230240  MISS:    1142260
L2C LOAD      ACCESS:    1607518  HIT:    1372558  MISS:     234960
L2C RFO       ACCESS:      93275  HIT:      48698  MISS:      44577
L2C PREFETCH  ACCESS:    4406371  HIT:    3544795  MISS:     861576
L2C WRITEBACK ACCESS:     265336  HIT:     264189  MISS:       1147
L2C PREFETCH  REQUESTED:    5514913  ISSUED:    5511742  USEFUL:      22080  USELESS:     840722
L2C AVERAGE MISS LATENCY: 46.045 cycles
LLC TOTAL     ACCESS:    2366551  HIT:    2234766  MISS:     131785
LLC LOAD      ACCESS:     234873  HIT:     217290  MISS:      17583
LLC RFO       ACCESS:      44573  HIT:      34556  MISS:      10017
LLC PREFETCH  ACCESS:    1938864  HIT:    1834905  MISS:     103959
LLC WRITEBACK ACCESS:     148241  HIT:     148015  MISS:        226
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       9920  USELESS:      94810
LLC AVERAGE MISS LATENCY: 175.598 cycles
Major fault: 0 Minor fault: 5607
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19555  ROW_BUFFER_MISS:     111982
 DBUS_CONGESTED:      57596
 WQ ROW_BUFFER_HIT:      10354  ROW_BUFFER_MISS:      44760  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.5528% MPKI: 0.89798 Average ROB Occupancy at Mispredict: 130.815

Branch types
NOT_BRANCH: 39958787 79.9176%
BRANCH_DIRECT_JUMP: 449946 0.899892%
BRANCH_INDIRECT: 140210 0.28042%
BRANCH_CONDITIONAL: 7679677 15.3594%
BRANCH_DIRECT_CALL: 701578 1.40316%
BRANCH_INDIRECT_CALL: 168971 0.337942%
BRANCH_RETURN: 900560 1.80112%
BRANCH_OTHER: 0 0%

