// Seed: 3192636627
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output logic id_16,
    output wand id_17,
    input logic id_18
);
  wire id_20;
  assign id_7 = 1'b0;
  always_latch id_16 <= {1'd0{id_18}};
  wire id_21;
  assign id_7 = id_14;
  module_0(
      id_2, id_15, id_7, id_8, id_3, id_17, id_14
  );
  wire id_22;
  wire id_23;
endmodule
