INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_Sim
