 
# Yosys synthesis script for asym_ram_sdp_wide_sync_read_via_part_selection
# Read source files
read -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-720/asym_ram_sdp_wide_sync_read_via_part_selection.sv
verific -import asym_ram_sdp_wide_sync_read_via_part_selection


# Technology mapping
hierarchy -top asym_ram_sdp_wide_sync_read_via_part_selection



plugin -i synth-rs

synth_rs -tech ${ARCHITECTURE} ${SYNTH_SETTING}


  write_verilog -noexpr -nohex ${TOP}_post_synth.v
