Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bb6e2379c7ac4f0695a8508468bf8e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_3bit_4to1_behav xil_defaultlib.mux_3bit_4to1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/xborsk02/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:36]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/xborsk02/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:37]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/xborsk02/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:38]
ERROR: [VRFC 10-664] expression has 3 elements ; expected 2 [D:/Documents/xborsk02/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mux_3bit_4to1 in library work failed.
