GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hyperram\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v'
WARN  (EX3012) : Empty statement in sequential block("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":123)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'clkoutd' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":38)
Compiling module 'Gowin_PLLVR'("D:\Nano4KProjects\nano4k_hyperram\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module '**'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_memory_interface\hyperram_memory_interface.v":0)
Compiling module 'hyperram_test_top'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":1)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'wr_data'("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":55)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":74)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\Nano4KProjects\nano4k_hyperram\src\hyperram_test_top.v":75)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "hyperram_test_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\nano4k_hyperram.vg" completed
[100%] Generate report file "D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\nano4k_hyperram_syn.rpt.html" completed
GowinSynthesis finish
