rd_("AmThe BAR is for an I/O region.0AcInput/output error.AjContains the success valueAdGet the framebuffer.AiThe ID of the capability.0BeA PCI Configuration Access Mechanism.0AhContains the error valueBeNetwork device (e.g., ethernet card).BjGet a flags value with all known bits set.000BfThe PCI bus number, between 0 and 255.0CnCreates a new RAM disk with the given size hint, allocated \xe2\x80\xa6BdCreate a new <code>NetBufPtr</code>.DkCreates a new pool with the given <code>capacity</code>, and all buffer \xe2\x80\xa6BlCreates a new allocator from a memory range.CgWraps the PCI root complex with the given MMIO base \xe2\x80\xa6CiConstructs a new VirtIO MMIO transport, or returns an \xe2\x80\xa6CjConstruct a new PCI VirtIO device driver for the given \xe2\x80\xa62DgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa6000CiModule for dealing with a PCI bus in general, without \xe2\x80\xa6GkCall <code>insert</code> when <code>value</code> is <code>true</code> or <code>remove</code> when <code>value</code> is \xe2\x80\xa6000CeThe intersection of a source flags value with the \xe2\x80\xa6000ClThe buffer may be read or written by both the device and \xe2\x80\xa6BeCharacter device (e.g., serial port).ChThe PCIe memory-mapped Enhanced Configuration Access \xe2\x80\xa60BaA RAM disk backed by heap memory.CmReturns information about all the given device function\xe2\x80\x99\xe2\x80\xa60AnGet the underlying bits value.000ChDeallocates the buffer into the <code>NetBufPool</code>.AoReturns the argument unchanged.00CjCreates a RAM disk from a static mutable slice without \xe2\x80\xa61111111111111111111111111111111111111111AlGet the display information.Aginitialize fxmac driverCgCreates a net ixgbe NIC instance and initialize, or \xe2\x80\xa6BaCalls <code>U::from(self)</code>.000000000000000000000000000000000000000000BfYield a set of contained flags values.000ChReturns the total size in bytes of the memory-mapped \xe2\x80\xa6AmThe size of the BAR in bytes.0100BaTry again, for non-blocking APIs.BbBlock storage device (e.g., disk).BaAllocates a buffer from the pool.BnAllocates a memory region with the given size.D`The bitwise or (<code>|</code>) of the bits in two flags values.000nThe PCI class.0BfGet a flags value with all bits unset.000CgFlushes the device to write all pending data to the \xe2\x80\xa6B`Flush framebuffer to the screen.Ajfxmac driver for PhytiumPiAhixgbe NIC device driver.CnShares the given memory range with the device, and returns \xe2\x80\xa67777CnReturns whether the device and function numbers are valid, \xe2\x80\xa60AbThe visible width.AoThe BAR is for a memory region.0AfA RAII network buffer.BdA RAM disk backed by a static slice.BoThe status register in PCI configuration space.0DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.000DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa6000BoThe device number on the bus, between 0 and 31.0D`The bitwise or (<code>|</code>) of the bits in each flags value.000BfReturns the header part of the buffer.AcThe visible height.D`The bitwise or (<code>|</code>) of the bits in two flags values.000CcWhether all known bits in this flags value are set.000BgNotifies the given queue on the device.CiThe offset of the capability in the PCI configuration \xe2\x80\xa60C`Return <code>NetBufPtr</code> buffer as &amp;u8.BfReturns the packet part of the buffer.CeThe intersection of a source flags value with the \xe2\x80\xa6000;;;;BnInformation about a PCI Base Address Register.0C`The command register in PCI configuration space.0BbGraphic display device (e.g., GPU)CeThe PCI memory-mapped Configuration Access Mechanism.0AnThe root complex of a PCI bus.0AbA RAM disk driver.CnThe BAR has a 32-bit address and can be mapped anywhere in \xe2\x80\xa60CnThe BAR has a 64-bit address and can be mapped anywhere in \xe2\x80\xa60BkThe memory address, always 16-byte aligned.BgThe I/O address, always 4-byte aligned.10BjCreates a default RAM disk with zero size.BeThe size of the framebuffer in bytes.BcThe PCI programming interface byte.0ChA RAM disk driver backed by heap memory or static slice.AjReturns the entire buffer.BjReturn raw pointer of the original object.CjReceives a packet from the network and store it in the \xe2\x80\xa6DcInitialize the SDHCI driver, returns <code>Ok</code> if successful.CmCreates a new driver instance and initializes the device, \xe2\x80\xa600CkUnshares the given memory range from the device and (if \xe2\x80\xa6BnGets the version of the VirtIO MMIO transport.AcBad internal state.BmThe error type for device operation failures.Acfxmac driver deviceBmThe device can respond to I/O Space accesses.0ClThe interface which a particular hardware implementation \xe2\x80\xa6AlThe ixgbe NIC device driver.BnNot enough space/cannot allocate memory (DMA).AnErrors accessing a PCI device.0A`Phyaical AddressBfA physical address as used for virtio.AdA normal PCI device.0ClGets information about the given BAR of the given device \xe2\x80\xa60BcReturns the capacity of the buffer.BaReturns the capacity of the pool.CmWhether all set bits in a source flags value are also set \xe2\x80\xa6000CcThe function number of the device, between 0 and 7.0BoWhether all bits in this flags value are unset.000AdThe PCI revision ID.0AaThe PCI subclass.0ClTransmits a packet in the buffer to the network, without \xe2\x80\xa6BbThe BAR must be mapped below 1MiB.0CmA specialized <code>Result</code> type for device operations.CdA RAII network buffer wrapped in a <code>Box</code>.BgA raw buffer struct for network device.AiA VirtIO transport layer.ClThe interface which a particular hardware implementation \xe2\x80\xa6AbThe PCI device ID.0CgAllocates and zeroes the given number of contiguous \xe2\x80\xa60AjConvert from a bits value.000D`The bitwise or (<code>|</code>) of the bits in each flags value.000ClGet a flags value with the bits of a flag with the given \xe2\x80\xa6000AhSets up the given queue.AbThe PCI vendor ID.AcGets the vendor ID.1BfThe device can behave as a bus master.0AkAll supported device types.BiThe type of a PCI device function header.0AdVendor ID for Intel.Bm\xe5\xa3\xb0\xe6\x98\x8e\xe7\xbd\x91\xe5\x8d\xa1\xe9\xa9\xb1\xe5\x8a\xa8\xe6\x89\x80\xe9\x9c\x80\xe7\x9a\x84\xe5\x86\x85\xe6\xa0\xb8\xe5\x8a\x9f\xe8\x83\xbd\xe6\x8e\xa5\xe5\x8f\xa3CmA pool of <code>NetBuf</code>s to speed up buffer allocation.AoBegins initializing the device.B`The size of each block in bytes.BbReturns the length of each buffer.DgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa6000CeThe intersection of a source flags value with the \xe2\x80\xa6000BgUse the given slice as the framebuffer.AgGets the device status.BfReturns the length of the header part.CmWhether any set bits in a source flags value are also set \xe2\x80\xa6000BlYield a set of contained named flags values.000CdWhether need to flush the framebuffer to the screen.BlThe number of blocks in this storage device.BiReturn <code>NetBufPtr</code> buffer len.CdReturn <code>NetBufPtr</code> buffer as &amp;mut u8.CaReturns the mutable reference to the packet part.CkReturns whether the queue is in use, i.e. has a nonzero \xe2\x80\xa6BhReads blocked data from the given block.CmSets the address of the given 32-bit memory or I/O BAR of \xe2\x80\xa60CjSets the address of the given 64-bit memory BAR of the \xe2\x80\xa60AgSets the device status.????BgWait until reaching the given deadline.BgThe information of the graphics device.A`The framebuffer.CjDevice ID for the 82599ES, used to identify the device \xe2\x80\xa6BlBCM2835 SDHCI driver (Raspberry Pi SD card).AlThe SERR# driver is enabled.0BoThis operation is unsupported or unimplemented.CoAllocates a buffer wrapped in a <code>Box</code> from the pool.AlWhether can receive packets.AgThe name of the device.AgThe type of the device.AeGets the device type.CkDeallocates the given contiguous physical DMA memory pages.0BaFinishes initializing the device.CmCreates a new RAM disk from the given static buffer. This \xe2\x80\xa6AgThe type of PCI device.0B`The ethernet address of the NIC.BdDisables and resets the given queue.CcReturns the mutable reference to the entire buffer.CgSets the command register of the given device function.0BgWrites blocked data to the given block.AkInvalid parameter/argument.C`The device can respond to Memory Space accesses.0ClOperations that require a network device (NIC) driver to \xe2\x80\xa6AdA PCI to PCI bridge.0AiPCI transport for VirtIO.AkDevice or resource is busy.AiUnrecognised header type.0AoThe VirtIO block device driver.AmThe VirtIO GPU device driver.BaThe VirtIO network device driver.ChThe size of the BAR address and where it can be located.0CiCommon traits and types for network device (NIC) drivers.C`Structures and functions for PCI bus operations.AiSD card driver for raspi4D`The bitwise or (<code>|</code>) of the bits in two flags values.000AmWhether can transmit packets.CnGets an iterator over the capabilities of the given device \xe2\x80\xa60BeGets the pointer to the config space.CfRestore <code>NetBuf</code> struct from a raw pointer.DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.000CbConverts the buffer into a <code>NetBufPtr</code>.Ba\xe7\x89\xa9\xe7\x90\x86\xe5\x9c\xb0\xe5\x9d\x80\xe8\xbd\xac\xe6\x8d\xa2\xe6\x88\x90\xe8\x99\x9a\xe6\x8b\x9f\xe5\x9c\xb0\xe5\x9d\x80CmIf true, then reading from the region doesn\xe2\x80\x99t have side \xe2\x80\xa60Ba\xe8\x99\x9a\xe6\x8b\x9f\xe5\x9c\xb0\xe5\x9d\x80\xe8\xbd\xac\xe6\x8d\xa2\xe6\x88\x90\xe7\x89\xa9\xe7\x90\x86\xe5\x9c\xb0\xe5\x9d\x80AiAn entity already exists.ChCommon operations that require all device drivers to \xe2\x80\xa6BfThe location allowed for a memory BAR.0AoMMIO Device Register Interface.AjAcknowledges an interrupt.ChDevice driver interfaces used by ArceOS. It provides \xe2\x80\xa6::::DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa6000BhEnumerates PCI devices on the given bus.0BlThe base virtual address of the framebuffer.AjSize of the receive queue.AkSize of the transmit queue.ClOperations that require a block storage device driver to \xe2\x80\xa6BjInformation about a PCI device capability.0CaAn identifier for a PCI bus, device and function.0CmThe buffer may be read or written by the device, but only \xe2\x80\xa6CmThe buffer may be read or written by the driver, but only \xe2\x80\xa6BhThe device reported an invalid BAR type.0CnThe device is capabile of running at 66 MHz rather than 33 \xe2\x80\xa60C`The device can monitor Special Cycle operations.0ClCommon traits and types for block storage device drivers \xe2\x80\xa6BeGets the max size of the given queue.CiThe third and fourth bytes of the capability, to save \xe2\x80\xa60BbSet the length of the header part.BbSet the length of the packet part.BjThe direction in which a buffer is passed.BnThe ethernet address of the NIC (MAC address).BhID for vendor-specific PCI capabilities.ClAllocate a memory buffer of a specified size for network \xe2\x80\xa6DkWrappers of some devices in the <code>virtio-drivers</code> crate, that \xe2\x80\xa6CkCreates a new RAM disk from the given slice, by copying it.o\xe8\xaf\xb7\xe6\xb1\x82\xe5\x88\x86\xe9\x85\x8dirqCgOperations that require a graphics device driver to \xe2\x80\xa6BiThe state of the device\xe2\x80\x99s INTx# signal.0AhA PCI to CardBus bridge.0CgCommon traits and types for graphics display device \xe2\x80\xa6BbConvert from a bits value exactly.000CgTry to probe a VirtIO PCI device from the given PCI \xe2\x80\xa6CmAn iterator which enumerates PCI devices and functions on \xe2\x80\xa6BmThe device has a linked list of capabilities.0CeAssertion of the device\xe2\x80\x99s INTx# signal is disabled.0BkUsed to allocate MMIO regions for PCI BARs.BlThe device will snoop palette register data.0Ab\xe9\x87\x8a\xe6\x94\xbeDMA\xe5\x86\x85\xe5\xad\x98\xe9\xa1\xb5CjConverts a physical address used for MMIO to a virtual \xe2\x80\xa60CkConverts a virtual address used by the driver to access \xe2\x80\xa6CkTry to probe a VirtIO MMIO device from the given memory \xe2\x80\xa6DeGives back the <code>rx_buf</code> to the receive queue for later \xe2\x80\xa6CnReturns whether this BAR is a 64-bit memory region, and so \xe2\x80\xa60BhIterator over capabilities for a device.BhInformation about a PCI device function.0Ah\xe7\x94\xb3\xe8\xaf\xb7DMA\xe8\xbf\x9e\xe7\xbb\xad\xe5\x86\x85\xe5\xad\x98\xe9\xa1\xb5CfConvert from a bits value, unsetting any unknown bits.000CfUse the given raw pointer and size as the framebuffer.CnReads the status and command registers of the given device \xe2\x80\xa60CfReturns both the header and the packet parts, as a \xe2\x80\xa6CjPoll the transmit queue and gives back the buffers for \xe2\x80\xa6CnReturns the address and size of this BAR if it is a memory \xe2\x80\xa60AiSets the guest page size.AfReads device features.DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa6000CkThe device detects a parity error, even if parity error \xe2\x80\xa60CjThe device should take its normal action when a parity \xe2\x80\xa60CcA master device transaction was terminated with \xe2\x80\xa6000AgA device asserts SERR#.0CkA target device terminated a transaction with target-abort.0AgWrites device features.ClReturns whether the transport requires queues to use the \xe2\x80\xa6CgThe device is allowed to generate fast back-to-back \xe2\x80\xa60CjThe bus agent observed a parity error (if parity error \xe2\x80\xa60ClThe device can accept fast back-to-back transactions not \xe2\x80\xa60CkThe device can generate the Memory Write and Invalidate \xe2\x80\xa60")