{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638375481276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638375481276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 19:18:01 2021 " "Processing started: Wed Dec 01 19:18:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638375481276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638375481276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OptionalProject -c OptionalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off OptionalProject -c OptionalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638375481276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638375481603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638375481603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638375489524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638375489524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "optionalproject.v(78) " "Verilog HDL information at optionalproject.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638375489555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "optionalproject.v 1 1 " "Using design file optionalproject.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OptionalProject " "Found entity 1: OptionalProject" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638375489557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638375489557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OptionalProject " "Elaborating entity \"OptionalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638375489565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "changed optionalproject.v(9) " "Verilog HDL or VHDL warning at optionalproject.v(9): object \"changed\" assigned a value but never read" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638375489569 "|OptionalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "previousCell optionalproject.v(12) " "Verilog HDL or VHDL warning at optionalproject.v(12): object \"previousCell\" assigned a value but never read" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638375489570 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "checkButtonReset optionalproject.v(205) " "Verilog HDL Function Declaration warning at optionalproject.v(205): function \"checkButtonReset\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 205 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1638375489572 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "j compress optionalproject.v(463) " "Verilog HDL warning at optionalproject.v(463): variable j in static task or function compress may have unintended latch behavior" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 463 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1638375489649 "|OptionalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 optionalproject.v(671) " "Verilog HDL assignment warning at optionalproject.v(671): truncated value with size 32 to match size of target (5)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638375492531 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(701) " "Verilog HDL Function Declaration warning at optionalproject.v(701): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 701 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492533 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(701) " "Verilog HDL Function Declaration warning at optionalproject.v(701): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 701 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492533 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(703) " "Verilog HDL Function Declaration warning at optionalproject.v(703): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 703 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492533 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(703) " "Verilog HDL Function Declaration warning at optionalproject.v(703): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 703 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492533 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(705) " "Verilog HDL Function Declaration warning at optionalproject.v(705): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 705 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(705) " "Verilog HDL Function Declaration warning at optionalproject.v(705): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 705 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(707) " "Verilog HDL Function Declaration warning at optionalproject.v(707): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 707 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(707) " "Verilog HDL Function Declaration warning at optionalproject.v(707): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 707 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(709) " "Verilog HDL Function Declaration warning at optionalproject.v(709): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 709 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(709) " "Verilog HDL Function Declaration warning at optionalproject.v(709): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 709 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(714) " "Verilog HDL Function Declaration warning at optionalproject.v(714): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 714 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(714) " "Verilog HDL Function Declaration warning at optionalproject.v(714): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 714 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(716) " "Verilog HDL Function Declaration warning at optionalproject.v(716): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 716 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492534 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(716) " "Verilog HDL Function Declaration warning at optionalproject.v(716): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 716 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(718) " "Verilog HDL Function Declaration warning at optionalproject.v(718): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 718 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(718) " "Verilog HDL Function Declaration warning at optionalproject.v(718): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 718 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(723) " "Verilog HDL Function Declaration warning at optionalproject.v(723): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 723 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(723) " "Verilog HDL Function Declaration warning at optionalproject.v(723): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 723 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(725) " "Verilog HDL Function Declaration warning at optionalproject.v(725): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 725 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492535 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(725) " "Verilog HDL Function Declaration warning at optionalproject.v(725): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 725 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(727) " "Verilog HDL Function Declaration warning at optionalproject.v(727): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 727 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(727) " "Verilog HDL Function Declaration warning at optionalproject.v(727): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 727 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(729) " "Verilog HDL Function Declaration warning at optionalproject.v(729): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 729 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(729) " "Verilog HDL Function Declaration warning at optionalproject.v(729): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 729 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(731) " "Verilog HDL Function Declaration warning at optionalproject.v(731): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 731 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(731) " "Verilog HDL Function Declaration warning at optionalproject.v(731): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 731 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492536 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(736) " "Verilog HDL Function Declaration warning at optionalproject.v(736): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 736 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(736) " "Verilog HDL Function Declaration warning at optionalproject.v(736): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 736 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(738) " "Verilog HDL Function Declaration warning at optionalproject.v(738): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 738 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(738) " "Verilog HDL Function Declaration warning at optionalproject.v(738): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 738 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(740) " "Verilog HDL Function Declaration warning at optionalproject.v(740): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 740 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(740) " "Verilog HDL Function Declaration warning at optionalproject.v(740): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 740 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(742) " "Verilog HDL Function Declaration warning at optionalproject.v(742): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 742 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492537 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(742) " "Verilog HDL Function Declaration warning at optionalproject.v(742): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 742 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492538 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(744) " "Verilog HDL Function Declaration warning at optionalproject.v(744): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 744 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492538 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(744) " "Verilog HDL Function Declaration warning at optionalproject.v(744): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 744 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492538 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(746) " "Verilog HDL Function Declaration warning at optionalproject.v(746): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 746 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492538 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(746) " "Verilog HDL Function Declaration warning at optionalproject.v(746): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 746 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492538 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(751) " "Verilog HDL Function Declaration warning at optionalproject.v(751): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 751 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492539 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(751) " "Verilog HDL Function Declaration warning at optionalproject.v(751): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 751 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492539 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(753) " "Verilog HDL Function Declaration warning at optionalproject.v(753): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 753 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492539 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(753) " "Verilog HDL Function Declaration warning at optionalproject.v(753): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 753 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492539 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(755) " "Verilog HDL Function Declaration warning at optionalproject.v(755): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 755 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492539 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(755) " "Verilog HDL Function Declaration warning at optionalproject.v(755): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 755 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(757) " "Verilog HDL Function Declaration warning at optionalproject.v(757): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 757 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(757) " "Verilog HDL Function Declaration warning at optionalproject.v(757): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 757 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(759) " "Verilog HDL Function Declaration warning at optionalproject.v(759): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 759 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(759) " "Verilog HDL Function Declaration warning at optionalproject.v(759): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 759 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(761) " "Verilog HDL Function Declaration warning at optionalproject.v(761): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 761 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(761) " "Verilog HDL Function Declaration warning at optionalproject.v(761): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 761 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(763) " "Verilog HDL Function Declaration warning at optionalproject.v(763): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 763 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(763) " "Verilog HDL Function Declaration warning at optionalproject.v(763): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 763 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(765) " "Verilog HDL Function Declaration warning at optionalproject.v(765): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 765 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(765) " "Verilog HDL Function Declaration warning at optionalproject.v(765): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 765 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(767) " "Verilog HDL Function Declaration warning at optionalproject.v(767): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 767 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492540 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(767) " "Verilog HDL Function Declaration warning at optionalproject.v(767): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 767 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492541 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(772) " "Verilog HDL Function Declaration warning at optionalproject.v(772): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 772 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492541 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(772) " "Verilog HDL Function Declaration warning at optionalproject.v(772): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 772 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492541 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(774) " "Verilog HDL Function Declaration warning at optionalproject.v(774): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 774 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492541 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(774) " "Verilog HDL Function Declaration warning at optionalproject.v(774): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 774 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492541 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(776) " "Verilog HDL Function Declaration warning at optionalproject.v(776): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 776 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(776) " "Verilog HDL Function Declaration warning at optionalproject.v(776): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 776 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(778) " "Verilog HDL Function Declaration warning at optionalproject.v(778): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 778 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(778) " "Verilog HDL Function Declaration warning at optionalproject.v(778): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 778 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(780) " "Verilog HDL Function Declaration warning at optionalproject.v(780): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 780 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(780) " "Verilog HDL Function Declaration warning at optionalproject.v(780): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 780 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(782) " "Verilog HDL Function Declaration warning at optionalproject.v(782): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 782 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(782) " "Verilog HDL Function Declaration warning at optionalproject.v(782): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 782 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(784) " "Verilog HDL Function Declaration warning at optionalproject.v(784): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 784 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(784) " "Verilog HDL Function Declaration warning at optionalproject.v(784): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 784 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492542 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(786) " "Verilog HDL Function Declaration warning at optionalproject.v(786): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 786 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(786) " "Verilog HDL Function Declaration warning at optionalproject.v(786): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 786 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(791) " "Verilog HDL Function Declaration warning at optionalproject.v(791): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 791 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(791) " "Verilog HDL Function Declaration warning at optionalproject.v(791): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 791 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(793) " "Verilog HDL Function Declaration warning at optionalproject.v(793): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 793 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(793) " "Verilog HDL Function Declaration warning at optionalproject.v(793): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 793 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492543 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(795) " "Verilog HDL Function Declaration warning at optionalproject.v(795): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 795 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(795) " "Verilog HDL Function Declaration warning at optionalproject.v(795): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 795 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(797) " "Verilog HDL Function Declaration warning at optionalproject.v(797): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 797 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(797) " "Verilog HDL Function Declaration warning at optionalproject.v(797): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 797 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(799) " "Verilog HDL Function Declaration warning at optionalproject.v(799): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 799 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(799) " "Verilog HDL Function Declaration warning at optionalproject.v(799): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 799 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(801) " "Verilog HDL Function Declaration warning at optionalproject.v(801): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 801 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(801) " "Verilog HDL Function Declaration warning at optionalproject.v(801): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 801 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(803) " "Verilog HDL Function Declaration warning at optionalproject.v(803): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 803 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(803) " "Verilog HDL Function Declaration warning at optionalproject.v(803): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 803 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(805) " "Verilog HDL Function Declaration warning at optionalproject.v(805): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 805 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492544 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(805) " "Verilog HDL Function Declaration warning at optionalproject.v(805): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 805 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(807) " "Verilog HDL Function Declaration warning at optionalproject.v(807): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 807 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(807) " "Verilog HDL Function Declaration warning at optionalproject.v(807): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 807 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(809) " "Verilog HDL Function Declaration warning at optionalproject.v(809): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 809 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(809) " "Verilog HDL Function Declaration warning at optionalproject.v(809): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 809 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(811) " "Verilog HDL Function Declaration warning at optionalproject.v(811): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 811 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(811) " "Verilog HDL Function Declaration warning at optionalproject.v(811): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 811 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492545 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(816) " "Verilog HDL Function Declaration warning at optionalproject.v(816): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 816 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492546 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(816) " "Verilog HDL Function Declaration warning at optionalproject.v(816): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 816 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492546 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(818) " "Verilog HDL Function Declaration warning at optionalproject.v(818): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 818 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492546 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(818) " "Verilog HDL Function Declaration warning at optionalproject.v(818): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 818 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492546 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(820) " "Verilog HDL Function Declaration warning at optionalproject.v(820): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 820 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(820) " "Verilog HDL Function Declaration warning at optionalproject.v(820): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 820 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(822) " "Verilog HDL Function Declaration warning at optionalproject.v(822): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 822 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(822) " "Verilog HDL Function Declaration warning at optionalproject.v(822): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 822 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(824) " "Verilog HDL Function Declaration warning at optionalproject.v(824): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 824 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(824) " "Verilog HDL Function Declaration warning at optionalproject.v(824): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 824 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(826) " "Verilog HDL Function Declaration warning at optionalproject.v(826): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 826 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(826) " "Verilog HDL Function Declaration warning at optionalproject.v(826): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 826 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492547 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(828) " "Verilog HDL Function Declaration warning at optionalproject.v(828): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 828 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(828) " "Verilog HDL Function Declaration warning at optionalproject.v(828): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 828 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(830) " "Verilog HDL Function Declaration warning at optionalproject.v(830): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 830 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(830) " "Verilog HDL Function Declaration warning at optionalproject.v(830): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 830 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(832) " "Verilog HDL Function Declaration warning at optionalproject.v(832): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 832 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(832) " "Verilog HDL Function Declaration warning at optionalproject.v(832): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 832 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(834) " "Verilog HDL Function Declaration warning at optionalproject.v(834): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 834 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(834) " "Verilog HDL Function Declaration warning at optionalproject.v(834): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 834 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(836) " "Verilog HDL Function Declaration warning at optionalproject.v(836): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 836 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(836) " "Verilog HDL Function Declaration warning at optionalproject.v(836): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 836 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492548 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(838) " "Verilog HDL Function Declaration warning at optionalproject.v(838): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 838 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(838) " "Verilog HDL Function Declaration warning at optionalproject.v(838): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 838 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(840) " "Verilog HDL Function Declaration warning at optionalproject.v(840): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 840 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(840) " "Verilog HDL Function Declaration warning at optionalproject.v(840): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 840 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(842) " "Verilog HDL Function Declaration warning at optionalproject.v(842): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 842 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(842) " "Verilog HDL Function Declaration warning at optionalproject.v(842): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 842 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(844) " "Verilog HDL Function Declaration warning at optionalproject.v(844): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 844 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(844) " "Verilog HDL Function Declaration warning at optionalproject.v(844): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 844 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492549 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(849) " "Verilog HDL Function Declaration warning at optionalproject.v(849): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 849 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492550 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(849) " "Verilog HDL Function Declaration warning at optionalproject.v(849): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 849 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492550 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(851) " "Verilog HDL Function Declaration warning at optionalproject.v(851): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 851 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492550 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(851) " "Verilog HDL Function Declaration warning at optionalproject.v(851): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 851 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492550 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(853) " "Verilog HDL Function Declaration warning at optionalproject.v(853): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 853 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492550 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(853) " "Verilog HDL Function Declaration warning at optionalproject.v(853): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 853 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(855) " "Verilog HDL Function Declaration warning at optionalproject.v(855): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 855 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(855) " "Verilog HDL Function Declaration warning at optionalproject.v(855): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 855 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(857) " "Verilog HDL Function Declaration warning at optionalproject.v(857): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 857 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(857) " "Verilog HDL Function Declaration warning at optionalproject.v(857): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 857 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(859) " "Verilog HDL Function Declaration warning at optionalproject.v(859): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 859 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(859) " "Verilog HDL Function Declaration warning at optionalproject.v(859): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 859 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492552 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(861) " "Verilog HDL Function Declaration warning at optionalproject.v(861): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 861 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(861) " "Verilog HDL Function Declaration warning at optionalproject.v(861): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 861 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(863) " "Verilog HDL Function Declaration warning at optionalproject.v(863): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 863 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(863) " "Verilog HDL Function Declaration warning at optionalproject.v(863): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 863 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(865) " "Verilog HDL Function Declaration warning at optionalproject.v(865): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 865 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(865) " "Verilog HDL Function Declaration warning at optionalproject.v(865): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 865 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492553 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(867) " "Verilog HDL Function Declaration warning at optionalproject.v(867): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 867 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492554 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(867) " "Verilog HDL Function Declaration warning at optionalproject.v(867): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 867 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492554 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(869) " "Verilog HDL Function Declaration warning at optionalproject.v(869): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 869 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492554 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(869) " "Verilog HDL Function Declaration warning at optionalproject.v(869): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 869 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492554 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(874) " "Verilog HDL Function Declaration warning at optionalproject.v(874): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 874 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492555 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(874) " "Verilog HDL Function Declaration warning at optionalproject.v(874): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 874 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492555 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(876) " "Verilog HDL Function Declaration warning at optionalproject.v(876): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 876 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492555 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(876) " "Verilog HDL Function Declaration warning at optionalproject.v(876): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 876 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492556 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(878) " "Verilog HDL Function Declaration warning at optionalproject.v(878): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 878 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492556 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(878) " "Verilog HDL Function Declaration warning at optionalproject.v(878): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 878 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492557 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(880) " "Verilog HDL Function Declaration warning at optionalproject.v(880): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 880 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492557 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(880) " "Verilog HDL Function Declaration warning at optionalproject.v(880): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 880 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492557 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(882) " "Verilog HDL Function Declaration warning at optionalproject.v(882): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 882 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492557 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(882) " "Verilog HDL Function Declaration warning at optionalproject.v(882): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 882 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492557 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(884) " "Verilog HDL Function Declaration warning at optionalproject.v(884): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 884 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(884) " "Verilog HDL Function Declaration warning at optionalproject.v(884): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 884 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(886) " "Verilog HDL Function Declaration warning at optionalproject.v(886): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 886 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(886) " "Verilog HDL Function Declaration warning at optionalproject.v(886): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 886 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(888) " "Verilog HDL Function Declaration warning at optionalproject.v(888): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 888 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(888) " "Verilog HDL Function Declaration warning at optionalproject.v(888): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 888 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(890) " "Verilog HDL Function Declaration warning at optionalproject.v(890): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 890 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492558 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(890) " "Verilog HDL Function Declaration warning at optionalproject.v(890): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 890 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(892) " "Verilog HDL Function Declaration warning at optionalproject.v(892): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 892 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(892) " "Verilog HDL Function Declaration warning at optionalproject.v(892): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 892 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(894) " "Verilog HDL Function Declaration warning at optionalproject.v(894): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 894 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(894) " "Verilog HDL Function Declaration warning at optionalproject.v(894): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 894 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(896) " "Verilog HDL Function Declaration warning at optionalproject.v(896): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 896 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492559 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(896) " "Verilog HDL Function Declaration warning at optionalproject.v(896): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 896 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492560 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(898) " "Verilog HDL Function Declaration warning at optionalproject.v(898): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 898 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492560 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(898) " "Verilog HDL Function Declaration warning at optionalproject.v(898): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 898 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492560 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(903) " "Verilog HDL Function Declaration warning at optionalproject.v(903): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 903 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492561 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(903) " "Verilog HDL Function Declaration warning at optionalproject.v(903): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 903 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492561 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(905) " "Verilog HDL Function Declaration warning at optionalproject.v(905): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 905 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(905) " "Verilog HDL Function Declaration warning at optionalproject.v(905): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 905 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(907) " "Verilog HDL Function Declaration warning at optionalproject.v(907): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 907 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(907) " "Verilog HDL Function Declaration warning at optionalproject.v(907): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 907 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(909) " "Verilog HDL Function Declaration warning at optionalproject.v(909): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 909 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(909) " "Verilog HDL Function Declaration warning at optionalproject.v(909): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 909 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492562 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(911) " "Verilog HDL Function Declaration warning at optionalproject.v(911): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 911 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(911) " "Verilog HDL Function Declaration warning at optionalproject.v(911): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 911 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(913) " "Verilog HDL Function Declaration warning at optionalproject.v(913): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 913 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(913) " "Verilog HDL Function Declaration warning at optionalproject.v(913): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 913 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(915) " "Verilog HDL Function Declaration warning at optionalproject.v(915): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 915 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(915) " "Verilog HDL Function Declaration warning at optionalproject.v(915): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 915 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(917) " "Verilog HDL Function Declaration warning at optionalproject.v(917): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 917 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492563 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(917) " "Verilog HDL Function Declaration warning at optionalproject.v(917): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 917 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492564 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(919) " "Verilog HDL Function Declaration warning at optionalproject.v(919): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 919 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492564 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(919) " "Verilog HDL Function Declaration warning at optionalproject.v(919): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 919 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492564 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(921) " "Verilog HDL Function Declaration warning at optionalproject.v(921): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 921 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492564 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(921) " "Verilog HDL Function Declaration warning at optionalproject.v(921): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 921 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492565 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(923) " "Verilog HDL Function Declaration warning at optionalproject.v(923): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 923 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492565 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(923) " "Verilog HDL Function Declaration warning at optionalproject.v(923): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 923 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492565 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(925) " "Verilog HDL Function Declaration warning at optionalproject.v(925): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 925 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492565 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(925) " "Verilog HDL Function Declaration warning at optionalproject.v(925): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 925 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(927) " "Verilog HDL Function Declaration warning at optionalproject.v(927): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 927 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(927) " "Verilog HDL Function Declaration warning at optionalproject.v(927): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 927 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(929) " "Verilog HDL Function Declaration warning at optionalproject.v(929): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 929 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(929) " "Verilog HDL Function Declaration warning at optionalproject.v(929): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 929 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(931) " "Verilog HDL Function Declaration warning at optionalproject.v(931): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 931 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492566 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(931) " "Verilog HDL Function Declaration warning at optionalproject.v(931): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 931 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492567 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(933) " "Verilog HDL Function Declaration warning at optionalproject.v(933): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 933 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492567 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(933) " "Verilog HDL Function Declaration warning at optionalproject.v(933): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 933 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492567 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(935) " "Verilog HDL Function Declaration warning at optionalproject.v(935): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 935 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492567 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(935) " "Verilog HDL Function Declaration warning at optionalproject.v(935): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 935 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638375492567 "|OptionalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 optionalproject.v(939) " "Verilog HDL assignment warning at optionalproject.v(939): truncated value with size 32 to match size of target (13)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638375492569 "|OptionalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "checkDigit.tempX 0 optionalproject.v(681) " "Net \"checkDigit.tempX\" at optionalproject.v(681) has no driver or initial value, using a default initial value '0'" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 681 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638375493230 "|OptionalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "checkDigit.tempY 0 optionalproject.v(682) " "Net \"checkDigit.tempY\" at optionalproject.v(682) has no driver or initial value, using a default initial value '0'" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 682 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638375493230 "|OptionalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "checkDigit.tempY\[0\] optionalproject.v(696) " "Inferred latch for \"checkDigit.tempY\[0\]\" at optionalproject.v(696)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 696 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638375495171 "|OptionalProject"}
{ "Warning" "WSGN_SEARCH_FILE" "hvsync_generator.v 1 1 " "Using design file hvsync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638375500493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638375500493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:syncgen " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:syncgen\"" {  } { { "optionalproject.v" "syncgen" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638375500493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(42) " "Verilog HDL assignment warning at hvsync_generator.v(42): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638375500494 "|OptionalProject|hvsync_generator:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(46) " "Verilog HDL assignment warning at hvsync_generator.v(46): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638375500494 "|OptionalProject|hvsync_generator:syncgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer_reset " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer_reset\"" {  } { { "optionalproject.v" "debouncer_reset" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638375500495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.v(40) " "Verilog HDL assignment warning at button_debouncer.v(40): truncated value with size 32 to match size of target (16)" {  } { { "button_debouncer.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/button_debouncer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638375500495 "|OptionalProject|button_debouncer:debouncer_reset"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638375969779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "checkDigit.tempY\[0\]_131235 " "Latch checkDigit.tempY\[0\]_131235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hvsync_generator:syncgen\|vpos\[8\] " "Ports D and ENA on the latch are fed by the same signal hvsync_generator:syncgen\|vpos\[8\]" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638375969930 ""}  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 696 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638375969930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638376344582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.map.smsg " "Generated suppressed messages file C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638376391827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638376392632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638376392632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24360 " "Implemented 24360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638376393470 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638376393470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24340 " "Implemented 24340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638376393470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638376393470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638376393518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 19:33:13 2021 " "Processing ended: Wed Dec 01 19:33:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638376393518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:12 " "Elapsed time: 00:15:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638376393518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:27 " "Total CPU time (on all processors): 00:15:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638376393518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638376393518 ""}
