drivers/gpu/drm/i915/display/intel_dpio_phy.o
__phy_reg_verify_state -> (__drm_dev_dbg)
_bxt_ddi_phy_init -> (__drm_dev_dbg, __udelay, bxt_ddi_phy_is_enabled, _dev_err, __intel_wait_for_register_fw, bxt_ddi_phy_verify_state, __intel_wait_for_register)
bxt_ddi_phy_calc_lane_lat_optim_mask -> (__warn_printk)
bxt_ddi_phy_get_lane_lat_optim_mask -> (__warn_printk, dev_driver_string)
bxt_ddi_phy_init -> (_bxt_ddi_phy_init, bxt_ddi_phy_is_enabled)
bxt_ddi_phy_is_enabled -> (__drm_dev_dbg)
bxt_ddi_phy_set_lane_optim_mask -> (__warn_printk, dev_driver_string)
bxt_ddi_phy_set_signal_levels -> (_dev_err, __warn_printk, dev_driver_string, intel_ddi_level)
bxt_ddi_phy_verify_state -> (bxt_ddi_phy_is_enabled, __phy_reg_verify_state)
bxt_port_to_phy_channel -> (__warn_printk, dev_driver_string)
chv_data_lane_soft_reset -> (__warn_printk, vlv_dpio_read, vlv_dpio_write)
chv_phy_post_pll_disable -> (chv_phy_powergate_lanes, vlv_iosf_sb_get, vlv_dpio_read, vlv_iosf_sb_put, vlv_dpio_write)
chv_phy_pre_encoder_enable -> (chv_data_lane_soft_reset, __warn_printk, vlv_iosf_sb_get, vlv_dpio_read, vlv_iosf_sb_put, vlv_dpio_write)
chv_phy_pre_pll_enable -> (chv_data_lane_soft_reset, chv_phy_powergate_lanes, __warn_printk, vlv_iosf_sb_get, vlv_dpio_read, vlv_iosf_sb_put, vlv_dpio_write, chv_phy_powergate_ch)
chv_phy_release_cl2_override -> (chv_phy_powergate_ch)
chv_set_phy_signal_level -> (__warn_printk, vlv_iosf_sb_get, vlv_dpio_read, vlv_iosf_sb_put, vlv_dpio_write)
vlv_dig_port_to_channel -> (__warn_printk)
vlv_dig_port_to_phy -> (__warn_printk)
vlv_phy_pre_encoder_enable -> (__warn_printk, vlv_iosf_sb_get, vlv_dpio_read, vlv_iosf_sb_put, vlv_dpio_write)
vlv_phy_pre_pll_enable -> (__warn_printk, vlv_dpio_write, vlv_iosf_sb_get, vlv_iosf_sb_put)
vlv_phy_reset_lanes -> (__warn_printk, vlv_dpio_write, vlv_iosf_sb_get, vlv_iosf_sb_put)
vlv_pipe_to_channel -> (__warn_printk)
vlv_set_phy_signal_level -> (__warn_printk, vlv_dpio_write, vlv_iosf_sb_get, vlv_iosf_sb_put)
