<!-- AUTO-GENERATED SECTIONS: Metrics + Activity injected by GitHub Actions -->
<!-- Profile Header -->
<h1 align="center">Hi 👋, I'm Ravindu</h1>
<p align="center">
  <strong>Embedded Systems & Computer Architecture | 4th-Year Computer Engineering Student</strong>
</p>

<!-- Badges / Quick Links -->
<p align="center">
  <a href="mailto:ravindulakshan.rl2002@gmail.com"><img src="https://img.shields.io/badge/Email-Contact-blue?style=flat" /></a>
  <a href="https://www.linkedin.com/in/ravindu-lakshan-45bb00278/"><img src="https://img.shields.io/badge/LinkedIn-Connect-0A66C2?style=flat&logo=linkedin" /></a>
  <a href="https://ravindu439.github.io"><img src="https://img.shields.io/badge/Portfolio-Live-success?style=flat" /></a>
  <a href="https://github.com/ravindu439?tab=repositories"><img src="https://img.shields.io/badge/Projects-Explore-informational?style=flat" /></a>
  <img src="https://komarev.com/ghpvc/?username=ravindu439&style=flat&color=blue" />
  <img src="https://img.shields.io/badge/Workflow-Update_Profile_Metrics-brightgreen?style=flat" />
</p>

---

### 👨‍💻 About Me
I am a 4th-year Computer Engineering student at the University of Peradeniya (Faculty of Engineering). My academic journey has given me a solid grounding in both theoretical and practical aspects of computing. I'm passionate about exploring cutting-edge technologies, software development, computer architecture, embedded systems, and systematic debugging.  
Currently I'm honing deeper skills in processor design, hardware/software co-design, and applying embedded intelligence to solve real-world safety and usability problems.

- 🔭 Current Focus: Embedded systems design & RISC-V microarchitecture exploration  
- 🧠 Strengths: Hardware/software integration, structured problem-solving, rapid learning  
- 🌱 Learning Next: Advanced verification flows & performance profiling in Verilog/C++  
- 💬 Ask me about: Verilog, pipeline design, debugging embedded flows, full-stack prototypes  
- 🎯 2025 Goal: Ship an open-source reusable embedded safety module + publish a tech write-up  
- ⚡ Fun Fact: I enjoy "chasing the glitch"—I once traced a tricky timing issue by crafting a custom waveform diff approach.

---

### 🛠 Tech & Tools
<!--TECH-STACK-START-->
<p>
  <img src="https://skillicons.dev/icons?i=cpp,python,js,verilog,asm,riscv,fpga,xilinx,modelsim,kicad,react,nodejs,platformio,arduino,linux,git,github,vscode,aws,docker" alt="Tech Stack" />
</p>
<p><strong>Specializing in:</strong> RISC-V Architecture, Embedded Safety Systems, Hardware/Software Co-Design, Formal Verification</p>
<!--TECH-STACK-END-->

---

### 🚀 Featured Projects
| Project | Description | Tech | Links |
|---------|-------------|------|-------|
| Safe Plus – Smart Safety Helmet | Real-time monitoring, impact detection & emergency alerts to enhance industrial worker safety | Embedded, Sensors, Wireless, Edge | [Repo](https://github.com/cepdnaclk/e20-3yp-SafePlus) |
| Denture Design Studio | Interactive learning & self-evaluation platform for dental students with guided case workflows | Web, React (if used), UX | [Repo](https://github.com/cepdnaclk/e20-co227-Denture-Design-Studio) |
| RV32IM Pipeline (Group 2) | Verilog implementation of a 5-stage RV32IM pipeline + testbench verification | Verilog, CPU Arch | [Repo](https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2) |

---

### 📊 Dynamic Metrics
<!--METRICS-START-->

**Public Repos:** 2  
**Total Stars:** 0 • **Total Forks:** 0  
**Followers:** 0  
**Top Languages (by repo count):** JavaScript(1)

<!--METRICS-END-->

### 🔄 Recent Activity
<!--ACTIVITY-START-->
_No recent public activity_
<!--ACTIVITY-END-->

### ✍️ Latest Articles / Notes
<!--BLOG-START-->
(No posts yet)
<!--BLOG-END-->

### 🧩 Philosophy
> “Engineering reliability isn’t an afterthought—it’s the architecture of attention to detail.”

### 🤝 Connect
Email • LinkedIn • Portfolio (links above)

---

<p align="center">
  <!--TIMESTAMP-->Last auto update: 2025-08-21 06:13:54 UTC
</p>
