$date
	Thu Feb 23 17:55:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pencoder_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 8 $ c [7:0] $end
$var reg 8 % d [7:0] $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
b100 %
b11 $
b10 #
b1 "
b1 !
$end
#10
b10 !
b1 &
b10 '
#20
b11 !
b10 &
b11 '
#30
b100 !
b11 &
b100 '
#130
