Classic Timing Analyzer report for top_de2
Thu Dec 12 20:54:53 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                                         ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 2.931 ns                         ; rst                                           ; controller:inst14|controller_move:move_pm|cur_state.move_6 ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 13.405 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                                                  ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                                        ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 5.591 ns                         ; dbg_inputs[5]                                 ; debounce:inst19|output[5]                                  ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 121.68 MHz ( period = 8.218 ns ) ; cs_compare:inst11|state[2]                    ; sr_if:inst2|do1                                            ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 141.92 MHz ( period = 7.046 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                ; sld_hub:auto_hub|tdo                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                                            ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 121.68 MHz ( period = 8.218 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.979 ns                ;
; N/A                                     ; 122.59 MHz ( period = 8.157 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 123.98 MHz ( period = 8.066 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 126.44 MHz ( period = 7.909 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.690 ns                ;
; N/A                                     ; 126.55 MHz ( period = 7.902 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 126.71 MHz ( period = 7.892 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 127.24 MHz ( period = 7.859 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 127.70 MHz ( period = 7.831 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.591 ns                ;
; N/A                                     ; 127.89 MHz ( period = 7.819 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.586 ns                ;
; N/A                                     ; 128.07 MHz ( period = 7.808 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.548 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; draw_score:inst13|state.writing                                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 130.07 MHz ( period = 7.688 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; 130.40 MHz ( period = 7.669 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.450 ns                ;
; N/A                                     ; 130.74 MHz ( period = 7.649 ns )                    ; piece_lut:inst7|cur_mask[1]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.409 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; check_mask:inst5|state.wait_for_ram                                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.355 ns                ;
; N/A                                     ; 132.24 MHz ( period = 7.562 ns )                    ; cs_compare:inst11|state[1]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 134.28 MHz ( period = 7.447 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.184 ns                ;
; N/A                                     ; 135.06 MHz ( period = 7.404 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.183 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.183 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_3                                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_3                                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 135.48 MHz ( period = 7.381 ns )                    ; controller:inst14|cur_state.move_2                                                                  ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 135.50 MHz ( period = 7.380 ns )                    ; controller:inst14|cur_state.move_2                                                                  ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.984 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.977 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; controller:inst14|cur_state.space_6                                                                 ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.24 MHz ( period = 7.182 ns )                    ; controller:inst14|cur_state.space_6                                                                 ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 139.78 MHz ( period = 7.154 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.899 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_3                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.37 MHz ( period = 7.124 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; controller:inst14|cur_state.move_2                                                                  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.870 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; controller:inst14|cur_state.move_4                                                                  ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; controller:inst14|cur_state.move_4                                                                  ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.878 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.870 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.887 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.886 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.840 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; controller:inst14|cur_state.move_3                                                                  ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 141.98 MHz ( period = 7.043 ns )                    ; controller:inst14|cur_state.move_3                                                                  ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 142.21 MHz ( period = 7.032 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; debounce:inst19|output[1]                                                                           ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; debounce:inst19|output[1]                                                                           ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; piece_lut:inst7|cur_rom_addr[3]                                                                     ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 142.51 MHz ( period = 7.017 ns )                    ; piece_lut:inst7|cur_rom_addr[3]                                                                     ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.69 MHz ( period = 7.008 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 142.80 MHz ( period = 7.003 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.764 ns                ;
; N/A                                     ; 143.31 MHz ( period = 6.978 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.726 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.745 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.750 ns                ;
; N/A                                     ; 143.39 MHz ( period = 6.974 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 143.39 MHz ( period = 6.974 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 143.39 MHz ( period = 6.974 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.724 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.739 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.743 ns                ;
; N/A                                     ; 143.58 MHz ( period = 6.965 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; controller:inst14|cur_state.space_5                                                                 ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.709 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; controller:inst14|cur_state.space_5                                                                 ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 144.28 MHz ( period = 6.931 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 144.49 MHz ( period = 6.921 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 144.49 MHz ( period = 6.921 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 144.55 MHz ( period = 6.918 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; 144.57 MHz ( period = 6.917 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.686 ns                ;
; N/A                                     ; 144.57 MHz ( period = 6.917 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; controller:inst14|cur_state.space_6                                                                 ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.678 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; draw_score:inst13|i[1]                                                                              ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.658 ns                ;
; N/A                                     ; 144.82 MHz ( period = 6.905 ns )                    ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 144.84 MHz ( period = 6.904 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 144.89 MHz ( period = 6.902 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.683 ns                ;
; N/A                                     ; 144.95 MHz ( period = 6.899 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 145.10 MHz ( period = 6.892 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.667 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.658 ns                ;
; N/A                                     ; 145.18 MHz ( period = 6.888 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 145.24 MHz ( period = 6.885 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.662 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 145.33 MHz ( period = 6.881 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.650 ns                ;
; N/A                                     ; 145.60 MHz ( period = 6.868 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.628 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; log_score:inst12|score:L1|score[7]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; piece_lut:inst7|cur_mask[3]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; log_score:inst12|score:L1|score[7]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.615 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.623 ns                ;
; N/A                                     ; 145.88 MHz ( period = 6.855 ns )                    ; log_score:inst12|score:L1|score[7]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.92 MHz ( period = 6.853 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_3                                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.616 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; controller:inst14|cur_state.move_4                                                                  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.594 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; controller:inst14|cur_state.move_2                                                                  ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; controller:inst14|cur_state.space_4                                                                 ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.43 MHz ( period = 6.829 ns )                    ; controller:inst14|cur_state.space_4                                                                 ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.605 ns                ;
; N/A                                     ; 146.46 MHz ( period = 6.828 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.588 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.584 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 146.69 MHz ( period = 6.817 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 146.74 MHz ( period = 6.815 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.577 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.570 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[2]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[1]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[5]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[6]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[7]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[4]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[3]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; timer:inst4|cur_count[0]                                                                            ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.91 MHz ( period = 6.807 ns )                    ; piece_lut:inst7|cur_rom_addr[3]                                                                     ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.579 ns                ;
; N/A                                     ; 146.91 MHz ( period = 6.807 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 146.99 MHz ( period = 6.803 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 147.02 MHz ( period = 6.802 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.571 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.568 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.568 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.12 MHz ( period = 6.797 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 147.12 MHz ( period = 6.797 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.553 ns                ;
; N/A                                     ; 147.12 MHz ( period = 6.797 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.546 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.577 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.576 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.576 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.562 ns                ;
; N/A                                     ; 147.19 MHz ( period = 6.794 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.549 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.571 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.533 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.542 ns                ;
; N/A                                     ; 147.54 MHz ( period = 6.778 ns )                    ; piece_lut:inst7|cur_mask[0]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.538 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 147.65 MHz ( period = 6.773 ns )                    ; controller:inst14|cur_state.move_3                                                                  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 147.65 MHz ( period = 6.773 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 147.65 MHz ( period = 6.773 ns )                    ; controller:inst14|cur_state.put_back_4                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 147.65 MHz ( period = 6.773 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.530 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 147.75 MHz ( period = 6.768 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; log_score:inst12|score:L1|score[4]                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.82 MHz ( period = 6.765 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.523 ns                ;
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; debounce:inst19|output[1]                                                                           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.99 MHz ( period = 6.757 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 147.99 MHz ( period = 6.757 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.529 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 149.08 MHz ( period = 6.708 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 153.37 MHz ( period = 6.520 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 156.49 MHz ( period = 6.390 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 158.18 MHz ( period = 6.322 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.811 ns                ;
; N/A                                     ; 171.53 MHz ( period = 5.830 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.627 ns                ;
; N/A                                     ; 180.96 MHz ( period = 5.526 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.463 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.288 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.680 ns                ;
; N/A                                     ; 203.75 MHz ( period = 4.908 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a0~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a81~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a81~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a72~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a63~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a81~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a81~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a9~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a36~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a27~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a54~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a18~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g304:auto_generated|altsyncram_meq1:altsyncram1|ram_block2a45~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.854 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                  ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.931 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.931 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_6                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.577 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.573 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.done_fit                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.547 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.547 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.547 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.547 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.541 ns   ; rst                          ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.324 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.256 ns   ; rst                          ; controller:inst14|cur_piece[1]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.256 ns   ; rst                          ; controller:inst14|cur_piece[0]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.251 ns   ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.157 ns   ; rst                          ; controller:inst14|cur_x[0]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.157 ns   ; rst                          ; controller:inst14|cur_x[1]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst                          ; controller:inst14|cur_state.clear_shift_3                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.064 ns   ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.002 ns   ; rst                          ; controller:inst14|cur_future_piece[2]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.002 ns   ; rst                          ; controller:inst14|cur_future_piece[1]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.002 ns   ; rst                          ; controller:inst14|cur_future_piece[0]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.919 ns   ; rst                          ; controller:inst14|cur_state.clear_shift_1                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst                          ; controller:inst14|cur_state.move_4                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[2]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[1]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[5]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[6]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[7]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[4]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[3]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.867 ns   ; rst                          ; timer:inst4|cur_count[0]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.840 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.840 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.840 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.840 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.815 ns   ; rst                          ; controller:inst14|cur_piece[2]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.591 ns   ; rst                          ; timer:inst4|state.vga_low                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.587 ns   ; rst                          ; timer:inst4|state.done                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.569 ns   ; rst                          ; timer:inst4|state.vga_high                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.473 ns   ; rst                          ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.473 ns   ; rst                          ; npg:inst10|npg_ff:L3|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns   ; rst                          ; timer:inst4|cur_ready                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.470 ns   ; rst                          ; timer:inst4|state.reset                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.467 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.459 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.418 ns   ; rst                          ; timer:inst4|state.check                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.399 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.374 ns   ; dbg_inputs[3]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.372 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.372 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.372 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.296 ns   ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.221 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.164 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.164 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.164 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.164 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.164 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.060 ns   ; rst                          ; controller:inst14|cur_state.space_2                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.060 ns   ; rst                          ; controller:inst14|cur_state.draw_next_piece_2                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.026 ns   ; rst                          ; controller:inst14|cur_y[2]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.026 ns   ; rst                          ; controller:inst14|cur_y[3]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.026 ns   ; rst                          ; check_mask:inst5|empty_s                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.026 ns   ; rst                          ; controller:inst14|cur_y[0]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.026 ns   ; rst                          ; controller:inst14|cur_y[1]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.996 ns   ; rst                          ; controller:inst14|cur_timer_1_time                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.996 ns   ; rst                          ; controller:inst14|cur_timer_1_reset                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.996 ns   ; rst                          ; controller:inst14|cur_timer_1_start                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns   ; rst                          ; check_mask:inst5|pixel[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns   ; rst                          ; check_mask:inst5|pixel[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns   ; rst                          ; controller:inst14|cur_x[2]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns   ; rst                          ; controller:inst14|cur_rot[0]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns   ; rst                          ; controller:inst14|cur_rot[1]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.953 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.907 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.893 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.893 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.893 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.893 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.879 ns   ; rst                          ; controller:inst14|cur_state.put_back_4                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.879 ns   ; rst                          ; controller:inst14|cur_state.move_down_4                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.863 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.863 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.863 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.863 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.863 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.859 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.857 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; piece_lut:inst7|cur_mask[7]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.853 ns   ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.847 ns   ; rst                          ; controller:inst14|cur_state.reset_timers_b_1                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.847 ns   ; rst                          ; controller:inst14|cur_state.draw                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.847 ns   ; rst                          ; controller:inst14|cur_state.soft_drop_3                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.847 ns   ; rst                          ; controller:inst14|cur_state.reset_timers_b_2                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.841 ns   ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.839 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.837 ns   ; rst                          ; cs_compare:inst11|state[1]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.835 ns   ; dbg_inputs[2]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.835 ns   ; rst                          ; controller:inst14|cur_state.collision_5                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.825 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.823 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                     ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 13.405 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 12.959 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.755 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.755 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.715 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.705 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.705 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.691 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.681 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.467 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.467 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.455 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.455 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.444 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.444 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.437 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.437 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.212 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.212 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.202 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.182 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.172 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.172 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 11.969 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 11.959 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.943 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.943 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.933 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.933 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 11.911 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 11.901 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.157 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.180 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
; N/A   ; None         ; 8.728 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.591 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.344 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.512 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.380 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.834 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.833 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.702 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.701 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.105 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.973 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.764 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.743 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.740 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.510 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.102 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.090 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.065 ns  ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.064 ns  ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.994 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.969 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.963 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.961 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.958 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.932 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.926 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.914 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.863 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.863 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.847 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.811 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.807 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.802 ns  ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.796 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.788 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.681 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.434 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.398 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.394 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.375 ns  ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.370 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.357 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.349 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.340 ns  ; dbg_inputs[1]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns  ; dbg_inputs[3]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.250 ns  ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_1                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.139 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.136 ns  ; rst                          ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.132 ns  ; rst                          ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.132 ns  ; rst                          ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.131 ns  ; rst                          ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.124 ns  ; dbg_inputs[2]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.123 ns  ; dbg_inputs[2]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.070 ns ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.080 ns ; rst                          ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.080 ns ; rst                          ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.084 ns ; rst                          ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.250 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.250 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.251 ns ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.252 ns ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.270 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.278 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.289 ns ; rst                          ; controller:inst14|cur_state.collision_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.289 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_5                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.289 ns ; rst                          ; controller:inst14|cur_state.first_draw_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.289 ns ; rst                          ; controller:inst14|cur_state.first_draw_4                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.289 ns ; rst                          ; controller:inst14|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.300 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_2                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.300 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_3                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.303 ns ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.304 ns ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.313 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_6                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.313 ns ; rst                          ; cs_compare:inst11|state[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.313 ns ; rst                          ; cs_compare:inst11|state[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.313 ns ; rst                          ; cs_compare:inst11|state[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.313 ns ; rst                          ; cs_compare:inst11|row_full                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_5                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.330 ns ; rst                          ; vga:inst3|vga_sync:sync|h_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.332 ns ; rst                          ; draw_score:inst13|i[0]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.334 ns ; rst                          ; controller:inst14|cur_state.space_4                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.334 ns ; rst                          ; controller:inst14|cur_state.space_5                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.334 ns ; rst                          ; controller:inst14|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.334 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_3                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.340 ns ; rst                          ; controller:inst14|cur_state.move_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.340 ns ; rst                          ; controller:inst14|cur_state.gen_piece_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.340 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_3                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.341 ns ; rst                          ; draw_score:inst13|state.writing                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.343 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.345 ns ; rst                          ; controller:inst14|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.345 ns ; rst                          ; controller:inst14|cur_state.clear_shift_2                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.345 ns ; rst                          ; controller:inst14|cur_state.first_draw_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.345 ns ; rst                          ; controller:inst14|cur_state.game_over                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.347 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.347 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.347 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.347 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.350 ns ; rst                          ; draw_score:inst13|i[2]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.352 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_1                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.352 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_4                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.352 ns ; rst                          ; controller:inst14|cur_state.init                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.352 ns ; rst                          ; controller:inst14|cur_state.soft_drop_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.361 ns ; rst                          ; controller:inst14|cur_state.reset                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.365 ns ; rst                          ; piece_lut:inst7|state.reset                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.365 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.366 ns ; rst                          ; controller:inst14|cur_state.move_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.366 ns ; rst                          ; controller:inst14|cur_state.hard_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.366 ns ; rst                          ; controller:inst14|cur_state.space_1                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.366 ns ; rst                          ; controller:inst14|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.366 ns ; rst                          ; controller:inst14|cur_state.key                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.371 ns ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.371 ns ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.371 ns ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.371 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.375 ns ; rst                          ; controller:inst14|cur_state.soft_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.375 ns ; rst                          ; controller:inst14|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.384 ns ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.388 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.389 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.389 ns ; rst                          ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.392 ns ; rst                          ; controller:inst14|cur_state.space_6                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.401 ns ; rst                          ; piece_lut:inst7|state.output1                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.401 ns ; rst                          ; piece_lut:inst7|state.output2                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.401 ns ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.401 ns ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.401 ns ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[2]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[6]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|state[1]                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[4]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[5]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.406 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.407 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.410 ns ; dbg_inputs[0]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.415 ns ; dbg_inputs[3]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.416 ns ; dbg_inputs[3]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.457 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.457 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.460 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.461 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 12 20:54:53 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 121.68 MHz between source register "cs_compare:inst11|state[2]" and destination register "sr_if:inst2|do1" (period= 8.218 ns)
    Info: + Longest register to register delay is 7.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y24_N3; Fanout = 11; REG Node = 'cs_compare:inst11|state[2]'
        Info: 2: + IC(0.540 ns) + CELL(0.438 ns) = 0.978 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 5; COMB Node = 'cs_compare:inst11|cs_compare_comb:comb|Mux0~0'
        Info: 3: + IC(0.288 ns) + CELL(0.242 ns) = 1.508 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 3; COMB Node = 'addr1~1'
        Info: 4: + IC(0.279 ns) + CELL(0.437 ns) = 2.224 ns; Loc. = LCCOMB_X40_Y24_N28; Fanout = 2; COMB Node = 'addr1~6'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 2.625 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 16; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0'
        Info: 6: + IC(0.705 ns) + CELL(0.275 ns) = 3.605 ns; Loc. = LCCOMB_X37_Y24_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12|Y~0'
        Info: 7: + IC(0.669 ns) + CELL(0.275 ns) = 4.549 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~3'
        Info: 8: + IC(0.274 ns) + CELL(0.275 ns) = 5.098 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~4'
        Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 5.503 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~5'
        Info: 10: + IC(0.274 ns) + CELL(0.271 ns) = 6.048 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~6'
        Info: 11: + IC(0.773 ns) + CELL(0.150 ns) = 6.971 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~1'
        Info: 12: + IC(0.255 ns) + CELL(0.271 ns) = 7.497 ns; Loc. = LCCOMB_X40_Y27_N28; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~2'
        Info: 13: + IC(0.248 ns) + CELL(0.150 ns) = 7.895 ns; Loc. = LCCOMB_X40_Y27_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 7.979 ns; Loc. = LCFF_X40_Y27_N9; Fanout = 8; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 3.168 ns ( 39.70 % )
        Info: Total interconnect delay = 4.811 ns ( 60.30 % )
    Info: - Smallest clock skew is -0.025 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 7.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.491 ns) + CELL(0.787 ns) = 3.277 ns; Loc. = LCFF_X29_Y22_N13; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 5.816 ns; Loc. = CLKCTRL_G3; Fanout = 1488; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 7.339 ns; Loc. = LCFF_X40_Y27_N9; Fanout = 8; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 31.65 % )
            Info: Total interconnect delay = 5.016 ns ( 68.35 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 7.364 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.491 ns) + CELL(0.787 ns) = 3.277 ns; Loc. = LCFF_X29_Y22_N13; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 5.816 ns; Loc. = CLKCTRL_G3; Fanout = 1488; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 7.364 ns; Loc. = LCFF_X41_Y24_N3; Fanout = 11; REG Node = 'cs_compare:inst11|state[2]'
            Info: Total cell delay = 2.323 ns ( 31.55 % )
            Info: Total interconnect delay = 5.041 ns ( 68.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 141.92 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.046 ns)
    Info: + Longest register to register delay is 3.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y29_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.512 ns) + CELL(0.419 ns) = 0.931 ns; Loc. = LCCOMB_X30_Y29_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.677 ns) + CELL(0.150 ns) = 1.758 ns; Loc. = LCCOMB_X32_Y29_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 2.430 ns; Loc. = LCCOMB_X32_Y29_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.827 ns; Loc. = LCCOMB_X32_Y29_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 3.225 ns; Loc. = LCCOMB_X32_Y29_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.309 ns; Loc. = LCFF_X32_Y29_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.373 ns ( 41.49 % )
        Info: Total interconnect delay = 1.936 ns ( 58.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 637; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X32_Y29_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.11 % )
            Info: Total interconnect delay = 3.898 ns ( 87.89 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 637; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X31_Y29_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.11 % )
            Info: Total interconnect delay = 3.898 ns ( 87.89 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "controller:inst14|controller_move:move_pm|cur_state.move_5" (data pin = "rst", clock pin = "clock_50mhz") is 2.931 ns
    Info: + Longest pin to register delay is 10.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 372; PIN Node = 'rst'
        Info: 2: + IC(6.648 ns) + CELL(0.371 ns) = 7.871 ns; Loc. = LCCOMB_X47_Y23_N0; Fanout = 2; COMB Node = 'controller:inst14|controller_move:move_pm|cur_state~23'
        Info: 3: + IC(0.453 ns) + CELL(0.438 ns) = 8.762 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 1; COMB Node = 'controller:inst14|controller_move:move_pm|cur_state~32'
        Info: 4: + IC(0.258 ns) + CELL(0.245 ns) = 9.265 ns; Loc. = LCCOMB_X48_Y23_N4; Fanout = 2; COMB Node = 'controller:inst14|controller_move:move_pm|cur_state~36'
        Info: 5: + IC(0.414 ns) + CELL(0.660 ns) = 10.339 ns; Loc. = LCFF_X47_Y23_N15; Fanout = 9; REG Node = 'controller:inst14|controller_move:move_pm|cur_state.move_5'
        Info: Total cell delay = 2.566 ns ( 24.82 % )
        Info: Total interconnect delay = 7.773 ns ( 75.18 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 7.372 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.491 ns) + CELL(0.787 ns) = 3.277 ns; Loc. = LCFF_X29_Y22_N13; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 5.816 ns; Loc. = CLKCTRL_G3; Fanout = 1488; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 7.372 ns; Loc. = LCFF_X47_Y23_N15; Fanout = 9; REG Node = 'controller:inst14|controller_move:move_pm|cur_state.move_5'
        Info: Total cell delay = 2.323 ns ( 31.51 % )
        Info: Total interconnect delay = 5.049 ns ( 68.49 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 13.405 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 7.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.491 ns) + CELL(0.787 ns) = 3.277 ns; Loc. = LCFF_X29_Y22_N13; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 5.816 ns; Loc. = CLKCTRL_G3; Fanout = 1488; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 7.370 ns; Loc. = LCFF_X37_Y21_N17; Fanout = 6; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 31.52 % )
        Info: Total interconnect delay = 5.047 ns ( 68.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y21_N17; Fanout = 6; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.987 ns) + CELL(2.798 ns) = 5.785 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 48.37 % )
        Info: Total interconnect delay = 2.987 ns ( 51.63 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 5.591 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 7.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.491 ns) + CELL(0.787 ns) = 3.277 ns; Loc. = LCFF_X29_Y22_N13; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.787 ns) + CELL(0.787 ns) = 4.851 ns; Loc. = LCFF_X30_Y26_N25; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 6.260 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(1.011 ns) + CELL(0.537 ns) = 7.808 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 6; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 3.110 ns ( 39.83 % )
        Info: Total interconnect delay = 4.698 ns ( 60.17 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.125 ns) + CELL(0.275 ns) = 2.399 ns; Loc. = LCCOMB_X49_Y23_N18; Fanout = 1; COMB Node = 'debounce:inst19|output~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.483 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 6; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 1.358 ns ( 54.69 % )
        Info: Total interconnect delay = 1.125 ns ( 45.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Thu Dec 12 20:54:54 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


