// Seed: 1299535958
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = 1;
endmodule
module module_0 #(
    parameter id_13 = 32'd96,
    parameter id_5  = 32'd67
) (
    input tri1 id_0,
    output logic id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input wire _id_5,
    input wor id_6,
    input supply0 module_1
    , id_15,
    output tri id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input uwire id_12,
    input uwire _id_13
);
  logic [1 : id_13  <  id_5] id_16;
  final $unsigned(55);
  ;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_19;
  ;
  logic id_20;
  initial begin : LABEL_0
    id_1 <= 1'b0;
  end
endmodule
