<stg><name>sobel_edge_detector</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %temp_edge = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %temp_edge_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %temp_edge_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %temp_edge_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %temp_edge_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %temp_edge_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %temp_edge_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %temp_edge_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %temp_edge_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %temp_edge_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %temp_edge_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %temp_edge_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %temp_edge_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %temp_edge_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %temp_edge_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %temp_edge_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %temp_edge_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %temp_edge_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_17"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %temp_edge_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %temp_edge_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %temp_edge_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_20"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %temp_edge_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %temp_edge_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %temp_edge_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_23"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %temp_edge_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_24"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %temp_edge_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_25"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %temp_edge_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_26"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %temp_edge_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_27"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %temp_edge_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_28"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %temp_edge_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_29"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %temp_edge_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %temp_edge_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_31"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %temp_edge_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %temp_edge_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_33"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %temp_edge_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_34"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %temp_edge_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_35"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %temp_edge_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_36"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %temp_edge_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_37"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %temp_edge_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_38"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %temp_edge_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_39"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %temp_edge_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_40"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %temp_edge_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_41"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %temp_edge_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %temp_edge_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_43"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %temp_edge_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_44"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %temp_edge_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_45"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %temp_edge_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_46"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %temp_edge_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_47"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %temp_edge_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_48"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %temp_edge_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_49"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %temp_edge_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_50"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %temp_edge_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_51"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %temp_edge_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_52"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %temp_edge_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_53"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %temp_edge_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_54"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %temp_edge_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_55"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %temp_edge_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_56"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %temp_edge_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_57"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %temp_edge_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_58"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %temp_edge_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_59"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %temp_edge_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_60"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %temp_edge_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_61"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %temp_edge_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_62"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %temp_edge_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_63"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %temp_edge_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_64"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %temp_edge_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_65"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %temp_edge_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_66"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %temp_edge_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_67"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:73 %temp_edge_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_68"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:74 %temp_edge_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_69"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:75 %temp_edge_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_70"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %temp_edge_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_71"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:77 %temp_edge_72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_72"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:78 %temp_edge_73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_73"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:79 %temp_edge_74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_74"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %temp_edge_75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_75"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:81 %temp_edge_76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_76"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:82 %temp_edge_77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_77"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:83 %temp_edge_78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_78"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:84 %temp_edge_79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_79"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:85 %temp_edge_80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_80"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:86 %temp_edge_81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_81"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:87 %temp_edge_82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_82"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:88 %temp_edge_83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_83"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %temp_edge_84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_84"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
entry:90 %temp_edge_85 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_85"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:91 %temp_edge_86 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_86"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
entry:92 %temp_edge_87 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_87"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
entry:93 %temp_edge_88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_88"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
entry:94 %temp_edge_89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_89"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:95 %temp_edge_90 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_90"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
entry:96 %temp_edge_91 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_91"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
entry:97 %temp_edge_92 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_92"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
entry:98 %temp_edge_93 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_93"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
entry:99 %temp_edge_94 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_94"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
entry:100 %temp_edge_95 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_95"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
entry:101 %temp_edge_96 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_96"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
entry:102 %temp_edge_97 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_97"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
entry:103 %temp_edge_98 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_98"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
entry:104 %temp_edge_99 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_99"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
entry:105 %temp_edge_100 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_100"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
entry:106 %temp_edge_101 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_101"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
entry:107 %temp_edge_102 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_102"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
entry:108 %temp_edge_103 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_103"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
entry:109 %temp_edge_104 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_104"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
entry:110 %temp_edge_105 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_105"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
entry:111 %temp_edge_106 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_106"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
entry:112 %temp_edge_107 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_107"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
entry:113 %temp_edge_108 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_108"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
entry:114 %temp_edge_109 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_109"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
entry:115 %temp_edge_110 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_110"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %temp_edge_111 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_111"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
entry:117 %temp_edge_112 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_112"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
entry:118 %temp_edge_113 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_113"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
entry:119 %temp_edge_114 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_114"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
entry:120 %temp_edge_115 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_115"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:121 %temp_edge_116 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_116"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
entry:122 %temp_edge_117 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_117"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:123 %temp_edge_118 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_118"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:124 %temp_edge_119 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_119"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:125 %temp_edge_120 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_120"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
entry:126 %temp_edge_121 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_121"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:127 %temp_edge_122 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_122"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
entry:128 %temp_edge_123 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_123"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
entry:129 %temp_edge_124 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_124"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
entry:130 %temp_edge_125 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_125"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
entry:131 %temp_edge_126 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_126"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
entry:132 %temp_edge_127 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_edge_127"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
entry:133 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="137" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="8" op_128_bw="0">
<![CDATA[
entry:134 %call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="8" op_128_bw="0">
<![CDATA[
entry:134 %call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:135 %empty_10 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:136 %empty_11 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
entry:137 %call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
entry:137 %call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %edge_out, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %edge_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
entry:138 %ret_ln66 = ret

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
