/* Generated by Yosys 0.54+29 (git sha1 7b0c1fe49, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "./benchmark/counter.v:6.1-29.10" *)
module counter(clk, reset, result);
  wire _00_;
  wire _01_;
  (* force_downto = 32'd1 *)
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:14.18-14.24" *)
  wire [7:0] _02_;
  (* src = "./benchmark/counter.v:12.8-12.11" *)
  input clk;
  wire clk;
  (* src = "./benchmark/counter.v:13.8-13.13" *)
  input reset;
  wire reset;
  (* src = "./benchmark/counter.v:14.15-14.21" *)
  output [7:0] result;
  reg [7:0] result = 8'h00;
  assign _02_[0] = 4'h1 >> { result[0], reset };
  assign _02_[1] = 8'h14 >> { result[1:0], reset };
  assign _02_[2] = 16'h0708 >> { result[2], reset, result[1:0] };
  assign _02_[3] = 32'd8323200 >> { result[3], reset, result[2:0] };
  assign _02_[4] = 64'h00007fff00008000 >> { result[4], reset, result[3:0] };
  assign _02_[5] = 8'h14 >> { result[5], _00_, reset };
  assign _00_ = 32'd2147483648 >> result[4:0];
  assign _02_[6] = 8'h14 >> { result[6], _01_, reset };
  assign _01_ = 64'h8000000000000000 >> result[5:0];
  assign _02_[7] = 16'h0708 >> { result[7], reset, result[6], _01_ };
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[3] <= _02_[3];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[4] <= _02_[4];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[5] <= _02_[5];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[6] <= _02_[6];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[7] <= _02_[7];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[0] <= _02_[0];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[1] <= _02_[1];
  (* src = "./benchmark/counter.v:22.2-28.5|/home/cae_sajib/Desktop/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v:25.3-26.16" *)
  always @(posedge clk)
    result[2] <= _02_[2];
endmodule
