

================================================================
== Vitis HLS Report for 'v_letterbox_core_Pipeline_VITIS_LOOP_167_2'
================================================================
* Date:           Mon Aug 29 12:25:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.017 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYUV, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Cr_B_value_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Cr_B_value_load_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 9 'read' 'Cr_B_value_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Cb_G_value_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Cb_G_value_load_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 10 'read' 'Cb_G_value_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv2_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 11 'read' 'conv2_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0154_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0154" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 12 'read' 'p_0_2_0_0_0154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp19_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp19_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 13 'read' 'cmp19_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp22_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp22_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 14 'read' 'cmp22_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp116_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp116" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 15 'read' 'cmp116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loopEnd_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 16 'read' 'loopEnd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loopStart_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 17 'read' 'loopStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 18 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %x"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2 = load i16 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 21 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln167 = icmp_sgt  i16 %x_2, i16 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 22 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.body14.split_ifconv, void %for.inc154.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 23 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln185 = icmp_ne  i16 %x_2, i16 %loopStart_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 24 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln185_1 = icmp_eq  i16 %x_2, i16 %loopEnd_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 25 'icmp' 'icmp_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%or_ln185 = or i1 %icmp_ln185, i1 %icmp_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 26 'or' 'or_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln185_2 = icmp_sgt  i16 %x_2, i16 %loopStart_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 27 'icmp' 'icmp_ln185_2' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln185_3 = icmp_slt  i16 %x_2, i16 %loopEnd_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 28 'icmp' 'icmp_ln185_3' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%and_ln185 = and i1 %icmp_ln185_3, i1 %icmp_ln185_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 29 'and' 'and_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%or_ln185_1 = or i1 %and_ln185, i1 %icmp_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 30 'or' 'or_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%xor_ln185 = xor i1 %or_ln185_1, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 31 'xor' 'xor_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%and_ln185_1 = and i1 %or_ln185, i1 %xor_ln185" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 32 'and' 'and_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln185_2 = or i1 %cmp22_not_read, i1 %and_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 33 'or' 'or_ln185_2' <Predicate = (!icmp_ln167)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%trunc_ln167 = trunc i16 %x_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 34 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167 & cmp116_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%select_ln209 = select i1 %trunc_ln167, i8 %Cb_G_value_load_cast_read, i8 %Cr_B_value_load_cast_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:209]   --->   Operation 35 'select' 'select_ln209' <Predicate = (!icmp_ln167 & cmp116_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %cmp116_read, i8 %select_ln209, i8 %Cb_G_value_load_cast_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:207]   --->   Operation 36 'select' 'select_ln207' <Predicate = (!icmp_ln167)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.07ns)   --->   "%x_3 = add i16 %x_2, i16 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 37 'add' 'x_3' <Predicate = (!icmp_ln167)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln167 = store i16 %x_3, i16 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 38 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 39 [1/1] (2.05ns)   --->   "%srcYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'srcYUV_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %srcYUV_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_2)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'trunc_ln145_2' <Predicate = (!cmp116_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%select_ln191 = select i1 %cmp116_read, i8 0, i8 %trunc_ln145_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:191]   --->   Operation 43 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln185_3 = or i1 %or_ln185_2, i1 %cmp19_not_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 44 'or' 'or_ln185_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln185 = select i1 %or_ln185_3, i8 %p_0_2_0_0_0154_read, i8 %select_ln191" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 45 'select' 'select_ln185' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%select_ln185_1 = select i1 %or_ln185_3, i8 %conv2_i_i_read, i8 %trunc_ln145" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 46 'select' 'select_ln185_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln185_2 = select i1 %or_ln185_3, i8 %select_ln207, i8 %trunc_ln145_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 47 'select' 'select_ln185_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:171]   --->   Operation 48 'specpipeline' 'specpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:143]   --->   Operation 49 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln185, i8 %select_ln185_2, i8 %select_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.body14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 52 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('x') [13]  (0 ns)
	'load' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167) on local variable 'x' [29]  (0 ns)
	'add' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167) [59]  (2.08 ns)
	'store' operation ('store_ln167', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167) of variable 'x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167 on local variable 'x' [60]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 2>: 3.3ns
The critical path consists of the following:
	fifo read operation ('srcYUV_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'srcYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [35]  (2.05 ns)
	'select' operation ('select_ln191', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:191) [46]  (0 ns)
	'select' operation ('select_ln185', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185) [51]  (1.25 ns)

 <State 3>: 2.05ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [58]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
