{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597916582892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597916582892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 17:43:02 2020 " "Processing started: Thu Aug 20 17:43:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597916582892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1597916582892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memu_top -c memu_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off memu_top -c memu_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1597916582892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1597916583164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1597916583164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597916590789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597916590789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reg " "Found entity 1: mem_reg" {  } { { "../mem_reg/mem_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597916590791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597916590791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597916590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597916590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file memu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 memu_top " "Found entity 1: memu_top" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597916590796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr memu_top.v(125) " "Verilog HDL Implicit Net warning at memu_top.v(125): created implicit net for \"addr\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "as_ memu_top.v(126) " "Verilog HDL Implicit Net warning at memu_top.v(126): created implicit net for \"as_\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rw memu_top.v(127) " "Verilog HDL Implicit Net warning at memu_top.v(127): created implicit net for \"rw\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_data memu_top.v(128) " "Verilog HDL Implicit Net warning at memu_top.v(128): created implicit net for \"wr_data\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_data memu_top.v(129) " "Verilog HDL Implicit Net warning at memu_top.v(129): created implicit net for \"rd_data\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "miss_align memu_top.v(168) " "Verilog HDL Implicit Net warning at memu_top.v(168): created implicit net for \"miss_align\"" {  } { { "memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597916590796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memu_top " "Elaborating entity \"memu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1597916590822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if bus_if:bus_if_1 " "Elaborating entity \"bus_if\" for hierarchy \"bus_if:bus_if_1\"" {  } { { "memu_top.v" "bus_if_1" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597916590858 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement warning at bus_if.v(126): incomplete case statement has no default case item" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/bus_if/bus_if.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1597916590860 "|memu_top|bus_if:bus_if_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1597916590860 "|memu_top|bus_if:bus_if_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl mem_ctrl:mem_ctrl_0 " "Elaborating entity \"mem_ctrl\" for hierarchy \"mem_ctrl:mem_ctrl_0\"" {  } { { "memu_top.v" "mem_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597916590862 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(71) " "Verilog HDL Case Statement information at mem_ctrl.v(71): all case item expressions in this case statement are onehot" {  } { { "../mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1597916590863 "|memu_top|mem_ctrl:mem_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg mem_reg:mem_reg_0 " "Elaborating entity \"mem_reg\" for hierarchy \"mem_reg:mem_reg_0\"" {  } { { "memu_top.v" "mem_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597916590864 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1597916591010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597916591084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 17:43:11 2020 " "Processing ended: Thu Aug 20 17:43:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597916591084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597916591084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597916591084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1597916591084 ""}
