{"vcs1":{"timestamp_begin":1765165078.829104355, "rt":3.35, "ut":2.48, "st":0.30}}
{"vcselab":{"timestamp_begin":1765165082.280964758, "rt":0.92, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1765165083.289124293, "rt":0.50, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765165078.224045290}
{"VCS_COMP_START_TIME": 1765165078.224045290}
{"VCS_COMP_END_TIME": 1765167350.454631990}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 332864}}
{"stitch_vcselab": {"peak_mem": 231536}}
