###############################################################
ğŸ¯ Verilog Design + Simulation + Schematic Visualization
Using: Yosys + NetlistSVG + GTKWave
###############################################################

This guide walks you through simulating a Verilog design, 
viewing waveform outputs, and generating a schematic 
from gate-level netlist â€” using ONLY open-source tools.

âœ… Tools Required:
-------------------
1. Yosys       â€“ for synthesis and netlist generation
2. GTKWave     â€“ to view signal waveforms (dump.vcd)
3. NetlistSVG  â€“ to create gate-level schematic from netlist
4. Icarus Verilog or Cocotb â€“ for simulation (optional but helpful)
5. Node.js and npm â€“ required by NetlistSVG

---------------------------------------------------------------
ğŸ“¦ STEP 1: Install Required Tools
---------------------------------------------------------------

# For Ubuntu/Debian-based systems:
sudo apt update
sudo apt install yosys gtkwave iverilog python3 python3-pip -y
sudo apt install nodejs npm -y

# Install netlistsvg (via npm)
sudo npm install -g netlistsvg

# (Optional) Create Python virtual environment if using Cocotb
python3 -m venv vlsienv
source vlsienv/bin/activate
pip install cocotb

---------------------------------------------------------------
ğŸ§¾ STEP 2: Write your Verilog Design (Example: full_adder.v)
---------------------------------------------------------------

module full_adder(input a, b, cin, output sum, cout);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule

---------------------------------------------------------------
ğŸ’¥ STEP 3: Simulate to Generate Waveform (dump.vcd)
---------------------------------------------------------------

# Add this inside your Verilog testbench or module
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, full_adder);
end

# Compile and run with Icarus Verilog
iverilog -o sim.out full_adder.v tb.v
./sim.out

# OR use Cocotb (if set up)
make MODULE=tb TOPLEVEL=full_adder

---------------------------------------------------------------
ğŸ‘€ STEP 4: View Waveform Using GTKWave
---------------------------------------------------------------

gtkwave dump.vcd

You will see signal transitions for all your testbench inputs/outputs.

---------------------------------------------------------------
ğŸ§  STEP 5: Generate Netlist using Yosys
---------------------------------------------------------------

yosys -p "read_verilog full_adder.v; prep -top full_adder; write_json full_adder.json"

This will produce: full_adder.json

---------------------------------------------------------------
ğŸ–¼ STEP 6: Generate Schematic with NetlistSVG
---------------------------------------------------------------

netlistsvg full_adder.json -o full_adder.svg

# To open and view
xdg-open full_adder.svg

You will see a clean, labeled RTL/gate-level schematic!

---------------------------------------------------------------
ğŸ‰ DONE!
---------------------------------------------------------------

You now have:
- Waveform in GTKWave âœ…
- Clean schematic in SVG âœ…
- Full open-source flow âœ…

ğŸ“ Output Files:
---------------
- `dump.vcd`         â†’ waveform
- `full_adder.json`  â†’ netlist
- `full_adder.svg`   â†’ schematic image

Happy hacking!
Open-source VLSI FTW ğŸ’»âš¡ğŸ§ 

