;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* cs */
cs__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
cs__0__MASK EQU 0x04
cs__0__PC EQU CYREG_PRT2_PC2
cs__0__PORT EQU 2
cs__0__SHIFT EQU 2
cs__AG EQU CYREG_PRT2_AG
cs__AMUX EQU CYREG_PRT2_AMUX
cs__BIE EQU CYREG_PRT2_BIE
cs__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cs__BYP EQU CYREG_PRT2_BYP
cs__CTL EQU CYREG_PRT2_CTL
cs__DM0 EQU CYREG_PRT2_DM0
cs__DM1 EQU CYREG_PRT2_DM1
cs__DM2 EQU CYREG_PRT2_DM2
cs__DR EQU CYREG_PRT2_DR
cs__INP_DIS EQU CYREG_PRT2_INP_DIS
cs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cs__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cs__LCD_EN EQU CYREG_PRT2_LCD_EN
cs__MASK EQU 0x04
cs__PORT EQU 2
cs__PRT EQU CYREG_PRT2_PRT
cs__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cs__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cs__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cs__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cs__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cs__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cs__PS EQU CYREG_PRT2_PS
cs__SHIFT EQU 2
cs__SLW EQU CYREG_PRT2_SLW

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* DMA_TX */
DMA_TX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_TX__DRQ_NUMBER EQU 8
DMA_TX__NUMBEROF_TDS EQU 0
DMA_TX__PRIORITY EQU 2
DMA_TX__TERMIN_EN EQU 0
DMA_TX__TERMIN_SEL EQU 0
DMA_TX__TERMOUT0_EN EQU 0
DMA_TX__TERMOUT0_SEL EQU 0
DMA_TX__TERMOUT1_EN EQU 0
DMA_TX__TERMOUT1_SEL EQU 0

/* I2Sone */
I2Sone_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2Sone_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2Sone_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2Sone_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2Sone_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2Sone_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2Sone_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2Sone_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2Sone_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2Sone_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2Sone_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
I2Sone_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2Sone_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
I2Sone_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2Sone_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2Sone_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2Sone_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
I2Sone_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
I2Sone_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2Sone_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2Sone_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2Sone_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
I2Sone_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
I2Sone_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
I2Sone_bI2S_CtlReg__1__MASK EQU 0x02
I2Sone_bI2S_CtlReg__1__POS EQU 1
I2Sone_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2Sone_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
I2Sone_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
I2Sone_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
I2Sone_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
I2Sone_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
I2Sone_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
I2Sone_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
I2Sone_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
I2Sone_bI2S_CtlReg__2__MASK EQU 0x04
I2Sone_bI2S_CtlReg__2__POS EQU 2
I2Sone_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2Sone_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
I2Sone_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
I2Sone_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
I2Sone_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
I2Sone_bI2S_CtlReg__MASK EQU 0x06
I2Sone_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2Sone_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2Sone_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB10_A0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB10_A1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB10_D0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB10_D1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB10_F0
I2Sone_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB10_F1
I2Sone_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Sone_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Sone_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Sone_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
I2Sone_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Sone_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB14_MSK
I2Sone_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2Sone_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB14_ST

/* I2Ssix */
I2Ssix_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
I2Ssix_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
I2Ssix_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
I2Ssix_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
I2Ssix_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
I2Ssix_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
I2Ssix_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
I2Ssix_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
I2Ssix_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
I2Ssix_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
I2Ssix_bI2S_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
I2Ssix_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
I2Ssix_bI2S_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
I2Ssix_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
I2Ssix_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2Ssix_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2Ssix_bI2S_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
I2Ssix_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
I2Ssix_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
I2Ssix_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
I2Ssix_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2Ssix_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2Ssix_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
I2Ssix_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
I2Ssix_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
I2Ssix_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
I2Ssix_bI2S_CtlReg__1__MASK EQU 0x02
I2Ssix_bI2S_CtlReg__1__POS EQU 1
I2Ssix_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2Ssix_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2Ssix_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2Ssix_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2Ssix_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2Ssix_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2Ssix_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2Ssix_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2Ssix_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2Ssix_bI2S_CtlReg__2__MASK EQU 0x04
I2Ssix_bI2S_CtlReg__2__POS EQU 2
I2Ssix_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2Ssix_bI2S_CtlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
I2Ssix_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2Ssix_bI2S_CtlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
I2Ssix_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2Ssix_bI2S_CtlReg__MASK EQU 0x06
I2Ssix_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_CtlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B1_UDB09_A0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B1_UDB09_A1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B1_UDB09_D0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B1_UDB09_D1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B1_UDB09_F0
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B1_UDB09_F1
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Ssix_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Ssix_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Ssix_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
I2Ssix_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Ssix_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B1_UDB09_MSK
I2Ssix_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* I2Stwo */
I2Stwo_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2Stwo_bI2S_BitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
I2Stwo_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
I2Stwo_bI2S_BitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
I2Stwo_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
I2Stwo_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2Stwo_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2Stwo_bI2S_BitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
I2Stwo_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
I2Stwo_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2Stwo_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2Stwo_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2Stwo_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
I2Stwo_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
I2Stwo_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
I2Stwo_bI2S_CtlReg__1__MASK EQU 0x02
I2Stwo_bI2S_CtlReg__1__POS EQU 1
I2Stwo_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2Stwo_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
I2Stwo_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
I2Stwo_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
I2Stwo_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
I2Stwo_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
I2Stwo_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
I2Stwo_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
I2Stwo_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
I2Stwo_bI2S_CtlReg__2__MASK EQU 0x04
I2Stwo_bI2S_CtlReg__2__POS EQU 2
I2Stwo_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2Stwo_bI2S_CtlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
I2Stwo_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
I2Stwo_bI2S_CtlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
I2Stwo_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
I2Stwo_bI2S_CtlReg__MASK EQU 0x06
I2Stwo_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2Stwo_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2Stwo_bI2S_CtlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2Stwo_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Stwo_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Stwo_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Stwo_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2Stwo_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Stwo_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B1_UDB07_MSK
I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* MISO_1 */
MISO_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
MISO_1__0__MASK EQU 0x08
MISO_1__0__PC EQU CYREG_PRT2_PC3
MISO_1__0__PORT EQU 2
MISO_1__0__SHIFT EQU 3
MISO_1__AG EQU CYREG_PRT2_AG
MISO_1__AMUX EQU CYREG_PRT2_AMUX
MISO_1__BIE EQU CYREG_PRT2_BIE
MISO_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_1__BYP EQU CYREG_PRT2_BYP
MISO_1__CTL EQU CYREG_PRT2_CTL
MISO_1__DM0 EQU CYREG_PRT2_DM0
MISO_1__DM1 EQU CYREG_PRT2_DM1
MISO_1__DM2 EQU CYREG_PRT2_DM2
MISO_1__DR EQU CYREG_PRT2_DR
MISO_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_1__MASK EQU 0x08
MISO_1__PORT EQU 2
MISO_1__PRT EQU CYREG_PRT2_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_1__PS EQU CYREG_PRT2_PS
MISO_1__SHIFT EQU 3
MISO_1__SLW EQU CYREG_PRT2_SLW

/* MOSI_1 */
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_PRT2_PC1
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT2_SLW

/* SCLK_1 */
SCLK_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT2_PC0
SCLK_1__0__PORT EQU 2
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT2_AG
SCLK_1__AMUX EQU CYREG_PRT2_AMUX
SCLK_1__BIE EQU CYREG_PRT2_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT2_BYP
SCLK_1__CTL EQU CYREG_PRT2_CTL
SCLK_1__DM0 EQU CYREG_PRT2_DM0
SCLK_1__DM1 EQU CYREG_PRT2_DM1
SCLK_1__DM2 EQU CYREG_PRT2_DM2
SCLK_1__DR EQU CYREG_PRT2_DR
SCLK_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 2
SCLK_1__PRT EQU CYREG_PRT2_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT2_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SLW EQU CYREG_PRT2_SLW

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

/* I2S_one */
I2S_one__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
I2S_one__0__MASK EQU 0x04
I2S_one__0__PC EQU CYREG_PRT12_PC2
I2S_one__0__PORT EQU 12
I2S_one__0__SHIFT EQU 2
I2S_one__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
I2S_one__1__MASK EQU 0x08
I2S_one__1__PC EQU CYREG_PRT12_PC3
I2S_one__1__PORT EQU 12
I2S_one__1__SHIFT EQU 3
I2S_one__AG EQU CYREG_PRT12_AG
I2S_one__BIE EQU CYREG_PRT12_BIE
I2S_one__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2S_one__BYP EQU CYREG_PRT12_BYP
I2S_one__DM0 EQU CYREG_PRT12_DM0
I2S_one__DM1 EQU CYREG_PRT12_DM1
I2S_one__DM2 EQU CYREG_PRT12_DM2
I2S_one__DR EQU CYREG_PRT12_DR
I2S_one__INP_DIS EQU CYREG_PRT12_INP_DIS
I2S_one__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2S_one__MASK EQU 0x0C
I2S_one__PORT EQU 12
I2S_one__PRT EQU CYREG_PRT12_PRT
I2S_one__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2S_one__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2S_one__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2S_one__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2S_one__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2S_one__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2S_one__PS EQU CYREG_PRT12_PS
I2S_one__SCK__INTTYPE EQU CYREG_PICU12_INTTYPE2
I2S_one__SCK__MASK EQU 0x04
I2S_one__SCK__PC EQU CYREG_PRT12_PC2
I2S_one__SCK__PORT EQU 12
I2S_one__SCK__SHIFT EQU 2
I2S_one__SHIFT EQU 2
I2S_one__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2S_one__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2S_one__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2S_one__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2S_one__SLW EQU CYREG_PRT12_SLW
I2S_one__WS__INTTYPE EQU CYREG_PICU12_INTTYPE3
I2S_one__WS__MASK EQU 0x08
I2S_one__WS__PC EQU CYREG_PRT12_PC3
I2S_one__WS__PORT EQU 12
I2S_one__WS__SHIFT EQU 3

/* I2Sfive */
I2Sfive_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2Sfive_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
I2Sfive_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
I2Sfive_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
I2Sfive_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
I2Sfive_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
I2Sfive_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
I2Sfive_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
I2Sfive_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
I2Sfive_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2Sfive_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
I2Sfive_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
I2Sfive_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
I2Sfive_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
I2Sfive_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2Sfive_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2Sfive_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
I2Sfive_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
I2Sfive_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2Sfive_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2Sfive_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2Sfive_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
I2Sfive_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
I2Sfive_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
I2Sfive_bI2S_CtlReg__1__MASK EQU 0x02
I2Sfive_bI2S_CtlReg__1__POS EQU 1
I2Sfive_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2Sfive_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2Sfive_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2Sfive_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2Sfive_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2Sfive_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2Sfive_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2Sfive_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2Sfive_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2Sfive_bI2S_CtlReg__2__MASK EQU 0x04
I2Sfive_bI2S_CtlReg__2__POS EQU 2
I2Sfive_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2Sfive_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
I2Sfive_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2Sfive_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
I2Sfive_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2Sfive_bI2S_CtlReg__MASK EQU 0x06
I2Sfive_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2Sfive_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2Sfive_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2Sfive_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Sfive_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Sfive_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Sfive_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
I2Sfive_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Sfive_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB07_MSK
I2Sfive_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2Sfive_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* I2Sfour */
I2Sfour_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
I2Sfour_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
I2Sfour_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
I2Sfour_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
I2Sfour_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
I2Sfour_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
I2Sfour_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
I2Sfour_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
I2Sfour_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
I2Sfour_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
I2Sfour_bI2S_BitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
I2Sfour_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
I2Sfour_bI2S_BitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
I2Sfour_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
I2Sfour_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_BitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
I2Sfour_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
I2Sfour_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
I2Sfour_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
I2Sfour_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
I2Sfour_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
I2Sfour_bI2S_CtlReg__1__MASK EQU 0x02
I2Sfour_bI2S_CtlReg__1__POS EQU 1
I2Sfour_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2Sfour_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2Sfour_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2Sfour_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2Sfour_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2Sfour_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2Sfour_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2Sfour_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2Sfour_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2Sfour_bI2S_CtlReg__2__MASK EQU 0x04
I2Sfour_bI2S_CtlReg__2__POS EQU 2
I2Sfour_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2Sfour_bI2S_CtlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
I2Sfour_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2Sfour_bI2S_CtlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
I2Sfour_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2Sfour_bI2S_CtlReg__MASK EQU 0x06
I2Sfour_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2Sfour_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2Sfour_bI2S_CtlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B1_UDB05_A0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B1_UDB05_A1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B1_UDB05_D0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B1_UDB05_D1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B1_UDB05_F0
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B1_UDB05_F1
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2Sfour_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Sfour_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Sfour_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Sfour_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
I2Sfour_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Sfour_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B1_UDB06_MSK
I2Sfour_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2Sfour_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B1_UDB06_ST

/* I2Seight */
I2Seight_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2Seight_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2Seight_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2Seight_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2Seight_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2Seight_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2Seight_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2Seight_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2Seight_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2Seight_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2Seight_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
I2Seight_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2Seight_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
I2Seight_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2Seight_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2Seight_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2Seight_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
I2Seight_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2Seight_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
I2Seight_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
I2Seight_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2Seight_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2Seight_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2Seight_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
I2Seight_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
I2Seight_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
I2Seight_bI2S_CtlReg__1__MASK EQU 0x02
I2Seight_bI2S_CtlReg__1__POS EQU 1
I2Seight_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2Seight_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2Seight_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2Seight_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2Seight_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2Seight_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2Seight_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2Seight_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2Seight_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2Seight_bI2S_CtlReg__2__MASK EQU 0x04
I2Seight_bI2S_CtlReg__2__POS EQU 2
I2Seight_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2Seight_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
I2Seight_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2Seight_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
I2Seight_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2Seight_bI2S_CtlReg__MASK EQU 0x06
I2Seight_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB01_A0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB01_A1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB01_D0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB01_D1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2Seight_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB01_F0
I2Seight_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB01_F1
I2Seight_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Seight_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Seight_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Seight_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Seight_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2Seight_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
I2Seight_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Seight_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB01_MSK
I2Seight_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2Seight_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2Seight_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
I2Seight_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
I2Seight_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB01_ST

/* I2Sseven */
I2Sseven_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2Sseven_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2Sseven_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2Sseven_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2Sseven_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2Sseven_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2Sseven_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2Sseven_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2Sseven_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2Sseven_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2Sseven_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
I2Sseven_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2Sseven_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
I2Sseven_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2Sseven_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
I2Sseven_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
I2Sseven_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2Sseven_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
I2Sseven_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
I2Sseven_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
I2Sseven_bI2S_CtlReg__1__MASK EQU 0x02
I2Sseven_bI2S_CtlReg__1__POS EQU 1
I2Sseven_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2Sseven_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2Sseven_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2Sseven_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2Sseven_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2Sseven_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2Sseven_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2Sseven_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2Sseven_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2Sseven_bI2S_CtlReg__2__MASK EQU 0x04
I2Sseven_bI2S_CtlReg__2__POS EQU 2
I2Sseven_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2Sseven_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
I2Sseven_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2Sseven_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
I2Sseven_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2Sseven_bI2S_CtlReg__MASK EQU 0x06
I2Sseven_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2Sseven_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2Sseven_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2Sseven_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Sseven_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Sseven_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Sseven_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
I2Sseven_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Sseven_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB04_MSK
I2Sseven_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2Sseven_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* I2Sthree */
I2Sthree_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2Sthree_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2Sthree_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2Sthree_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2Sthree_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2Sthree_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2Sthree_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2Sthree_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2Sthree_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2Sthree_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2Sthree_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
I2Sthree_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2Sthree_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
I2Sthree_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2Sthree_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2Sthree_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2Sthree_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
I2Sthree_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
I2Sthree_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2Sthree_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2Sthree_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2Sthree_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
I2Sthree_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
I2Sthree_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
I2Sthree_bI2S_CtlReg__1__MASK EQU 0x02
I2Sthree_bI2S_CtlReg__1__POS EQU 1
I2Sthree_bI2S_CtlReg__2__MASK EQU 0x04
I2Sthree_bI2S_CtlReg__2__POS EQU 2
I2Sthree_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2Sthree_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
I2Sthree_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
I2Sthree_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
I2Sthree_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
I2Sthree_bI2S_CtlReg__MASK EQU 0x06
I2Sthree_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2Sthree_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
I2Sthree_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB09_A0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB09_A1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB09_D0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB09_D1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB09_F0
I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB09_F1
I2Sthree_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2Sthree_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2Sthree_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2Sthree_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
I2Sthree_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2Sthree_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB09_MSK
I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB09_ST

/* I2S_Clock */
I2S_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2S_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2S_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2S_Clock__CFG2_SRC_SEL_MASK EQU 0x07
I2S_Clock__INDEX EQU 0x01
I2S_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2S_Clock__PM_ACT_MSK EQU 0x02
I2S_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2S_Clock__PM_STBY_MSK EQU 0x02

/* DmaI2S_one */
DmaI2S_one__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_one__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_one__INTC_MASK EQU 0x08
DmaI2S_one__INTC_NUMBER EQU 3
DmaI2S_one__INTC_PRIOR_NUM EQU 7
DmaI2S_one__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
DmaI2S_one__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_one__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DmaI2S_six */
DmaI2S_six__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_six__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_six__INTC_MASK EQU 0x20
DmaI2S_six__INTC_NUMBER EQU 5
DmaI2S_six__INTC_PRIOR_NUM EQU 7
DmaI2S_six__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
DmaI2S_six__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_six__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DmaI2S_two */
DmaI2S_two__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_two__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_two__INTC_MASK EQU 0x80
DmaI2S_two__INTC_NUMBER EQU 7
DmaI2S_two__INTC_PRIOR_NUM EQU 7
DmaI2S_two__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
DmaI2S_two__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_two__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2S_six_ws */
I2S_six_ws__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
I2S_six_ws__0__MASK EQU 0x80
I2S_six_ws__0__PC EQU CYREG_PRT12_PC7
I2S_six_ws__0__PORT EQU 12
I2S_six_ws__0__SHIFT EQU 7
I2S_six_ws__AG EQU CYREG_PRT12_AG
I2S_six_ws__BIE EQU CYREG_PRT12_BIE
I2S_six_ws__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2S_six_ws__BYP EQU CYREG_PRT12_BYP
I2S_six_ws__DM0 EQU CYREG_PRT12_DM0
I2S_six_ws__DM1 EQU CYREG_PRT12_DM1
I2S_six_ws__DM2 EQU CYREG_PRT12_DM2
I2S_six_ws__DR EQU CYREG_PRT12_DR
I2S_six_ws__INP_DIS EQU CYREG_PRT12_INP_DIS
I2S_six_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2S_six_ws__MASK EQU 0x80
I2S_six_ws__PORT EQU 12
I2S_six_ws__PRT EQU CYREG_PRT12_PRT
I2S_six_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2S_six_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2S_six_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2S_six_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2S_six_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2S_six_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2S_six_ws__PS EQU CYREG_PRT12_PS
I2S_six_ws__SCK__INTTYPE EQU CYREG_PICU12_INTTYPE7
I2S_six_ws__SCK__MASK EQU 0x80
I2S_six_ws__SCK__PC EQU CYREG_PRT12_PC7
I2S_six_ws__SCK__PORT EQU 12
I2S_six_ws__SCK__SHIFT EQU 7
I2S_six_ws__SHIFT EQU 7
I2S_six_ws__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2S_six_ws__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2S_six_ws__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2S_six_ws__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2S_six_ws__SLW EQU CYREG_PRT12_SLW

/* I2S_two_ws */
I2S_two_ws__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
I2S_two_ws__0__MASK EQU 0x02
I2S_two_ws__0__PC EQU CYREG_PRT3_PC1
I2S_two_ws__0__PORT EQU 3
I2S_two_ws__0__SHIFT EQU 1
I2S_two_ws__AG EQU CYREG_PRT3_AG
I2S_two_ws__AMUX EQU CYREG_PRT3_AMUX
I2S_two_ws__BIE EQU CYREG_PRT3_BIE
I2S_two_ws__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_two_ws__BYP EQU CYREG_PRT3_BYP
I2S_two_ws__CTL EQU CYREG_PRT3_CTL
I2S_two_ws__DM0 EQU CYREG_PRT3_DM0
I2S_two_ws__DM1 EQU CYREG_PRT3_DM1
I2S_two_ws__DM2 EQU CYREG_PRT3_DM2
I2S_two_ws__DR EQU CYREG_PRT3_DR
I2S_two_ws__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_two_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_two_ws__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_two_ws__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_two_ws__MASK EQU 0x02
I2S_two_ws__PORT EQU 3
I2S_two_ws__PRT EQU CYREG_PRT3_PRT
I2S_two_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_two_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_two_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_two_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_two_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_two_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_two_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_two_ws__PS EQU CYREG_PRT3_PS
I2S_two_ws__SCK__INTTYPE EQU CYREG_PICU3_INTTYPE1
I2S_two_ws__SCK__MASK EQU 0x02
I2S_two_ws__SCK__PC EQU CYREG_PRT3_PC1
I2S_two_ws__SCK__PORT EQU 3
I2S_two_ws__SCK__SHIFT EQU 1
I2S_two_ws__SHIFT EQU 1
I2S_two_ws__SLW EQU CYREG_PRT3_SLW

/* DmaI2S_five */
DmaI2S_five__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_five__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_five__INTC_MASK EQU 0x02
DmaI2S_five__INTC_NUMBER EQU 1
DmaI2S_five__INTC_PRIOR_NUM EQU 7
DmaI2S_five__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
DmaI2S_five__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_five__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DmaI2S_four */
DmaI2S_four__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_four__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_four__INTC_MASK EQU 0x04
DmaI2S_four__INTC_NUMBER EQU 2
DmaI2S_four__INTC_PRIOR_NUM EQU 7
DmaI2S_four__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
DmaI2S_four__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_four__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2S_DMA_one */
I2S_DMA_one__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
I2S_DMA_one__DRQ_NUMBER EQU 3
I2S_DMA_one__NUMBEROF_TDS EQU 0
I2S_DMA_one__PRIORITY EQU 2
I2S_DMA_one__TERMIN_EN EQU 0
I2S_DMA_one__TERMIN_SEL EQU 0
I2S_DMA_one__TERMOUT0_EN EQU 1
I2S_DMA_one__TERMOUT0_SEL EQU 3
I2S_DMA_one__TERMOUT1_EN EQU 0
I2S_DMA_one__TERMOUT1_SEL EQU 0

/* I2S_DMA_six */
I2S_DMA_six__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
I2S_DMA_six__DRQ_NUMBER EQU 5
I2S_DMA_six__NUMBEROF_TDS EQU 0
I2S_DMA_six__PRIORITY EQU 2
I2S_DMA_six__TERMIN_EN EQU 0
I2S_DMA_six__TERMIN_SEL EQU 0
I2S_DMA_six__TERMOUT0_EN EQU 1
I2S_DMA_six__TERMOUT0_SEL EQU 5
I2S_DMA_six__TERMOUT1_EN EQU 0
I2S_DMA_six__TERMOUT1_SEL EQU 0

/* I2S_DMA_two */
I2S_DMA_two__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
I2S_DMA_two__DRQ_NUMBER EQU 7
I2S_DMA_two__NUMBEROF_TDS EQU 0
I2S_DMA_two__PRIORITY EQU 2
I2S_DMA_two__TERMIN_EN EQU 0
I2S_DMA_two__TERMIN_SEL EQU 0
I2S_DMA_two__TERMOUT0_EN EQU 1
I2S_DMA_two__TERMOUT0_SEL EQU 7
I2S_DMA_two__TERMOUT1_EN EQU 0
I2S_DMA_two__TERMOUT1_SEL EQU 0

/* I2S_SDI_one */
I2S_SDI_one__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
I2S_SDI_one__0__MASK EQU 0x02
I2S_SDI_one__0__PC EQU CYREG_PRT12_PC1
I2S_SDI_one__0__PORT EQU 12
I2S_SDI_one__0__SHIFT EQU 1
I2S_SDI_one__AG EQU CYREG_PRT12_AG
I2S_SDI_one__BIE EQU CYREG_PRT12_BIE
I2S_SDI_one__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2S_SDI_one__BYP EQU CYREG_PRT12_BYP
I2S_SDI_one__DM0 EQU CYREG_PRT12_DM0
I2S_SDI_one__DM1 EQU CYREG_PRT12_DM1
I2S_SDI_one__DM2 EQU CYREG_PRT12_DM2
I2S_SDI_one__DR EQU CYREG_PRT12_DR
I2S_SDI_one__INP_DIS EQU CYREG_PRT12_INP_DIS
I2S_SDI_one__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2S_SDI_one__MASK EQU 0x02
I2S_SDI_one__PORT EQU 12
I2S_SDI_one__PRT EQU CYREG_PRT12_PRT
I2S_SDI_one__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2S_SDI_one__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2S_SDI_one__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2S_SDI_one__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2S_SDI_one__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2S_SDI_one__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2S_SDI_one__PS EQU CYREG_PRT12_PS
I2S_SDI_one__SHIFT EQU 1
I2S_SDI_one__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2S_SDI_one__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2S_SDI_one__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2S_SDI_one__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2S_SDI_one__SLW EQU CYREG_PRT12_SLW

/* I2S_SDI_six */
I2S_SDI_six__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
I2S_SDI_six__0__MASK EQU 0x40
I2S_SDI_six__0__PC EQU CYREG_PRT12_PC6
I2S_SDI_six__0__PORT EQU 12
I2S_SDI_six__0__SHIFT EQU 6
I2S_SDI_six__AG EQU CYREG_PRT12_AG
I2S_SDI_six__BIE EQU CYREG_PRT12_BIE
I2S_SDI_six__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2S_SDI_six__BYP EQU CYREG_PRT12_BYP
I2S_SDI_six__DM0 EQU CYREG_PRT12_DM0
I2S_SDI_six__DM1 EQU CYREG_PRT12_DM1
I2S_SDI_six__DM2 EQU CYREG_PRT12_DM2
I2S_SDI_six__DR EQU CYREG_PRT12_DR
I2S_SDI_six__INP_DIS EQU CYREG_PRT12_INP_DIS
I2S_SDI_six__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2S_SDI_six__MASK EQU 0x40
I2S_SDI_six__PORT EQU 12
I2S_SDI_six__PRT EQU CYREG_PRT12_PRT
I2S_SDI_six__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2S_SDI_six__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2S_SDI_six__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2S_SDI_six__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2S_SDI_six__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2S_SDI_six__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2S_SDI_six__PS EQU CYREG_PRT12_PS
I2S_SDI_six__SHIFT EQU 6
I2S_SDI_six__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2S_SDI_six__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2S_SDI_six__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2S_SDI_six__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2S_SDI_six__SLW EQU CYREG_PRT12_SLW

/* I2S_SDI_two */
I2S_SDI_two__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
I2S_SDI_two__0__MASK EQU 0x01
I2S_SDI_two__0__PC EQU CYREG_PRT3_PC0
I2S_SDI_two__0__PORT EQU 3
I2S_SDI_two__0__SHIFT EQU 0
I2S_SDI_two__AG EQU CYREG_PRT3_AG
I2S_SDI_two__AMUX EQU CYREG_PRT3_AMUX
I2S_SDI_two__BIE EQU CYREG_PRT3_BIE
I2S_SDI_two__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_SDI_two__BYP EQU CYREG_PRT3_BYP
I2S_SDI_two__CTL EQU CYREG_PRT3_CTL
I2S_SDI_two__DM0 EQU CYREG_PRT3_DM0
I2S_SDI_two__DM1 EQU CYREG_PRT3_DM1
I2S_SDI_two__DM2 EQU CYREG_PRT3_DM2
I2S_SDI_two__DR EQU CYREG_PRT3_DR
I2S_SDI_two__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_SDI_two__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_SDI_two__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_SDI_two__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_SDI_two__MASK EQU 0x01
I2S_SDI_two__PORT EQU 3
I2S_SDI_two__PRT EQU CYREG_PRT3_PRT
I2S_SDI_two__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_SDI_two__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_SDI_two__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_SDI_two__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_SDI_two__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_SDI_two__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_SDI_two__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_SDI_two__PS EQU CYREG_PRT3_PS
I2S_SDI_two__SHIFT EQU 0
I2S_SDI_two__SLW EQU CYREG_PRT3_SLW

/* I2S_five_ws */
I2S_five_ws__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
I2S_five_ws__0__MASK EQU 0x20
I2S_five_ws__0__PC EQU CYREG_PRT3_PC5
I2S_five_ws__0__PORT EQU 3
I2S_five_ws__0__SHIFT EQU 5
I2S_five_ws__AG EQU CYREG_PRT3_AG
I2S_five_ws__AMUX EQU CYREG_PRT3_AMUX
I2S_five_ws__BIE EQU CYREG_PRT3_BIE
I2S_five_ws__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_five_ws__BYP EQU CYREG_PRT3_BYP
I2S_five_ws__CTL EQU CYREG_PRT3_CTL
I2S_five_ws__DM0 EQU CYREG_PRT3_DM0
I2S_five_ws__DM1 EQU CYREG_PRT3_DM1
I2S_five_ws__DM2 EQU CYREG_PRT3_DM2
I2S_five_ws__DR EQU CYREG_PRT3_DR
I2S_five_ws__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_five_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_five_ws__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_five_ws__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_five_ws__MASK EQU 0x20
I2S_five_ws__PORT EQU 3
I2S_five_ws__PRT EQU CYREG_PRT3_PRT
I2S_five_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_five_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_five_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_five_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_five_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_five_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_five_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_five_ws__PS EQU CYREG_PRT3_PS
I2S_five_ws__SCK__INTTYPE EQU CYREG_PICU3_INTTYPE5
I2S_five_ws__SCK__MASK EQU 0x20
I2S_five_ws__SCK__PC EQU CYREG_PRT3_PC5
I2S_five_ws__SCK__PORT EQU 3
I2S_five_ws__SCK__SHIFT EQU 5
I2S_five_ws__SHIFT EQU 5
I2S_five_ws__SLW EQU CYREG_PRT3_SLW

/* I2S_four_ws */
I2S_four_ws__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
I2S_four_ws__0__MASK EQU 0x01
I2S_four_ws__0__PC EQU CYREG_IO_PC_PRT15_PC0
I2S_four_ws__0__PORT EQU 15
I2S_four_ws__0__SHIFT EQU 0
I2S_four_ws__AG EQU CYREG_PRT15_AG
I2S_four_ws__AMUX EQU CYREG_PRT15_AMUX
I2S_four_ws__BIE EQU CYREG_PRT15_BIE
I2S_four_ws__BIT_MASK EQU CYREG_PRT15_BIT_MASK
I2S_four_ws__BYP EQU CYREG_PRT15_BYP
I2S_four_ws__CTL EQU CYREG_PRT15_CTL
I2S_four_ws__DM0 EQU CYREG_PRT15_DM0
I2S_four_ws__DM1 EQU CYREG_PRT15_DM1
I2S_four_ws__DM2 EQU CYREG_PRT15_DM2
I2S_four_ws__DR EQU CYREG_PRT15_DR
I2S_four_ws__INP_DIS EQU CYREG_PRT15_INP_DIS
I2S_four_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
I2S_four_ws__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
I2S_four_ws__LCD_EN EQU CYREG_PRT15_LCD_EN
I2S_four_ws__MASK EQU 0x01
I2S_four_ws__PORT EQU 15
I2S_four_ws__PRT EQU CYREG_PRT15_PRT
I2S_four_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
I2S_four_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
I2S_four_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
I2S_four_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
I2S_four_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
I2S_four_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
I2S_four_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
I2S_four_ws__PS EQU CYREG_PRT15_PS
I2S_four_ws__SCK__INTTYPE EQU CYREG_PICU15_INTTYPE0
I2S_four_ws__SCK__MASK EQU 0x01
I2S_four_ws__SCK__PC EQU CYREG_IO_PC_PRT15_PC0
I2S_four_ws__SCK__PORT EQU 15
I2S_four_ws__SCK__SHIFT EQU 0
I2S_four_ws__SHIFT EQU 0
I2S_four_ws__SLW EQU CYREG_PRT15_SLW

/* DmaI2S_eight */
DmaI2S_eight__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_eight__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_eight__INTC_MASK EQU 0x01
DmaI2S_eight__INTC_NUMBER EQU 0
DmaI2S_eight__INTC_PRIOR_NUM EQU 7
DmaI2S_eight__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DmaI2S_eight__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_eight__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DmaI2S_seven */
DmaI2S_seven__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_seven__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_seven__INTC_MASK EQU 0x10
DmaI2S_seven__INTC_NUMBER EQU 4
DmaI2S_seven__INTC_PRIOR_NUM EQU 7
DmaI2S_seven__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
DmaI2S_seven__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_seven__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DmaI2S_three */
DmaI2S_three__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaI2S_three__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaI2S_three__INTC_MASK EQU 0x40
DmaI2S_three__INTC_NUMBER EQU 6
DmaI2S_three__INTC_PRIOR_NUM EQU 7
DmaI2S_three__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
DmaI2S_three__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaI2S_three__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2S_DMA_five */
I2S_DMA_five__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
I2S_DMA_five__DRQ_NUMBER EQU 1
I2S_DMA_five__NUMBEROF_TDS EQU 0
I2S_DMA_five__PRIORITY EQU 2
I2S_DMA_five__TERMIN_EN EQU 0
I2S_DMA_five__TERMIN_SEL EQU 0
I2S_DMA_five__TERMOUT0_EN EQU 1
I2S_DMA_five__TERMOUT0_SEL EQU 1
I2S_DMA_five__TERMOUT1_EN EQU 0
I2S_DMA_five__TERMOUT1_SEL EQU 0

/* I2S_DMA_four */
I2S_DMA_four__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
I2S_DMA_four__DRQ_NUMBER EQU 2
I2S_DMA_four__NUMBEROF_TDS EQU 0
I2S_DMA_four__PRIORITY EQU 2
I2S_DMA_four__TERMIN_EN EQU 0
I2S_DMA_four__TERMIN_SEL EQU 0
I2S_DMA_four__TERMOUT0_EN EQU 1
I2S_DMA_four__TERMOUT0_SEL EQU 2
I2S_DMA_four__TERMOUT1_EN EQU 0
I2S_DMA_four__TERMOUT1_SEL EQU 0

/* I2S_SDI_five */
I2S_SDI_five__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
I2S_SDI_five__0__MASK EQU 0x40
I2S_SDI_five__0__PC EQU CYREG_PRT3_PC6
I2S_SDI_five__0__PORT EQU 3
I2S_SDI_five__0__SHIFT EQU 6
I2S_SDI_five__AG EQU CYREG_PRT3_AG
I2S_SDI_five__AMUX EQU CYREG_PRT3_AMUX
I2S_SDI_five__BIE EQU CYREG_PRT3_BIE
I2S_SDI_five__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_SDI_five__BYP EQU CYREG_PRT3_BYP
I2S_SDI_five__CTL EQU CYREG_PRT3_CTL
I2S_SDI_five__DM0 EQU CYREG_PRT3_DM0
I2S_SDI_five__DM1 EQU CYREG_PRT3_DM1
I2S_SDI_five__DM2 EQU CYREG_PRT3_DM2
I2S_SDI_five__DR EQU CYREG_PRT3_DR
I2S_SDI_five__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_SDI_five__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_SDI_five__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_SDI_five__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_SDI_five__MASK EQU 0x40
I2S_SDI_five__PORT EQU 3
I2S_SDI_five__PRT EQU CYREG_PRT3_PRT
I2S_SDI_five__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_SDI_five__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_SDI_five__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_SDI_five__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_SDI_five__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_SDI_five__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_SDI_five__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_SDI_five__PS EQU CYREG_PRT3_PS
I2S_SDI_five__SHIFT EQU 6
I2S_SDI_five__SLW EQU CYREG_PRT3_SLW

/* I2S_SDI_four */
I2S_SDI_four__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
I2S_SDI_four__0__MASK EQU 0x02
I2S_SDI_four__0__PC EQU CYREG_IO_PC_PRT15_PC1
I2S_SDI_four__0__PORT EQU 15
I2S_SDI_four__0__SHIFT EQU 1
I2S_SDI_four__AG EQU CYREG_PRT15_AG
I2S_SDI_four__AMUX EQU CYREG_PRT15_AMUX
I2S_SDI_four__BIE EQU CYREG_PRT15_BIE
I2S_SDI_four__BIT_MASK EQU CYREG_PRT15_BIT_MASK
I2S_SDI_four__BYP EQU CYREG_PRT15_BYP
I2S_SDI_four__CTL EQU CYREG_PRT15_CTL
I2S_SDI_four__DM0 EQU CYREG_PRT15_DM0
I2S_SDI_four__DM1 EQU CYREG_PRT15_DM1
I2S_SDI_four__DM2 EQU CYREG_PRT15_DM2
I2S_SDI_four__DR EQU CYREG_PRT15_DR
I2S_SDI_four__INP_DIS EQU CYREG_PRT15_INP_DIS
I2S_SDI_four__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
I2S_SDI_four__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
I2S_SDI_four__LCD_EN EQU CYREG_PRT15_LCD_EN
I2S_SDI_four__MASK EQU 0x02
I2S_SDI_four__PORT EQU 15
I2S_SDI_four__PRT EQU CYREG_PRT15_PRT
I2S_SDI_four__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
I2S_SDI_four__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
I2S_SDI_four__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
I2S_SDI_four__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
I2S_SDI_four__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
I2S_SDI_four__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
I2S_SDI_four__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
I2S_SDI_four__PS EQU CYREG_PRT15_PS
I2S_SDI_four__SHIFT EQU 1
I2S_SDI_four__SLW EQU CYREG_PRT15_SLW

/* I2S_eight_ws */
I2S_eight_ws__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
I2S_eight_ws__0__MASK EQU 0x04
I2S_eight_ws__0__PC EQU CYREG_IO_PC_PRT15_PC2
I2S_eight_ws__0__PORT EQU 15
I2S_eight_ws__0__SHIFT EQU 2
I2S_eight_ws__AG EQU CYREG_PRT15_AG
I2S_eight_ws__AMUX EQU CYREG_PRT15_AMUX
I2S_eight_ws__BIE EQU CYREG_PRT15_BIE
I2S_eight_ws__BIT_MASK EQU CYREG_PRT15_BIT_MASK
I2S_eight_ws__BYP EQU CYREG_PRT15_BYP
I2S_eight_ws__CTL EQU CYREG_PRT15_CTL
I2S_eight_ws__DM0 EQU CYREG_PRT15_DM0
I2S_eight_ws__DM1 EQU CYREG_PRT15_DM1
I2S_eight_ws__DM2 EQU CYREG_PRT15_DM2
I2S_eight_ws__DR EQU CYREG_PRT15_DR
I2S_eight_ws__INP_DIS EQU CYREG_PRT15_INP_DIS
I2S_eight_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
I2S_eight_ws__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
I2S_eight_ws__LCD_EN EQU CYREG_PRT15_LCD_EN
I2S_eight_ws__MASK EQU 0x04
I2S_eight_ws__PORT EQU 15
I2S_eight_ws__PRT EQU CYREG_PRT15_PRT
I2S_eight_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
I2S_eight_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
I2S_eight_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
I2S_eight_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
I2S_eight_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
I2S_eight_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
I2S_eight_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
I2S_eight_ws__PS EQU CYREG_PRT15_PS
I2S_eight_ws__SCK__INTTYPE EQU CYREG_PICU15_INTTYPE2
I2S_eight_ws__SCK__MASK EQU 0x04
I2S_eight_ws__SCK__PC EQU CYREG_IO_PC_PRT15_PC2
I2S_eight_ws__SCK__PORT EQU 15
I2S_eight_ws__SCK__SHIFT EQU 2
I2S_eight_ws__SHIFT EQU 2
I2S_eight_ws__SLW EQU CYREG_PRT15_SLW

/* I2S_seven_ws */
I2S_seven_ws__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
I2S_seven_ws__0__MASK EQU 0x02
I2S_seven_ws__0__PC EQU CYREG_PRT0_PC1
I2S_seven_ws__0__PORT EQU 0
I2S_seven_ws__0__SHIFT EQU 1
I2S_seven_ws__AG EQU CYREG_PRT0_AG
I2S_seven_ws__AMUX EQU CYREG_PRT0_AMUX
I2S_seven_ws__BIE EQU CYREG_PRT0_BIE
I2S_seven_ws__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2S_seven_ws__BYP EQU CYREG_PRT0_BYP
I2S_seven_ws__CTL EQU CYREG_PRT0_CTL
I2S_seven_ws__DM0 EQU CYREG_PRT0_DM0
I2S_seven_ws__DM1 EQU CYREG_PRT0_DM1
I2S_seven_ws__DM2 EQU CYREG_PRT0_DM2
I2S_seven_ws__DR EQU CYREG_PRT0_DR
I2S_seven_ws__INP_DIS EQU CYREG_PRT0_INP_DIS
I2S_seven_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2S_seven_ws__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2S_seven_ws__LCD_EN EQU CYREG_PRT0_LCD_EN
I2S_seven_ws__MASK EQU 0x02
I2S_seven_ws__PORT EQU 0
I2S_seven_ws__PRT EQU CYREG_PRT0_PRT
I2S_seven_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2S_seven_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2S_seven_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2S_seven_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2S_seven_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2S_seven_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2S_seven_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2S_seven_ws__PS EQU CYREG_PRT0_PS
I2S_seven_ws__SCK__INTTYPE EQU CYREG_PICU0_INTTYPE1
I2S_seven_ws__SCK__MASK EQU 0x02
I2S_seven_ws__SCK__PC EQU CYREG_PRT0_PC1
I2S_seven_ws__SCK__PORT EQU 0
I2S_seven_ws__SCK__SHIFT EQU 1
I2S_seven_ws__SHIFT EQU 1
I2S_seven_ws__SLW EQU CYREG_PRT0_SLW

/* I2S_three_ws */
I2S_three_ws__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
I2S_three_ws__0__MASK EQU 0x10
I2S_three_ws__0__PC EQU CYREG_PRT1_PC4
I2S_three_ws__0__PORT EQU 1
I2S_three_ws__0__SHIFT EQU 4
I2S_three_ws__AG EQU CYREG_PRT1_AG
I2S_three_ws__AMUX EQU CYREG_PRT1_AMUX
I2S_three_ws__BIE EQU CYREG_PRT1_BIE
I2S_three_ws__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I2S_three_ws__BYP EQU CYREG_PRT1_BYP
I2S_three_ws__CTL EQU CYREG_PRT1_CTL
I2S_three_ws__DM0 EQU CYREG_PRT1_DM0
I2S_three_ws__DM1 EQU CYREG_PRT1_DM1
I2S_three_ws__DM2 EQU CYREG_PRT1_DM2
I2S_three_ws__DR EQU CYREG_PRT1_DR
I2S_three_ws__INP_DIS EQU CYREG_PRT1_INP_DIS
I2S_three_ws__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
I2S_three_ws__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I2S_three_ws__LCD_EN EQU CYREG_PRT1_LCD_EN
I2S_three_ws__MASK EQU 0x10
I2S_three_ws__PORT EQU 1
I2S_three_ws__PRT EQU CYREG_PRT1_PRT
I2S_three_ws__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I2S_three_ws__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I2S_three_ws__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I2S_three_ws__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I2S_three_ws__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I2S_three_ws__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I2S_three_ws__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I2S_three_ws__PS EQU CYREG_PRT1_PS
I2S_three_ws__SCK__INTTYPE EQU CYREG_PICU1_INTTYPE4
I2S_three_ws__SCK__MASK EQU 0x10
I2S_three_ws__SCK__PC EQU CYREG_PRT1_PC4
I2S_three_ws__SCK__PORT EQU 1
I2S_three_ws__SCK__SHIFT EQU 4
I2S_three_ws__SHIFT EQU 4
I2S_three_ws__SLW EQU CYREG_PRT1_SLW

/* I2S_DMA_eight */
I2S_DMA_eight__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
I2S_DMA_eight__DRQ_NUMBER EQU 0
I2S_DMA_eight__NUMBEROF_TDS EQU 0
I2S_DMA_eight__PRIORITY EQU 2
I2S_DMA_eight__TERMIN_EN EQU 0
I2S_DMA_eight__TERMIN_SEL EQU 0
I2S_DMA_eight__TERMOUT0_EN EQU 1
I2S_DMA_eight__TERMOUT0_SEL EQU 0
I2S_DMA_eight__TERMOUT1_EN EQU 0
I2S_DMA_eight__TERMOUT1_SEL EQU 0

/* I2S_DMA_seven */
I2S_DMA_seven__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
I2S_DMA_seven__DRQ_NUMBER EQU 4
I2S_DMA_seven__NUMBEROF_TDS EQU 0
I2S_DMA_seven__PRIORITY EQU 2
I2S_DMA_seven__TERMIN_EN EQU 0
I2S_DMA_seven__TERMIN_SEL EQU 0
I2S_DMA_seven__TERMOUT0_EN EQU 1
I2S_DMA_seven__TERMOUT0_SEL EQU 4
I2S_DMA_seven__TERMOUT1_EN EQU 0
I2S_DMA_seven__TERMOUT1_SEL EQU 0

/* I2S_DMA_three */
I2S_DMA_three__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
I2S_DMA_three__DRQ_NUMBER EQU 6
I2S_DMA_three__NUMBEROF_TDS EQU 0
I2S_DMA_three__PRIORITY EQU 2
I2S_DMA_three__TERMIN_EN EQU 0
I2S_DMA_three__TERMIN_SEL EQU 0
I2S_DMA_three__TERMOUT0_EN EQU 1
I2S_DMA_three__TERMOUT0_SEL EQU 6
I2S_DMA_three__TERMOUT1_EN EQU 0
I2S_DMA_three__TERMOUT1_SEL EQU 0

/* I2S_SDI_eight */
I2S_SDI_eight__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
I2S_SDI_eight__0__MASK EQU 0x08
I2S_SDI_eight__0__PC EQU CYREG_PRT3_PC3
I2S_SDI_eight__0__PORT EQU 3
I2S_SDI_eight__0__SHIFT EQU 3
I2S_SDI_eight__AG EQU CYREG_PRT3_AG
I2S_SDI_eight__AMUX EQU CYREG_PRT3_AMUX
I2S_SDI_eight__BIE EQU CYREG_PRT3_BIE
I2S_SDI_eight__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_SDI_eight__BYP EQU CYREG_PRT3_BYP
I2S_SDI_eight__CTL EQU CYREG_PRT3_CTL
I2S_SDI_eight__DM0 EQU CYREG_PRT3_DM0
I2S_SDI_eight__DM1 EQU CYREG_PRT3_DM1
I2S_SDI_eight__DM2 EQU CYREG_PRT3_DM2
I2S_SDI_eight__DR EQU CYREG_PRT3_DR
I2S_SDI_eight__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_SDI_eight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_SDI_eight__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_SDI_eight__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_SDI_eight__MASK EQU 0x08
I2S_SDI_eight__PORT EQU 3
I2S_SDI_eight__PRT EQU CYREG_PRT3_PRT
I2S_SDI_eight__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_SDI_eight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_SDI_eight__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_SDI_eight__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_SDI_eight__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_SDI_eight__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_SDI_eight__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_SDI_eight__PS EQU CYREG_PRT3_PS
I2S_SDI_eight__SHIFT EQU 3
I2S_SDI_eight__SLW EQU CYREG_PRT3_SLW

/* I2S_SDI_seven */
I2S_SDI_seven__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
I2S_SDI_seven__0__MASK EQU 0x08
I2S_SDI_seven__0__PC EQU CYREG_IO_PC_PRT15_PC3
I2S_SDI_seven__0__PORT EQU 15
I2S_SDI_seven__0__SHIFT EQU 3
I2S_SDI_seven__AG EQU CYREG_PRT15_AG
I2S_SDI_seven__AMUX EQU CYREG_PRT15_AMUX
I2S_SDI_seven__BIE EQU CYREG_PRT15_BIE
I2S_SDI_seven__BIT_MASK EQU CYREG_PRT15_BIT_MASK
I2S_SDI_seven__BYP EQU CYREG_PRT15_BYP
I2S_SDI_seven__CTL EQU CYREG_PRT15_CTL
I2S_SDI_seven__DM0 EQU CYREG_PRT15_DM0
I2S_SDI_seven__DM1 EQU CYREG_PRT15_DM1
I2S_SDI_seven__DM2 EQU CYREG_PRT15_DM2
I2S_SDI_seven__DR EQU CYREG_PRT15_DR
I2S_SDI_seven__INP_DIS EQU CYREG_PRT15_INP_DIS
I2S_SDI_seven__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
I2S_SDI_seven__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
I2S_SDI_seven__LCD_EN EQU CYREG_PRT15_LCD_EN
I2S_SDI_seven__MASK EQU 0x08
I2S_SDI_seven__PORT EQU 15
I2S_SDI_seven__PRT EQU CYREG_PRT15_PRT
I2S_SDI_seven__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
I2S_SDI_seven__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
I2S_SDI_seven__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
I2S_SDI_seven__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
I2S_SDI_seven__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
I2S_SDI_seven__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
I2S_SDI_seven__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
I2S_SDI_seven__PS EQU CYREG_PRT15_PS
I2S_SDI_seven__SHIFT EQU 3
I2S_SDI_seven__SLW EQU CYREG_PRT15_SLW

/* I2S_SDI_three */
I2S_SDI_three__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
I2S_SDI_three__0__MASK EQU 0x20
I2S_SDI_three__0__PC EQU CYREG_PRT1_PC5
I2S_SDI_three__0__PORT EQU 1
I2S_SDI_three__0__SHIFT EQU 5
I2S_SDI_three__AG EQU CYREG_PRT1_AG
I2S_SDI_three__AMUX EQU CYREG_PRT1_AMUX
I2S_SDI_three__BIE EQU CYREG_PRT1_BIE
I2S_SDI_three__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I2S_SDI_three__BYP EQU CYREG_PRT1_BYP
I2S_SDI_three__CTL EQU CYREG_PRT1_CTL
I2S_SDI_three__DM0 EQU CYREG_PRT1_DM0
I2S_SDI_three__DM1 EQU CYREG_PRT1_DM1
I2S_SDI_three__DM2 EQU CYREG_PRT1_DM2
I2S_SDI_three__DR EQU CYREG_PRT1_DR
I2S_SDI_three__INP_DIS EQU CYREG_PRT1_INP_DIS
I2S_SDI_three__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
I2S_SDI_three__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I2S_SDI_three__LCD_EN EQU CYREG_PRT1_LCD_EN
I2S_SDI_three__MASK EQU 0x20
I2S_SDI_three__PORT EQU 1
I2S_SDI_three__PRT EQU CYREG_PRT1_PRT
I2S_SDI_three__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I2S_SDI_three__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I2S_SDI_three__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I2S_SDI_three__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I2S_SDI_three__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I2S_SDI_three__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I2S_SDI_three__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I2S_SDI_three__PS EQU CYREG_PRT1_PS
I2S_SDI_three__SHIFT EQU 5
I2S_SDI_three__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x000001FF
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
