Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct  7 14:36:32 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing -file ./report/Advios_timing_synth.rpt
| Design       : Advios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.419ns (47.246%)  route 2.701ns (52.754%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.973     0.973    grp_Advios_modulate_clock_fu_90/clk
                         FDRE                                         r  grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[4]/Q
                         net (fo=2, unplaced)         0.994     2.463    grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.160 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.160    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.274 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.274    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.388 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.388    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.502 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.502    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.831 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_13/O[3]
                         net (fo=1, unplaced)         0.809     4.640    grp_Advios_modulate_clock_fu_90/clock_counter_V_assi_fu_93_p2[20]
                         LUT6 (Prop_lut6_I0_O)        0.307     4.947 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_11/O
                         net (fo=1, unplaced)         0.449     5.396    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.520 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_3/O
                         net (fo=1, unplaced)         0.449     5.969    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_3_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.093 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.093    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_1_n_0
                         FDRE                                         r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=40, unset)           0.924    10.924    grp_Advios_modulate_clock_fu_90/clk
                         FDRE                                         r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.062    10.951    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  4.858    




