-- VHDL for IBM SMS ALD page 14.15.21.1
-- Title: REAL TIME CLOCK TERMINATION
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/19/2020 3:11:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_15_21_1_REAL_TIME_CLOCK_TERMINATION is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_0_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_1_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_2_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_3_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_4_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_5_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_6_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_9_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_7_DEC:	 in STD_LOGIC;
		PS_REAL_TIME_CLOCK_8_DEC:	 in STD_LOGIC;
		PS_GATE_REAL_TIME_CLOCK:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_0_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_1_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_2_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_3_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_4_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_5_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_6_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_9_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_7_DIGIT:	 out STD_LOGIC;
		MS_REAL_TIME_CLOCK_8_DIGIT:	 out STD_LOGIC);
end ALD_14_15_21_1_REAL_TIME_CLOCK_TERMINATION;

architecture behavioral of ALD_14_15_21_1_REAL_TIME_CLOCK_TERMINATION is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_5B_C: STD_LOGIC;
	signal OUT_5C_K: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_5G_K: STD_LOGIC;
	signal OUT_5H_P: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_5I_G: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_REAL_TIME_CLOCK_0_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5B_C <= NOT(PS_REAL_TIME_CLOCK_1_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5C_K <= NOT(PS_REAL_TIME_CLOCK_2_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5D_P <= NOT(PS_REAL_TIME_CLOCK_3_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5E_G <= NOT(PS_REAL_TIME_CLOCK_4_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5F_C <= NOT(PS_REAL_TIME_CLOCK_5_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5G_K <= NOT(PS_REAL_TIME_CLOCK_6_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5H_P <= NOT(PS_REAL_TIME_CLOCK_7_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_2H_C <= NOT(PS_REAL_TIME_CLOCK_9_DEC AND PS_GATE_REAL_TIME_CLOCK );
	OUT_5I_G <= NOT(PS_REAL_TIME_CLOCK_8_DEC AND PS_GATE_REAL_TIME_CLOCK );

	MS_REAL_TIME_CLOCK_0_DIGIT <= OUT_5A_G;
	MS_REAL_TIME_CLOCK_1_DIGIT <= OUT_5B_C;
	MS_REAL_TIME_CLOCK_2_DIGIT <= OUT_5C_K;
	MS_REAL_TIME_CLOCK_3_DIGIT <= OUT_5D_P;
	MS_REAL_TIME_CLOCK_4_DIGIT <= OUT_5E_G;
	MS_REAL_TIME_CLOCK_5_DIGIT <= OUT_5F_C;
	MS_REAL_TIME_CLOCK_6_DIGIT <= OUT_5G_K;
	MS_REAL_TIME_CLOCK_7_DIGIT <= OUT_5H_P;
	MS_REAL_TIME_CLOCK_9_DIGIT <= OUT_2H_C;
	MS_REAL_TIME_CLOCK_8_DIGIT <= OUT_5I_G;


end;
