// Seed: 1275358228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wand id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_3 = 1;
  logic [1  -  1 : 1 'd0] id_5;
  wire [-1 : 1] id_6;
  logic [1 : 1] id_7;
  wire id_8;
  assign id_1 = id_1 == id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
