/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Rx__0__MASK, 0x40
.set Rx__0__PC, CYREG_PRT2_PC6
.set Rx__0__PORT, 2
.set Rx__0__SHIFT, 6
.set Rx__AG, CYREG_PRT2_AG
.set Rx__AMUX, CYREG_PRT2_AMUX
.set Rx__BIE, CYREG_PRT2_BIE
.set Rx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx__BYP, CYREG_PRT2_BYP
.set Rx__CTL, CYREG_PRT2_CTL
.set Rx__DM0, CYREG_PRT2_DM0
.set Rx__DM1, CYREG_PRT2_DM1
.set Rx__DM2, CYREG_PRT2_DM2
.set Rx__DR, CYREG_PRT2_DR
.set Rx__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx__MASK, 0x40
.set Rx__PORT, 2
.set Rx__PRT, CYREG_PRT2_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx__PS, CYREG_PRT2_PS
.set Rx__SHIFT, 6
.set Rx__SLW, CYREG_PRT2_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Tx__0__MASK, 0x80
.set Tx__0__PC, CYREG_PRT2_PC7
.set Tx__0__PORT, 2
.set Tx__0__SHIFT, 7
.set Tx__AG, CYREG_PRT2_AG
.set Tx__AMUX, CYREG_PRT2_AMUX
.set Tx__BIE, CYREG_PRT2_BIE
.set Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx__BYP, CYREG_PRT2_BYP
.set Tx__CTL, CYREG_PRT2_CTL
.set Tx__DM0, CYREG_PRT2_DM0
.set Tx__DM1, CYREG_PRT2_DM1
.set Tx__DM2, CYREG_PRT2_DM2
.set Tx__DR, CYREG_PRT2_DR
.set Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx__MASK, 0x80
.set Tx__PORT, 2
.set Tx__PRT, CYREG_PRT2_PRT
.set Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx__PS, CYREG_PRT2_PS
.set Tx__SHIFT, 7
.set Tx__SLW, CYREG_PRT2_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_1__0__MASK, 0x10
.set Pin_1__0__PC, CYREG_PRT12_PC4
.set Pin_1__0__PORT, 12
.set Pin_1__0__SHIFT, 4
.set Pin_1__AG, CYREG_PRT12_AG
.set Pin_1__BIE, CYREG_PRT12_BIE
.set Pin_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_1__BYP, CYREG_PRT12_BYP
.set Pin_1__DM0, CYREG_PRT12_DM0
.set Pin_1__DM1, CYREG_PRT12_DM1
.set Pin_1__DM2, CYREG_PRT12_DM2
.set Pin_1__DR, CYREG_PRT12_DR
.set Pin_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_1__MASK, 0x10
.set Pin_1__PORT, 12
.set Pin_1__PRT, CYREG_PRT12_PRT
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_1__PS, CYREG_PRT12_PS
.set Pin_1__SHIFT, 4
.set Pin_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_1__SLW, CYREG_PRT12_SLW

/* TX_EN */
.set TX_EN__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set TX_EN__0__MASK, 0x40
.set TX_EN__0__PC, CYREG_PRT12_PC6
.set TX_EN__0__PORT, 12
.set TX_EN__0__SHIFT, 6
.set TX_EN__AG, CYREG_PRT12_AG
.set TX_EN__BIE, CYREG_PRT12_BIE
.set TX_EN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_EN__BYP, CYREG_PRT12_BYP
.set TX_EN__DM0, CYREG_PRT12_DM0
.set TX_EN__DM1, CYREG_PRT12_DM1
.set TX_EN__DM2, CYREG_PRT12_DM2
.set TX_EN__DR, CYREG_PRT12_DR
.set TX_EN__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_EN__MASK, 0x40
.set TX_EN__PORT, 12
.set TX_EN__PRT, CYREG_PRT12_PRT
.set TX_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_EN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_EN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_EN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_EN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_EN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_EN__PS, CYREG_PRT12_PS
.set TX_EN__SHIFT, 6
.set TX_EN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_EN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_EN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_EN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_EN__SLW, CYREG_PRT12_SLW

/* Pin_LED */
.set Pin_LED__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_LED__0__MASK, 0x10
.set Pin_LED__0__PC, CYREG_PRT1_PC4
.set Pin_LED__0__PORT, 1
.set Pin_LED__0__SHIFT, 4
.set Pin_LED__AG, CYREG_PRT1_AG
.set Pin_LED__AMUX, CYREG_PRT1_AMUX
.set Pin_LED__BIE, CYREG_PRT1_BIE
.set Pin_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_LED__BYP, CYREG_PRT1_BYP
.set Pin_LED__CTL, CYREG_PRT1_CTL
.set Pin_LED__DM0, CYREG_PRT1_DM0
.set Pin_LED__DM1, CYREG_PRT1_DM1
.set Pin_LED__DM2, CYREG_PRT1_DM2
.set Pin_LED__DR, CYREG_PRT1_DR
.set Pin_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_LED__MASK, 0x10
.set Pin_LED__PORT, 1
.set Pin_LED__PRT, CYREG_PRT1_PRT
.set Pin_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_LED__PS, CYREG_PRT1_PS
.set Pin_LED__SHIFT, 4
.set Pin_LED__SLW, CYREG_PRT1_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x04
.set USBUART_ep_1__INTC_NUMBER, 2
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x08
.set USBUART_ep_2__INTC_NUMBER, 3
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x10
.set USBUART_ep_3__INTC_NUMBER, 4
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Pin_ESTOP */
.set Pin_ESTOP__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_ESTOP__0__MASK, 0x20
.set Pin_ESTOP__0__PC, CYREG_PRT1_PC5
.set Pin_ESTOP__0__PORT, 1
.set Pin_ESTOP__0__SHIFT, 5
.set Pin_ESTOP__AG, CYREG_PRT1_AG
.set Pin_ESTOP__AMUX, CYREG_PRT1_AMUX
.set Pin_ESTOP__BIE, CYREG_PRT1_BIE
.set Pin_ESTOP__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_ESTOP__BYP, CYREG_PRT1_BYP
.set Pin_ESTOP__CTL, CYREG_PRT1_CTL
.set Pin_ESTOP__DM0, CYREG_PRT1_DM0
.set Pin_ESTOP__DM1, CYREG_PRT1_DM1
.set Pin_ESTOP__DM2, CYREG_PRT1_DM2
.set Pin_ESTOP__DR, CYREG_PRT1_DR
.set Pin_ESTOP__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_ESTOP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_ESTOP__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_ESTOP__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_ESTOP__MASK, 0x20
.set Pin_ESTOP__PORT, 1
.set Pin_ESTOP__PRT, CYREG_PRT1_PRT
.set Pin_ESTOP__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_ESTOP__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_ESTOP__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_ESTOP__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_ESTOP__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_ESTOP__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_ESTOP__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_ESTOP__PS, CYREG_PRT1_PS
.set Pin_ESTOP__SHIFT, 5
.set Pin_ESTOP__SLW, CYREG_PRT1_SLW

/* Pin_AC_Mon */
.set Pin_AC_Mon__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set Pin_AC_Mon__0__MASK, 0x08
.set Pin_AC_Mon__0__PC, CYREG_PRT1_PC3
.set Pin_AC_Mon__0__PORT, 1
.set Pin_AC_Mon__0__SHIFT, 3
.set Pin_AC_Mon__AG, CYREG_PRT1_AG
.set Pin_AC_Mon__AMUX, CYREG_PRT1_AMUX
.set Pin_AC_Mon__BIE, CYREG_PRT1_BIE
.set Pin_AC_Mon__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_AC_Mon__BYP, CYREG_PRT1_BYP
.set Pin_AC_Mon__CTL, CYREG_PRT1_CTL
.set Pin_AC_Mon__DM0, CYREG_PRT1_DM0
.set Pin_AC_Mon__DM1, CYREG_PRT1_DM1
.set Pin_AC_Mon__DM2, CYREG_PRT1_DM2
.set Pin_AC_Mon__DR, CYREG_PRT1_DR
.set Pin_AC_Mon__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_AC_Mon__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_AC_Mon__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_AC_Mon__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_AC_Mon__MASK, 0x08
.set Pin_AC_Mon__PORT, 1
.set Pin_AC_Mon__PRT, CYREG_PRT1_PRT
.set Pin_AC_Mon__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_AC_Mon__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_AC_Mon__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_AC_Mon__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_AC_Mon__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_AC_Mon__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_AC_Mon__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_AC_Mon__PS, CYREG_PRT1_PS
.set Pin_AC_Mon__SHIFT, 3
.set Pin_AC_Mon__SLW, CYREG_PRT1_SLW

/* Pin_JP1_2A */
.set Pin_JP1_2A__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_JP1_2A__0__MASK, 0x10
.set Pin_JP1_2A__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_JP1_2A__0__PORT, 15
.set Pin_JP1_2A__0__SHIFT, 4
.set Pin_JP1_2A__AG, CYREG_PRT15_AG
.set Pin_JP1_2A__AMUX, CYREG_PRT15_AMUX
.set Pin_JP1_2A__BIE, CYREG_PRT15_BIE
.set Pin_JP1_2A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_JP1_2A__BYP, CYREG_PRT15_BYP
.set Pin_JP1_2A__CTL, CYREG_PRT15_CTL
.set Pin_JP1_2A__DM0, CYREG_PRT15_DM0
.set Pin_JP1_2A__DM1, CYREG_PRT15_DM1
.set Pin_JP1_2A__DM2, CYREG_PRT15_DM2
.set Pin_JP1_2A__DR, CYREG_PRT15_DR
.set Pin_JP1_2A__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_JP1_2A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_JP1_2A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_JP1_2A__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_JP1_2A__MASK, 0x10
.set Pin_JP1_2A__PORT, 15
.set Pin_JP1_2A__PRT, CYREG_PRT15_PRT
.set Pin_JP1_2A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_JP1_2A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_JP1_2A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_JP1_2A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_JP1_2A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_JP1_2A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_JP1_2A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_JP1_2A__PS, CYREG_PRT15_PS
.set Pin_JP1_2A__SHIFT, 4
.set Pin_JP1_2A__SLW, CYREG_PRT15_SLW

/* Pin_JP1_2B */
.set Pin_JP1_2B__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_JP1_2B__0__MASK, 0x40
.set Pin_JP1_2B__0__PC, CYREG_PRT0_PC6
.set Pin_JP1_2B__0__PORT, 0
.set Pin_JP1_2B__0__SHIFT, 6
.set Pin_JP1_2B__AG, CYREG_PRT0_AG
.set Pin_JP1_2B__AMUX, CYREG_PRT0_AMUX
.set Pin_JP1_2B__BIE, CYREG_PRT0_BIE
.set Pin_JP1_2B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_JP1_2B__BYP, CYREG_PRT0_BYP
.set Pin_JP1_2B__CTL, CYREG_PRT0_CTL
.set Pin_JP1_2B__DM0, CYREG_PRT0_DM0
.set Pin_JP1_2B__DM1, CYREG_PRT0_DM1
.set Pin_JP1_2B__DM2, CYREG_PRT0_DM2
.set Pin_JP1_2B__DR, CYREG_PRT0_DR
.set Pin_JP1_2B__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_JP1_2B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_JP1_2B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_JP1_2B__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_JP1_2B__MASK, 0x40
.set Pin_JP1_2B__PORT, 0
.set Pin_JP1_2B__PRT, CYREG_PRT0_PRT
.set Pin_JP1_2B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_JP1_2B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_JP1_2B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_JP1_2B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_JP1_2B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_JP1_2B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_JP1_2B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_JP1_2B__PS, CYREG_PRT0_PS
.set Pin_JP1_2B__SHIFT, 6
.set Pin_JP1_2B__SLW, CYREG_PRT0_SLW

/* Pin_JP8_3A */
.set Pin_JP8_3A__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_JP8_3A__0__MASK, 0x01
.set Pin_JP8_3A__0__PC, CYREG_PRT3_PC0
.set Pin_JP8_3A__0__PORT, 3
.set Pin_JP8_3A__0__SHIFT, 0
.set Pin_JP8_3A__AG, CYREG_PRT3_AG
.set Pin_JP8_3A__AMUX, CYREG_PRT3_AMUX
.set Pin_JP8_3A__BIE, CYREG_PRT3_BIE
.set Pin_JP8_3A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_JP8_3A__BYP, CYREG_PRT3_BYP
.set Pin_JP8_3A__CTL, CYREG_PRT3_CTL
.set Pin_JP8_3A__DM0, CYREG_PRT3_DM0
.set Pin_JP8_3A__DM1, CYREG_PRT3_DM1
.set Pin_JP8_3A__DM2, CYREG_PRT3_DM2
.set Pin_JP8_3A__DR, CYREG_PRT3_DR
.set Pin_JP8_3A__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_JP8_3A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_JP8_3A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_JP8_3A__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_JP8_3A__MASK, 0x01
.set Pin_JP8_3A__PORT, 3
.set Pin_JP8_3A__PRT, CYREG_PRT3_PRT
.set Pin_JP8_3A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_JP8_3A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_JP8_3A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_JP8_3A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_JP8_3A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_JP8_3A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_JP8_3A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_JP8_3A__PS, CYREG_PRT3_PS
.set Pin_JP8_3A__SHIFT, 0
.set Pin_JP8_3A__SLW, CYREG_PRT3_SLW

/* Pin_Tool_1 */
.set Pin_Tool_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_Tool_1__0__MASK, 0x01
.set Pin_Tool_1__0__PC, CYREG_PRT0_PC0
.set Pin_Tool_1__0__PORT, 0
.set Pin_Tool_1__0__SHIFT, 0
.set Pin_Tool_1__AG, CYREG_PRT0_AG
.set Pin_Tool_1__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_1__BIE, CYREG_PRT0_BIE
.set Pin_Tool_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_1__BYP, CYREG_PRT0_BYP
.set Pin_Tool_1__CTL, CYREG_PRT0_CTL
.set Pin_Tool_1__DM0, CYREG_PRT0_DM0
.set Pin_Tool_1__DM1, CYREG_PRT0_DM1
.set Pin_Tool_1__DM2, CYREG_PRT0_DM2
.set Pin_Tool_1__DR, CYREG_PRT0_DR
.set Pin_Tool_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_1__MASK, 0x01
.set Pin_Tool_1__PORT, 0
.set Pin_Tool_1__PRT, CYREG_PRT0_PRT
.set Pin_Tool_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_1__PS, CYREG_PRT0_PS
.set Pin_Tool_1__SHIFT, 0
.set Pin_Tool_1__SLW, CYREG_PRT0_SLW

/* Pin_V_Mon2 */
.set Pin_V_Mon2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_V_Mon2__0__MASK, 0x04
.set Pin_V_Mon2__0__PC, CYREG_PRT1_PC2
.set Pin_V_Mon2__0__PORT, 1
.set Pin_V_Mon2__0__SHIFT, 2
.set Pin_V_Mon2__AG, CYREG_PRT1_AG
.set Pin_V_Mon2__AMUX, CYREG_PRT1_AMUX
.set Pin_V_Mon2__BIE, CYREG_PRT1_BIE
.set Pin_V_Mon2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_V_Mon2__BYP, CYREG_PRT1_BYP
.set Pin_V_Mon2__CTL, CYREG_PRT1_CTL
.set Pin_V_Mon2__DM0, CYREG_PRT1_DM0
.set Pin_V_Mon2__DM1, CYREG_PRT1_DM1
.set Pin_V_Mon2__DM2, CYREG_PRT1_DM2
.set Pin_V_Mon2__DR, CYREG_PRT1_DR
.set Pin_V_Mon2__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_V_Mon2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_V_Mon2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_V_Mon2__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_V_Mon2__MASK, 0x04
.set Pin_V_Mon2__PORT, 1
.set Pin_V_Mon2__PRT, CYREG_PRT1_PRT
.set Pin_V_Mon2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_V_Mon2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_V_Mon2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_V_Mon2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_V_Mon2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_V_Mon2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_V_Mon2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_V_Mon2__PS, CYREG_PRT1_PS
.set Pin_V_Mon2__SHIFT, 2
.set Pin_V_Mon2__SLW, CYREG_PRT1_SLW

/* Pin_Car_FWD */
.set Pin_Car_FWD__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_Car_FWD__0__MASK, 0x10
.set Pin_Car_FWD__0__PC, CYREG_PRT3_PC4
.set Pin_Car_FWD__0__PORT, 3
.set Pin_Car_FWD__0__SHIFT, 4
.set Pin_Car_FWD__AG, CYREG_PRT3_AG
.set Pin_Car_FWD__AMUX, CYREG_PRT3_AMUX
.set Pin_Car_FWD__BIE, CYREG_PRT3_BIE
.set Pin_Car_FWD__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Car_FWD__BYP, CYREG_PRT3_BYP
.set Pin_Car_FWD__CTL, CYREG_PRT3_CTL
.set Pin_Car_FWD__DM0, CYREG_PRT3_DM0
.set Pin_Car_FWD__DM1, CYREG_PRT3_DM1
.set Pin_Car_FWD__DM2, CYREG_PRT3_DM2
.set Pin_Car_FWD__DR, CYREG_PRT3_DR
.set Pin_Car_FWD__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Car_FWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Car_FWD__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Car_FWD__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Car_FWD__MASK, 0x10
.set Pin_Car_FWD__PORT, 3
.set Pin_Car_FWD__PRT, CYREG_PRT3_PRT
.set Pin_Car_FWD__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Car_FWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Car_FWD__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Car_FWD__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Car_FWD__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Car_FWD__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Car_FWD__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Car_FWD__PS, CYREG_PRT3_PS
.set Pin_Car_FWD__SHIFT, 4
.set Pin_Car_FWD__SLW, CYREG_PRT3_SLW

/* Pin_Car_REV */
.set Pin_Car_REV__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_Car_REV__0__MASK, 0x08
.set Pin_Car_REV__0__PC, CYREG_PRT3_PC3
.set Pin_Car_REV__0__PORT, 3
.set Pin_Car_REV__0__SHIFT, 3
.set Pin_Car_REV__AG, CYREG_PRT3_AG
.set Pin_Car_REV__AMUX, CYREG_PRT3_AMUX
.set Pin_Car_REV__BIE, CYREG_PRT3_BIE
.set Pin_Car_REV__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Car_REV__BYP, CYREG_PRT3_BYP
.set Pin_Car_REV__CTL, CYREG_PRT3_CTL
.set Pin_Car_REV__DM0, CYREG_PRT3_DM0
.set Pin_Car_REV__DM1, CYREG_PRT3_DM1
.set Pin_Car_REV__DM2, CYREG_PRT3_DM2
.set Pin_Car_REV__DR, CYREG_PRT3_DR
.set Pin_Car_REV__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Car_REV__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Car_REV__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Car_REV__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Car_REV__MASK, 0x08
.set Pin_Car_REV__PORT, 3
.set Pin_Car_REV__PRT, CYREG_PRT3_PRT
.set Pin_Car_REV__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Car_REV__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Car_REV__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Car_REV__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Car_REV__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Car_REV__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Car_REV__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Car_REV__PS, CYREG_PRT3_PS
.set Pin_Car_REV__SHIFT, 3
.set Pin_Car_REV__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Air */
.set Pin_Tool_Air__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_Tool_Air__0__MASK, 0x02
.set Pin_Tool_Air__0__PC, CYREG_PRT3_PC1
.set Pin_Tool_Air__0__PORT, 3
.set Pin_Tool_Air__0__SHIFT, 1
.set Pin_Tool_Air__AG, CYREG_PRT3_AG
.set Pin_Tool_Air__AMUX, CYREG_PRT3_AMUX
.set Pin_Tool_Air__BIE, CYREG_PRT3_BIE
.set Pin_Tool_Air__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Tool_Air__BYP, CYREG_PRT3_BYP
.set Pin_Tool_Air__CTL, CYREG_PRT3_CTL
.set Pin_Tool_Air__DM0, CYREG_PRT3_DM0
.set Pin_Tool_Air__DM1, CYREG_PRT3_DM1
.set Pin_Tool_Air__DM2, CYREG_PRT3_DM2
.set Pin_Tool_Air__DR, CYREG_PRT3_DR
.set Pin_Tool_Air__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Tool_Air__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Tool_Air__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Tool_Air__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Tool_Air__MASK, 0x02
.set Pin_Tool_Air__PORT, 3
.set Pin_Tool_Air__PRT, CYREG_PRT3_PRT
.set Pin_Tool_Air__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Tool_Air__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Tool_Air__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Tool_Air__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Tool_Air__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Tool_Air__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Tool_Air__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Tool_Air__PS, CYREG_PRT3_PS
.set Pin_Tool_Air__SHIFT, 1
.set Pin_Tool_Air__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Clamp */
.set Pin_Tool_Clamp__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_Tool_Clamp__0__MASK, 0x04
.set Pin_Tool_Clamp__0__PC, CYREG_PRT3_PC2
.set Pin_Tool_Clamp__0__PORT, 3
.set Pin_Tool_Clamp__0__SHIFT, 2
.set Pin_Tool_Clamp__AG, CYREG_PRT3_AG
.set Pin_Tool_Clamp__AMUX, CYREG_PRT3_AMUX
.set Pin_Tool_Clamp__BIE, CYREG_PRT3_BIE
.set Pin_Tool_Clamp__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Tool_Clamp__BYP, CYREG_PRT3_BYP
.set Pin_Tool_Clamp__CTL, CYREG_PRT3_CTL
.set Pin_Tool_Clamp__DM0, CYREG_PRT3_DM0
.set Pin_Tool_Clamp__DM1, CYREG_PRT3_DM1
.set Pin_Tool_Clamp__DM2, CYREG_PRT3_DM2
.set Pin_Tool_Clamp__DR, CYREG_PRT3_DR
.set Pin_Tool_Clamp__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Tool_Clamp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Tool_Clamp__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Tool_Clamp__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Tool_Clamp__MASK, 0x04
.set Pin_Tool_Clamp__PORT, 3
.set Pin_Tool_Clamp__PRT, CYREG_PRT3_PRT
.set Pin_Tool_Clamp__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Tool_Clamp__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Tool_Clamp__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Tool_Clamp__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Tool_Clamp__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Tool_Clamp__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Tool_Clamp__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Tool_Clamp__PS, CYREG_PRT3_PS
.set Pin_Tool_Clamp__SHIFT, 2
.set Pin_Tool_Clamp__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Count */
.set Pin_Tool_Count__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_Tool_Count__0__MASK, 0x04
.set Pin_Tool_Count__0__PC, CYREG_PRT0_PC2
.set Pin_Tool_Count__0__PORT, 0
.set Pin_Tool_Count__0__SHIFT, 2
.set Pin_Tool_Count__AG, CYREG_PRT0_AG
.set Pin_Tool_Count__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_Count__BIE, CYREG_PRT0_BIE
.set Pin_Tool_Count__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_Count__BYP, CYREG_PRT0_BYP
.set Pin_Tool_Count__CTL, CYREG_PRT0_CTL
.set Pin_Tool_Count__DM0, CYREG_PRT0_DM0
.set Pin_Tool_Count__DM1, CYREG_PRT0_DM1
.set Pin_Tool_Count__DM2, CYREG_PRT0_DM2
.set Pin_Tool_Count__DR, CYREG_PRT0_DR
.set Pin_Tool_Count__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_Count__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_Count__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_Count__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_Count__MASK, 0x04
.set Pin_Tool_Count__PORT, 0
.set Pin_Tool_Count__PRT, CYREG_PRT0_PRT
.set Pin_Tool_Count__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_Count__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_Count__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_Count__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_Count__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_Count__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_Count__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_Count__PS, CYREG_PRT0_PS
.set Pin_Tool_Count__SHIFT, 2
.set Pin_Tool_Count__SLW, CYREG_PRT0_SLW

/* Pin_Tool_Arm_In */
.set Pin_Tool_Arm_In__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_Tool_Arm_In__0__MASK, 0x80
.set Pin_Tool_Arm_In__0__PC, CYREG_PRT0_PC7
.set Pin_Tool_Arm_In__0__PORT, 0
.set Pin_Tool_Arm_In__0__SHIFT, 7
.set Pin_Tool_Arm_In__AG, CYREG_PRT0_AG
.set Pin_Tool_Arm_In__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_Arm_In__BIE, CYREG_PRT0_BIE
.set Pin_Tool_Arm_In__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_Arm_In__BYP, CYREG_PRT0_BYP
.set Pin_Tool_Arm_In__CTL, CYREG_PRT0_CTL
.set Pin_Tool_Arm_In__DM0, CYREG_PRT0_DM0
.set Pin_Tool_Arm_In__DM1, CYREG_PRT0_DM1
.set Pin_Tool_Arm_In__DM2, CYREG_PRT0_DM2
.set Pin_Tool_Arm_In__DR, CYREG_PRT0_DR
.set Pin_Tool_Arm_In__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_Arm_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_Arm_In__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_Arm_In__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_Arm_In__MASK, 0x80
.set Pin_Tool_Arm_In__PORT, 0
.set Pin_Tool_Arm_In__PRT, CYREG_PRT0_PRT
.set Pin_Tool_Arm_In__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_Arm_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_Arm_In__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_Arm_In__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_Arm_In__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_Arm_In__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_Arm_In__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_Arm_In__PS, CYREG_PRT0_PS
.set Pin_Tool_Arm_In__SHIFT, 7
.set Pin_Tool_Arm_In__SLW, CYREG_PRT0_SLW

/* Pin_Tool_Arm_FWD */
.set Pin_Tool_Arm_FWD__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_Tool_Arm_FWD__0__MASK, 0x40
.set Pin_Tool_Arm_FWD__0__PC, CYREG_PRT3_PC6
.set Pin_Tool_Arm_FWD__0__PORT, 3
.set Pin_Tool_Arm_FWD__0__SHIFT, 6
.set Pin_Tool_Arm_FWD__AG, CYREG_PRT3_AG
.set Pin_Tool_Arm_FWD__AMUX, CYREG_PRT3_AMUX
.set Pin_Tool_Arm_FWD__BIE, CYREG_PRT3_BIE
.set Pin_Tool_Arm_FWD__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Tool_Arm_FWD__BYP, CYREG_PRT3_BYP
.set Pin_Tool_Arm_FWD__CTL, CYREG_PRT3_CTL
.set Pin_Tool_Arm_FWD__DM0, CYREG_PRT3_DM0
.set Pin_Tool_Arm_FWD__DM1, CYREG_PRT3_DM1
.set Pin_Tool_Arm_FWD__DM2, CYREG_PRT3_DM2
.set Pin_Tool_Arm_FWD__DR, CYREG_PRT3_DR
.set Pin_Tool_Arm_FWD__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Tool_Arm_FWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Tool_Arm_FWD__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Tool_Arm_FWD__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Tool_Arm_FWD__MASK, 0x40
.set Pin_Tool_Arm_FWD__PORT, 3
.set Pin_Tool_Arm_FWD__PRT, CYREG_PRT3_PRT
.set Pin_Tool_Arm_FWD__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Tool_Arm_FWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Tool_Arm_FWD__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Tool_Arm_FWD__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Tool_Arm_FWD__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Tool_Arm_FWD__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Tool_Arm_FWD__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Tool_Arm_FWD__PS, CYREG_PRT3_PS
.set Pin_Tool_Arm_FWD__SHIFT, 6
.set Pin_Tool_Arm_FWD__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Arm_Out */
.set Pin_Tool_Arm_Out__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_Tool_Arm_Out__0__MASK, 0x20
.set Pin_Tool_Arm_Out__0__PC, CYREG_PRT0_PC5
.set Pin_Tool_Arm_Out__0__PORT, 0
.set Pin_Tool_Arm_Out__0__SHIFT, 5
.set Pin_Tool_Arm_Out__AG, CYREG_PRT0_AG
.set Pin_Tool_Arm_Out__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_Arm_Out__BIE, CYREG_PRT0_BIE
.set Pin_Tool_Arm_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_Arm_Out__BYP, CYREG_PRT0_BYP
.set Pin_Tool_Arm_Out__CTL, CYREG_PRT0_CTL
.set Pin_Tool_Arm_Out__DM0, CYREG_PRT0_DM0
.set Pin_Tool_Arm_Out__DM1, CYREG_PRT0_DM1
.set Pin_Tool_Arm_Out__DM2, CYREG_PRT0_DM2
.set Pin_Tool_Arm_Out__DR, CYREG_PRT0_DR
.set Pin_Tool_Arm_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_Arm_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_Arm_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_Arm_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_Arm_Out__MASK, 0x20
.set Pin_Tool_Arm_Out__PORT, 0
.set Pin_Tool_Arm_Out__PRT, CYREG_PRT0_PRT
.set Pin_Tool_Arm_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_Arm_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_Arm_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_Arm_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_Arm_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_Arm_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_Arm_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_Arm_Out__PS, CYREG_PRT0_PS
.set Pin_Tool_Arm_Out__SHIFT, 5
.set Pin_Tool_Arm_Out__SLW, CYREG_PRT0_SLW

/* Pin_Tool_Arm_REV */
.set Pin_Tool_Arm_REV__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_Tool_Arm_REV__0__MASK, 0x20
.set Pin_Tool_Arm_REV__0__PC, CYREG_PRT3_PC5
.set Pin_Tool_Arm_REV__0__PORT, 3
.set Pin_Tool_Arm_REV__0__SHIFT, 5
.set Pin_Tool_Arm_REV__AG, CYREG_PRT3_AG
.set Pin_Tool_Arm_REV__AMUX, CYREG_PRT3_AMUX
.set Pin_Tool_Arm_REV__BIE, CYREG_PRT3_BIE
.set Pin_Tool_Arm_REV__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Tool_Arm_REV__BYP, CYREG_PRT3_BYP
.set Pin_Tool_Arm_REV__CTL, CYREG_PRT3_CTL
.set Pin_Tool_Arm_REV__DM0, CYREG_PRT3_DM0
.set Pin_Tool_Arm_REV__DM1, CYREG_PRT3_DM1
.set Pin_Tool_Arm_REV__DM2, CYREG_PRT3_DM2
.set Pin_Tool_Arm_REV__DR, CYREG_PRT3_DR
.set Pin_Tool_Arm_REV__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Tool_Arm_REV__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Tool_Arm_REV__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Tool_Arm_REV__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Tool_Arm_REV__MASK, 0x20
.set Pin_Tool_Arm_REV__PORT, 3
.set Pin_Tool_Arm_REV__PRT, CYREG_PRT3_PRT
.set Pin_Tool_Arm_REV__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Tool_Arm_REV__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Tool_Arm_REV__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Tool_Arm_REV__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Tool_Arm_REV__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Tool_Arm_REV__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Tool_Arm_REV__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Tool_Arm_REV__PS, CYREG_PRT3_PS
.set Pin_Tool_Arm_REV__SHIFT, 5
.set Pin_Tool_Arm_REV__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Clamped */
.set Pin_Tool_Clamped__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_Tool_Clamped__0__MASK, 0x08
.set Pin_Tool_Clamped__0__PC, CYREG_PRT0_PC3
.set Pin_Tool_Clamped__0__PORT, 0
.set Pin_Tool_Clamped__0__SHIFT, 3
.set Pin_Tool_Clamped__AG, CYREG_PRT0_AG
.set Pin_Tool_Clamped__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_Clamped__BIE, CYREG_PRT0_BIE
.set Pin_Tool_Clamped__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_Clamped__BYP, CYREG_PRT0_BYP
.set Pin_Tool_Clamped__CTL, CYREG_PRT0_CTL
.set Pin_Tool_Clamped__DM0, CYREG_PRT0_DM0
.set Pin_Tool_Clamped__DM1, CYREG_PRT0_DM1
.set Pin_Tool_Clamped__DM2, CYREG_PRT0_DM2
.set Pin_Tool_Clamped__DR, CYREG_PRT0_DR
.set Pin_Tool_Clamped__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_Clamped__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_Clamped__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_Clamped__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_Clamped__MASK, 0x08
.set Pin_Tool_Clamped__PORT, 0
.set Pin_Tool_Clamped__PRT, CYREG_PRT0_PRT
.set Pin_Tool_Clamped__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_Clamped__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_Clamped__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_Clamped__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_Clamped__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_Clamped__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_Clamped__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_Clamped__PS, CYREG_PRT0_PS
.set Pin_Tool_Clamped__SHIFT, 3
.set Pin_Tool_Clamped__SLW, CYREG_PRT0_SLW

/* Pin_Tool_Arm_Brake */
.set Pin_Tool_Arm_Brake__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_Tool_Arm_Brake__0__MASK, 0x80
.set Pin_Tool_Arm_Brake__0__PC, CYREG_PRT3_PC7
.set Pin_Tool_Arm_Brake__0__PORT, 3
.set Pin_Tool_Arm_Brake__0__SHIFT, 7
.set Pin_Tool_Arm_Brake__AG, CYREG_PRT3_AG
.set Pin_Tool_Arm_Brake__AMUX, CYREG_PRT3_AMUX
.set Pin_Tool_Arm_Brake__BIE, CYREG_PRT3_BIE
.set Pin_Tool_Arm_Brake__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Tool_Arm_Brake__BYP, CYREG_PRT3_BYP
.set Pin_Tool_Arm_Brake__CTL, CYREG_PRT3_CTL
.set Pin_Tool_Arm_Brake__DM0, CYREG_PRT3_DM0
.set Pin_Tool_Arm_Brake__DM1, CYREG_PRT3_DM1
.set Pin_Tool_Arm_Brake__DM2, CYREG_PRT3_DM2
.set Pin_Tool_Arm_Brake__DR, CYREG_PRT3_DR
.set Pin_Tool_Arm_Brake__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Tool_Arm_Brake__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Tool_Arm_Brake__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Tool_Arm_Brake__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Tool_Arm_Brake__MASK, 0x80
.set Pin_Tool_Arm_Brake__PORT, 3
.set Pin_Tool_Arm_Brake__PRT, CYREG_PRT3_PRT
.set Pin_Tool_Arm_Brake__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Tool_Arm_Brake__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Tool_Arm_Brake__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Tool_Arm_Brake__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Tool_Arm_Brake__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Tool_Arm_Brake__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Tool_Arm_Brake__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Tool_Arm_Brake__PS, CYREG_PRT3_PS
.set Pin_Tool_Arm_Brake__SHIFT, 7
.set Pin_Tool_Arm_Brake__SLW, CYREG_PRT3_SLW

/* Pin_Tool_Unclamped */
.set Pin_Tool_Unclamped__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_Tool_Unclamped__0__MASK, 0x02
.set Pin_Tool_Unclamped__0__PC, CYREG_PRT0_PC1
.set Pin_Tool_Unclamped__0__PORT, 0
.set Pin_Tool_Unclamped__0__SHIFT, 1
.set Pin_Tool_Unclamped__AG, CYREG_PRT0_AG
.set Pin_Tool_Unclamped__AMUX, CYREG_PRT0_AMUX
.set Pin_Tool_Unclamped__BIE, CYREG_PRT0_BIE
.set Pin_Tool_Unclamped__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Tool_Unclamped__BYP, CYREG_PRT0_BYP
.set Pin_Tool_Unclamped__CTL, CYREG_PRT0_CTL
.set Pin_Tool_Unclamped__DM0, CYREG_PRT0_DM0
.set Pin_Tool_Unclamped__DM1, CYREG_PRT0_DM1
.set Pin_Tool_Unclamped__DM2, CYREG_PRT0_DM2
.set Pin_Tool_Unclamped__DR, CYREG_PRT0_DR
.set Pin_Tool_Unclamped__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Tool_Unclamped__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Tool_Unclamped__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Tool_Unclamped__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Tool_Unclamped__MASK, 0x02
.set Pin_Tool_Unclamped__PORT, 0
.set Pin_Tool_Unclamped__PRT, CYREG_PRT0_PRT
.set Pin_Tool_Unclamped__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Tool_Unclamped__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Tool_Unclamped__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Tool_Unclamped__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Tool_Unclamped__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Tool_Unclamped__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Tool_Unclamped__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Tool_Unclamped__PS, CYREG_PRT0_PS
.set Pin_Tool_Unclamped__SHIFT, 1
.set Pin_Tool_Unclamped__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E126069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
