Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  8 15:13:08 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neuronal_cell_timing_summary_routed.rpt -pb neuronal_cell_timing_summary_routed.pb -rpx neuronal_cell_timing_summary_routed.rpx -warn_on_violation
| Design       : neuronal_cell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.195        0.000                      0                  790        0.167        0.000                      0                  790        4.500        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.195        0.000                      0                  780        0.167        0.000                      0                  780        4.500        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.984        0.000                      0                   10        0.379        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 3.495ns (44.997%)  route 4.272ns (55.003%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.800    12.706    voltage[15]_i_4_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.830 r  voltage[0]_i_1/O
                         net (fo=1, routed)           0.000    12.830    voltage[0]_i_1_n_0
    SLICE_X47Y66         FDCE                                         r  voltage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y66         FDCE                                         r  voltage_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X47Y66         FDCE (Setup_fdce_C_D)        0.031    15.026    voltage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 3.495ns (45.020%)  route 4.268ns (54.980%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.796    12.702    voltage[15]_i_4_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.826 r  voltage[7]_i_1/O
                         net (fo=1, routed)           0.000    12.826    voltage[7]_i_1_n_0
    SLICE_X47Y66         FDCE                                         r  voltage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y66         FDCE                                         r  voltage_reg[7]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X47Y66         FDCE (Setup_fdce_C_D)        0.029    15.024    voltage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 3.495ns (45.147%)  route 4.246ns (54.853%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.774    12.680    voltage[15]_i_4_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.804 r  voltage[2]_i_1/O
                         net (fo=1, routed)           0.000    12.804    voltage[2]_i_1_n_0
    SLICE_X45Y66         FDCE                                         r  voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X45Y66         FDCE                                         r  voltage_reg[2]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y66         FDCE (Setup_fdce_C_D)        0.031    15.026    voltage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 3.495ns (45.170%)  route 4.242ns (54.830%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.770    12.676    voltage[15]_i_4_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.800 r  voltage[1]_i_1/O
                         net (fo=1, routed)           0.000    12.800    voltage[1]_i_1_n_0
    SLICE_X45Y66         FDCE                                         r  voltage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X45Y66         FDCE                                         r  voltage_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y66         FDCE (Setup_fdce_C_D)        0.029    15.024    voltage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 3.495ns (44.876%)  route 4.293ns (55.124%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.821    12.727    voltage[15]_i_4_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.851 r  voltage[15]_i_2/O
                         net (fo=1, routed)           0.000    12.851    voltage[15]_i_2_n_0
    SLICE_X46Y66         FDCE                                         r  voltage_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y66         FDCE                                         r  voltage_reg[15]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y66         FDCE (Setup_fdce_C_D)        0.081    15.076    voltage_reg[15]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 3.495ns (44.939%)  route 4.282ns (55.061%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.810    12.716    voltage[15]_i_4_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.840 r  voltage[12]_i_1/O
                         net (fo=1, routed)           0.000    12.840    voltage[12]_i_1_n_0
    SLICE_X46Y66         FDCE                                         r  voltage_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y66         FDCE                                         r  voltage_reg[12]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y66         FDCE (Setup_fdce_C_D)        0.077    15.072    voltage_reg[12]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 3.495ns (45.300%)  route 4.220ns (54.700%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.748    12.654    voltage[15]_i_4_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.778 r  voltage[5]_i_1/O
                         net (fo=1, routed)           0.000    12.778    voltage[5]_i_1_n_0
    SLICE_X46Y66         FDCE                                         r  voltage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y66         FDCE                                         r  voltage_reg[5]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y66         FDCE (Setup_fdce_C_D)        0.079    15.074    voltage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 3.495ns (45.836%)  route 4.130ns (54.164%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.658    12.564    voltage[15]_i_4_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I1_O)        0.124    12.688 r  voltage[11]_i_1/O
                         net (fo=1, routed)           0.000    12.688    voltage[11]_i_1_n_0
    SLICE_X45Y67         FDCE                                         r  voltage_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X45Y67         FDCE                                         r  voltage_reg[11]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y67         FDCE (Setup_fdce_C_D)        0.029    15.023    voltage_reg[11]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 3.495ns (45.854%)  route 4.127ns (54.146%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.655    12.561    voltage[15]_i_4_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  voltage[8]_i_1/O
                         net (fo=1, routed)           0.000    12.685    voltage[8]_i_1_n_0
    SLICE_X45Y67         FDCE                                         r  voltage_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X45Y67         FDCE                                         r  voltage_reg[8]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y67         FDCE (Setup_fdce_C_D)        0.031    15.025    voltage_reg[8]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 3.495ns (45.944%)  route 4.112ns (54.056%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  holder_pointer_reg[0]/Q
                         net (fo=83, routed)          1.359     6.878    holder_pointer_reg_n_0_[0]
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.028 r  voltage[0]_i_3/O
                         net (fo=3, routed)           0.924     7.952    voltage[0]_i_3_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.326     8.278 r  spike_flag_i_44/O
                         net (fo=1, routed)           0.000     8.278    spike_flag_i_44_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.810 r  spike_flag_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.810    spike_flag_reg_i_36_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.924    spike_flag_reg_i_31_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  spike_flag_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.038    spike_flag_reg_i_17_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  spike_flag_reg_i_7/O[1]
                         net (fo=2, routed)           0.700    10.071    spike_flag2[13]
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.303    10.374 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.374    spike_flag_i_14_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.772 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.772    spike_flag_reg_i_6_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.043 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.490    11.533    spike_flag1
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.373    11.906 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.640    12.546    voltage[15]_i_4_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I1_O)        0.124    12.670 r  voltage[6]_i_1/O
                         net (fo=1, routed)           0.000    12.670    voltage[6]_i_1_n_0
    SLICE_X44Y67         FDCE                                         r  voltage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X44Y67         FDCE                                         r  voltage_reg[6]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X44Y67         FDCE (Setup_fdce_C_D)        0.031    15.025    voltage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  2.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uartx/tx_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.550     1.433    uartx/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.164     1.597 f  uartx/tx_count_reg[3]/Q
                         net (fo=2, routed)           0.062     1.659    uartx/tx_count_reg[3]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.704 r  uartx/tx_state_i_1/O
                         net (fo=1, routed)           0.000     1.704    uartx/tx_state_i_1_n_0
    SLICE_X35Y71         FDCE                                         r  uartx/tx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.817     1.944    uartx/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  uartx/tx_state_reg/C
                         clock pessimism             -0.498     1.446    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.091     1.537    uartx/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uartx/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.199%)  route 0.108ns (36.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.548     1.431    uartx/clk_IBUF_BUFG
    SLICE_X37Y75         FDCE                                         r  uartx/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  uartx/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.108     1.681    uartx/rx_data[5]
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.726 r  uartx/instruction_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.726    uartx_n_26
    SLICE_X39Y75         FDCE                                         r  instruction_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.813     1.941    clk_IBUF_BUFG
    SLICE_X39Y75         FDCE                                         r  instruction_buffer_reg[5]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X39Y75         FDCE (Hold_fdce_C_D)         0.092     1.536    instruction_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leak_values_reg[9][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.996%)  route 0.381ns (73.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.548     1.431    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  data_buffer_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  data_buffer_reg[1][7]/Q
                         net (fo=29, routed)          0.381     1.954    p_0_in1_in[7]
    SLICE_X34Y67         FDPE                                         r  leak_values_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     1.948    clk_IBUF_BUFG
    SLICE_X34Y67         FDPE                                         r  leak_values_reg[9][7]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y67         FDPE (Hold_fdpe_C_D)         0.063     1.762    leak_values_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uartx/tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.141%)  route 0.148ns (43.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.550     1.433    uartx/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  uartx/tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  uartx/tx_state_reg/Q
                         net (fo=19, routed)          0.148     1.722    uartx/tx_state
    SLICE_X34Y71         LUT5 (Prop_lut5_I4_O)        0.048     1.770 r  uartx/tx_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uartx/p_0_in__0[2]
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.817     1.944    uartx/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[2]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         FDCE (Hold_fdce_C_D)         0.131     1.577    uartx/tx_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uartx/tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.550     1.433    uartx/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  uartx/tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  uartx/tx_state_reg/Q
                         net (fo=19, routed)          0.144     1.718    uartx/tx_state
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  uartx/tx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    uartx/p_0_in__0[0]
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.817     1.944    uartx/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[0]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         FDCE (Hold_fdce_C_D)         0.120     1.566    uartx/tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leak_values_reg[5][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.252%)  route 0.396ns (73.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.548     1.431    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  data_buffer_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  data_buffer_reg[1][6]/Q
                         net (fo=28, routed)          0.396     1.968    p_0_in1_in[6]
    SLICE_X32Y68         FDCE                                         r  leak_values_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     1.948    clk_IBUF_BUFG
    SLICE_X32Y68         FDCE                                         r  leak_values_reg[5][6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X32Y68         FDCE (Hold_fdce_C_D)         0.070     1.769    leak_values_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leak_values_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.436%)  route 0.392ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.548     1.431    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  data_buffer_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  data_buffer_reg[1][5]/Q
                         net (fo=27, routed)          0.392     1.965    p_0_in1_in[5]
    SLICE_X32Y68         FDCE                                         r  leak_values_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     1.948    clk_IBUF_BUFG
    SLICE_X32Y68         FDCE                                         r  leak_values_reg[5][5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X32Y68         FDCE (Hold_fdce_C_D)         0.066     1.765    leak_values_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uartx/tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.550     1.433    uartx/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  uartx/tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  uartx/tx_state_reg/Q
                         net (fo=19, routed)          0.148     1.722    uartx/tx_state
    SLICE_X34Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  uartx/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    uartx/p_0_in__0[1]
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.817     1.944    uartx/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  uartx/tx_count_reg[1]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         FDCE (Hold_fdce_C_D)         0.121     1.567    uartx/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uartx/count_os_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/count_os_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.549     1.432    uartx/clk_IBUF_BUFG
    SLICE_X33Y73         FDCE                                         r  uartx/count_os_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  uartx/count_os_reg[5]/Q
                         net (fo=5, routed)           0.119     1.692    uartx/count_os_reg_n_0_[5]
    SLICE_X32Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  uartx/count_os[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    uartx/count_os[7]_i_1_n_0
    SLICE_X32Y73         FDCE                                         r  uartx/count_os_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.814     1.942    uartx/clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  uartx/count_os_reg[7]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.091     1.536    uartx/count_os_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leak_values_reg[9][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.004%)  route 0.401ns (73.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  data_buffer_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  data_buffer_reg[1][2]/Q
                         net (fo=29, routed)          0.401     1.974    p_0_in1_in[2]
    SLICE_X35Y66         FDPE                                         r  leak_values_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X35Y66         FDPE                                         r  leak_values_reg[9][2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y66         FDPE (Hold_fdpe_C_D)         0.070     1.770    leak_values_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74   data_buffer_reg[4][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y75   data_buffer_reg[4][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y75   data_buffer_reg[4][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y69   detectores[0].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y69   detectores[1].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   detectores[2].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y72   detectores[3].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y70   detectores[4].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y73   id_match_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   leak_values_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   leak_values_reg[4][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   leak_values_reg[4][7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   leak_values_reg[5][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   leak_values_reg[5][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   leak_values_reg[5][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   leak_values_reg[5][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y71   pesos_reg[4][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y71   pesos_reg[8][14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   FSM_sequential_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74   data_buffer_reg[4][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   data_buffer_reg[4][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   data_buffer_reg[4][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   detectores[0].holderx/input_spk_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y69   detectores[1].holderx/input_spk_old_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   detectores[2].holderx/input_spk_old_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y72   detectores[3].holderx/input_spk_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y70   detectores[4].holderx/input_spk_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y73   id_match_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73   instruction_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.518ns (31.853%)  route 1.108ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.540     5.061    clk_IBUF_BUFG
    SLICE_X42Y71         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDPE (Prop_fdpe_C_Q)         0.518     5.579 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           1.108     6.687    detectores[9].holderx/rst_d
    SLICE_X52Y73         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.768    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X52Y73         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y73         FDCE (Recov_fdce_C_CLR)     -0.319    14.672    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.518ns (35.763%)  route 0.930ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X52Y70         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.930     6.515    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X54Y69         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X54Y69         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.961%)  route 0.971ns (68.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X51Y70         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           0.971     6.494    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X54Y70         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y70         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.518ns (42.619%)  route 0.697ns (57.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X52Y70         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.697     6.282    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X55Y69         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X55Y69         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.738%)  route 0.721ns (61.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X51Y71         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.522 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.721     6.243    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X55Y70         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X55Y70         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.517%)  route 0.793ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X51Y71         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.522 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.793     6.315    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X54Y72         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.428    14.769    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    14.673    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.865%)  route 0.690ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.518     5.584 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.690     6.274    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X52Y72         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.428    14.769    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X52Y72         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y72         FDCE (Recov_fdce_C_CLR)     -0.319    14.687    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.525%)  route 0.592ns (56.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X51Y70         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.592     6.115    detectores[8].holderx/input_spk_old_reg_0
    SLICE_X52Y74         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.425    14.766    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y74         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.786%)  route 0.411ns (44.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.518     5.584 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.411     5.994    detectores[6].holderx/input_spk_old_reg_0
    SLICE_X53Y71         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.771    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.518ns (59.019%)  route 0.360ns (40.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.518     5.584 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.360     5.944    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X53Y72         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.428    14.769    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  8.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.724%)  route 0.136ns (45.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.136     1.737    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X53Y72         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     1.949    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.498%)  route 0.143ns (46.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.143     1.744    detectores[6].holderx/input_spk_old_reg_0
    SLICE_X53Y71         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     1.950    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism             -0.500     1.450    
    SLICE_X53Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.000%)  route 0.251ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X51Y70         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.251     1.830    detectores[8].holderx/input_spk_old_reg_0
    SLICE_X52Y74         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.818     1.946    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.237%)  route 0.259ns (64.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X51Y71         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.259     1.837    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X55Y70         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X55Y70         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X55Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.584%)  route 0.292ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X51Y71         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.292     1.870    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X54Y72         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     1.949    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.667%)  route 0.249ns (60.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X52Y71         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.249     1.851    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X52Y72         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     1.949    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X52Y72         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.383    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.384%)  route 0.252ns (60.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X52Y70         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDPE (Prop_fdpe_C_Q)         0.164     1.602 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.252     1.855    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X55Y69         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.824     1.952    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X55Y69         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.287%)  route 0.376ns (72.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X51Y70         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           0.376     1.955    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X54Y70         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.095%)  route 0.363ns (68.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X52Y70         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDPE (Prop_fdpe_C_Q)         0.164     1.602 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.363     1.966    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X54Y69         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.824     1.952    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X54Y69         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X54Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.008%)  route 0.443ns (72.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X42Y71         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDPE (Prop_fdpe_C_Q)         0.164     1.598 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           0.443     2.041    detectores[9].holderx/rst_d
    SLICE_X52Y73         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     1.947    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X52Y73         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X52Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.402    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.639    





