// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Fast Corner delays for the design using part EP4CE10F17C8,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "dds_pll")
  (DATE "10/22/2022 09:24:50")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.577:0.577:0.577) (0.68:0.68:0.68))
        (PORT d[1] (1.219:1.219:1.219) (1.429:1.429:1.429))
        (PORT d[2] (1.169:1.169:1.169) (1.34:1.34:1.34))
        (PORT d[3] (1.37:1.37:1.37) (1.601:1.601:1.601))
        (PORT d[4] (1.026:1.026:1.026) (1.185:1.185:1.185))
        (PORT d[5] (0.676:0.676:0.676) (0.79:0.79:0.79))
        (PORT d[6] (0.826:0.826:0.826) (0.956:0.956:0.956))
        (PORT d[7] (1.024:1.024:1.024) (1.181:1.181:1.181))
        (PORT d[8] (1.292:1.292:1.292) (1.498:1.498:1.498))
        (PORT d[9] (1.019:1.019:1.019) (1.182:1.182:1.182))
        (PORT d[10] (0.688:0.688:0.688) (0.802:0.802:0.802))
        (PORT d[11] (0.68:0.68:0.68) (0.787:0.787:0.787))
        (PORT d[12] (1.2:1.2:1.2) (1.379:1.379:1.379))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (PORT d[0] (0.418:0.418:0.418) (0.441:0.441:0.441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.925:0.925:0.925) (0.958:0.958:0.958))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.49:0.49:0.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.893:0.893:0.893) (1.058:1.058:1.058))
        (PORT d[1] (1.219:1.219:1.219) (1.427:1.427:1.427))
        (PORT d[2] (1.264:1.264:1.264) (1.473:1.473:1.473))
        (PORT d[3] (1.114:1.114:1.114) (1.31:1.31:1.31))
        (PORT d[4] (0.94:0.94:0.94) (1.102:1.102:1.102))
        (PORT d[5] (0.915:0.915:0.915) (1.078:1.078:1.078))
        (PORT d[6] (0.866:0.866:0.866) (1.009:1.009:1.009))
        (PORT d[7] (0.928:0.928:0.928) (1.1:1.1:1.1))
        (PORT d[8] (0.86:0.86:0.86) (1.009:1.009:1.009))
        (PORT d[9] (1.062:1.062:1.062) (1.242:1.242:1.242))
        (PORT d[10] (0.876:0.876:0.876) (1.029:1.029:1.029))
        (PORT d[11] (0.998:0.998:0.998) (1.158:1.158:1.158))
        (PORT d[12] (1.05:1.05:1.05) (1.226:1.226:1.226))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (PORT d[0] (0.647:0.647:0.647) (0.713:0.713:0.713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.928:0.928:0.928) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.917:0.917:0.917) (1.085:1.085:1.085))
        (PORT d[1] (1.217:1.217:1.217) (1.419:1.419:1.419))
        (PORT d[2] (1.093:1.093:1.093) (1.281:1.281:1.281))
        (PORT d[3] (1.105:1.105:1.105) (1.303:1.303:1.303))
        (PORT d[4] (1.077:1.077:1.077) (1.254:1.254:1.254))
        (PORT d[5] (1.072:1.072:1.072) (1.255:1.255:1.255))
        (PORT d[6] (1.18:1.18:1.18) (1.362:1.362:1.362))
        (PORT d[7] (1.07:1.07:1.07) (1.255:1.255:1.255))
        (PORT d[8] (1.014:1.014:1.014) (1.186:1.186:1.186))
        (PORT d[9] (1.043:1.043:1.043) (1.219:1.219:1.219))
        (PORT d[10] (1.032:1.032:1.032) (1.208:1.208:1.208))
        (PORT d[11] (0.991:0.991:0.991) (1.15:1.15:1.15))
        (PORT d[12] (1.019:1.019:1.019) (1.184:1.184:1.184))
        (PORT clk (0.944:0.944:0.944) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.975:0.975:0.975))
        (PORT d[0] (0.767:0.767:0.767) (0.854:0.854:0.854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.926:0.926:0.926) (0.956:0.956:0.956))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.488:0.488:0.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.489:0.489:0.489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.489:0.489:0.489))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.489:0.489:0.489))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.13:0.13:0.13) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.13:0.13:0.13) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.13:0.13:0.13) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.131:0.131:0.131) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.13:0.13:0.13) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.837:0.837:0.837) (0.925:0.925:0.925))
        (IOPATH i o (1.612:1.612:1.612) (1.615:1.615:1.615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.793:0.793:0.793) (0.896:0.896:0.896))
        (IOPATH i o (1.599:1.599:1.599) (1.624:1.624:1.624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.569:0.569:0.569) (0.631:0.631:0.631))
        (IOPATH i o (1.589:1.589:1.589) (1.614:1.614:1.614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.856:0.856:0.856) (0.963:0.963:0.963))
        (IOPATH i o (2.515:2.515:2.515) (2.574:2.574:2.574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.732:0.732:0.732) (0.822:0.822:0.822))
        (IOPATH i o (1.582:1.582:1.582) (1.585:1.585:1.585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.731:0.731:0.731) (0.815:0.815:0.815))
        (IOPATH i o (1.592:1.592:1.592) (1.595:1.595:1.595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.633:0.633:0.633) (0.709:0.709:0.709))
        (IOPATH i o (1.632:1.632:1.632) (1.635:1.635:1.635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.598:0.598:0.598) (0.667:0.667:0.667))
        (IOPATH i o (1.592:1.592:1.592) (1.595:1.595:1.595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.318:0.318:0.318) (0.698:0.698:0.698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (0.618:0.618:0.618) (0.618:0.618:0.618))
        (PORT inclk[0] (1.111:1.111:1.111) (1.111:1.111:1.111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.121:1.121:1.121) (1.12:1.12:1.12))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.217:0.217:0.217) (0.273:0.273:0.273))
        (PORT datab (0.129:0.129:0.129) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datab combout (0.19:0.19:0.19) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rstn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.328:0.328:0.328) (0.708:0.708:0.708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rstn\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.108:0.108:0.108) (0.089:0.089:0.089))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.13:0.13:0.13) (0.177:0.177:0.177))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.129:0.129:0.129) (0.177:0.177:0.177))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.129:0.129:0.129) (0.177:0.177:0.177))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.13:0.13:0.13) (0.177:0.177:0.177))
        (IOPATH datab combout (0.167:0.167:0.167) (0.174:0.174:0.174))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.13:0.13:0.13) (0.177:0.177:0.177))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.13:0.13:0.13) (0.177:0.177:0.177))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.129:0.129:0.129) (0.177:0.177:0.177))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.133:0.133:0.133) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.132:0.132:0.132) (0.182:0.182:0.182))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[19\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.141:0.141:0.141) (0.189:0.189:0.189))
        (IOPATH datab combout (0.167:0.167:0.167) (0.174:0.174:0.174))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[20\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.141:0.141:0.141) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[21\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[22\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[23\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[24\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[25\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[26\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[27\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.167:0.167:0.167) (0.174:0.174:0.174))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[28\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[29\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[30\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT asdata (0.558:0.558:0.558) (0.627:0.627:0.627))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.155:0.155:0.155))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[31\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.195:0.195:0.195) (0.203:0.203:0.203))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.479:0.479:0.479) (0.557:0.557:0.557))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.119:0.119:0.119) (0.161:0.161:0.161))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.215:0.215:0.215))
        (PORT datad (0.132:0.132:0.132) (0.176:0.176:0.176))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.125:0.125:0.125) (0.17:0.17:0.17))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.195:0.195:0.195) (0.246:0.246:0.246))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.752:0.752:0.752) (0.772:0.772:0.772))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.126:0.126:0.126) (0.166:0.166:0.166))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.116:0.116:0.116) (0.157:0.157:0.157))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.356:0.356:0.356) (0.426:0.426:0.426))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.154:0.154:0.154))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.369:0.369:0.369) (0.447:0.447:0.447))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.155:0.155:0.155))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.361:0.361:0.361) (0.427:0.427:0.427))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.119:0.119:0.119) (0.157:0.157:0.157))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.347:0.347:0.347) (0.411:0.411:0.411))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.154:0.154:0.154))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.353:0.353:0.353) (0.421:0.421:0.421))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.155:0.155:0.155))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.349:0.349:0.349) (0.419:0.419:0.419))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.121:0.121:0.121) (0.158:0.158:0.158))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.36:0.36:0.36) (0.432:0.432:0.432))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.119:0.119:0.119) (0.157:0.157:0.157))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.375:0.375:0.375) (0.45:0.45:0.45))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.119:0.119:0.119) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.351:0.351:0.351) (0.418:0.418:0.418))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.117:0.117:0.117) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.75:0.75:0.75) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.374:0.374:0.374) (0.446:0.446:0.446))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.119:0.119:0.119) (0.157:0.157:0.157))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.368:0.368:0.368) (0.44:0.44:0.44))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.154:0.154:0.154))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.759:0.759:0.759) (0.73:0.73:0.73))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.916:0.916:0.916) (1.084:1.084:1.084))
        (PORT d[1] (1.2:1.2:1.2) (1.406:1.406:1.406))
        (PORT d[2] (1.096:1.096:1.096) (1.279:1.279:1.279))
        (PORT d[3] (0.943:0.943:0.943) (1.122:1.122:1.122))
        (PORT d[4] (1.114:1.114:1.114) (1.301:1.301:1.301))
        (PORT d[5] (1.071:1.071:1.071) (1.249:1.249:1.249))
        (PORT d[6] (1.019:1.019:1.019) (1.181:1.181:1.181))
        (PORT d[7] (1.087:1.087:1.087) (1.276:1.276:1.276))
        (PORT d[8] (1.027:1.027:1.027) (1.201:1.201:1.201))
        (PORT d[9] (1.027:1.027:1.027) (1.198:1.198:1.198))
        (PORT d[10] (1.04:1.04:1.04) (1.211:1.211:1.211))
        (PORT d[11] (0.989:0.989:0.989) (1.151:1.151:1.151))
        (PORT d[12] (1.017:1.017:1.017) (1.185:1.185:1.185))
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
        (PORT d[0] (0.814:0.814:0.814) (0.915:0.915:0.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.934:0.934:0.934) (0.967:0.967:0.967))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.474:0.474:0.474) (0.499:0.499:0.499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.475:0.475:0.475) (0.5:0.5:0.5))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.475:0.475:0.475) (0.5:0.5:0.5))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.475:0.475:0.475) (0.5:0.5:0.5))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode142w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.21:0.21:0.21))
        (PORT datad (0.136:0.136:0.136) (0.181:0.181:0.181))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.904:0.904:0.904) (1.064:1.064:1.064))
        (PORT d[1] (0.888:0.888:0.888) (1.044:1.044:1.044))
        (PORT d[2] (0.771:0.771:0.771) (0.917:0.917:0.917))
        (PORT d[3] (0.762:0.762:0.762) (0.908:0.908:0.908))
        (PORT d[4] (0.907:0.907:0.907) (1.06:1.06:1.06))
        (PORT d[5] (1.024:1.024:1.024) (1.187:1.187:1.187))
        (PORT d[6] (0.665:0.665:0.665) (0.78:0.78:0.78))
        (PORT d[7] (0.689:0.689:0.689) (0.811:0.811:0.811))
        (PORT d[8] (0.709:0.709:0.709) (0.835:0.835:0.835))
        (PORT d[9] (0.914:0.914:0.914) (1.078:1.078:1.078))
        (PORT d[10] (0.847:0.847:0.847) (0.991:0.991:0.991))
        (PORT d[11] (0.873:0.873:0.873) (1.029:1.029:1.029))
        (PORT d[12] (0.876:0.876:0.876) (1.032:1.032:1.032))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
        (PORT d[0] (0.844:0.844:0.844) (0.938:0.938:0.938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.927:0.927:0.927) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.133:0.133:0.133) (0.178:0.178:0.178))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT asdata (0.646:0.646:0.646) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT asdata (0.379:0.379:0.379) (0.423:0.423:0.423))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT asdata (0.294:0.294:0.294) (0.332:0.332:0.332))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.679:0.679:0.679))
        (PORT datab (0.66:0.66:0.66) (0.754:0.754:0.754))
        (PORT datad (0.528:0.528:0.528) (0.626:0.626:0.626))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.21:0.21:0.21))
        (PORT datad (0.136:0.136:0.136) (0.181:0.181:0.181))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.912:0.912:0.912) (1.071:1.071:1.071))
        (PORT d[1] (0.878:0.878:0.878) (1.023:1.023:1.023))
        (PORT d[2] (0.779:0.779:0.779) (0.926:0.926:0.926))
        (PORT d[3] (0.913:0.913:0.913) (1.067:1.067:1.067))
        (PORT d[4] (1.022:1.022:1.022) (1.186:1.186:1.186))
        (PORT d[5] (0.994:0.994:0.994) (1.151:1.151:1.151))
        (PORT d[6] (0.838:0.838:0.838) (0.972:0.972:0.972))
        (PORT d[7] (0.698:0.698:0.698) (0.819:0.819:0.819))
        (PORT d[8] (0.843:0.843:0.843) (0.98:0.98:0.98))
        (PORT d[9] (0.92:0.92:0.92) (1.079:1.079:1.079))
        (PORT d[10] (0.696:0.696:0.696) (0.823:0.823:0.823))
        (PORT d[11] (0.878:0.878:0.878) (1.032:1.032:1.032))
        (PORT d[12] (0.895:0.895:0.895) (1.052:1.052:1.052))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (PORT d[0] (0.812:0.812:0.812) (0.9:0.9:0.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.928:0.928:0.928) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.829:0.829:0.829) (0.948:0.948:0.948))
        (PORT datab (0.105:0.105:0.105) (0.134:0.134:0.134))
        (PORT datac (0.817:0.817:0.817) (0.922:0.922:0.922))
        (PORT datad (0.524:0.524:0.524) (0.621:0.621:0.621))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.907:0.907:0.907) (1.076:1.076:1.076))
        (PORT d[1] (1.229:1.229:1.229) (1.442:1.442:1.442))
        (PORT d[2] (1.216:1.216:1.216) (1.407:1.407:1.407))
        (PORT d[3] (1.129:1.129:1.129) (1.333:1.333:1.333))
        (PORT d[4] (1.08:1.08:1.08) (1.257:1.257:1.257))
        (PORT d[5] (0.903:0.903:0.903) (1.06:1.06:1.06))
        (PORT d[6] (1.189:1.189:1.189) (1.374:1.374:1.374))
        (PORT d[7] (1.086:1.086:1.086) (1.277:1.277:1.277))
        (PORT d[8] (1.04:1.04:1.04) (1.221:1.221:1.221))
        (PORT d[9] (1.038:1.038:1.038) (1.208:1.208:1.208))
        (PORT d[10] (0.887:0.887:0.887) (1.047:1.047:1.047))
        (PORT d[11] (0.997:0.997:0.997) (1.157:1.157:1.157))
        (PORT d[12] (1.037:1.037:1.037) (1.206:1.206:1.206))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (PORT d[0] (0.788:0.788:0.788) (0.877:0.877:0.877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.929:0.929:0.929) (0.961:0.961:0.961))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.212:0.212:0.212))
        (PORT datad (0.135:0.135:0.135) (0.18:0.18:0.18))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.747:0.747:0.747) (0.893:0.893:0.893))
        (PORT d[1] (0.915:0.915:0.915) (1.076:1.076:1.076))
        (PORT d[2] (0.589:0.589:0.589) (0.707:0.707:0.707))
        (PORT d[3] (0.587:0.587:0.587) (0.703:0.703:0.703))
        (PORT d[4] (0.556:0.556:0.556) (0.657:0.657:0.657))
        (PORT d[5] (0.669:0.669:0.669) (0.791:0.791:0.791))
        (PORT d[6] (0.519:0.519:0.519) (0.618:0.618:0.618))
        (PORT d[7] (0.702:0.702:0.702) (0.835:0.835:0.835))
        (PORT d[8] (0.525:0.525:0.525) (0.627:0.627:0.627))
        (PORT d[9] (0.74:0.74:0.74) (0.876:0.876:0.876))
        (PORT d[10] (0.877:0.877:0.877) (1.024:1.024:1.024))
        (PORT d[11] (0.697:0.697:0.697) (0.826:0.826:0.826))
        (PORT d[12] (0.719:0.719:0.719) (0.852:0.852:0.852))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (PORT d[0] (0.633:0.633:0.633) (0.692:0.692:0.692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.929:0.929:0.929) (0.961:0.961:0.961))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.724:0.724:0.724) (0.864:0.864:0.864))
        (PORT d[1] (0.971:0.971:0.971) (1.146:1.146:1.146))
        (PORT d[2] (0.884:0.884:0.884) (1.045:1.045:1.045))
        (PORT d[3] (0.743:0.743:0.743) (0.886:0.886:0.886))
        (PORT d[4] (1.103:1.103:1.103) (1.29:1.29:1.29))
        (PORT d[5] (0.702:0.702:0.702) (0.834:0.834:0.834))
        (PORT d[6] (0.832:0.832:0.832) (0.974:0.974:0.974))
        (PORT d[7] (0.705:0.705:0.705) (0.834:0.834:0.834))
        (PORT d[8] (0.693:0.693:0.693) (0.82:0.82:0.82))
        (PORT d[9] (0.705:0.705:0.705) (0.831:0.831:0.831))
        (PORT d[10] (0.88:0.88:0.88) (1.031:1.031:1.031))
        (PORT d[11] (1.051:1.051:1.051) (1.23:1.23:1.23))
        (PORT d[12] (0.701:0.701:0.701) (0.83:0.83:0.83))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (0.623:0.623:0.623) (0.684:0.684:0.684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.93:0.93:0.93) (0.962:0.962:0.962))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.581:0.581:0.581) (0.69:0.69:0.69))
        (PORT d[1] (1.215:1.215:1.215) (1.427:1.427:1.427))
        (PORT d[2] (0.996:0.996:0.996) (1.152:1.152:1.152))
        (PORT d[3] (1.363:1.363:1.363) (1.592:1.592:1.592))
        (PORT d[4] (1.011:1.011:1.011) (1.168:1.168:1.168))
        (PORT d[5] (0.833:0.833:0.833) (0.967:0.967:0.967))
        (PORT d[6] (0.836:0.836:0.836) (0.969:0.969:0.969))
        (PORT d[7] (0.85:0.85:0.85) (0.991:0.991:0.991))
        (PORT d[8] (1.272:1.272:1.272) (1.471:1.471:1.471))
        (PORT d[9] (1.04:1.04:1.04) (1.21:1.21:1.21))
        (PORT d[10] (1.282:1.282:1.282) (1.472:1.472:1.472))
        (PORT d[11] (0.692:0.692:0.692) (0.8:0.8:0.8))
        (PORT d[12] (1.194:1.194:1.194) (1.373:1.373:1.373))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (PORT d[0] (0.449:0.449:0.449) (0.478:0.478:0.478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.925:0.925:0.925) (0.957:0.957:0.957))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.489:0.489:0.489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.49:0.49:0.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.49:0.49:0.49))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.49:0.49:0.49))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.252:0.252:0.252) (0.33:0.33:0.33))
        (PORT datab (0.546:0.546:0.546) (0.652:0.652:0.652))
        (PORT datac (0.674:0.674:0.674) (0.771:0.771:0.771))
        (PORT datad (0.579:0.579:0.579) (0.654:0.654:0.654))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.329:0.329:0.329))
        (PORT datab (0.743:0.743:0.743) (0.866:0.866:0.866))
        (PORT datac (0.661:0.661:0.661) (0.753:0.753:0.753))
        (PORT datad (0.09:0.09:0.09) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.913:0.913:0.913) (1.072:1.072:1.072))
        (PORT d[1] (1.158:1.158:1.158) (1.341:1.341:1.341))
        (PORT d[2] (0.938:0.938:0.938) (1.101:1.101:1.101))
        (PORT d[3] (0.932:0.932:0.932) (1.094:1.094:1.094))
        (PORT d[4] (0.879:0.879:0.879) (1.026:1.026:1.026))
        (PORT d[5] (0.836:0.836:0.836) (0.974:0.974:0.974))
        (PORT d[6] (0.855:0.855:0.855) (0.992:0.992:0.992))
        (PORT d[7] (0.712:0.712:0.712) (0.839:0.839:0.839))
        (PORT d[8] (0.867:0.867:0.867) (1.01:1.01:1.01))
        (PORT d[9] (0.921:0.921:0.921) (1.08:1.08:1.08))
        (PORT d[10] (0.842:0.842:0.842) (0.982:0.982:0.982))
        (PORT d[11] (1.028:1.028:1.028) (1.197:1.197:1.197))
        (PORT d[12] (0.896:0.896:0.896) (1.052:1.052:1.052))
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
        (PORT d[0] (0.821:0.821:0.821) (0.911:0.911:0.911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.923:0.923:0.923) (0.954:0.954:0.954))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.486:0.486:0.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.081:1.081:1.081) (1.266:1.266:1.266))
        (PORT d[1] (0.768:0.768:0.768) (0.913:0.913:0.913))
        (PORT d[2] (1.27:1.27:1.27) (1.48:1.48:1.48))
        (PORT d[3] (0.909:0.909:0.909) (1.067:1.067:1.067))
        (PORT d[4] (0.913:0.913:0.913) (1.073:1.073:1.073))
        (PORT d[5] (0.894:0.894:0.894) (1.055:1.055:1.055))
        (PORT d[6] (1.018:1.018:1.018) (1.186:1.186:1.186))
        (PORT d[7] (0.895:0.895:0.895) (1.056:1.056:1.056))
        (PORT d[8] (1.025:1.025:1.025) (1.195:1.195:1.195))
        (PORT d[9] (0.738:0.738:0.738) (0.875:0.875:0.875))
        (PORT d[10] (0.859:0.859:0.859) (1.013:1.013:1.013))
        (PORT d[11] (0.723:0.723:0.723) (0.849:0.849:0.849))
        (PORT d[12] (0.748:0.748:0.748) (0.888:0.888:0.888))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (PORT d[0] (0.799:0.799:0.799) (0.896:0.896:0.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.929:0.929:0.929) (0.961:0.961:0.961))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.933:0.933:0.933) (1.108:1.108:1.108))
        (PORT d[1] (0.957:0.957:0.957) (1.133:1.133:1.133))
        (PORT d[2] (0.912:0.912:0.912) (1.082:1.082:1.082))
        (PORT d[3] (0.779:0.779:0.779) (0.92:0.92:0.92))
        (PORT d[4] (1.068:1.068:1.068) (1.249:1.249:1.249))
        (PORT d[5] (0.877:0.877:0.877) (1.036:1.036:1.036))
        (PORT d[6] (1.032:1.032:1.032) (1.2:1.2:1.2))
        (PORT d[7] (0.894:0.894:0.894) (1.059:1.059:1.059))
        (PORT d[8] (1.043:1.043:1.043) (1.215:1.215:1.215))
        (PORT d[9] (0.714:0.714:0.714) (0.845:0.845:0.845))
        (PORT d[10] (0.708:0.708:0.708) (0.84:0.84:0.84))
        (PORT d[11] (0.862:0.862:0.862) (1.008:1.008:1.008))
        (PORT d[12] (0.873:0.873:0.873) (1.024:1.024:1.024))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (0.642:0.642:0.642) (0.704:0.704:0.704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.93:0.93:0.93) (0.962:0.962:0.962))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.799:0.799:0.799) (0.926:0.926:0.926))
        (PORT datab (0.549:0.549:0.549) (0.656:0.656:0.656))
        (PORT datac (0.656:0.656:0.656) (0.741:0.741:0.741))
        (PORT datad (0.233:0.233:0.233) (0.296:0.296:0.296))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.877:0.877:0.877) (1.001:1.001:1.001))
        (PORT datab (0.675:0.675:0.675) (0.772:0.772:0.772))
        (PORT datac (0.091:0.091:0.091) (0.113:0.113:0.113))
        (PORT datad (0.525:0.525:0.525) (0.623:0.623:0.623))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datab combout (0.166:0.166:0.166) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.91:0.91:0.91) (1.078:1.078:1.078))
        (PORT d[1] (1.048:1.048:1.048) (1.239:1.239:1.239))
        (PORT d[2] (1.242:1.242:1.242) (1.441:1.441:1.441))
        (PORT d[3] (1.062:1.062:1.062) (1.241:1.241:1.241))
        (PORT d[4] (1.111:1.111:1.111) (1.293:1.293:1.293))
        (PORT d[5] (1.089:1.089:1.089) (1.273:1.273:1.273))
        (PORT d[6] (1.034:1.034:1.034) (1.198:1.198:1.198))
        (PORT d[7] (1.101:1.101:1.101) (1.295:1.295:1.295))
        (PORT d[8] (1.19:1.19:1.19) (1.386:1.386:1.386))
        (PORT d[9] (0.865:0.865:0.865) (1.017:1.017:1.017))
        (PORT d[10] (1.042:1.042:1.042) (1.212:1.212:1.212))
        (PORT d[11] (0.829:0.829:0.829) (0.973:0.973:0.973))
        (PORT d[12] (0.862:0.862:0.862) (1.011:1.011:1.011))
        (PORT clk (0.953:0.953:0.953) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.988:0.988:0.988))
        (PORT d[0] (0.771:0.771:0.771) (0.853:0.853:0.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.989:0.989:0.989))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.935:0.935:0.935) (0.969:0.969:0.969))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.475:0.475:0.475) (0.501:0.501:0.501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.476:0.476:0.476) (0.502:0.502:0.502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.476:0.476:0.476) (0.502:0.502:0.502))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.476:0.476:0.476) (0.502:0.502:0.502))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.899:0.899:0.899) (1.042:1.042:1.042))
        (PORT d[1] (0.952:0.952:0.952) (1.111:1.111:1.111))
        (PORT d[2] (1.011:1.011:1.011) (1.165:1.165:1.165))
        (PORT d[3] (1.095:1.095:1.095) (1.263:1.263:1.263))
        (PORT d[4] (0.908:0.908:0.908) (1.062:1.062:1.062))
        (PORT d[5] (1.146:1.146:1.146) (1.311:1.311:1.311))
        (PORT d[6] (1.392:1.392:1.392) (1.585:1.585:1.585))
        (PORT d[7] (1.193:1.193:1.193) (1.379:1.379:1.379))
        (PORT d[8] (1.267:1.267:1.267) (1.465:1.465:1.465))
        (PORT d[9] (0.99:0.99:0.99) (1.143:1.143:1.143))
        (PORT d[10] (1.441:1.441:1.441) (1.656:1.656:1.656))
        (PORT d[11] (0.813:0.813:0.813) (0.949:0.949:0.949))
        (PORT d[12] (0.986:0.986:0.986) (1.136:1.136:1.136))
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (PORT d[0] (0.578:0.578:0.578) (0.627:0.627:0.627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.928:0.928:0.928) (0.961:0.961:0.961))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.25:0.25:0.25) (0.327:0.327:0.327))
        (PORT datab (0.547:0.547:0.547) (0.653:0.653:0.653))
        (PORT datac (1.003:1.003:1.003) (1.139:1.139:1.139))
        (PORT datad (0.875:0.875:0.875) (0.983:0.983:0.983))
        (IOPATH dataa combout (0.188:0.188:0.188) (0.184:0.184:0.184))
        (IOPATH datab combout (0.19:0.19:0.19) (0.188:0.188:0.188))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.57:0.57:0.57) (0.674:0.674:0.674))
        (PORT d[1] (0.84:0.84:0.84) (0.978:0.978:0.978))
        (PORT d[2] (0.977:0.977:0.977) (1.128:1.128:1.128))
        (PORT d[3] (1.579:1.579:1.579) (1.845:1.845:1.845))
        (PORT d[4] (0.653:0.653:0.653) (0.75:0.75:0.75))
        (PORT d[5] (0.898:0.898:0.898) (1.053:1.053:1.053))
        (PORT d[6] (0.677:0.677:0.677) (0.796:0.796:0.796))
        (PORT d[7] (1.041:1.041:1.041) (1.204:1.204:1.204))
        (PORT d[8] (0.787:0.787:0.787) (0.911:0.911:0.911))
        (PORT d[9] (0.867:0.867:0.867) (1.017:1.017:1.017))
        (PORT d[10] (0.651:0.651:0.651) (0.756:0.756:0.756))
        (PORT d[11] (0.724:0.724:0.724) (0.85:0.85:0.85))
        (PORT d[12] (1.006:1.006:1.006) (1.159:1.159:1.159))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
        (PORT d[0] (0.484:0.484:0.484) (0.522:0.522:0.522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.922:0.922:0.922) (0.955:0.955:0.955))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.081:1.081:1.081) (1.267:1.267:1.267))
        (PORT d[1] (0.97:0.97:0.97) (1.148:1.148:1.148))
        (PORT d[2] (0.909:0.909:0.909) (1.073:1.073:1.073))
        (PORT d[3] (0.757:0.757:0.757) (0.89:0.89:0.89))
        (PORT d[4] (1.094:1.094:1.094) (1.28:1.28:1.28))
        (PORT d[5] (0.73:0.73:0.73) (0.866:0.866:0.866))
        (PORT d[6] (1.038:1.038:1.038) (1.206:1.206:1.206))
        (PORT d[7] (0.74:0.74:0.74) (0.88:0.88:0.88))
        (PORT d[8] (1.056:1.056:1.056) (1.235:1.235:1.235))
        (PORT d[9] (0.52:0.52:0.52) (0.618:0.618:0.618))
        (PORT d[10] (0.697:0.697:0.697) (0.822:0.822:0.822))
        (PORT d[11] (0.887:0.887:0.887) (1.04:1.04:1.04))
        (PORT d[12] (0.519:0.519:0.519) (0.622:0.622:0.622))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (0.475:0.475:0.475) (0.522:0.522:0.522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.93:0.93:0.93) (0.962:0.962:0.962))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.103:0.103:0.103) (0.134:0.134:0.134))
        (PORT datab (0.575:0.575:0.575) (0.658:0.658:0.658))
        (PORT datac (0.568:0.568:0.568) (0.659:0.659:0.659))
        (PORT datad (0.233:0.233:0.233) (0.296:0.296:0.296))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.905:0.905:0.905) (1.053:1.053:1.053))
        (PORT d[1] (1.014:1.014:1.014) (1.196:1.196:1.196))
        (PORT d[2] (1.158:1.158:1.158) (1.335:1.335:1.335))
        (PORT d[3] (1.041:1.041:1.041) (1.221:1.221:1.221))
        (PORT d[4] (1.049:1.049:1.049) (1.216:1.216:1.216))
        (PORT d[5] (0.99:0.99:0.99) (1.139:1.139:1.139))
        (PORT d[6] (1.137:1.137:1.137) (1.302:1.302:1.302))
        (PORT d[7] (1.035:1.035:1.035) (1.2:1.2:1.2))
        (PORT d[8] (1.266:1.266:1.266) (1.463:1.463:1.463))
        (PORT d[9] (0.864:0.864:0.864) (1.009:1.009:1.009))
        (PORT d[10] (1.166:1.166:1.166) (1.351:1.351:1.351))
        (PORT d[11] (0.851:0.851:0.851) (0.986:0.986:0.986))
        (PORT d[12] (1.001:1.001:1.001) (1.156:1.156:1.156))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
        (PORT d[0] (0.587:0.587:0.587) (0.643:0.643:0.643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.927:0.927:0.927) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.468:0.468:0.468) (0.493:0.493:0.493))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.748:0.748:0.748) (0.871:0.871:0.871))
        (PORT d[1] (0.817:0.817:0.817) (0.939:0.939:0.939))
        (PORT d[2] (0.659:0.659:0.659) (0.762:0.762:0.762))
        (PORT d[3] (0.751:0.751:0.751) (0.868:0.868:0.868))
        (PORT d[4] (0.664:0.664:0.664) (0.768:0.768:0.768))
        (PORT d[5] (0.649:0.649:0.649) (0.754:0.754:0.754))
        (PORT d[6] (0.711:0.711:0.711) (0.831:0.831:0.831))
        (PORT d[7] (0.695:0.695:0.695) (0.811:0.811:0.811))
        (PORT d[8] (0.803:0.803:0.803) (0.927:0.927:0.927))
        (PORT d[9] (0.823:0.823:0.823) (0.954:0.954:0.954))
        (PORT d[10] (0.681:0.681:0.681) (0.791:0.791:0.791))
        (PORT d[11] (1.012:1.012:1.012) (1.175:1.175:1.175))
        (PORT d[12] (0.862:0.862:0.862) (1.002:1.002:1.002))
        (PORT clk (0.938:0.938:0.938) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.938:0.938:0.938) (0.972:0.972:0.972))
        (PORT d[0] (0.598:0.598:0.598) (0.654:0.654:0.654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.939:0.939:0.939) (0.973:0.973:0.973))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.92:0.92:0.92) (0.953:0.953:0.953))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.46:0.46:0.46) (0.485:0.485:0.485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.486:0.486:0.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.486:0.486:0.486))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.486:0.486:0.486))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.732:0.732:0.732) (0.855:0.855:0.855))
        (PORT d[1] (1.038:1.038:1.038) (1.224:1.224:1.224))
        (PORT d[2] (1.184:1.184:1.184) (1.357:1.357:1.357))
        (PORT d[3] (1.197:1.197:1.197) (1.404:1.404:1.404))
        (PORT d[4] (0.725:0.725:0.725) (0.853:0.853:0.853))
        (PORT d[5] (0.855:0.855:0.855) (0.991:0.991:0.991))
        (PORT d[6] (0.837:0.837:0.837) (0.97:0.97:0.97))
        (PORT d[7] (0.862:0.862:0.862) (1.002:1.002:1.002))
        (PORT d[8] (1.096:1.096:1.096) (1.271:1.271:1.271))
        (PORT d[9] (1.036:1.036:1.036) (1.202:1.202:1.202))
        (PORT d[10] (1.005:1.005:1.005) (1.164:1.164:1.164))
        (PORT d[11] (0.712:0.712:0.712) (0.827:0.827:0.827))
        (PORT d[12] (1.021:1.021:1.021) (1.179:1.179:1.179))
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (PORT d[0] (0.455:0.455:0.455) (0.485:0.485:0.485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.923:0.923:0.923) (0.955:0.955:0.955))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.488:0.488:0.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.412:0.412:0.412) (0.489:0.489:0.489))
        (PORT d[1] (0.862:0.862:0.862) (0.997:0.997:0.997))
        (PORT d[2] (1.029:1.029:1.029) (1.191:1.191:1.191))
        (PORT d[3] (1.366:1.366:1.366) (1.593:1.593:1.593))
        (PORT d[4] (1.037:1.037:1.037) (1.197:1.197:1.197))
        (PORT d[5] (0.889:0.889:0.889) (1.043:1.043:1.043))
        (PORT d[6] (0.695:0.695:0.695) (0.817:0.817:0.817))
        (PORT d[7] (1.053:1.053:1.053) (1.223:1.223:1.223))
        (PORT d[8] (0.808:0.808:0.808) (0.939:0.939:0.939))
        (PORT d[9] (0.864:0.864:0.864) (1.012:1.012:1.012))
        (PORT d[10] (0.664:0.664:0.664) (0.769:0.769:0.769))
        (PORT d[11] (0.709:0.709:0.709) (0.829:0.829:0.829))
        (PORT d[12] (0.994:0.994:0.994) (1.141:1.141:1.141))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
        (PORT d[0] (0.461:0.461:0.461) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.922:0.922:0.922) (0.955:0.955:0.955))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.488:0.488:0.488))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.255:0.255:0.255) (0.333:0.333:0.333))
        (PORT datab (0.544:0.544:0.544) (0.65:0.65:0.65))
        (PORT datac (0.752:0.752:0.752) (0.862:0.862:0.862))
        (PORT datad (0.408:0.408:0.408) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.188:0.188:0.188) (0.184:0.184:0.184))
        (IOPATH datab combout (0.19:0.19:0.19) (0.188:0.188:0.188))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.736:0.736:0.736) (0.842:0.842:0.842))
        (PORT datab (0.544:0.544:0.544) (0.65:0.65:0.65))
        (PORT datac (0.736:0.736:0.736) (0.834:0.834:0.834))
        (PORT datad (0.089:0.089:0.089) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.19:0.19:0.19) (0.177:0.177:0.177))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.601:0.601:0.601) (0.712:0.712:0.712))
        (PORT d[1] (0.961:0.961:0.961) (1.103:1.103:1.103))
        (PORT d[2] (0.797:0.797:0.797) (0.924:0.924:0.924))
        (PORT d[3] (1.556:1.556:1.556) (1.81:1.81:1.81))
        (PORT d[4] (0.667:0.667:0.667) (0.775:0.775:0.775))
        (PORT d[5] (1.078:1.078:1.078) (1.26:1.26:1.26))
        (PORT d[6] (0.703:0.703:0.703) (0.823:0.823:0.823))
        (PORT d[7] (0.685:0.685:0.685) (0.797:0.797:0.797))
        (PORT d[8] (0.795:0.795:0.795) (0.919:0.919:0.919))
        (PORT d[9] (0.988:0.988:0.988) (1.139:1.139:1.139))
        (PORT d[10] (0.685:0.685:0.685) (0.798:0.798:0.798))
        (PORT d[11] (0.984:0.984:0.984) (1.146:1.146:1.146))
        (PORT d[12] (0.815:0.815:0.815) (0.94:0.94:0.94))
        (PORT clk (0.938:0.938:0.938) (0.971:0.971:0.971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.938:0.938:0.938) (0.971:0.971:0.971))
        (PORT d[0] (0.571:0.571:0.571) (0.613:0.613:0.613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.939:0.939:0.939) (0.972:0.972:0.972))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.92:0.92:0.92) (0.952:0.952:0.952))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.46:0.46:0.46) (0.484:0.484:0.484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.485:0.485:0.485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.485:0.485:0.485))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.485:0.485:0.485))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.596:0.596:0.596) (0.704:0.704:0.704))
        (PORT d[1] (1.2:1.2:1.2) (1.407:1.407:1.407))
        (PORT d[2] (0.869:0.869:0.869) (1.009:1.009:1.009))
        (PORT d[3] (1.187:1.187:1.187) (1.389:1.389:1.389))
        (PORT d[4] (0.868:0.868:0.868) (0.998:0.998:0.998))
        (PORT d[5] (0.982:0.982:0.982) (1.134:1.134:1.134))
        (PORT d[6] (0.856:0.856:0.856) (0.995:0.995:0.995))
        (PORT d[7] (1.006:1.006:1.006) (1.165:1.165:1.165))
        (PORT d[8] (1.26:1.26:1.26) (1.459:1.459:1.459))
        (PORT d[9] (1.023:1.023:1.023) (1.184:1.184:1.184))
        (PORT d[10] (1.455:1.455:1.455) (1.671:1.671:1.671))
        (PORT d[11] (0.699:0.699:0.699) (0.807:0.807:0.807))
        (PORT d[12] (1.182:1.182:1.182) (1.359:1.359:1.359))
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (PORT d[0] (0.516:0.516:0.516) (0.547:0.547:0.547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.924:0.924:0.924) (0.956:0.956:0.956))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.488:0.488:0.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.489:0.489:0.489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.489:0.489:0.489))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.489:0.489:0.489))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (1.072:1.072:1.072))
        (PORT d[1] (0.975:0.975:0.975) (1.133:1.133:1.133))
        (PORT d[2] (1.167:1.167:1.167) (1.344:1.344:1.344))
        (PORT d[3] (1.152:1.152:1.152) (1.338:1.338:1.338))
        (PORT d[4] (1.178:1.178:1.178) (1.367:1.367:1.367))
        (PORT d[5] (1.16:1.16:1.16) (1.329:1.329:1.329))
        (PORT d[6] (1.42:1.42:1.42) (1.62:1.62:1.62))
        (PORT d[7] (1.197:1.197:1.197) (1.379:1.379:1.379))
        (PORT d[8] (1.415:1.415:1.415) (1.628:1.628:1.628))
        (PORT d[9] (0.982:0.982:0.982) (1.131:1.131:1.131))
        (PORT d[10] (1.457:1.457:1.457) (1.673:1.673:1.673))
        (PORT d[11] (0.852:0.852:0.852) (0.986:0.986:0.986))
        (PORT d[12] (0.98:0.98:0.98) (1.124:1.124:1.124))
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
        (PORT d[0] (0.769:0.769:0.769) (0.849:0.849:0.849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.923:0.923:0.923) (0.954:0.954:0.954))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.486:0.486:0.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.464:0.464:0.464) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.927:0.927:0.927) (1.093:1.093:1.093))
        (PORT d[1] (0.737:0.737:0.737) (0.874:0.874:0.874))
        (PORT d[2] (0.953:0.953:0.953) (1.122:1.122:1.122))
        (PORT d[3] (0.74:0.74:0.74) (0.872:0.872:0.872))
        (PORT d[4] (1.055:1.055:1.055) (1.229:1.229:1.229))
        (PORT d[5] (1.005:1.005:1.005) (1.162:1.162:1.162))
        (PORT d[6] (0.84:0.84:0.84) (0.978:0.978:0.978))
        (PORT d[7] (0.704:0.704:0.704) (0.831:0.831:0.831))
        (PORT d[8] (0.685:0.685:0.685) (0.804:0.804:0.804))
        (PORT d[9] (0.913:0.913:0.913) (1.072:1.072:1.072))
        (PORT d[10] (0.7:0.7:0.7) (0.828:0.828:0.828))
        (PORT d[11] (0.896:0.896:0.896) (1.059:1.059:1.059))
        (PORT d[12] (0.878:0.878:0.878) (1.031:1.031:1.031))
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (PORT d[0] (0.859:0.859:0.859) (0.961:0.961:0.961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.926:0.926:0.926) (0.958:0.958:0.958))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.49:0.49:0.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.491:0.491:0.491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.467:0.467:0.467) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.324:0.324:0.324))
        (PORT datab (0.55:0.55:0.55) (0.656:0.656:0.656))
        (PORT datac (0.726:0.726:0.726) (0.838:0.838:0.838))
        (PORT datad (0.741:0.741:0.741) (0.851:0.851:0.851))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.331:0.331:0.331))
        (PORT datab (0.588:0.588:0.588) (0.671:0.671:0.671))
        (PORT datac (0.581:0.581:0.581) (0.654:0.654:0.654))
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.916:0.916:0.916) (1.086:1.086:1.086))
        (PORT d[1] (0.905:0.905:0.905) (1.059:1.059:1.059))
        (PORT d[2] (0.919:0.919:0.919) (1.079:1.079:1.079))
        (PORT d[3] (1.114:1.114:1.114) (1.311:1.311:1.311))
        (PORT d[4] (0.935:0.935:0.935) (1.096:1.096:1.096))
        (PORT d[5] (0.894:0.894:0.894) (1.05:1.05:1.05))
        (PORT d[6] (0.849:0.849:0.849) (0.991:0.991:0.991))
        (PORT d[7] (0.914:0.914:0.914) (1.079:1.079:1.079))
        (PORT d[8] (0.867:0.867:0.867) (1.024:1.024:1.024))
        (PORT d[9] (0.744:0.744:0.744) (0.882:0.882:0.882))
        (PORT d[10] (0.871:0.871:0.871) (1.023:1.023:1.023))
        (PORT d[11] (0.722:0.722:0.722) (0.852:0.852:0.852))
        (PORT d[12] (0.739:0.739:0.739) (0.869:0.869:0.869))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
        (PORT d[0] (0.628:0.628:0.628) (0.7:0.7:0.7))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.929:0.929:0.929) (0.961:0.961:0.961))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.469:0.469:0.469) (0.493:0.493:0.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.579:0.579:0.579) (0.682:0.682:0.682))
        (PORT d[1] (0.69:0.69:0.69) (0.808:0.808:0.808))
        (PORT d[2] (0.812:0.812:0.812) (0.935:0.935:0.935))
        (PORT d[3] (1.545:1.545:1.545) (1.795:1.795:1.795))
        (PORT d[4] (0.643:0.643:0.643) (0.745:0.745:0.745))
        (PORT d[5] (1.064:1.064:1.064) (1.244:1.244:1.244))
        (PORT d[6] (0.678:0.678:0.678) (0.792:0.792:0.792))
        (PORT d[7] (0.685:0.685:0.685) (0.802:0.802:0.802))
        (PORT d[8] (0.782:0.782:0.782) (0.904:0.904:0.904))
        (PORT d[9] (0.657:0.657:0.657) (0.767:0.767:0.767))
        (PORT d[10] (0.662:0.662:0.662) (0.772:0.772:0.772))
        (PORT d[11] (0.731:0.731:0.731) (0.854:0.854:0.854))
        (PORT d[12] (1.028:1.028:1.028) (1.186:1.186:1.186))
        (PORT clk (0.932:0.932:0.932) (0.965:0.965:0.965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.932:0.932:0.932) (0.965:0.965:0.965))
        (PORT d[0] (0.481:0.481:0.481) (0.514:0.514:0.514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.933:0.933:0.933) (0.966:0.966:0.966))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.914:0.914:0.914) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.454:0.454:0.454) (0.478:0.478:0.478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.455:0.455:0.455) (0.479:0.479:0.479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.455:0.455:0.455) (0.479:0.479:0.479))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.455:0.455:0.455) (0.479:0.479:0.479))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.97:0.97:0.97) (1.113:1.113:1.113))
        (PORT datab (0.492:0.492:0.492) (0.588:0.588:0.588))
        (PORT datac (0.127:0.127:0.127) (0.168:0.168:0.168))
        (PORT datad (0.467:0.467:0.467) (0.531:0.531:0.531))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.188:0.188:0.188) (0.193:0.193:0.193))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.566:0.566:0.566) (0.667:0.667:0.667))
        (PORT d[1] (1.226:1.226:1.226) (1.429:1.429:1.429))
        (PORT d[2] (1.168:1.168:1.168) (1.343:1.343:1.343))
        (PORT d[3] (1.381:1.381:1.381) (1.615:1.615:1.615))
        (PORT d[4] (1.033:1.033:1.033) (1.193:1.193:1.193))
        (PORT d[5] (0.881:0.881:0.881) (1.038:1.038:1.038))
        (PORT d[6] (0.857:0.857:0.857) (0.999:0.999:0.999))
        (PORT d[7] (1.025:1.025:1.025) (1.181:1.181:1.181))
        (PORT d[8] (1.28:1.28:1.28) (1.479:1.479:1.479))
        (PORT d[9] (0.855:0.855:0.855) (0.997:0.997:0.997))
        (PORT d[10] (0.846:0.846:0.846) (0.982:0.982:0.982))
        (PORT d[11] (0.529:0.529:0.529) (0.622:0.622:0.622))
        (PORT d[12] (1.2:1.2:1.2) (1.38:1.38:1.38))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (PORT d[0] (0.281:0.281:0.281) (0.295:0.295:0.295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.925:0.925:0.925) (0.958:0.958:0.958))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.465:0.465:0.465) (0.49:0.49:0.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.466:0.466:0.466) (0.491:0.491:0.491))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.8:0.8:0.8) (0.909:0.909:0.909))
        (PORT datab (0.102:0.102:0.102) (0.13:0.13:0.13))
        (PORT datad (0.298:0.298:0.298) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.196:0.196:0.196) (0.205:0.205:0.205))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.678:0.678:0.678) (0.806:0.806:0.806))
        (PORT d[1] (0.97:0.97:0.97) (1.145:1.145:1.145))
        (PORT d[2] (0.879:0.879:0.879) (1.036:1.036:1.036))
        (PORT d[3] (0.756:0.756:0.756) (0.891:0.891:0.891))
        (PORT d[4] (0.75:0.75:0.75) (0.888:0.888:0.888))
        (PORT d[5] (0.704:0.704:0.704) (0.833:0.833:0.833))
        (PORT d[6] (0.677:0.677:0.677) (0.797:0.797:0.797))
        (PORT d[7] (0.722:0.722:0.722) (0.856:0.856:0.856))
        (PORT d[8] (0.692:0.692:0.692) (0.814:0.814:0.814))
        (PORT d[9] (0.736:0.736:0.736) (0.876:0.876:0.876))
        (PORT d[10] (0.69:0.69:0.69) (0.813:0.813:0.813))
        (PORT d[11] (0.695:0.695:0.695) (0.824:0.824:0.824))
        (PORT d[12] (0.699:0.699:0.699) (0.829:0.829:0.829))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (0.616:0.616:0.616) (0.677:0.677:0.677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.93:0.93:0.93) (0.962:0.962:0.962))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.47:0.47:0.47) (0.494:0.494:0.494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.471:0.471:0.471) (0.495:0.495:0.495))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.593:0.593:0.593) (0.703:0.703:0.703))
        (PORT d[1] (0.968:0.968:0.968) (1.112:1.112:1.112))
        (PORT d[2] (0.813:0.813:0.813) (0.936:0.936:0.936))
        (PORT d[3] (1.538:1.538:1.538) (1.788:1.788:1.788))
        (PORT d[4] (0.355:0.355:0.355) (0.425:0.425:0.425))
        (PORT d[5] (0.899:0.899:0.899) (1.055:1.055:1.055))
        (PORT d[6] (0.528:0.528:0.528) (0.625:0.625:0.625))
        (PORT d[7] (0.507:0.507:0.507) (0.596:0.596:0.596))
        (PORT d[8] (0.486:0.486:0.486) (0.566:0.566:0.566))
        (PORT d[9] (0.994:0.994:0.994) (1.146:1.146:1.146))
        (PORT d[10] (0.855:0.855:0.855) (0.987:0.987:0.987))
        (PORT d[11] (0.743:0.743:0.743) (0.873:0.873:0.873))
        (PORT d[12] (1.042:1.042:1.042) (1.206:1.206:1.206))
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
        (PORT d[0] (0.433:0.433:0.433) (0.457:0.457:0.457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.922:0.922:0.922) (0.954:0.954:0.954))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.486:0.486:0.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.463:0.463:0.463) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.754:0.754:0.754) (0.883:0.883:0.883))
        (PORT d[1] (1.037:1.037:1.037) (1.223:1.223:1.223))
        (PORT d[2] (1.167:1.167:1.167) (1.343:1.343:1.343))
        (PORT d[3] (1.178:1.178:1.178) (1.378:1.378:1.378))
        (PORT d[4] (1.185:1.185:1.185) (1.373:1.373:1.373))
        (PORT d[5] (0.996:0.996:0.996) (1.151:1.151:1.151))
        (PORT d[6] (0.894:0.894:0.894) (1.047:1.047:1.047))
        (PORT d[7] (1.022:1.022:1.022) (1.182:1.182:1.182))
        (PORT d[8] (0.983:0.983:0.983) (1.137:1.137:1.137))
        (PORT d[9] (1.029:1.029:1.029) (1.194:1.194:1.194))
        (PORT d[10] (1.449:1.449:1.449) (1.665:1.665:1.665))
        (PORT d[11] (0.88:0.88:0.88) (1.021:1.021:1.021))
        (PORT d[12] (1.021:1.021:1.021) (1.178:1.178:1.178))
        (PORT clk (0.939:0.939:0.939) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.939:0.939:0.939) (0.973:0.973:0.973))
        (PORT d[0] (0.589:0.589:0.589) (0.646:0.646:0.646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.921:0.921:0.921) (0.954:0.954:0.954))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.461:0.461:0.461) (0.486:0.486:0.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.487:0.487:0.487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.462:0.462:0.462) (0.487:0.487:0.487))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.254:0.254:0.254) (0.332:0.332:0.332))
        (PORT datab (0.585:0.585:0.585) (0.664:0.664:0.664))
        (PORT datac (0.736:0.736:0.736) (0.835:0.835:0.835))
        (PORT datad (0.525:0.525:0.525) (0.622:0.622:0.622))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.759:0.759:0.759) (0.88:0.88:0.88))
        (PORT d[1] (0.827:0.827:0.827) (0.96:0.96:0.96))
        (PORT d[2] (0.682:0.682:0.682) (0.798:0.798:0.798))
        (PORT d[3] (0.774:0.774:0.774) (0.897:0.897:0.897))
        (PORT d[4] (0.663:0.663:0.663) (0.767:0.767:0.767))
        (PORT d[5] (1.079:1.079:1.079) (1.261:1.261:1.261))
        (PORT d[6] (0.697:0.697:0.697) (0.811:0.811:0.811))
        (PORT d[7] (0.825:0.825:0.825) (0.954:0.954:0.954))
        (PORT d[8] (0.688:0.688:0.688) (0.803:0.803:0.803))
        (PORT d[9] (0.978:0.978:0.978) (1.127:1.127:1.127))
        (PORT d[10] (0.694:0.694:0.694) (0.81:0.81:0.81))
        (PORT d[11] (0.886:0.886:0.886) (1.03:1.03:1.03))
        (PORT d[12] (1.009:1.009:1.009) (1.166:1.166:1.166))
        (PORT clk (0.937:0.937:0.937) (0.97:0.97:0.97))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.937:0.937:0.937) (0.97:0.97:0.97))
        (PORT d[0] (0.596:0.596:0.596) (0.641:0.641:0.641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.938:0.938:0.938) (0.971:0.971:0.971))
        (IOPATH (posedge clk) pulse (0:0:0) (1.104:1.104:1.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.919:0.919:0.919) (0.951:0.951:0.951))
        (IOPATH (posedge clk) q (0.164:0.164:0.164) (0.167:0.167:0.167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.025:0.025:0.025))
      (HOLD d (posedge clk) (0.09:0.09:0.09))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.459:0.459:0.459) (0.483:0.483:0.483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.46:0.46:0.46) (0.484:0.484:0.484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.46:0.46:0.46) (0.484:0.484:0.484))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.46:0.46:0.46) (0.484:0.484:0.484))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.421:0.421:0.421) (0.486:0.486:0.486))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datac (0.736:0.736:0.736) (0.825:0.825:0.825))
        (PORT datad (0.235:0.235:0.235) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.169:0.169:0.169) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
)
