INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/signed_lead_count_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signed_lead_count_log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/tb_signed_lead_count_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_signed_lead_count_log2'
