// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Apr 21 20:34:48 2025
// Host        : ZBL_Thinkbook running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_rx_0_sim_netlist.v
// Design      : aurora_64b66b_rx_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu49dr-ffvf1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_v12_0_3, Coregen v14.3_ip3, Number of lanes = 4, Line rate is double25.0Gbps, Reference Clock is double156.25MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    mmcm_not_locked_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    gt_pll_lock,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr_lane1,
    s_axi_awvalid_lane1,
    s_axi_awready_lane1,
    s_axi_awaddr_lane2,
    s_axi_awvalid_lane2,
    s_axi_awready_lane2,
    s_axi_awaddr_lane3,
    s_axi_awvalid_lane3,
    s_axi_awready_lane3,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_wvalid_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_bready_lane1,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_wvalid_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_bready_lane2,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_wvalid_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_bready_lane3,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr_lane1,
    s_axi_arvalid_lane1,
    s_axi_arready_lane1,
    s_axi_araddr_lane2,
    s_axi_arvalid_lane2,
    s_axi_arready_lane2,
    s_axi_araddr_lane3,
    s_axi_arvalid_lane3,
    s_axi_arready_lane3,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rdata_lane1,
    s_axi_rvalid_lane1,
    s_axi_rresp_lane1,
    s_axi_rready_lane1,
    s_axi_rdata_lane2,
    s_axi_rvalid_lane2,
    s_axi_rresp_lane2,
    s_axi_rready_lane2,
    s_axi_rdata_lane3,
    s_axi_rvalid_lane3,
    s_axi_rresp_lane3,
    s_axi_rready_lane3,
    init_clk,
    link_reset_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    sys_reset_out,
    gt_reset_out,
    tx_out_clk);
  output [255:0]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output mmcm_not_locked_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  output gt_pll_lock;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_awaddr_lane1;
  input s_axi_awvalid_lane1;
  output s_axi_awready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input s_axi_awvalid_lane2;
  output s_axi_awready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input s_axi_awvalid_lane3;
  output s_axi_awready_lane3;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_wvalid_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  input s_axi_bready_lane1;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_wvalid_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  input s_axi_bready_lane2;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_wvalid_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  input s_axi_bready_lane3;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  input [31:0]s_axi_araddr_lane1;
  input s_axi_arvalid_lane1;
  output s_axi_arready_lane1;
  input [31:0]s_axi_araddr_lane2;
  input s_axi_arvalid_lane2;
  output s_axi_arready_lane2;
  input [31:0]s_axi_araddr_lane3;
  input s_axi_arvalid_lane3;
  output s_axi_arready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_rvalid_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_rready_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_rvalid_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_rready_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_rvalid_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_rready_lane3;
  input init_clk;
  output link_reset_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output sys_reset_out;
  output gt_reset_out;
  output tx_out_clk;

  wire \<const0> ;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_rxcdrovrden_in;
  wire init_clk;
  wire link_reset_out;
  wire [255:0]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire sys_reset_out;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_inst_mmcm_not_locked_out_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane3_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane1_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane2_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane3_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane3_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support inst
       (.gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_n(gt_refclk1_n),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_refclk1_p(gt_refclk1_p),
        .gt_reset_out(gt_reset_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .init_clk(init_clk),
        .link_reset_out(link_reset_out),
        .m_axi_rx_tdata({m_axi_rx_tdata[255],m_axi_rx_tdata[254],m_axi_rx_tdata[253],m_axi_rx_tdata[252],m_axi_rx_tdata[251],m_axi_rx_tdata[250],m_axi_rx_tdata[249],m_axi_rx_tdata[248],m_axi_rx_tdata[247],m_axi_rx_tdata[246],m_axi_rx_tdata[245],m_axi_rx_tdata[244],m_axi_rx_tdata[243],m_axi_rx_tdata[242],m_axi_rx_tdata[241],m_axi_rx_tdata[240],m_axi_rx_tdata[239],m_axi_rx_tdata[238],m_axi_rx_tdata[237],m_axi_rx_tdata[236],m_axi_rx_tdata[235],m_axi_rx_tdata[234],m_axi_rx_tdata[233],m_axi_rx_tdata[232],m_axi_rx_tdata[231],m_axi_rx_tdata[230],m_axi_rx_tdata[229],m_axi_rx_tdata[228],m_axi_rx_tdata[227],m_axi_rx_tdata[226],m_axi_rx_tdata[225],m_axi_rx_tdata[224],m_axi_rx_tdata[223],m_axi_rx_tdata[222],m_axi_rx_tdata[221],m_axi_rx_tdata[220],m_axi_rx_tdata[219],m_axi_rx_tdata[218],m_axi_rx_tdata[217],m_axi_rx_tdata[216],m_axi_rx_tdata[215],m_axi_rx_tdata[214],m_axi_rx_tdata[213],m_axi_rx_tdata[212],m_axi_rx_tdata[211],m_axi_rx_tdata[210],m_axi_rx_tdata[209],m_axi_rx_tdata[208],m_axi_rx_tdata[207],m_axi_rx_tdata[206],m_axi_rx_tdata[205],m_axi_rx_tdata[204],m_axi_rx_tdata[203],m_axi_rx_tdata[202],m_axi_rx_tdata[201],m_axi_rx_tdata[200],m_axi_rx_tdata[199],m_axi_rx_tdata[198],m_axi_rx_tdata[197],m_axi_rx_tdata[196],m_axi_rx_tdata[195],m_axi_rx_tdata[194],m_axi_rx_tdata[193],m_axi_rx_tdata[192],m_axi_rx_tdata[191],m_axi_rx_tdata[190],m_axi_rx_tdata[189],m_axi_rx_tdata[188],m_axi_rx_tdata[187],m_axi_rx_tdata[186],m_axi_rx_tdata[185],m_axi_rx_tdata[184],m_axi_rx_tdata[183],m_axi_rx_tdata[182],m_axi_rx_tdata[181],m_axi_rx_tdata[180],m_axi_rx_tdata[179],m_axi_rx_tdata[178],m_axi_rx_tdata[177],m_axi_rx_tdata[176],m_axi_rx_tdata[175],m_axi_rx_tdata[174],m_axi_rx_tdata[173],m_axi_rx_tdata[172],m_axi_rx_tdata[171],m_axi_rx_tdata[170],m_axi_rx_tdata[169],m_axi_rx_tdata[168],m_axi_rx_tdata[167],m_axi_rx_tdata[166],m_axi_rx_tdata[165],m_axi_rx_tdata[164],m_axi_rx_tdata[163],m_axi_rx_tdata[162],m_axi_rx_tdata[161],m_axi_rx_tdata[160],m_axi_rx_tdata[159],m_axi_rx_tdata[158],m_axi_rx_tdata[157],m_axi_rx_tdata[156],m_axi_rx_tdata[155],m_axi_rx_tdata[154],m_axi_rx_tdata[153],m_axi_rx_tdata[152],m_axi_rx_tdata[151],m_axi_rx_tdata[150],m_axi_rx_tdata[149],m_axi_rx_tdata[148],m_axi_rx_tdata[147],m_axi_rx_tdata[146],m_axi_rx_tdata[145],m_axi_rx_tdata[144],m_axi_rx_tdata[143],m_axi_rx_tdata[142],m_axi_rx_tdata[141],m_axi_rx_tdata[140],m_axi_rx_tdata[139],m_axi_rx_tdata[138],m_axi_rx_tdata[137],m_axi_rx_tdata[136],m_axi_rx_tdata[135],m_axi_rx_tdata[134],m_axi_rx_tdata[133],m_axi_rx_tdata[132],m_axi_rx_tdata[131],m_axi_rx_tdata[130],m_axi_rx_tdata[129],m_axi_rx_tdata[128],m_axi_rx_tdata[127],m_axi_rx_tdata[126],m_axi_rx_tdata[125],m_axi_rx_tdata[124],m_axi_rx_tdata[123],m_axi_rx_tdata[122],m_axi_rx_tdata[121],m_axi_rx_tdata[120],m_axi_rx_tdata[119],m_axi_rx_tdata[118],m_axi_rx_tdata[117],m_axi_rx_tdata[116],m_axi_rx_tdata[115],m_axi_rx_tdata[114],m_axi_rx_tdata[113],m_axi_rx_tdata[112],m_axi_rx_tdata[111],m_axi_rx_tdata[110],m_axi_rx_tdata[109],m_axi_rx_tdata[108],m_axi_rx_tdata[107],m_axi_rx_tdata[106],m_axi_rx_tdata[105],m_axi_rx_tdata[104],m_axi_rx_tdata[103],m_axi_rx_tdata[102],m_axi_rx_tdata[101],m_axi_rx_tdata[100],m_axi_rx_tdata[99],m_axi_rx_tdata[98],m_axi_rx_tdata[97],m_axi_rx_tdata[96],m_axi_rx_tdata[95],m_axi_rx_tdata[94],m_axi_rx_tdata[93],m_axi_rx_tdata[92],m_axi_rx_tdata[91],m_axi_rx_tdata[90],m_axi_rx_tdata[89],m_axi_rx_tdata[88],m_axi_rx_tdata[87],m_axi_rx_tdata[86],m_axi_rx_tdata[85],m_axi_rx_tdata[84],m_axi_rx_tdata[83],m_axi_rx_tdata[82],m_axi_rx_tdata[81],m_axi_rx_tdata[80],m_axi_rx_tdata[79],m_axi_rx_tdata[78],m_axi_rx_tdata[77],m_axi_rx_tdata[76],m_axi_rx_tdata[75],m_axi_rx_tdata[74],m_axi_rx_tdata[73],m_axi_rx_tdata[72],m_axi_rx_tdata[71],m_axi_rx_tdata[70],m_axi_rx_tdata[69],m_axi_rx_tdata[68],m_axi_rx_tdata[67],m_axi_rx_tdata[66],m_axi_rx_tdata[65],m_axi_rx_tdata[64],m_axi_rx_tdata[63],m_axi_rx_tdata[62],m_axi_rx_tdata[61],m_axi_rx_tdata[60],m_axi_rx_tdata[59],m_axi_rx_tdata[58],m_axi_rx_tdata[57],m_axi_rx_tdata[56],m_axi_rx_tdata[55],m_axi_rx_tdata[54],m_axi_rx_tdata[53],m_axi_rx_tdata[52],m_axi_rx_tdata[51],m_axi_rx_tdata[50],m_axi_rx_tdata[49],m_axi_rx_tdata[48],m_axi_rx_tdata[47],m_axi_rx_tdata[46],m_axi_rx_tdata[45],m_axi_rx_tdata[44],m_axi_rx_tdata[43],m_axi_rx_tdata[42],m_axi_rx_tdata[41],m_axi_rx_tdata[40],m_axi_rx_tdata[39],m_axi_rx_tdata[38],m_axi_rx_tdata[37],m_axi_rx_tdata[36],m_axi_rx_tdata[35],m_axi_rx_tdata[34],m_axi_rx_tdata[33],m_axi_rx_tdata[32],m_axi_rx_tdata[31],m_axi_rx_tdata[30],m_axi_rx_tdata[29],m_axi_rx_tdata[28],m_axi_rx_tdata[27],m_axi_rx_tdata[26],m_axi_rx_tdata[25],m_axi_rx_tdata[24],m_axi_rx_tdata[23],m_axi_rx_tdata[22],m_axi_rx_tdata[21],m_axi_rx_tdata[20],m_axi_rx_tdata[19],m_axi_rx_tdata[18],m_axi_rx_tdata[17],m_axi_rx_tdata[16],m_axi_rx_tdata[15],m_axi_rx_tdata[14],m_axi_rx_tdata[13],m_axi_rx_tdata[12],m_axi_rx_tdata[11],m_axi_rx_tdata[10],m_axi_rx_tdata[9],m_axi_rx_tdata[8],m_axi_rx_tdata[7],m_axi_rx_tdata[6],m_axi_rx_tdata[5],m_axi_rx_tdata[4],m_axi_rx_tdata[3],m_axi_rx_tdata[2],m_axi_rx_tdata[1],m_axi_rx_tdata[0]}),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .mmcm_not_locked_out(NLW_inst_mmcm_not_locked_out_UNCONNECTED),
        .mmcm_not_locked_out2(mmcm_not_locked_out),
        .pma_init(pma_init),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .reset_pb(reset_pb),
        .rx_channel_up(rx_channel_up),
        .rx_hard_err(rx_hard_err),
        .rx_lane_up(rx_lane_up),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bresp_lane1(NLW_inst_s_axi_bresp_lane1_UNCONNECTED[1:0]),
        .s_axi_bresp_lane2(NLW_inst_s_axi_bresp_lane2_UNCONNECTED[1:0]),
        .s_axi_bresp_lane3(NLW_inst_s_axi_bresp_lane3_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:16],\^s_axi_rdata }),
        .s_axi_rdata_lane1({NLW_inst_s_axi_rdata_lane1_UNCONNECTED[31:16],\^s_axi_rdata_lane1 }),
        .s_axi_rdata_lane2({NLW_inst_s_axi_rdata_lane2_UNCONNECTED[31:16],\^s_axi_rdata_lane2 }),
        .s_axi_rdata_lane3({NLW_inst_s_axi_rdata_lane3_UNCONNECTED[31:16],\^s_axi_rdata_lane3 }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rresp_lane1(NLW_inst_s_axi_rresp_lane1_UNCONNECTED[1:0]),
        .s_axi_rresp_lane2(NLW_inst_s_axi_rresp_lane2_UNCONNECTED[1:0]),
        .s_axi_rresp_lane3(NLW_inst_s_axi_rresp_lane3_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[15:0]}),
        .s_axi_wdata_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane1[15:0]}),
        .s_axi_wdata_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane2[15:0]}),
        .s_axi_wdata_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane3[15:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane1({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane2({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane3({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sys_reset_out(sys_reset_out),
        .tx_out_clk(tx_out_clk),
        .user_clk_out(user_clk_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP
   (s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    drpen_in,
    drpwe_in,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    drpaddr_in,
    drpdi_in,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    in0,
    init_clk,
    s_axi_arvalid,
    drprdy_out,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    \drpdo_out_lane3_reg[15]_0 ,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3);
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  output [3:0]drpen_in;
  output [3:0]drpwe_in;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output [39:0]drpaddr_in;
  output [63:0]drpdi_in;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  input in0;
  input init_clk;
  input s_axi_arvalid;
  input [3:0]drprdy_out;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input [63:0]\drpdo_out_lane3_reg[15]_0 ;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;

  wire \FSM_onehot_AXI_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[3] ;
  wire [39:0]drpaddr_in;
  wire \drpaddr_in[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_18;
  wire [9:0]drpaddr_in_lane1;
  wire \drpaddr_in_lane1[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane2;
  wire \drpaddr_in_lane2[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane3;
  wire \drpaddr_in_lane3[9]_i_2_n_0 ;
  wire [63:0]drpdi_in;
  wire drpdi_in_17;
  wire drpdi_in_lane1;
  wire drpdi_in_lane2;
  wire drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire [63:0]\drpdo_out_lane3_reg[15]_0 ;
  wire [3:0]drpen_in;
  wire drpen_in_i_1_n_0;
  wire drpen_in_lane1_i_1_n_0;
  wire drpen_in_lane2_i_1_n_0;
  wire drpen_in_lane3_i_1_n_0;
  wire [3:0]drprdy_out;
  wire drprdy_out_1;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire [3:0]drpwe_in;
  wire drpwe_in_i_1_n_0;
  wire drpwe_in_lane1_i_1_n_0;
  wire drpwe_in_lane2_i_1_n_0;
  wire drpwe_in_lane3_i_1_n_0;
  wire in0;
  wire [9:0]in10;
  wire [9:0]in9;
  wire init_clk;
  wire p_0_in13_in;
  wire p_0_in17_in;
  wire p_0_in21_in;
  wire p_0_in25_in;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire rd_req_lane1;
  wire rd_req_lane10;
  wire rd_req_lane1_i_1_n_0;
  wire rd_req_lane2;
  wire rd_req_lane20;
  wire rd_req_lane2_i_1_n_0;
  wire rd_req_lane3;
  wire rd_req_lane30;
  wire rd_req_lane3_i_1_n_0;
  wire ready_det__1;
  wire ready_det_r_reg_n_0;
  wire reset;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire \s_axi_araddr_lane1_reg_n_0_[10] ;
  wire \s_axi_araddr_lane1_reg_n_0_[11] ;
  wire \s_axi_araddr_lane1_reg_n_0_[2] ;
  wire \s_axi_araddr_lane1_reg_n_0_[3] ;
  wire \s_axi_araddr_lane1_reg_n_0_[4] ;
  wire \s_axi_araddr_lane1_reg_n_0_[5] ;
  wire \s_axi_araddr_lane1_reg_n_0_[6] ;
  wire \s_axi_araddr_lane1_reg_n_0_[7] ;
  wire \s_axi_araddr_lane1_reg_n_0_[8] ;
  wire \s_axi_araddr_lane1_reg_n_0_[9] ;
  wire [9:0]s_axi_araddr_lane2;
  wire \s_axi_araddr_lane2_reg_n_0_[10] ;
  wire \s_axi_araddr_lane2_reg_n_0_[11] ;
  wire \s_axi_araddr_lane2_reg_n_0_[2] ;
  wire \s_axi_araddr_lane2_reg_n_0_[3] ;
  wire \s_axi_araddr_lane2_reg_n_0_[4] ;
  wire \s_axi_araddr_lane2_reg_n_0_[5] ;
  wire \s_axi_araddr_lane2_reg_n_0_[6] ;
  wire \s_axi_araddr_lane2_reg_n_0_[7] ;
  wire \s_axi_araddr_lane2_reg_n_0_[8] ;
  wire \s_axi_araddr_lane2_reg_n_0_[9] ;
  wire [9:0]s_axi_araddr_lane3;
  wire \s_axi_araddr_lane3_reg_n_0_[10] ;
  wire \s_axi_araddr_lane3_reg_n_0_[11] ;
  wire \s_axi_araddr_lane3_reg_n_0_[2] ;
  wire \s_axi_araddr_lane3_reg_n_0_[3] ;
  wire \s_axi_araddr_lane3_reg_n_0_[4] ;
  wire \s_axi_araddr_lane3_reg_n_0_[5] ;
  wire \s_axi_araddr_lane3_reg_n_0_[6] ;
  wire \s_axi_araddr_lane3_reg_n_0_[7] ;
  wire \s_axi_araddr_lane3_reg_n_0_[8] ;
  wire \s_axi_araddr_lane3_reg_n_0_[9] ;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane1_2;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane2_3;
  wire s_axi_arvalid_lane3;
  wire s_axi_arvalid_lane3_4;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire \s_axi_awaddr_lane1_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[9] ;
  wire [9:0]s_axi_awaddr_lane2;
  wire \s_axi_awaddr_lane2_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[9] ;
  wire [9:0]s_axi_awaddr_lane3;
  wire \s_axi_awaddr_lane3_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[9] ;
  wire s_axi_awready;
  wire s_axi_awready_i_1_n_0;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane1_i_1_n_0;
  wire s_axi_awready_lane1_reg_n_0;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane2_i_1_n_0;
  wire s_axi_awready_lane2_reg_n_0;
  wire s_axi_awready_lane3;
  wire s_axi_awready_lane3_i_1_n_0;
  wire s_axi_awready_lane3_reg_n_0;
  wire s_axi_awready_reg_n_0;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_9;
  wire s_axi_bvalid_i_1_n_0;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane1_10;
  wire s_axi_bvalid_lane1_i_1_n_0;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane2_11;
  wire s_axi_bvalid_lane2_i_1_n_0;
  wire s_axi_bvalid_lane3;
  wire s_axi_bvalid_lane3_12;
  wire s_axi_bvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_rdata;
  wire s_axi_rdata0;
  wire [15:0]s_axi_rdata_lane1;
  wire s_axi_rdata_lane10;
  wire [15:0]s_axi_rdata_lane2;
  wire s_axi_rdata_lane20;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rdata_lane30;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_13;
  wire s_axi_rvalid_i_1_n_0;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane1_14;
  wire s_axi_rvalid_lane1_i_1_n_0;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane2_15;
  wire s_axi_rvalid_lane2_i_1_n_0;
  wire s_axi_rvalid_lane3;
  wire s_axi_rvalid_lane3_16;
  wire s_axi_rvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire \s_axi_wdata_lane1_reg_n_0_[0] ;
  wire \s_axi_wdata_lane1_reg_n_0_[10] ;
  wire \s_axi_wdata_lane1_reg_n_0_[11] ;
  wire \s_axi_wdata_lane1_reg_n_0_[12] ;
  wire \s_axi_wdata_lane1_reg_n_0_[13] ;
  wire \s_axi_wdata_lane1_reg_n_0_[14] ;
  wire \s_axi_wdata_lane1_reg_n_0_[15] ;
  wire \s_axi_wdata_lane1_reg_n_0_[1] ;
  wire \s_axi_wdata_lane1_reg_n_0_[2] ;
  wire \s_axi_wdata_lane1_reg_n_0_[3] ;
  wire \s_axi_wdata_lane1_reg_n_0_[4] ;
  wire \s_axi_wdata_lane1_reg_n_0_[5] ;
  wire \s_axi_wdata_lane1_reg_n_0_[6] ;
  wire \s_axi_wdata_lane1_reg_n_0_[7] ;
  wire \s_axi_wdata_lane1_reg_n_0_[8] ;
  wire \s_axi_wdata_lane1_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane2;
  wire \s_axi_wdata_lane2_reg_n_0_[0] ;
  wire \s_axi_wdata_lane2_reg_n_0_[10] ;
  wire \s_axi_wdata_lane2_reg_n_0_[11] ;
  wire \s_axi_wdata_lane2_reg_n_0_[12] ;
  wire \s_axi_wdata_lane2_reg_n_0_[13] ;
  wire \s_axi_wdata_lane2_reg_n_0_[14] ;
  wire \s_axi_wdata_lane2_reg_n_0_[15] ;
  wire \s_axi_wdata_lane2_reg_n_0_[1] ;
  wire \s_axi_wdata_lane2_reg_n_0_[2] ;
  wire \s_axi_wdata_lane2_reg_n_0_[3] ;
  wire \s_axi_wdata_lane2_reg_n_0_[4] ;
  wire \s_axi_wdata_lane2_reg_n_0_[5] ;
  wire \s_axi_wdata_lane2_reg_n_0_[6] ;
  wire \s_axi_wdata_lane2_reg_n_0_[7] ;
  wire \s_axi_wdata_lane2_reg_n_0_[8] ;
  wire \s_axi_wdata_lane2_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane3;
  wire \s_axi_wdata_lane3_reg_n_0_[0] ;
  wire \s_axi_wdata_lane3_reg_n_0_[10] ;
  wire \s_axi_wdata_lane3_reg_n_0_[11] ;
  wire \s_axi_wdata_lane3_reg_n_0_[12] ;
  wire \s_axi_wdata_lane3_reg_n_0_[13] ;
  wire \s_axi_wdata_lane3_reg_n_0_[14] ;
  wire \s_axi_wdata_lane3_reg_n_0_[15] ;
  wire \s_axi_wdata_lane3_reg_n_0_[1] ;
  wire \s_axi_wdata_lane3_reg_n_0_[2] ;
  wire \s_axi_wdata_lane3_reg_n_0_[3] ;
  wire \s_axi_wdata_lane3_reg_n_0_[4] ;
  wire \s_axi_wdata_lane3_reg_n_0_[5] ;
  wire \s_axi_wdata_lane3_reg_n_0_[6] ;
  wire \s_axi_wdata_lane3_reg_n_0_[7] ;
  wire \s_axi_wdata_lane3_reg_n_0_[8] ;
  wire \s_axi_wdata_lane3_reg_n_0_[9] ;
  wire \s_axi_wdata_reg_n_0_[0] ;
  wire \s_axi_wdata_reg_n_0_[10] ;
  wire \s_axi_wdata_reg_n_0_[11] ;
  wire \s_axi_wdata_reg_n_0_[12] ;
  wire \s_axi_wdata_reg_n_0_[13] ;
  wire \s_axi_wdata_reg_n_0_[14] ;
  wire \s_axi_wdata_reg_n_0_[15] ;
  wire \s_axi_wdata_reg_n_0_[1] ;
  wire \s_axi_wdata_reg_n_0_[2] ;
  wire \s_axi_wdata_reg_n_0_[3] ;
  wire \s_axi_wdata_reg_n_0_[4] ;
  wire \s_axi_wdata_reg_n_0_[5] ;
  wire \s_axi_wdata_reg_n_0_[6] ;
  wire \s_axi_wdata_reg_n_0_[7] ;
  wire \s_axi_wdata_reg_n_0_[8] ;
  wire \s_axi_wdata_reg_n_0_[9] ;
  wire s_axi_wready;
  wire s_axi_wready_5;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane1_6;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane2_7;
  wire s_axi_wready_lane3;
  wire s_axi_wready_lane3_8;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_done_lane1;
  wire tx_done_lane1_i_1_n_0;
  wire tx_done_lane1_i_2_n_0;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_i_1_n_0;
  wire tx_done_lane2_i_2_n_0;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_i_1_n_0;
  wire tx_done_lane3_i_2_n_0;
  wire tx_done_lane3_r;
  wire tx_done_r;
  wire u_rst_sync_RESET_n_1;
  wire u_rst_sync_RESET_n_2;
  wire u_rst_sync_RESET_n_3;
  wire u_rst_sync_RESET_n_4;
  wire u_rst_sync_RESET_n_5;
  wire u_rst_sync_RESET_n_6;
  wire u_rst_sync_RESET_n_7;
  wire u_rst_sync_RESET_n_8;
  wire u_rst_sync_RESET_n_9;
  wire wr_req;
  wire wr_req0;
  wire wr_req_i_1_n_0;
  wire wr_req_lane1;
  wire wr_req_lane10;
  wire wr_req_lane1_i_1_n_0;
  wire wr_req_lane1_reg_n_0;
  wire wr_req_lane2;
  wire wr_req_lane20;
  wire wr_req_lane2_i_1_n_0;
  wire wr_req_lane2_reg_n_0;
  wire wr_req_lane3;
  wire wr_req_lane30;
  wire wr_req_lane3_i_1_n_0;
  wire wr_req_lane3_reg_n_0;
  wire wr_req_reg_n_0;

  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(wr_req),
        .I3(tx_done_r),
        .I4(tx_done),
        .I5(p_0_in25_in),
        .O(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(p_0_in25_in),
        .I2(tx_done),
        .I3(tx_done_r),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_arvalid),
        .O(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[3]_i_1 
       (.I0(s_axi_wready_5),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(wr_req),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready_5),
        .O(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane1[0]_i_1 
       (.I0(s_axi_arvalid_lane1),
        .I1(s_axi_awvalid_lane1),
        .I2(wr_req_lane1),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .I5(p_0_in21_in),
        .O(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane1[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(p_0_in21_in),
        .I2(tx_done_lane1),
        .I3(tx_done_lane1_r),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[2]_i_1 
       (.I0(wr_req_lane1),
        .I1(s_axi_arvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[3]_i_1 
       (.I0(s_axi_wready_lane1_6),
        .I1(s_axi_wvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane1[4]_i_1 
       (.I0(s_axi_awvalid_lane1),
        .I1(s_axi_arvalid_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_wvalid_lane1),
        .I4(s_axi_wready_lane1_6),
        .O(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ),
        .Q(wr_req_lane1),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ),
        .Q(p_0_in21_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane1_6),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane2[0]_i_1 
       (.I0(s_axi_arvalid_lane2),
        .I1(s_axi_awvalid_lane2),
        .I2(wr_req_lane2),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .I5(p_0_in17_in),
        .O(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane2[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(p_0_in17_in),
        .I2(tx_done_lane2),
        .I3(tx_done_lane2_r),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[2]_i_1 
       (.I0(wr_req_lane2),
        .I1(s_axi_arvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[3]_i_1 
       (.I0(s_axi_wready_lane2_7),
        .I1(s_axi_wvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane2[4]_i_1 
       (.I0(s_axi_awvalid_lane2),
        .I1(s_axi_arvalid_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_wvalid_lane2),
        .I4(s_axi_wready_lane2_7),
        .O(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ),
        .Q(wr_req_lane2),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ),
        .Q(p_0_in17_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane2_7),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane3[0]_i_1 
       (.I0(s_axi_arvalid_lane3),
        .I1(s_axi_awvalid_lane3),
        .I2(wr_req_lane3),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .I5(p_0_in13_in),
        .O(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane3[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(p_0_in13_in),
        .I2(tx_done_lane3),
        .I3(tx_done_lane3_r),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[2]_i_1 
       (.I0(wr_req_lane3),
        .I1(s_axi_arvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[3]_i_1 
       (.I0(s_axi_wready_lane3_8),
        .I1(s_axi_wvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane3[4]_i_1 
       (.I0(s_axi_awvalid_lane3),
        .I1(s_axi_arvalid_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_wvalid_lane3),
        .I4(s_axi_wready_lane3_8),
        .O(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ),
        .Q(wr_req_lane3),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane3_8),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ),
        .Q(wr_req),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ),
        .Q(s_axi_wready_5),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[0]_i_1 
       (.I0(in9[0]),
        .I1(s_axi_wready_5),
        .I2(in10[0]),
        .O(drpaddr_in_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[1]_i_1 
       (.I0(in9[1]),
        .I1(s_axi_wready_5),
        .I2(in10[1]),
        .O(drpaddr_in_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[2]_i_1 
       (.I0(in9[2]),
        .I1(s_axi_wready_5),
        .I2(in10[2]),
        .O(drpaddr_in_18[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[3]_i_1 
       (.I0(in9[3]),
        .I1(s_axi_wready_5),
        .I2(in10[3]),
        .O(drpaddr_in_18[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[4]_i_1 
       (.I0(in9[4]),
        .I1(s_axi_wready_5),
        .I2(in10[4]),
        .O(drpaddr_in_18[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[5]_i_1 
       (.I0(in9[5]),
        .I1(s_axi_wready_5),
        .I2(in10[5]),
        .O(drpaddr_in_18[5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[6]_i_1 
       (.I0(in9[6]),
        .I1(s_axi_wready_5),
        .I2(in10[6]),
        .O(drpaddr_in_18[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[7]_i_1 
       (.I0(in9[7]),
        .I1(s_axi_wready_5),
        .I2(in10[7]),
        .O(drpaddr_in_18[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[8]_i_1 
       (.I0(in9[8]),
        .I1(s_axi_wready_5),
        .I2(in10[8]),
        .O(drpaddr_in_18[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .O(\drpaddr_in[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[9]_i_3 
       (.I0(in9[9]),
        .I1(s_axi_wready_5),
        .I2(in10[9]),
        .O(drpaddr_in_18[9]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[0]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[2] ),
        .O(drpaddr_in_lane1[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[1]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[3] ),
        .O(drpaddr_in_lane1[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[2]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[4] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[4] ),
        .O(drpaddr_in_lane1[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[3]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[5] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[5] ),
        .O(drpaddr_in_lane1[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[4]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[6] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[6] ),
        .O(drpaddr_in_lane1[4]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[5]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[7] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[7] ),
        .O(drpaddr_in_lane1[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[6]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[8] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[8] ),
        .O(drpaddr_in_lane1[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[7]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[9] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[9] ),
        .O(drpaddr_in_lane1[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[8]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[10] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[10] ),
        .O(drpaddr_in_lane1[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane1[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .O(\drpaddr_in_lane1[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[9]_i_3 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[11] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[11] ),
        .O(drpaddr_in_lane1[9]));
  FDRE \drpaddr_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[0]),
        .Q(drpaddr_in[10]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[1]),
        .Q(drpaddr_in[11]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[2]),
        .Q(drpaddr_in[12]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[3]),
        .Q(drpaddr_in[13]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[4]),
        .Q(drpaddr_in[14]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[5]),
        .Q(drpaddr_in[15]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[6]),
        .Q(drpaddr_in[16]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[7]),
        .Q(drpaddr_in[17]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[8]),
        .Q(drpaddr_in[18]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[9]),
        .Q(drpaddr_in[19]),
        .R(u_rst_sync_RESET_n_4));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[0]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[2] ),
        .O(drpaddr_in_lane2[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[1]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[3] ),
        .O(drpaddr_in_lane2[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[2]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[4] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[4] ),
        .O(drpaddr_in_lane2[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[3]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[5] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[5] ),
        .O(drpaddr_in_lane2[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[4]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[6] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[6] ),
        .O(drpaddr_in_lane2[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[5]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[7] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[7] ),
        .O(drpaddr_in_lane2[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[6]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[8] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[8] ),
        .O(drpaddr_in_lane2[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[7]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[9] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[9] ),
        .O(drpaddr_in_lane2[7]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[8]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[10] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[10] ),
        .O(drpaddr_in_lane2[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane2[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .O(\drpaddr_in_lane2[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[9]_i_3 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[11] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[11] ),
        .O(drpaddr_in_lane2[9]));
  FDRE \drpaddr_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[0]),
        .Q(drpaddr_in[20]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[1]),
        .Q(drpaddr_in[21]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[2]),
        .Q(drpaddr_in[22]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[3]),
        .Q(drpaddr_in[23]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[4]),
        .Q(drpaddr_in[24]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[5]),
        .Q(drpaddr_in[25]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[6]),
        .Q(drpaddr_in[26]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[7]),
        .Q(drpaddr_in[27]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[8]),
        .Q(drpaddr_in[28]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[9]),
        .Q(drpaddr_in[29]),
        .R(u_rst_sync_RESET_n_6));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[0]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[2] ),
        .O(drpaddr_in_lane3[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[1]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[3] ),
        .O(drpaddr_in_lane3[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[2]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[4] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[4] ),
        .O(drpaddr_in_lane3[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[3]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[5] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[5] ),
        .O(drpaddr_in_lane3[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[4]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[6] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[6] ),
        .O(drpaddr_in_lane3[4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[5]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[7] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[7] ),
        .O(drpaddr_in_lane3[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[6]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[8] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[8] ),
        .O(drpaddr_in_lane3[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[7]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[9] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[9] ),
        .O(drpaddr_in_lane3[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[8]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[10] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[10] ),
        .O(drpaddr_in_lane3[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane3[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .O(\drpaddr_in_lane3[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[9]_i_3 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[11] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[11] ),
        .O(drpaddr_in_lane3[9]));
  FDRE \drpaddr_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[0]),
        .Q(drpaddr_in[30]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[1]),
        .Q(drpaddr_in[31]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[2]),
        .Q(drpaddr_in[32]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[3]),
        .Q(drpaddr_in[33]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[4]),
        .Q(drpaddr_in[34]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[5]),
        .Q(drpaddr_in[35]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[6]),
        .Q(drpaddr_in[36]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[7]),
        .Q(drpaddr_in[37]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[8]),
        .Q(drpaddr_in[38]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[9]),
        .Q(drpaddr_in[39]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[0]),
        .Q(drpaddr_in[0]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[1]),
        .Q(drpaddr_in[1]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[2]),
        .Q(drpaddr_in[2]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[3]),
        .Q(drpaddr_in[3]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[4]),
        .Q(drpaddr_in[4]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[5]),
        .Q(drpaddr_in[5]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[6]),
        .Q(drpaddr_in[6]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[7]),
        .Q(drpaddr_in[7]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[8]),
        .Q(drpaddr_in[8]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[9]),
        .Q(drpaddr_in[9]),
        .R(u_rst_sync_RESET_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_5),
        .O(drpdi_in_17));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane1[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_6),
        .O(drpdi_in_lane1));
  FDRE \drpdi_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .Q(drpdi_in[16]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .Q(drpdi_in[26]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .Q(drpdi_in[27]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .Q(drpdi_in[28]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .Q(drpdi_in[29]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .Q(drpdi_in[30]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .Q(drpdi_in[31]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .Q(drpdi_in[17]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .Q(drpdi_in[18]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .Q(drpdi_in[19]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .Q(drpdi_in[20]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .Q(drpdi_in[21]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .Q(drpdi_in[22]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .Q(drpdi_in[23]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .Q(drpdi_in[24]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .Q(drpdi_in[25]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane2[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .O(drpdi_in_lane2));
  FDRE \drpdi_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .Q(drpdi_in[32]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .Q(drpdi_in[42]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .Q(drpdi_in[43]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .Q(drpdi_in[44]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .Q(drpdi_in[45]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .Q(drpdi_in[46]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .Q(drpdi_in[47]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .Q(drpdi_in[33]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .Q(drpdi_in[34]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .Q(drpdi_in[35]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .Q(drpdi_in[36]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .Q(drpdi_in[37]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .Q(drpdi_in[38]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .Q(drpdi_in[39]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .Q(drpdi_in[40]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .Q(drpdi_in[41]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane3[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .O(drpdi_in_lane3));
  FDRE \drpdi_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .Q(drpdi_in[48]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .Q(drpdi_in[58]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .Q(drpdi_in[59]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .Q(drpdi_in[60]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .Q(drpdi_in[61]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .Q(drpdi_in[62]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .Q(drpdi_in[63]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .Q(drpdi_in[49]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .Q(drpdi_in[50]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .Q(drpdi_in[51]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .Q(drpdi_in[52]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .Q(drpdi_in[53]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .Q(drpdi_in[54]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .Q(drpdi_in[55]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .Q(drpdi_in[56]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .Q(drpdi_in[57]),
        .R(reset));
  FDRE \drpdi_in_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[0] ),
        .Q(drpdi_in[0]),
        .R(reset));
  FDRE \drpdi_in_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[10] ),
        .Q(drpdi_in[10]),
        .R(reset));
  FDRE \drpdi_in_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[11] ),
        .Q(drpdi_in[11]),
        .R(reset));
  FDRE \drpdi_in_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[12] ),
        .Q(drpdi_in[12]),
        .R(reset));
  FDRE \drpdi_in_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[13] ),
        .Q(drpdi_in[13]),
        .R(reset));
  FDRE \drpdi_in_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[14] ),
        .Q(drpdi_in[14]),
        .R(reset));
  FDRE \drpdi_in_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[15] ),
        .Q(drpdi_in[15]),
        .R(reset));
  FDRE \drpdi_in_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[1] ),
        .Q(drpdi_in[1]),
        .R(reset));
  FDRE \drpdi_in_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[2] ),
        .Q(drpdi_in[2]),
        .R(reset));
  FDRE \drpdi_in_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[3] ),
        .Q(drpdi_in[3]),
        .R(reset));
  FDRE \drpdi_in_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[4] ),
        .Q(drpdi_in[4]),
        .R(reset));
  FDRE \drpdi_in_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[5] ),
        .Q(drpdi_in[5]),
        .R(reset));
  FDRE \drpdi_in_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[6] ),
        .Q(drpdi_in[6]),
        .R(reset));
  FDRE \drpdi_in_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[7] ),
        .Q(drpdi_in[7]),
        .R(reset));
  FDRE \drpdi_in_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[8] ),
        .Q(drpdi_in[8]),
        .R(reset));
  FDRE \drpdi_in_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[9] ),
        .Q(drpdi_in[9]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [16]),
        .Q(drpdo_out_lane1[0]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [26]),
        .Q(drpdo_out_lane1[10]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [27]),
        .Q(drpdo_out_lane1[11]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [28]),
        .Q(drpdo_out_lane1[12]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [29]),
        .Q(drpdo_out_lane1[13]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [30]),
        .Q(drpdo_out_lane1[14]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [31]),
        .Q(drpdo_out_lane1[15]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [17]),
        .Q(drpdo_out_lane1[1]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [18]),
        .Q(drpdo_out_lane1[2]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [19]),
        .Q(drpdo_out_lane1[3]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [20]),
        .Q(drpdo_out_lane1[4]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [21]),
        .Q(drpdo_out_lane1[5]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [22]),
        .Q(drpdo_out_lane1[6]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [23]),
        .Q(drpdo_out_lane1[7]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [24]),
        .Q(drpdo_out_lane1[8]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [25]),
        .Q(drpdo_out_lane1[9]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [32]),
        .Q(drpdo_out_lane2[0]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [42]),
        .Q(drpdo_out_lane2[10]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [43]),
        .Q(drpdo_out_lane2[11]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [44]),
        .Q(drpdo_out_lane2[12]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [45]),
        .Q(drpdo_out_lane2[13]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [46]),
        .Q(drpdo_out_lane2[14]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [47]),
        .Q(drpdo_out_lane2[15]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [33]),
        .Q(drpdo_out_lane2[1]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [34]),
        .Q(drpdo_out_lane2[2]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [35]),
        .Q(drpdo_out_lane2[3]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [36]),
        .Q(drpdo_out_lane2[4]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [37]),
        .Q(drpdo_out_lane2[5]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [38]),
        .Q(drpdo_out_lane2[6]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [39]),
        .Q(drpdo_out_lane2[7]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [40]),
        .Q(drpdo_out_lane2[8]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [41]),
        .Q(drpdo_out_lane2[9]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [48]),
        .Q(drpdo_out_lane3[0]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [58]),
        .Q(drpdo_out_lane3[10]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [59]),
        .Q(drpdo_out_lane3[11]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [60]),
        .Q(drpdo_out_lane3[12]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [61]),
        .Q(drpdo_out_lane3[13]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [62]),
        .Q(drpdo_out_lane3[14]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [63]),
        .Q(drpdo_out_lane3[15]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [49]),
        .Q(drpdo_out_lane3[1]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [50]),
        .Q(drpdo_out_lane3[2]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [51]),
        .Q(drpdo_out_lane3[3]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [52]),
        .Q(drpdo_out_lane3[4]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [53]),
        .Q(drpdo_out_lane3[5]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [54]),
        .Q(drpdo_out_lane3[6]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [55]),
        .Q(drpdo_out_lane3[7]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [56]),
        .Q(drpdo_out_lane3[8]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [57]),
        .Q(drpdo_out_lane3[9]),
        .R(reset));
  FDRE \drpdo_out_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [0]),
        .Q(drpdo_out[0]),
        .R(reset));
  FDRE \drpdo_out_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [10]),
        .Q(drpdo_out[10]),
        .R(reset));
  FDRE \drpdo_out_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [11]),
        .Q(drpdo_out[11]),
        .R(reset));
  FDRE \drpdo_out_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [12]),
        .Q(drpdo_out[12]),
        .R(reset));
  FDRE \drpdo_out_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [13]),
        .Q(drpdo_out[13]),
        .R(reset));
  FDRE \drpdo_out_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [14]),
        .Q(drpdo_out[14]),
        .R(reset));
  FDRE \drpdo_out_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [15]),
        .Q(drpdo_out[15]),
        .R(reset));
  FDRE \drpdo_out_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [1]),
        .Q(drpdo_out[1]),
        .R(reset));
  FDRE \drpdo_out_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [2]),
        .Q(drpdo_out[2]),
        .R(reset));
  FDRE \drpdo_out_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [3]),
        .Q(drpdo_out[3]),
        .R(reset));
  FDRE \drpdo_out_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [4]),
        .Q(drpdo_out[4]),
        .R(reset));
  FDRE \drpdo_out_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [5]),
        .Q(drpdo_out[5]),
        .R(reset));
  FDRE \drpdo_out_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [6]),
        .Q(drpdo_out[6]),
        .R(reset));
  FDRE \drpdo_out_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [7]),
        .Q(drpdo_out[7]),
        .R(reset));
  FDRE \drpdo_out_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [8]),
        .Q(drpdo_out[8]),
        .R(reset));
  FDRE \drpdo_out_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [9]),
        .Q(drpdo_out[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(tx_done),
        .I3(p_0_in25_in),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I5(drpen_in[0]),
        .O(drpen_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .I2(tx_done_lane1),
        .I3(p_0_in21_in),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I5(drpen_in[1]),
        .O(drpen_in_lane1_i_1_n_0));
  FDRE drpen_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane1_i_1_n_0),
        .Q(drpen_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(tx_done_lane2),
        .I3(p_0_in17_in),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I5(drpen_in[2]),
        .O(drpen_in_lane2_i_1_n_0));
  FDRE drpen_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane2_i_1_n_0),
        .Q(drpen_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(tx_done_lane3),
        .I3(p_0_in13_in),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I5(drpen_in[3]),
        .O(drpen_in_lane3_i_1_n_0));
  FDRE drpen_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane3_i_1_n_0),
        .Q(drpen_in[3]),
        .R(reset));
  FDRE drpen_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_i_1_n_0),
        .Q(drpen_in[0]),
        .R(reset));
  FDRE drprdy_out_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[1]),
        .Q(drprdy_out_lane1),
        .R(reset));
  FDRE drprdy_out_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[2]),
        .Q(drprdy_out_lane2),
        .R(reset));
  FDRE drprdy_out_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[3]),
        .Q(drprdy_out_lane3),
        .R(reset));
  FDRE drprdy_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[0]),
        .Q(drprdy_out_1),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_5),
        .I2(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I3(p_0_in25_in),
        .I4(tx_done),
        .I5(drpwe_in[0]),
        .O(drpwe_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_wready_lane1_6),
        .I3(p_0_in21_in),
        .I4(tx_done_lane1),
        .I5(drpwe_in[1]),
        .O(drpwe_in_lane1_i_1_n_0));
  FDRE drpwe_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane1_i_1_n_0),
        .Q(drpwe_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I3(p_0_in17_in),
        .I4(tx_done_lane2),
        .I5(drpwe_in[2]),
        .O(drpwe_in_lane2_i_1_n_0));
  FDRE drpwe_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane2_i_1_n_0),
        .Q(drpwe_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I3(p_0_in13_in),
        .I4(tx_done_lane3),
        .I5(drpwe_in[3]),
        .O(drpwe_in_lane3_i_1_n_0));
  FDRE drpwe_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane3_i_1_n_0),
        .Q(drpwe_in[3]),
        .R(reset));
  FDRE drpwe_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_i_1_n_0),
        .Q(drpwe_in[0]),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_i_1
       (.I0(rd_req0),
        .I1(wr_req),
        .I2(rd_req),
        .O(rd_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid_0),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_arvalid),
        .O(rd_req0));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane1_i_1
       (.I0(rd_req_lane10),
        .I1(wr_req_lane1),
        .I2(rd_req_lane1),
        .O(rd_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane1_i_2
       (.I0(s_axi_wready_lane1_6),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_awvalid_lane1),
        .I3(s_axi_arvalid_lane1_2),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_arvalid_lane1),
        .O(rd_req_lane10));
  FDRE rd_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane1_i_1_n_0),
        .Q(rd_req_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane2_i_1
       (.I0(rd_req_lane20),
        .I1(wr_req_lane2),
        .I2(rd_req_lane2),
        .O(rd_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(s_axi_awvalid_lane2),
        .I3(s_axi_arvalid_lane2_3),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_arvalid_lane2),
        .O(rd_req_lane20));
  FDRE rd_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane2_i_1_n_0),
        .Q(rd_req_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane3_i_1
       (.I0(rd_req_lane30),
        .I1(wr_req_lane3),
        .I2(rd_req_lane3),
        .O(rd_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(s_axi_awvalid_lane3),
        .I3(s_axi_arvalid_lane3_4),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_arvalid_lane3),
        .O(rd_req_lane30));
  FDRE rd_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane3_i_1_n_0),
        .Q(rd_req_lane3),
        .R(reset));
  FDRE rd_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ready_det_r_i_2
       (.I0(s_axi_rready),
        .I1(rd_req),
        .I2(s_axi_bready),
        .I3(wr_req_reg_n_0),
        .I4(ready_det_r_reg_n_0),
        .O(ready_det__1));
  FDRE ready_det_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_RESET_n_1),
        .Q(ready_det_r_reg_n_0),
        .R(1'b0));
  FDRE \s_axi_araddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[8]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[9]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[0]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[1]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[2]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[3]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[4]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[5]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[6]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[7]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[8]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[9]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[0]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[1]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[2]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[3]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[4]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[5]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[6]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[7]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[8]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[9]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[0]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[1]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[2]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[3]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[4]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[5]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[6]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[7]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[8]),
        .Q(in10[8]),
        .R(reset));
  FDRE \s_axi_araddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[9]),
        .Q(in10[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[0]),
        .Q(in10[0]),
        .R(reset));
  FDRE \s_axi_araddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[1]),
        .Q(in10[1]),
        .R(reset));
  FDRE \s_axi_araddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[2]),
        .Q(in10[2]),
        .R(reset));
  FDRE \s_axi_araddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[3]),
        .Q(in10[3]),
        .R(reset));
  FDRE \s_axi_araddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[4]),
        .Q(in10[4]),
        .R(reset));
  FDRE \s_axi_araddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[5]),
        .Q(in10[5]),
        .R(reset));
  FDRE \s_axi_araddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[6]),
        .Q(in10[6]),
        .R(reset));
  FDRE \s_axi_araddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[7]),
        .Q(in10[7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wready_5),
        .I5(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_arready));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1_2),
        .I2(s_axi_arvalid_lane1),
        .I3(s_axi_awvalid_lane1),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I5(s_axi_wready_lane1_6),
        .O(s_axi_arready_lane1));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2_3),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_awvalid_lane2),
        .I4(s_axi_wready_lane2_7),
        .I5(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_arready_lane2));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_4),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_awvalid_lane3),
        .I4(s_axi_wready_lane3_8),
        .I5(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_arready_lane3));
  FDRE s_axi_arvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane1),
        .Q(s_axi_arvalid_lane1_2),
        .R(reset));
  FDRE s_axi_arvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane2),
        .Q(s_axi_arvalid_lane2_3),
        .R(reset));
  FDRE s_axi_arvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane3),
        .Q(s_axi_arvalid_lane3_4),
        .R(reset));
  FDRE s_axi_arvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid),
        .Q(s_axi_arvalid_0),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[8]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[9]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[0]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[1]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[2]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[3]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[4]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[5]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[6]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[7]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[8]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[9]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[0]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[1]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[2]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[3]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[4]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[5]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[6]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[7]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[8]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[9]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[0]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[1]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[2]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[3]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[4]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[5]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[6]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[7]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[8]),
        .Q(in9[8]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[9]),
        .Q(in9[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[0]),
        .Q(in9[0]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[1]),
        .Q(in9[1]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[2]),
        .Q(in9[2]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[3]),
        .Q(in9[3]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[4]),
        .Q(in9[4]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[5]),
        .Q(in9[5]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[6]),
        .Q(in9[6]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[7]),
        .Q(in9[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_wready_5),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_i_1
       (.I0(wr_req_reg_n_0),
        .I1(rd_req),
        .I2(wr_req),
        .I3(s_axi_awready_reg_n_0),
        .O(s_axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1),
        .I2(s_axi_arvalid_lane1_2),
        .I3(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I4(s_axi_wready_lane1_6),
        .O(s_axi_awready_lane1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane1_i_1
       (.I0(wr_req_lane1_reg_n_0),
        .I1(rd_req_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_awready_lane1_reg_n_0),
        .O(s_axi_awready_lane1_i_1_n_0));
  FDRE s_axi_awready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane1_i_1_n_0),
        .Q(s_axi_awready_lane1_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2),
        .I2(s_axi_arvalid_lane2_3),
        .I3(s_axi_wready_lane2_7),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_awready_lane2));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane2_i_1
       (.I0(wr_req_lane2_reg_n_0),
        .I1(rd_req_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_awready_lane2_reg_n_0),
        .O(s_axi_awready_lane2_i_1_n_0));
  FDRE s_axi_awready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane2_i_1_n_0),
        .Q(s_axi_awready_lane2_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_4),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_wready_lane3_8),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_awready_lane3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane3_i_1
       (.I0(wr_req_lane3_reg_n_0),
        .I1(rd_req_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_awready_lane3_reg_n_0),
        .O(s_axi_awready_lane3_i_1_n_0));
  FDRE s_axi_awready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane3_i_1_n_0),
        .Q(s_axi_awready_lane3_reg_n_0),
        .R(reset));
  FDRE s_axi_awready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_i_1_n_0),
        .Q(s_axi_awready_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_INST_0
       (.I0(s_axi_bvalid_9),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_bvalid_9),
        .I3(wr_req_reg_n_0),
        .I4(drprdy_out_1),
        .O(s_axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane1_INST_0
       (.I0(s_axi_bvalid_lane1_10),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_bvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_bvalid_lane1_10),
        .I3(wr_req_lane1_reg_n_0),
        .I4(drprdy_out_lane1),
        .O(s_axi_bvalid_lane1_i_1_n_0));
  FDRE s_axi_bvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane1_i_1_n_0),
        .Q(s_axi_bvalid_lane1_10),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane2_INST_0
       (.I0(s_axi_bvalid_lane2_11),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_bvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_bvalid_lane2_11),
        .I3(wr_req_lane2_reg_n_0),
        .I4(drprdy_out_lane2),
        .O(s_axi_bvalid_lane2_i_1_n_0));
  FDRE s_axi_bvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane2_i_1_n_0),
        .Q(s_axi_bvalid_lane2_11),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane3_INST_0
       (.I0(s_axi_bvalid_lane3_12),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_bvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_bvalid_lane3_12),
        .I3(wr_req_lane3_reg_n_0),
        .I4(drprdy_out_lane3),
        .O(s_axi_bvalid_lane3_i_1_n_0));
  FDRE s_axi_bvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane3_i_1_n_0),
        .Q(s_axi_bvalid_lane3_12),
        .R(reset));
  FDRE s_axi_bvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid_9),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata[15]_i_2 
       (.I0(drprdy_out_1),
        .I1(s_axi_rvalid_13),
        .O(s_axi_rdata0));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane1[15]_i_2 
       (.I0(drprdy_out_lane1),
        .I1(s_axi_rvalid_lane1_14),
        .O(s_axi_rdata_lane10));
  FDRE \s_axi_rdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[0]),
        .Q(s_axi_rdata_lane1[0]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[10]),
        .Q(s_axi_rdata_lane1[10]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[11]),
        .Q(s_axi_rdata_lane1[11]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[12]),
        .Q(s_axi_rdata_lane1[12]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[13]),
        .Q(s_axi_rdata_lane1[13]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[14]),
        .Q(s_axi_rdata_lane1[14]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[15]),
        .Q(s_axi_rdata_lane1[15]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[1]),
        .Q(s_axi_rdata_lane1[1]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[2]),
        .Q(s_axi_rdata_lane1[2]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[3]),
        .Q(s_axi_rdata_lane1[3]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[4]),
        .Q(s_axi_rdata_lane1[4]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[5]),
        .Q(s_axi_rdata_lane1[5]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[6]),
        .Q(s_axi_rdata_lane1[6]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[7]),
        .Q(s_axi_rdata_lane1[7]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[8]),
        .Q(s_axi_rdata_lane1[8]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[9]),
        .Q(s_axi_rdata_lane1[9]),
        .R(u_rst_sync_RESET_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane2[15]_i_2 
       (.I0(drprdy_out_lane2),
        .I1(s_axi_rvalid_lane2_15),
        .O(s_axi_rdata_lane20));
  FDRE \s_axi_rdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[0]),
        .Q(s_axi_rdata_lane2[0]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[10]),
        .Q(s_axi_rdata_lane2[10]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[11]),
        .Q(s_axi_rdata_lane2[11]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[12]),
        .Q(s_axi_rdata_lane2[12]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[13]),
        .Q(s_axi_rdata_lane2[13]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[14]),
        .Q(s_axi_rdata_lane2[14]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[15]),
        .Q(s_axi_rdata_lane2[15]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[1]),
        .Q(s_axi_rdata_lane2[1]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[2]),
        .Q(s_axi_rdata_lane2[2]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[3]),
        .Q(s_axi_rdata_lane2[3]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[4]),
        .Q(s_axi_rdata_lane2[4]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[5]),
        .Q(s_axi_rdata_lane2[5]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[6]),
        .Q(s_axi_rdata_lane2[6]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[7]),
        .Q(s_axi_rdata_lane2[7]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[8]),
        .Q(s_axi_rdata_lane2[8]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[9]),
        .Q(s_axi_rdata_lane2[9]),
        .R(u_rst_sync_RESET_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane3[15]_i_2 
       (.I0(drprdy_out_lane3),
        .I1(s_axi_rvalid_lane3_16),
        .O(s_axi_rdata_lane30));
  FDRE \s_axi_rdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[0]),
        .Q(s_axi_rdata_lane3[0]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[10]),
        .Q(s_axi_rdata_lane3[10]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[11]),
        .Q(s_axi_rdata_lane3[11]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[12]),
        .Q(s_axi_rdata_lane3[12]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[13]),
        .Q(s_axi_rdata_lane3[13]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[14]),
        .Q(s_axi_rdata_lane3[14]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[15]),
        .Q(s_axi_rdata_lane3[15]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[1]),
        .Q(s_axi_rdata_lane3[1]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[2]),
        .Q(s_axi_rdata_lane3[2]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[3]),
        .Q(s_axi_rdata_lane3[3]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[4]),
        .Q(s_axi_rdata_lane3[4]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[5]),
        .Q(s_axi_rdata_lane3[5]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[6]),
        .Q(s_axi_rdata_lane3[6]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[7]),
        .Q(s_axi_rdata_lane3[7]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[8]),
        .Q(s_axi_rdata_lane3[8]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[9]),
        .Q(s_axi_rdata_lane3[9]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[0]),
        .Q(s_axi_rdata[0]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[10]),
        .Q(s_axi_rdata[10]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[11]),
        .Q(s_axi_rdata[11]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[12]),
        .Q(s_axi_rdata[12]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[13]),
        .Q(s_axi_rdata[13]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[14]),
        .Q(s_axi_rdata[14]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[15]),
        .Q(s_axi_rdata[15]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[1]),
        .Q(s_axi_rdata[1]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[2]),
        .Q(s_axi_rdata[2]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[3]),
        .Q(s_axi_rdata[3]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[4]),
        .Q(s_axi_rdata[4]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[5]),
        .Q(s_axi_rdata[5]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[6]),
        .Q(s_axi_rdata[6]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[7]),
        .Q(s_axi_rdata[7]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[8]),
        .Q(s_axi_rdata[8]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[9]),
        .Q(s_axi_rdata[9]),
        .R(u_rst_sync_RESET_n_3));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_13),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_rvalid_13),
        .I3(rd_req),
        .I4(drprdy_out_1),
        .O(s_axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane1_INST_0
       (.I0(s_axi_rvalid_lane1_14),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_rvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_rvalid_lane1_14),
        .I3(rd_req_lane1),
        .I4(drprdy_out_lane1),
        .O(s_axi_rvalid_lane1_i_1_n_0));
  FDRE s_axi_rvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane1_i_1_n_0),
        .Q(s_axi_rvalid_lane1_14),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane2_INST_0
       (.I0(s_axi_rvalid_lane2_15),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_rvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_rvalid_lane2_15),
        .I3(rd_req_lane2),
        .I4(drprdy_out_lane2),
        .O(s_axi_rvalid_lane2_i_1_n_0));
  FDRE s_axi_rvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane2_i_1_n_0),
        .Q(s_axi_rvalid_lane2_15),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane3_INST_0
       (.I0(s_axi_rvalid_lane3_16),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_rvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_rvalid_lane3_16),
        .I3(rd_req_lane3),
        .I4(drprdy_out_lane3),
        .O(s_axi_rvalid_lane3_i_1_n_0));
  FDRE s_axi_rvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane3_i_1_n_0),
        .Q(s_axi_rvalid_lane3_16),
        .R(reset));
  FDRE s_axi_rvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid_13),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[0]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[10]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[11]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[12]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[13]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[14]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[15]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[1]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[2]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[3]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[4]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[5]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[6]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[7]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[8]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[9]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[0]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[10]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[11]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[12]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[13]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[14]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[15]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[1]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[2]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[3]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[4]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[5]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[6]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[7]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[8]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[9]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[0]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[10]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[11]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[12]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[13]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[14]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[15]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[1]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[2]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[3]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[4]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[5]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[6]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[7]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[8]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[9]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[0]),
        .Q(\s_axi_wdata_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[10]),
        .Q(\s_axi_wdata_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[11]),
        .Q(\s_axi_wdata_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[12]),
        .Q(\s_axi_wdata_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[13]),
        .Q(\s_axi_wdata_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[14]),
        .Q(\s_axi_wdata_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[15]),
        .Q(\s_axi_wdata_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[1]),
        .Q(\s_axi_wdata_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[2]),
        .Q(\s_axi_wdata_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[3]),
        .Q(\s_axi_wdata_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[4]),
        .Q(\s_axi_wdata_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[5]),
        .Q(\s_axi_wdata_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[6]),
        .Q(\s_axi_wdata_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[7]),
        .Q(\s_axi_wdata_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[8]),
        .Q(\s_axi_wdata_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[9]),
        .Q(\s_axi_wdata_reg_n_0_[9] ),
        .R(reset));
  FDRE s_axi_wready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane1_6),
        .Q(s_axi_wready_lane1),
        .R(reset));
  FDRE s_axi_wready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane2_7),
        .Q(s_axi_wready_lane2),
        .R(reset));
  FDRE s_axi_wready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane3_8),
        .Q(s_axi_wready_lane3),
        .R(reset));
  FDRE s_axi_wready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_5),
        .Q(s_axi_wready),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    tx_done_i_1
       (.I0(drprdy_out_1),
        .I1(ready_det__1),
        .I2(tx_done),
        .O(tx_done_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane1_i_1
       (.I0(drprdy_out_lane1),
        .I1(tx_done_lane1_i_2_n_0),
        .I2(tx_done_lane1),
        .O(tx_done_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane1_i_2
       (.I0(drprdy_out_lane1),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane1_reg_n_0),
        .I3(s_axi_bready_lane1),
        .I4(rd_req_lane1),
        .I5(s_axi_rready_lane1),
        .O(tx_done_lane1_i_2_n_0));
  FDRE tx_done_lane1_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1),
        .Q(tx_done_lane1_r),
        .R(1'b0));
  FDRE tx_done_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1_i_1_n_0),
        .Q(tx_done_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane2_i_1
       (.I0(drprdy_out_lane2),
        .I1(tx_done_lane2_i_2_n_0),
        .I2(tx_done_lane2),
        .O(tx_done_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane2_i_2
       (.I0(drprdy_out_lane2),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane2_reg_n_0),
        .I3(s_axi_bready_lane2),
        .I4(rd_req_lane2),
        .I5(s_axi_rready_lane2),
        .O(tx_done_lane2_i_2_n_0));
  FDRE tx_done_lane2_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2),
        .Q(tx_done_lane2_r),
        .R(1'b0));
  FDRE tx_done_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2_i_1_n_0),
        .Q(tx_done_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane3_i_1
       (.I0(drprdy_out_lane3),
        .I1(tx_done_lane3_i_2_n_0),
        .I2(tx_done_lane3),
        .O(tx_done_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane3_i_2
       (.I0(drprdy_out_lane3),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane3_reg_n_0),
        .I3(s_axi_bready_lane3),
        .I4(rd_req_lane3),
        .I5(s_axi_rready_lane3),
        .O(tx_done_lane3_i_2_n_0));
  FDRE tx_done_lane3_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3),
        .Q(tx_done_lane3_r),
        .R(1'b0));
  FDRE tx_done_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3_i_1_n_0),
        .Q(tx_done_lane3),
        .R(reset));
  FDRE tx_done_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done),
        .Q(tx_done_r),
        .R(1'b0));
  FDRE tx_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24 u_rst_sync_RESET
       (.Q({s_axi_wready_5,\FSM_onehot_AXI_STATE_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_reg_n_0_[2] ,p_0_in25_in,wr_req}),
        .SR(u_rst_sync_RESET_n_2),
        .\drpaddr_in_lane1_reg[0] ({s_axi_wready_lane1_6,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ,p_0_in21_in}),
        .\drpaddr_in_lane2_reg[0] ({s_axi_wready_lane2_7,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ,p_0_in17_in}),
        .\drpaddr_in_lane3_reg[0] ({s_axi_wready_lane3_8,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ,p_0_in13_in}),
        .drprdy_out_1(drprdy_out_1),
        .drprdy_out_lane1(drprdy_out_lane1),
        .drprdy_out_lane2(drprdy_out_lane2),
        .drprdy_out_lane3(drprdy_out_lane3),
        .in0(in0),
        .init_clk(init_clk),
        .ready_det__1(ready_det__1),
        .ready_det_r_reg(ready_det_r_reg_n_0),
        .reset(reset),
        .\s_axi_rdata_lane1_reg[15] (s_axi_rvalid_lane1_14),
        .\s_axi_rdata_lane2_reg[15] (s_axi_rvalid_lane2_15),
        .\s_axi_rdata_lane3_reg[15] (s_axi_rvalid_lane3_16),
        .\s_axi_rdata_reg[15] (s_axi_rvalid_13),
        .stg5_reg_0(u_rst_sync_RESET_n_1),
        .stg5_reg_1(u_rst_sync_RESET_n_3),
        .stg5_reg_2(u_rst_sync_RESET_n_4),
        .stg5_reg_3(u_rst_sync_RESET_n_5),
        .stg5_reg_4(u_rst_sync_RESET_n_6),
        .stg5_reg_5(u_rst_sync_RESET_n_7),
        .stg5_reg_6(u_rst_sync_RESET_n_8),
        .stg5_reg_7(u_rst_sync_RESET_n_9),
        .tx_done(tx_done),
        .tx_done_lane1(tx_done_lane1),
        .tx_done_lane1_r(tx_done_lane1_r),
        .tx_done_lane2(tx_done_lane2),
        .tx_done_lane2_r(tx_done_lane2_r),
        .tx_done_lane3(tx_done_lane3),
        .tx_done_lane3_r(tx_done_lane3_r),
        .tx_done_r(tx_done_r));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_i_1
       (.I0(wr_req0),
        .I1(wr_req),
        .I2(wr_req_reg_n_0),
        .O(wr_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(s_axi_arvalid),
        .I3(s_axi_arvalid_0),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_awvalid),
        .O(wr_req0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane1_i_1
       (.I0(wr_req_lane10),
        .I1(wr_req_lane1),
        .I2(wr_req_lane1_reg_n_0),
        .O(wr_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane1_i_2
       (.I0(s_axi_wready_lane1_6),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_arvalid_lane1_2),
        .I3(s_axi_arvalid_lane1),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_awvalid_lane1),
        .O(wr_req_lane10));
  FDRE wr_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane1_i_1_n_0),
        .Q(wr_req_lane1_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane2_i_1
       (.I0(wr_req_lane20),
        .I1(wr_req_lane2),
        .I2(wr_req_lane2_reg_n_0),
        .O(wr_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(s_axi_arvalid_lane2_3),
        .I3(s_axi_arvalid_lane2),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_awvalid_lane2),
        .O(wr_req_lane20));
  FDRE wr_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane2_i_1_n_0),
        .Q(wr_req_lane2_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane3_i_1
       (.I0(wr_req_lane30),
        .I1(wr_req_lane3),
        .I2(wr_req_lane3_reg_n_0),
        .O(wr_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_arvalid_lane3_4),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_awvalid_lane3),
        .O(wr_req_lane30));
  FDRE wr_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane3_i_1_n_0),
        .Q(wr_req_lane3_reg_n_0),
        .R(reset));
  FDRE wr_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_i_1_n_0),
        .Q(wr_req_reg_n_0),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM
   (D,
    blocksync_out_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_i);
  output [0:0]D;
  output blocksync_out_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_i;

  wire BLOCKSYNC_OUT_i_1_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3_n_0;
  wire begin_r;
  wire begin_r_i_2__0_n_0;
  wire begin_r_i_3_n_0;
  wire begin_r_i_4_n_0;
  wire blocksync_out_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_i;
  wire sh_invalid_r_i_2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2_n_0;
  wire sync_done_r_i_3_n_0;
  wire sync_done_r_i_4_n_0;
  wire sync_done_r_i_5_n_0;
  wire sync_done_r_i_6_n_0;
  wire sync_done_r_i_7_n_0;
  wire sync_done_r_i_8_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(sync_done_r),
        .I2(blocksync_out_i),
        .I3(system_reset_r2),
        .O(BLOCKSYNC_OUT_i_1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1_n_0),
        .Q(blocksync_out_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4_n_0),
        .I4(begin_r_i_3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1
       (.I0(begin_r_i_2__0_n_0),
        .I1(begin_r_i_3_n_0),
        .I2(sync_done_r_i_4_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__0
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3
       (.I0(blocksync_out_i),
        .I1(begin_r_i_4_n_0),
        .I2(sync_done_r_i_5_n_0),
        .O(begin_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1
       (.I0(blocksync_out_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2
       (.I0(sync_done_r),
        .I1(rxheadervalid_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1
       (.I0(sync_done_r_i_2_n_0),
        .I1(sync_done_r_i_3_n_0),
        .I2(sync_done_r_i_4_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2
       (.I0(sync_done_r_i_5_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4
       (.I0(sync_done_r_i_6_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7_n_0),
        .O(sync_done_r_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8_n_0),
        .O(sync_done_r_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(begin_r_i_3_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4_n_0),
        .I5(test_sh_r_i_2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2
       (.I0(test_sh_r),
        .I1(rxheadervalid_i),
        .I2(begin_r),
        .O(test_sh_r_i_2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25
   (D,
    blocksync_out_lane1_i,
    BLOCKSYNC_OUT_reg_0,
    blocksync_all_lanes_inrxclk,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane1_i,
    blocksync_out_i,
    blocksync_out_lane3_i,
    blocksync_out_lane2_i);
  output [0:0]D;
  output blocksync_out_lane1_i;
  output BLOCKSYNC_OUT_reg_0;
  output blocksync_all_lanes_inrxclk;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane1_i;
  input blocksync_out_i;
  input blocksync_out_lane3_i;
  input blocksync_out_lane2_i;

  wire BLOCKSYNC_OUT_i_1__0_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__0_n_0;
  wire begin_r;
  wire begin_r_i_2_n_0;
  wire begin_r_i_3__2_n_0;
  wire begin_r_i_4__0_n_0;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane1_i;
  wire sh_invalid_r_i_2__0_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__0_n_0;
  wire sync_done_r_i_3__0_n_0;
  wire sync_done_r_i_4__0_n_0;
  wire sync_done_r_i_5__0_n_0;
  wire sync_done_r_i_6__0_n_0;
  wire sync_done_r_i_7__0_n_0;
  wire sync_done_r_i_8__0_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__0_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__0_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__0
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane1_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__0_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__0_n_0),
        .Q(blocksync_out_lane1_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__1
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__0
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__0_n_0),
        .I4(begin_r_i_2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__0_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__0_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888080)) 
    begin_r_i_1__0
       (.I0(begin_r_i_2_n_0),
        .I1(sync_done_r_i_4__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_2__0_n_0),
        .I4(p_1_in[3]),
        .I5(begin_r_i_3__2_n_0),
        .O(next_begin_c));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    begin_r_i_2
       (.I0(blocksync_out_lane1_i),
        .I1(begin_r_i_4__0_n_0),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_done_r_i_5__0_n_0),
        .O(begin_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_3__2
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    begin_r_i_4__0
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(begin_r_i_4__0_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT4 #(
    .INIT(16'h8000)) 
    blocksync_all_lanes_inrxclk_q_i_1
       (.I0(blocksync_out_lane1_i),
        .I1(blocksync_out_i),
        .I2(blocksync_out_lane3_i),
        .I3(blocksync_out_lane2_i),
        .O(blocksync_all_lanes_inrxclk));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__0
       (.I0(blocksync_out_lane1_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2__0
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane1_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__0_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__0 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__0
       (.I0(sync_done_r_i_2__0_n_0),
        .I1(sync_done_r_i_3__0_n_0),
        .I2(sync_done_r_i_4__0_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__0
       (.I0(sync_done_r_i_5__0_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__0
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__0
       (.I0(sync_done_r_i_6__0_n_0),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[15]),
        .I3(sync_header_count_i_reg[14]),
        .I4(sync_header_count_i_reg[7]),
        .I5(sync_done_r_i_7__0_n_0),
        .O(sync_done_r_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__0
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[8]),
        .I2(sync_header_invalid_count_i_reg[5]),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[7]),
        .O(sync_done_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_6__0
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[2]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[4]),
        .O(sync_done_r_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__0
       (.I0(sync_header_count_i_reg[0]),
        .I1(sync_header_count_i_reg[3]),
        .I2(sync_header_count_i_reg[10]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_done_r_i_8__0_n_0),
        .O(sync_done_r_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    sync_done_r_i_8__0
       (.I0(sync_header_count_i_reg[5]),
        .I1(sync_header_count_i_reg[13]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[1]),
        .O(sync_done_r_i_8__0_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__5[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__5[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__0 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__5[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__6[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__0_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(begin_r_i_2_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__0_n_0),
        .I5(test_sh_r_i_2__0_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__0
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane1_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__0_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26
   (D,
    system_reset_r2,
    blocksync_out_lane2_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    SR,
    Q,
    rxheadervalid_lane2_i);
  output [0:0]D;
  output system_reset_r2;
  output blocksync_out_lane2_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]SR;
  input [1:0]Q;
  input rxheadervalid_lane2_i;

  wire BLOCKSYNC_OUT_i_1__1_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__1_n_0;
  wire [0:0]SR;
  wire begin_r;
  wire begin_r_i_2__1_n_0;
  wire begin_r_i_3__0_n_0;
  wire begin_r_i_4__1_n_0;
  wire blocksync_out_lane2_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [9:0]p_0_in__10;
  wire [15:0]p_0_in__9;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane2_i;
  wire sh_invalid_r_i_2__1_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__1_n_0;
  wire sync_done_r_i_3__1_n_0;
  wire sync_done_r_i_4__1_n_0;
  wire sync_done_r_i_5__1_n_0;
  wire sync_done_r_i_6__1_n_0;
  wire sync_done_r_i_7__1_n_0;
  wire sync_done_r_i_8__1_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__1_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__1_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__1
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane2_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__1_n_0),
        .Q(blocksync_out_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__1
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__1_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__1_n_0),
        .I4(begin_r_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__1_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__1
       (.I0(begin_r_i_2__1_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__1_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__1
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__0
       (.I0(blocksync_out_lane2_i),
        .I1(begin_r_i_4__1_n_0),
        .I2(sync_done_r_i_5__1_n_0),
        .O(begin_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__1
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__1_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__1
       (.I0(blocksync_out_lane2_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__1
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane2_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__1_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__1
       (.I0(sync_done_r_i_2__1_n_0),
        .I1(sync_done_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__1
       (.I0(sync_done_r_i_5__1_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__1
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__1
       (.I0(sync_done_r_i_6__1_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__1_n_0),
        .O(sync_done_r_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__1
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__1
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__1
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__1_n_0),
        .O(sync_done_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__1
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__1_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__9[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__9[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__9[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__10[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__10[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__10[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__1_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  FDRE system_reset_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(system_reset_r),
        .Q(system_reset_r2),
        .R(1'b0));
  FDRE system_reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(SR),
        .Q(system_reset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__1_n_0),
        .I5(test_sh_r_i_2__1_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__1
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane2_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__1_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27
   (D,
    blocksync_out_lane3_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane3_i);
  output [0:0]D;
  output blocksync_out_lane3_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane3_i;

  wire BLOCKSYNC_OUT_i_1__2_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__2_n_0;
  wire begin_r;
  wire begin_r_i_2__2_n_0;
  wire begin_r_i_3__1_n_0;
  wire begin_r_i_4__2_n_0;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane3_i;
  wire sh_invalid_r_i_2__2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__2_n_0;
  wire sync_done_r_i_3__2_n_0;
  wire sync_done_r_i_4__2_n_0;
  wire sync_done_r_i_5__2_n_0;
  wire sync_done_r_i_6__2_n_0;
  wire sync_done_r_i_7__2_n_0;
  wire sync_done_r_i_8__2_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__2
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane3_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__2_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__2_n_0),
        .Q(blocksync_out_lane3_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__0
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__2
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__2_n_0),
        .I4(begin_r_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__2_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__2_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__2
       (.I0(begin_r_i_2__2_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__2
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__1
       (.I0(blocksync_out_lane3_i),
        .I1(begin_r_i_4__2_n_0),
        .I2(sync_done_r_i_5__2_n_0),
        .O(begin_r_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__2
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__2_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__2
       (.I0(blocksync_out_lane3_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__2
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane3_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__2 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__2
       (.I0(sync_done_r_i_2__2_n_0),
        .I1(sync_done_r_i_3__2_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__2
       (.I0(sync_done_r_i_5__2_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__2
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__2
       (.I0(sync_done_r_i_6__2_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__2_n_0),
        .O(sync_done_r_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__2
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__2
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__2
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__2_n_0),
        .O(sync_done_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__2
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__2_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__13[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__13[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__2 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__13[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__2 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__14[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__14[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__14[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__2_n_0),
        .I5(test_sh_r_i_2__2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__2
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane3_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER
   (hold_rd_ptr_i_6,
    rxchanisaligned,
    alignment_done_r,
    Q,
    D,
    alignment_done_r_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    rxchanisaligned1_out,
    alignment_done_r_reg_1,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    master_do_rd_en,
    \CHBONDO_reg[1] ,
    CB_align_ver,
    CB_flag_flopped);
  output hold_rd_ptr_i_6;
  output rxchanisaligned;
  output alignment_done_r;
  output [2:0]Q;
  output [1:0]D;
  input alignment_done_r_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input rxchanisaligned1_out;
  input alignment_done_r_reg_1;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input master_do_rd_en;
  input [3:0]\CHBONDO_reg[1] ;
  input CB_align_ver;
  input CB_flag_flopped;

  wire CB_align_ver;
  wire CB_flag_flopped;
  wire [3:0]\CHBONDO_reg[1] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire alignment_done_r;
  wire alignment_done_r_reg_0;
  wire alignment_done_r_reg_1;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_4_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire \count_maxskew_load[0]_i_1_n_0 ;
  wire \count_maxskew_load[1]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_2_n_0 ;
  wire hold_rd_ptr_i_1__1_n_0;
  wire hold_rd_ptr_i_6;
  wire master_do_rd_en;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;

  LUT5 #(
    .INIT(32'h10FF1010)) 
    \CHBONDO[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(CB_align_ver),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \CHBONDO[1]_i_1 
       (.I0(alignment_done_r),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  FDCE alignment_done_r_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(alignment_done_r_reg_1),
        .Q(alignment_done_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ),
        .I2(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I3(\CHBONDO_reg[1] [0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_4_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h54B0B0B0)) 
    \cb_rxdatavalid_cnt[0]_i_2__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\CHBONDO_reg[1] [1]),
        .I4(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \cb_rxdatavalid_cnt[0]_i_3__1 
       (.I0(\CHBONDO_reg[1] [0]),
        .I1(master_do_rd_en),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \cb_rxdatavalid_cnt[0]_i_4 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [2]),
        .I3(\CHBONDO_reg[1] [1]),
        .O(\cb_rxdatavalid_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \cb_rxdatavalid_cnt[1]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [2]),
        .I3(\CHBONDO_reg[1] [1]),
        .I4(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80888080)) 
    \cb_rxdatavalid_cnt[1]_i_2__1 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [3]),
        .I3(CB_flag_flopped),
        .I4(\CHBONDO_reg[1] [2]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9830303018303030)) 
    \cb_rxdatavalid_cnt[1]_i_3__0 
       (.I0(\CHBONDO_reg[1] [1]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en),
        .I5(\CHBONDO_reg[1] [0]),
        .O(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \cb_rxdatavalid_cnt[2]_i_1__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [1]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFCC000000000000)) 
    \cb_rxdatavalid_cnt[2]_i_2__1 
       (.I0(CB_flag_flopped),
        .I1(\CHBONDO_reg[1] [3]),
        .I2(\CHBONDO_reg[1] [1]),
        .I3(\CHBONDO_reg[1] [2]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \count_maxskew_load[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0098)) 
    \count_maxskew_load[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \count_maxskew_load[2]_i_1 
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_maxskew_load[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \count_maxskew_load[2]_i_2 
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(alignment_done_r),
        .O(\count_maxskew_load[2]_i_2_n_0 ));
  FDCE \count_maxskew_load_reg[0] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \count_maxskew_load_reg[1] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \count_maxskew_load_reg[2] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hABFE)) 
    hold_rd_ptr_i_1__1
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(hold_rd_ptr_i_1__1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__1_n_0),
        .Q(hold_rd_ptr_i_6));
  FDCE rxchanisaligned_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned1_out),
        .Q(rxchanisaligned));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE
   (hold_rd_ptr_i_9,
    CB_av_s_r_10,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    rxchanisaligned_12,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_1,
    \master_ack_cnt_reg[0]_0 ,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[2]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane3_i_inferred_i_1_0);
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output rxchanisaligned_12;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_1;
  input \master_ack_cnt_reg[0]_0 ;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[2]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane3_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r0;
  wire CB_av_s_r_10;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane3_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i_1__2_n_0;
  wire hold_rd_ptr_i_9;
  wire \master_ack_cnt[0]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_2__1_n_0 ;
  wire \master_ack_cnt[1]_i_3__1_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned_12;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__1_n_0;
  wire slave_stop_cb_r_i_2__1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__1
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r_10));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__1_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__2 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3__0 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABABBABAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEEEEEEEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2__0 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[2]_i_3__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane3_i_inferred_i_1
       (.I0(do_rd_en_lane3_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i_9),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__2
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(slave_stop_cb_r_i_2__1_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r_16),
        .I5(master_stop_next_cb_r_15),
        .O(hold_rd_ptr_i_1__2_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__2_n_0),
        .Q(hold_rd_ptr_i_9));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__1 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__1 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__1_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[0]_i_1__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[1]_i_2__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r_15));
  FDCE master_stop_prev_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r_16));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_1),
        .Q(rxchanisaligned_12));
  LUT6 #(
    .INIT(64'hE0E0E0EE00000000)) 
    slave_stop_cb_r_i_1__1
       (.I0(master_stop_next_cb_r_15),
        .I1(master_stop_prev_cb_r_16),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2__1_n_0),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(slave_stop_cb_r_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2__1
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__1_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__1_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69
   (hold_rd_ptr_i_1,
    CB_av_s_r_2,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    rxchanisaligned_4,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    hold_rd_ptr_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_0,
    \master_ack_cnt_reg[0]_0 ,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane1_i_inferred_i_1_0);
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output rxchanisaligned_4;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  input hold_rd_ptr_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_0;
  input \master_ack_cnt_reg[0]_0 ;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane1_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r0;
  wire CB_av_s_r_2;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane1_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i_1;
  wire hold_rd_ptr_i_1__0__0_n_0;
  wire hold_rd_ptr_reg_0;
  wire \master_ack_cnt[0]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_2__0_n_0 ;
  wire \master_ack_cnt[1]_i_3__0_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__0_n_0;
  wire slave_stop_cb_r_i_2__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__0
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r_2));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__0_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBABAABAAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[1]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA0000)) 
    \cb_rxdatavalid_cnt[2]_i_1__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(master_do_rd_en),
        .I2(Q[1]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane1_i_inferred_i_1
       (.I0(do_rd_en_lane1_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i_1),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF08FF08FF080000)) 
    hold_rd_ptr_i_1__0__0
       (.I0(slave_stop_cb_r_i_2__0_n_0),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r_14),
        .I5(master_stop_next_cb_r_13),
        .O(hold_rd_ptr_i_1__0__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0__0_n_0),
        .Q(hold_rd_ptr_i_1));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__0 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__0 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__0 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__0 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__0_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[0]_i_1__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[1]_i_2__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r_13));
  FDCE master_stop_prev_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r_14));
  FDCE rxchanisaligned_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_0),
        .Q(rxchanisaligned_4));
  LUT6 #(
    .INIT(64'hE0EEE0E000000000)) 
    slave_stop_cb_r_i_1__0
       (.I0(master_stop_next_cb_r_13),
        .I1(master_stop_prev_cb_r_14),
        .I2(slave_stop_cb_r),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(slave_stop_cb_r_i_2__0_n_0),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(slave_stop_cb_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    slave_stop_cb_r_i_2__0
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__0_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__0_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81
   (hold_rd_ptr_i,
    CB_av_s_r,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    rxchanisaligned,
    master_do_rd_en_reg,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    master_do_rd_en_reg_0,
    master_do_rd_en_reg_1,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_1,
    Q,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    \master_ack_cnt_reg[0]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_i_inferred_i_1_0,
    \cb_rxdatavalid_cnt_reg[1]_1 ,
    \cb_rxdatavalid_cnt_reg[2]_0 );
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output rxchanisaligned;
  output master_do_rd_en_reg;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  output master_do_rd_en_reg_0;
  output master_do_rd_en_reg_1;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_1;
  input [3:0]Q;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input \master_ack_cnt_reg[0]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_i_inferred_i_1_0;
  input [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  input [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__0_n_0;
  wire \master_ack_cnt[0]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_2_n_0 ;
  wire \master_ack_cnt[1]_i_3_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en_reg;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1_n_0;
  wire slave_stop_cb_r_i_2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FFFFD032)) 
    \cb_rxdatavalid_cnt[0]_i_1 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en_reg),
        .I4(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I5(\cb_rxdatavalid_cnt[0]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFFFF08000800)) 
    \cb_rxdatavalid_cnt[0]_i_2 
       (.I0(Q[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[0]),
        .I5(\master_ack_cnt[1]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \cb_rxdatavalid_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(\master_ack_cnt[1]_i_3_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB00C0C0C0C0C0C0C)) 
    \cb_rxdatavalid_cnt[1]_i_2 
       (.I0(Q[0]),
        .I1(cb_rxdatavalid_cnt[2]),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[1]),
        .I5(cb_rxdatavalid_cnt[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[1]_i_3 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[1]_1 ),
        .O(master_do_rd_en_reg_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEEEFEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3_n_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en_reg),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \cb_rxdatavalid_cnt[2]_i_2__2 
       (.I0(\master_ack_cnt[1]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[2]_i_3 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .O(master_do_rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4__0 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .O(master_do_rd_en_reg_1));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_i_inferred_i_1
       (.I0(do_rd_en_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__0
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(slave_stop_cb_r_i_2_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0_n_0),
        .Q(hold_rd_ptr_i));
  LUT6 #(
    .INIT(64'h1515051555555555)) 
    \master_ack_cnt[0]_i_1 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(Q[3]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(Q[2]),
        .I4(CB_flag_flopped),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3 
       (.I0(Q[3]),
        .I1(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[0]_i_1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[1]_i_2_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r));
  FDCE master_stop_prev_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_1),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E00000E0EE0000)) 
    slave_stop_cb_r_i_1
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2_n_0),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(slave_stop_cb_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1_n_0),
        .Q(slave_stop_cb_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING
   (valid_btf_detect_dlyd1,
    master_do_rd_en_out_reg,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_9,
    CB_av_s_r_10,
    hold_reg_r_reg_0,
    rxbuferr_out_lane3_i,
    rx_header_err_i_0,
    rx_lossofsync_i_0,
    ch_bond_done_i,
    rxchanisaligned_12,
    CC_detect_dlyd1,
    in0,
    link_reset_3_c,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    any_vld_btf_lane3_i,
    bit_err_chan_bond_lane3_i,
    Q,
    \master_ack_cnt_reg[1] ,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane3_i,
    rxdatavalid_to_fifo_lane3_i_reg,
    rxfsm_reset_i,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    \count_for_reset_r_reg[23]_0 ,
    master_do_rd_en,
    do_wr_en_reg_0,
    \cb_rxdatavalid_cnt_reg[2] ,
    hard_err_rst_int,
    \count_for_reset_r_reg[23]_1 ,
    \count_for_reset_r_reg[23]_2 ,
    link_reset_0_c,
    link_reset_1_c,
    link_reset_2_c,
    \valid_btf_detect_extend_r_reg[0]_0 );
  output valid_btf_detect_dlyd1;
  output master_do_rd_en_out_reg;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_lane3_i;
  output rx_header_err_i_0;
  output rx_lossofsync_i_0;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned_12;
  output CC_detect_dlyd1;
  output in0;
  output link_reset_3_c;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output any_vld_btf_lane3_i;
  output bit_err_chan_bond_lane3_i;
  output [65:0]Q;
  output [1:0]\master_ack_cnt_reg[1] ;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane3_i;
  output rxdatavalid_to_fifo_lane3_i_reg;
  output rxfsm_reset_i;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input \cb_rxdatavalid_cnt_reg[2] ;
  input hard_err_rst_int;
  input \count_for_reset_r_reg[23]_1 ;
  input \count_for_reset_r_reg[23]_2 ;
  input link_reset_0_c;
  input link_reset_1_c;
  input link_reset_2_c;
  input [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__2_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__2_n_0;
  wire CB_align_ver_i_3__2_n_0;
  wire CB_align_ver_i_4__2_n_0;
  wire CB_align_ver_i_5__1_n_0;
  wire CB_av_s_r_10;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__2_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0;
  wire \LINK_RESET[0]_i_2__2_n_0 ;
  wire \LINK_RESET[0]_i_3__2_n_0 ;
  wire \LINK_RESET[0]_i_4__2_n_0 ;
  wire \LINK_RESET[0]_i_5__2_n_0 ;
  wire \LINK_RESET[0]_i_6__2_n_0 ;
  wire [65:0]Q;
  wire any_vld_btf_lane3_i;
  wire bit_err_chan_bond_lane3_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[2] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__2_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[23]_1 ;
  wire \count_for_reset_r_reg[23]_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane3_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__2_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__2_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__2_n_0;
  wire flag_mask_CB_r_i_3__2_n_0;
  wire flag_mask_CB_r_i_4__2_n_0;
  wire flag_mask_CB_r_i_5__2_n_0;
  wire flag_mask_CB_r_i_6__2_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_rd_ptr_i_9;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_out_reg;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__2_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__15;
  wire [4:0]p_0_in__16;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_0;
  wire rx_header_err_i_0;
  wire rx_lossofsync_i_0;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned_12;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane3_i_reg;
  wire rxfsm_reset_i;
  wire rxfsm_reset_i_inferred_i_2_n_0;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d6_reg;
  wire sel;
  wire srst;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__2
       (.I0(any_vld_btf_lane3_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__2
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__2_n_0),
        .Q(any_vld_btf_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1__2
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(master_do_rd_en),
        .I3(Q[55]),
        .I4(Q[54]),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__2
       (.I0(Q[58]),
        .I1(Q[50]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(CB_align_ver_i_5__1_n_0),
        .O(CB_align_ver_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__2
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__1
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[52]),
        .I3(Q[63]),
        .O(CB_align_ver_i_5__1_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT3 #(
    .INIT(8'h08)) 
    CB_detect_dlyd0p5_i_2__1
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_lane3_i_reg));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__2
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_0),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__2
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__2_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__2_n_0),
        .Q(rx_header_err_i_0),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__1
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__1
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__1
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__1
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__1
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane3_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__2_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__2
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0),
        .Q(bit_err_chan_bond_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__2 
       (.I0(\LINK_RESET[0]_i_2__2_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__2_n_0 ),
        .I4(\LINK_RESET[0]_i_4__2_n_0 ),
        .I5(\LINK_RESET[0]_i_5__2_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__2 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__2 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__2 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__2_n_0 ),
        .O(\LINK_RESET[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__2 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__2 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__2_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_3_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned_12),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__2 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__2_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__2_n_0 ,\count_for_reset_r_reg[0]_i_2__2_n_1 ,\count_for_reset_r_reg[0]_i_2__2_n_2 ,\count_for_reset_r_reg[0]_i_2__2_n_3 ,\count_for_reset_r_reg[0]_i_2__2_n_4 ,\count_for_reset_r_reg[0]_i_2__2_n_5 ,\count_for_reset_r_reg[0]_i_2__2_n_6 ,\count_for_reset_r_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__2_n_8 ,\count_for_reset_r_reg[0]_i_2__2_n_9 ,\count_for_reset_r_reg[0]_i_2__2_n_10 ,\count_for_reset_r_reg[0]_i_2__2_n_11 ,\count_for_reset_r_reg[0]_i_2__2_n_12 ,\count_for_reset_r_reg[0]_i_2__2_n_13 ,\count_for_reset_r_reg[0]_i_2__2_n_14 ,\count_for_reset_r_reg[0]_i_2__2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__2_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__2 
       (.CI(\count_for_reset_r_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__2_n_1 ,\count_for_reset_r_reg[16]_i_1__2_n_2 ,\count_for_reset_r_reg[16]_i_1__2_n_3 ,\count_for_reset_r_reg[16]_i_1__2_n_4 ,\count_for_reset_r_reg[16]_i_1__2_n_5 ,\count_for_reset_r_reg[16]_i_1__2_n_6 ,\count_for_reset_r_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__2_n_8 ,\count_for_reset_r_reg[16]_i_1__2_n_9 ,\count_for_reset_r_reg[16]_i_1__2_n_10 ,\count_for_reset_r_reg[16]_i_1__2_n_11 ,\count_for_reset_r_reg[16]_i_1__2_n_12 ,\count_for_reset_r_reg[16]_i_1__2_n_13 ,\count_for_reset_r_reg[16]_i_1__2_n_14 ,\count_for_reset_r_reg[16]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__2 
       (.CI(\count_for_reset_r_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__2_n_0 ,\count_for_reset_r_reg[8]_i_1__2_n_1 ,\count_for_reset_r_reg[8]_i_1__2_n_2 ,\count_for_reset_r_reg[8]_i_1__2_n_3 ,\count_for_reset_r_reg[8]_i_1__2_n_4 ,\count_for_reset_r_reg[8]_i_1__2_n_5 ,\count_for_reset_r_reg[8]_i_1__2_n_6 ,\count_for_reset_r_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__2_n_8 ,\count_for_reset_r_reg[8]_i_1__2_n_9 ,\count_for_reset_r_reg[8]_i_1__2_n_10 ,\count_for_reset_r_reg[8]_i_1__2_n_11 ,\count_for_reset_r_reg[8]_i_1__2_n_12 ,\count_for_reset_r_reg[8]_i_1__2_n_13 ,\count_for_reset_r_reg[8]_i_1__2_n_14 ,\count_for_reset_r_reg[8]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__2
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__2_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1__0 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__2 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__2_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__2
       (.I0(flag_mask_CB_r_i_4__2_n_0),
        .I1(flag_mask_CB_r_i_5__2_n_0),
        .I2(flag_mask_CB_r_i_6__2_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__2
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__2
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__2
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__2
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__2_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__2_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(new_do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__2_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(master_do_rd_en_out_reg),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane3_i[0]),
        .R(do_rd_en));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_1
       (.I0(rxfsm_reset_i_inferred_i_2_n_0),
        .I1(hard_err_rst_int),
        .I2(\count_for_reset_r_reg[23]_1 ),
        .I3(\count_for_reset_r_reg[23]_2 ),
        .O(rxfsm_reset_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_2
       (.I0(link_reset_3_c),
        .I1(link_reset_0_c),
        .I2(link_reset_1_c),
        .I3(link_reset_2_c),
        .O(rxfsm_reset_i_inferred_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_10(CB_av_s_r_10),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[2]_0 (\cb_rxdatavalid_cnt_reg[2] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane3_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane3_i),
        .hold_rd_ptr_i_9(hold_rd_ptr_i_9),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_next_cb_r_15(master_stop_next_cb_r_15),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r_16(master_stop_prev_cb_r_16),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned_12(rxchanisaligned_12),
        .rxchanisaligned_reg_0(s_level_out_d6_reg),
        .rxchanisaligned_reg_1(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(master_do_rd_en_out_reg),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__1
       (.I0(buffer_too_empty_c),
        .I1(master_do_rd_en_out_reg),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__1
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[2] ),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__2 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__2 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__2 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__15[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__2 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__15[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane3_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__16[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__2 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__2 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__16[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__2 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__16[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0
   (valid_btf_detect_dlyd1,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_6,
    do_rd_en_reg_0,
    hold_reg_r_reg_0,
    rx_header_err_i_1,
    rx_lossofsync_i_1,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    start_cb_writes_lane2_i,
    in0,
    link_reset_2_c,
    alignment_done_r,
    any_vld_btf_lane2_i,
    bit_err_chan_bond_lane2_i,
    Q,
    rd_err_q_reg_0,
    \count_maxskew_load_reg[2] ,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_0 ,
    wr_err_rd_clk_sync_reg_0,
    LINK_RESET_OUT0,
    SR,
    \CHBONDO_reg[1]_0 ,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg_0,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    rxdatavalid_to_fifo_lane2_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_17_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    alignment_done_r_reg,
    \count_for_reset_r_reg[23]_0 ,
    master_do_rd_en,
    RX_HARD_ERR_reg,
    rxbuferr_out_lane3_i,
    RX_HARD_ERR_reg_0,
    do_wr_en_reg_0,
    rxbuferr_out_lane1_i,
    link_reset_1_c,
    link_reset_0_c,
    link_reset_3_c,
    LINK_RESET_OUT_reg,
    allow_block_sync_propagation_reg,
    hard_err_rst_int,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    start_cb_writes_mastr_reg_0,
    CB_detect,
    \valid_btf_detect_extend_r_reg[0]_0 );
  output valid_btf_detect_dlyd1;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_6;
  output do_rd_en_reg_0;
  output hold_reg_r_reg_0;
  output rx_header_err_i_1;
  output rx_lossofsync_i_1;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output start_cb_writes_lane2_i;
  output in0;
  output link_reset_2_c;
  output alignment_done_r;
  output any_vld_btf_lane2_i;
  output bit_err_chan_bond_lane2_i;
  output [65:0]Q;
  output rd_err_q_reg_0;
  output [2:0]\count_maxskew_load_reg[2] ;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_0 ;
  output wr_err_rd_clk_sync_reg_0;
  output LINK_RESET_OUT0;
  output [0:0]SR;
  output [1:0]\CHBONDO_reg[1]_0 ;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg_0;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input rxdatavalid_to_fifo_lane2_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_17_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input alignment_done_r_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input master_do_rd_en;
  input RX_HARD_ERR_reg;
  input [1:0]rxbuferr_out_lane3_i;
  input RX_HARD_ERR_reg_0;
  input do_wr_en_reg_0;
  input [0:0]rxbuferr_out_lane1_i;
  input link_reset_1_c;
  input link_reset_0_c;
  input link_reset_3_c;
  input LINK_RESET_OUT_reg;
  input allow_block_sync_propagation_reg;
  input hard_err_rst_int;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input start_cb_writes_mastr_reg_0;
  input CB_detect;
  input [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__1_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__1_n_0;
  wire CB_align_ver_i_3__1_n_0;
  wire CB_align_ver_i_4__1_n_0;
  wire CB_align_ver_i_5__2_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [1:0]\CHBONDO_reg[1]_0 ;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0;
  wire \LINK_RESET[0]_i_2__1_n_0 ;
  wire \LINK_RESET[0]_i_3__1_n_0 ;
  wire \LINK_RESET[0]_i_4__1_n_0 ;
  wire \LINK_RESET[0]_i_5__1_n_0 ;
  wire \LINK_RESET[0]_i_6__1_n_0 ;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg;
  wire [65:0]Q;
  wire RX_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire [0:0]SR;
  wire alignment_done_r;
  wire alignment_done_r_reg;
  wire allow_block_sync_propagation_reg;
  wire any_vld_btf_lane2_i;
  wire bit_err_chan_bond_lane2_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire [1:0]ch_bond_m;
  wire \count_for_reset_r[0]_i_3__1_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__1_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_9 ;
  wire [2:0]\count_maxskew_load_reg[2] ;
  wire do_rd_en;
  wire do_rd_en_reg_0;
  wire do_wr_en;
  wire do_wr_en_i_1__1_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__1_n_0;
  wire flag_mask_CB_r_i_3__1_n_0;
  wire flag_mask_CB_r_i_4__1_n_0;
  wire flag_mask_CB_r_i_5__1_n_0;
  wire flag_mask_CB_r_i_6__1_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_rd_ptr_i_6;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire master_do_rd_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in11_in;
  wire p_0_in19_in;
  wire p_0_in20_in;
  wire [5:0]p_0_in__11;
  wire [4:0]p_0_in__12;
  wire p_15_in;
  wire p_17_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rd_err_q_reg_0;
  wire rx_header_1_i_1;
  wire rx_header_err_i_1;
  wire rx_lossofsync_i_1;
  wire [0:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane2_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire sel;
  wire srst;
  wire start_cb_writes_lane2_i;
  wire start_cb_writes_mastr;
  wire start_cb_writes_mastr_i_1_n_0;
  wire start_cb_writes_mastr_i_3_n_0;
  wire start_cb_writes_mastr_i_4_n_0;
  wire start_cb_writes_mastr_i_5_n_0;
  wire start_cb_writes_mastr_i_6_n_0;
  wire start_cb_writes_mastr_reg_0;
  wire start_cb_writes_stg1;
  wire start_cb_writes_stg2;
  wire start_cb_writes_stg3;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;
  wire valid_btf_detect_r;
  wire valid_btf_detect_r_i_2_n_0;
  wire valid_btf_detect_r_i_3_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1_n_0 ;
  wire \wait_for_rd_en[1]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_1__1_n_0 ;
  wire \wait_for_rd_en[2]_i_2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_master_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__1
       (.I0(any_vld_btf_lane2_i),
        .I1(p_15_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__1
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__1
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__1_n_0),
        .Q(any_vld_btf_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    CB_align_ver_i_1__1
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(CB_align_ver_i_3__1_n_0),
        .I2(Q[61]),
        .I3(Q[53]),
        .I4(Q[62]),
        .I5(Q[60]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__1
       (.I0(Q[57]),
        .I1(Q[50]),
        .I2(Q[48]),
        .I3(Q[52]),
        .I4(CB_align_ver_i_4__1_n_0),
        .O(CB_align_ver_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    CB_align_ver_i_3__1
       (.I0(CB_align_ver_i_5__2_n_0),
        .I1(Q[55]),
        .I2(Q[54]),
        .I3(Q[51]),
        .I4(Q[59]),
        .O(CB_align_ver_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_4__1
       (.I0(Q[63]),
        .I1(Q[56]),
        .I2(Q[49]),
        .I3(Q[58]),
        .O(CB_align_ver_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    CB_align_ver_i_5__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(master_do_rd_en),
        .O(CB_align_ver_i_5__2_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_1),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__1
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__1_n_0),
        .Q(rx_header_err_i_1),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_17_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  FDRE \CHBONDO_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(ch_bond_m[0]),
        .Q(\CHBONDO_reg[1]_0 [0]),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE \CHBONDO_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(ch_bond_m[1]),
        .Q(\CHBONDO_reg[1]_0 [1]),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane2_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__1_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__1
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0),
        .Q(bit_err_chan_bond_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_1 
       (.I0(allow_block_sync_propagation_reg),
        .I1(hard_err_rst_int),
        .I2(link_reset_2_c),
        .I3(link_reset_1_c),
        .I4(link_reset_0_c),
        .I5(link_reset_3_c),
        .O(SR));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__1 
       (.I0(\LINK_RESET[0]_i_2__1_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__1_n_0 ),
        .I4(\LINK_RESET[0]_i_4__1_n_0 ),
        .I5(\LINK_RESET[0]_i_5__1_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__1 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__1 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__1 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__1_n_0 ),
        .O(\LINK_RESET[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__1 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__1 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    LINK_RESET_OUT_i_1
       (.I0(link_reset_2_c),
        .I1(link_reset_1_c),
        .I2(link_reset_0_c),
        .I3(link_reset_3_c),
        .I4(LINK_RESET_OUT_reg),
        .O(LINK_RESET_OUT0));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_2_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RX_HARD_ERR_i_1
       (.I0(rxbuferr_out_lane2_i[0]),
        .I1(RX_HARD_ERR_reg),
        .I2(rxbuferr_out_lane2_i[1]),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane3_i[0]),
        .I5(RX_HARD_ERR_reg_0),
        .O(rd_err_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg_0),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg3),
        .Q(start_cb_writes_lane2_i),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__1 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__1_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__1_n_0 ,\count_for_reset_r_reg[0]_i_2__1_n_1 ,\count_for_reset_r_reg[0]_i_2__1_n_2 ,\count_for_reset_r_reg[0]_i_2__1_n_3 ,\count_for_reset_r_reg[0]_i_2__1_n_4 ,\count_for_reset_r_reg[0]_i_2__1_n_5 ,\count_for_reset_r_reg[0]_i_2__1_n_6 ,\count_for_reset_r_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__1_n_8 ,\count_for_reset_r_reg[0]_i_2__1_n_9 ,\count_for_reset_r_reg[0]_i_2__1_n_10 ,\count_for_reset_r_reg[0]_i_2__1_n_11 ,\count_for_reset_r_reg[0]_i_2__1_n_12 ,\count_for_reset_r_reg[0]_i_2__1_n_13 ,\count_for_reset_r_reg[0]_i_2__1_n_14 ,\count_for_reset_r_reg[0]_i_2__1_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__1_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__1 
       (.CI(\count_for_reset_r_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__1_n_1 ,\count_for_reset_r_reg[16]_i_1__1_n_2 ,\count_for_reset_r_reg[16]_i_1__1_n_3 ,\count_for_reset_r_reg[16]_i_1__1_n_4 ,\count_for_reset_r_reg[16]_i_1__1_n_5 ,\count_for_reset_r_reg[16]_i_1__1_n_6 ,\count_for_reset_r_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__1_n_8 ,\count_for_reset_r_reg[16]_i_1__1_n_9 ,\count_for_reset_r_reg[16]_i_1__1_n_10 ,\count_for_reset_r_reg[16]_i_1__1_n_11 ,\count_for_reset_r_reg[16]_i_1__1_n_12 ,\count_for_reset_r_reg[16]_i_1__1_n_13 ,\count_for_reset_r_reg[16]_i_1__1_n_14 ,\count_for_reset_r_reg[16]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__1 
       (.CI(\count_for_reset_r_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__1_n_0 ,\count_for_reset_r_reg[8]_i_1__1_n_1 ,\count_for_reset_r_reg[8]_i_1__1_n_2 ,\count_for_reset_r_reg[8]_i_1__1_n_3 ,\count_for_reset_r_reg[8]_i_1__1_n_4 ,\count_for_reset_r_reg[8]_i_1__1_n_5 ,\count_for_reset_r_reg[8]_i_1__1_n_6 ,\count_for_reset_r_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__1_n_8 ,\count_for_reset_r_reg[8]_i_1__1_n_9 ,\count_for_reset_r_reg[8]_i_1__1_n_10 ,\count_for_reset_r_reg[8]_i_1__1_n_11 ,\count_for_reset_r_reg[8]_i_1__1_n_12 ,\count_for_reset_r_reg[8]_i_1__1_n_13 ,\count_for_reset_r_reg[8]_i_1__1_n_14 ,\count_for_reset_r_reg[8]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__1 
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in11_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in20_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__1_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2__1
       (.I0(flag_mask_CB_r_i_4__1_n_0),
        .I1(flag_mask_CB_r_i_5__1_n_0),
        .I2(flag_mask_CB_r_i_6__1_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__1
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4__1
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5__1
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6__1
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6__1_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hard_err_usr_i_2
       (.I0(rxbuferr_out_lane2_i[1]),
        .I1(rxbuferr_out_lane3_i[0]),
        .I2(RX_HARD_ERR_reg),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane2_i[0]),
        .I5(rxbuferr_out_lane1_i),
        .O(wr_err_rd_clk_sync_reg_0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_0),
        .D(do_rd_en_reg_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER \master.master 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .\CHBONDO_reg[1] ({Q[65],p_0_in20_in,Q[64],p_0_in19_in}),
        .D(ch_bond_m),
        .Q(\count_maxskew_load_reg[2] ),
        .alignment_done_r(alignment_done_r),
        .alignment_done_r_reg_0(s_level_out_d5_reg_0),
        .alignment_done_r_reg_1(alignment_done_r_reg),
        .\cb_rxdatavalid_cnt_reg[1]_0 (en_chan_sync_flop_i),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .hold_rd_ptr_i_6(hold_rd_ptr_i_6),
        .master_do_rd_en(master_do_rd_en),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned1_out(rxchanisaligned1_out));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master \master_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_master_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg_0),
        .rd_en(out),
        .rd_rst_busy(\NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(new_do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__2
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in11_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane2_i[0]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    start_cb_writes_mastr_i_1
       (.I0(p_15_in),
        .I1(start_cb_writes_mastr_reg_0),
        .I2(start_cb_writes_mastr),
        .O(start_cb_writes_mastr_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    start_cb_writes_mastr_i_2
       (.I0(start_cb_writes_mastr_i_3_n_0),
        .I1(start_cb_writes_mastr_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    start_cb_writes_mastr_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(start_cb_writes_mastr_i_5_n_0),
        .O(start_cb_writes_mastr_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    start_cb_writes_mastr_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in11_in),
        .I4(start_cb_writes_mastr_i_6_n_0),
        .O(start_cb_writes_mastr_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    start_cb_writes_mastr_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(start_cb_writes_mastr_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    start_cb_writes_mastr_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(start_cb_writes_mastr_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_mastr_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr_i_1_n_0),
        .Q(start_cb_writes_mastr),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr),
        .Q(start_cb_writes_stg1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg1),
        .Q(start_cb_writes_stg2),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg2),
        .Q(start_cb_writes_stg3),
        .R(\wait_for_wr_en_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d5_reg_1(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__2
       (.I0(underflow_flag_c),
        .I1(buffer_too_empty_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    valid_btf_detect_r_i_1__2
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(valid_btf_detect_r_i_2_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg_n_0_[64] ),
        .I4(\fifo_dout_reg_n_0_[65] ),
        .I5(valid_btf_detect_r_i_3_n_0),
        .O(valid_btf_detect_c));
  LUT4 #(
    .INIT(16'hDFFF)) 
    valid_btf_detect_r_i_2
       (.I0(Q[61]),
        .I1(Q[53]),
        .I2(Q[62]),
        .I3(Q[60]),
        .O(valid_btf_detect_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    valid_btf_detect_r_i_3
       (.I0(Q[59]),
        .I1(Q[51]),
        .I2(Q[64]),
        .I3(Q[55]),
        .I4(Q[54]),
        .O(valid_btf_detect_r_i_3_n_0));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(\wait_for_rd_en[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[0]_i_1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[1]_i_1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[2]_i_2_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__11[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__11[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane2_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__12[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__1 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__12[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1
   (valid_btf_detect_dlyd1,
    empty,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i,
    CB_av_s_r,
    hold_reg_r_reg_0,
    rxbuferr_out_i,
    rx_header_err_i_3,
    rx_lossofsync_i_3,
    ch_bond_done_i,
    rxchanisaligned,
    CC_detect_dlyd1,
    in0,
    link_reset_0_c,
    master_do_rd_en,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    any_vld_btf_i,
    bit_err_chan_bond_i,
    rxdatavalid_to_lanes_i,
    \master_ack_cnt_reg[1] ,
    \fifo_dout_reg[63]_0 ,
    rx_header_1_i_3,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_i,
    CB_flag_direct,
    master_do_rd_en_reg_0,
    CB_flag_direct_0,
    CB_flag_direct_1,
    master_do_rd_en_reg_1,
    hard_err_usr0,
    rxdatavalid_to_fifo_i_reg,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    \count_for_reset_r_reg[23]_0 ,
    do_wr_en_reg_0,
    Q,
    CB_flag_flopped_reg_0,
    CB_flag_flopped_reg_1,
    rxbuferr_out_lane1_i,
    hard_err_usr_reg,
    hard_err_usr_reg_0,
    SR);
  output valid_btf_detect_dlyd1;
  output empty;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_i;
  output rx_header_err_i_3;
  output rx_lossofsync_i_3;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned;
  output CC_detect_dlyd1;
  output in0;
  output link_reset_0_c;
  output master_do_rd_en;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output any_vld_btf_i;
  output bit_err_chan_bond_i;
  output rxdatavalid_to_lanes_i;
  output [1:0]\master_ack_cnt_reg[1] ;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_i;
  output CB_flag_direct;
  output master_do_rd_en_reg_0;
  output CB_flag_direct_0;
  output CB_flag_direct_1;
  output master_do_rd_en_reg_1;
  output hard_err_usr0;
  output rxdatavalid_to_fifo_i_reg;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input do_wr_en_reg_0;
  input [1:0]Q;
  input [1:0]CB_flag_flopped_reg_0;
  input [1:0]CB_flag_flopped_reg_1;
  input [0:0]rxbuferr_out_lane1_i;
  input hard_err_usr_reg;
  input hard_err_usr_reg_0;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2_n_0;
  wire CB_align_ver_i_3_n_0;
  wire CB_align_ver_i_4_n_0;
  wire CB_align_ver_i_5_n_0;
  wire CB_av_s_r;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CB_flag_direct_2;
  wire CB_flag_flopped;
  wire [1:0]CB_flag_flopped_reg_0;
  wire [1:0]CB_flag_flopped_reg_1;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0;
  wire \LINK_RESET[0]_i_2_n_0 ;
  wire \LINK_RESET[0]_i_3_n_0 ;
  wire \LINK_RESET[0]_i_4_n_0 ;
  wire \LINK_RESET[0]_i_5_n_0 ;
  wire \LINK_RESET[0]_i_6_n_0 ;
  wire \LINK_RESET[0]_i_7_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire any_vld_btf_i;
  wire bit_err_chan_bond_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1_n_9 ;
  wire do_rd_en;
  wire do_rd_en_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1_n_0;
  wire do_wr_en_reg_0;
  wire empty;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1_n_0;
  wire flag_mask_CB_r_i_3_n_0;
  wire flag_mask_CB_r_i_4_n_0;
  wire flag_mask_CB_r_i_5_n_0;
  wire flag_mask_CB_r_i_6_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_usr0;
  wire hard_err_usr_reg;
  wire hard_err_usr_reg_0;
  wire hold_rd_ptr_i;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_q;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire p_0_in19_in;
  wire [5:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire p_1_in12_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_3;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [0:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_i_reg;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d6_reg;
  wire sel;
  wire \slave.slave_n_5 ;
  wire srst;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1
       (.I0(any_vld_btf_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1_n_0),
        .Q(any_vld_btf_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\fifo_dout_reg[63]_0 [54]),
        .I5(CB_align_ver_i_4_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2
       (.I0(\fifo_dout_reg[63]_0 [57]),
        .I1(\fifo_dout_reg[63]_0 [50]),
        .I2(\fifo_dout_reg[63]_0 [48]),
        .I3(\fifo_dout_reg[63]_0 [52]),
        .I4(CB_align_ver_i_5_n_0),
        .O(CB_align_ver_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(\fifo_dout_reg[63]_0 [60]),
        .I3(\fifo_dout_reg[63]_0 [61]),
        .O(CB_align_ver_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4
       (.I0(\fifo_dout_reg[63]_0 [62]),
        .I1(\fifo_dout_reg[63]_0 [51]),
        .I2(\fifo_dout_reg[63]_0 [59]),
        .I3(\fifo_dout_reg[63]_0 [53]),
        .O(CB_align_ver_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5
       (.I0(\fifo_dout_reg[63]_0 [63]),
        .I1(\fifo_dout_reg[63]_0 [56]),
        .I2(\fifo_dout_reg[63]_0 [49]),
        .I3(\fifo_dout_reg[63]_0 [58]),
        .O(CB_align_ver_i_5_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1
       (.I0(master_do_rd_en),
        .I1(p_0_in19_in),
        .O(CB_flag_direct_2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__0
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_1[1]),
        .O(CB_flag_direct));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__1
       (.I0(master_do_rd_en),
        .I1(Q[1]),
        .O(CB_flag_direct_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__2
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_0[1]),
        .O(CB_flag_direct_1));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct_2),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_3),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1
       (.I0(p_1_in12_in),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1_n_0),
        .Q(rx_header_err_i_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    CC_detect_dlyd1_i_3
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_i_reg));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0),
        .Q(bit_err_chan_bond_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1 
       (.I0(\LINK_RESET[0]_i_2_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3_n_0 ),
        .I3(\LINK_RESET[0]_i_4_n_0 ),
        .I4(\LINK_RESET[0]_i_5_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6_n_0 ),
        .O(\LINK_RESET[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7_n_0 ),
        .O(\LINK_RESET[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_0_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    RXDATAVALID_IN_REG_i_1
       (.I0(Q[0]),
        .I1(CB_flag_flopped_reg_0[0]),
        .I2(master_do_rd_en),
        .I3(p_1_in12_in),
        .I4(CB_flag_flopped_reg_1[0]),
        .O(rxdatavalid_to_lanes_i));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2_n_0 ,\count_for_reset_r_reg[0]_i_2_n_1 ,\count_for_reset_r_reg[0]_i_2_n_2 ,\count_for_reset_r_reg[0]_i_2_n_3 ,\count_for_reset_r_reg[0]_i_2_n_4 ,\count_for_reset_r_reg[0]_i_2_n_5 ,\count_for_reset_r_reg[0]_i_2_n_6 ,\count_for_reset_r_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2_n_8 ,\count_for_reset_r_reg[0]_i_2_n_9 ,\count_for_reset_r_reg[0]_i_2_n_10 ,\count_for_reset_r_reg[0]_i_2_n_11 ,\count_for_reset_r_reg[0]_i_2_n_12 ,\count_for_reset_r_reg[0]_i_2_n_13 ,\count_for_reset_r_reg[0]_i_2_n_14 ,\count_for_reset_r_reg[0]_i_2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1 
       (.CI(\count_for_reset_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1_n_1 ,\count_for_reset_r_reg[16]_i_1_n_2 ,\count_for_reset_r_reg[16]_i_1_n_3 ,\count_for_reset_r_reg[16]_i_1_n_4 ,\count_for_reset_r_reg[16]_i_1_n_5 ,\count_for_reset_r_reg[16]_i_1_n_6 ,\count_for_reset_r_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1_n_8 ,\count_for_reset_r_reg[16]_i_1_n_9 ,\count_for_reset_r_reg[16]_i_1_n_10 ,\count_for_reset_r_reg[16]_i_1_n_11 ,\count_for_reset_r_reg[16]_i_1_n_12 ,\count_for_reset_r_reg[16]_i_1_n_13 ,\count_for_reset_r_reg[16]_i_1_n_14 ,\count_for_reset_r_reg[16]_i_1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1 
       (.CI(\count_for_reset_r_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1_n_0 ,\count_for_reset_r_reg[8]_i_1_n_1 ,\count_for_reset_r_reg[8]_i_1_n_2 ,\count_for_reset_r_reg[8]_i_1_n_3 ,\count_for_reset_r_reg[8]_i_1_n_4 ,\count_for_reset_r_reg[8]_i_1_n_5 ,\count_for_reset_r_reg[8]_i_1_n_6 ,\count_for_reset_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1_n_8 ,\count_for_reset_r_reg[8]_i_1_n_9 ,\count_for_reset_r_reg[8]_i_1_n_10 ,\count_for_reset_r_reg[8]_i_1_n_11 ,\count_for_reset_r_reg[8]_i_1_n_12 ,\count_for_reset_r_reg[8]_i_1_n_13 ,\count_for_reset_r_reg[8]_i_1_n_14 ,\count_for_reset_r_reg[8]_i_1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(\fifo_dout_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(\fifo_dout_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(\fifo_dout_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(\fifo_dout_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(\fifo_dout_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(\fifo_dout_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(\fifo_dout_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(\fifo_dout_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(\fifo_dout_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(\fifo_dout_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(\fifo_dout_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(\fifo_dout_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(\fifo_dout_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(\fifo_dout_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(\fifo_dout_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(\fifo_dout_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(\fifo_dout_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(\fifo_dout_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(\fifo_dout_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(\fifo_dout_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(\fifo_dout_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(\fifo_dout_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(\fifo_dout_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(\fifo_dout_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(\fifo_dout_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(\fifo_dout_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(\fifo_dout_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(\fifo_dout_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(\fifo_dout_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(\fifo_dout_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(\fifo_dout_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(\fifo_dout_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(\fifo_dout_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(\fifo_dout_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(\fifo_dout_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(\fifo_dout_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(\fifo_dout_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(\fifo_dout_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(\fifo_dout_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(\fifo_dout_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(\fifo_dout_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(\fifo_dout_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(\fifo_dout_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(\fifo_dout_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(\fifo_dout_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(\fifo_dout_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(\fifo_dout_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(\fifo_dout_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(\fifo_dout_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(\fifo_dout_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(\fifo_dout_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(\fifo_dout_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(\fifo_dout_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(\fifo_dout_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(\fifo_dout_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(\fifo_dout_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(\fifo_dout_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(\fifo_dout_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(\fifo_dout_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(\fifo_dout_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(p_1_in12_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(\fifo_dout_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(\fifo_dout_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(\fifo_dout_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(\fifo_dout_reg[63]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2
       (.I0(flag_mask_CB_r_i_4_n_0),
        .I1(flag_mask_CB_r_i_5_n_0),
        .I2(flag_mask_CB_r_i_6_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    hard_err_usr_i_1
       (.I0(rxbuferr_out_i[0]),
        .I1(rxbuferr_out_lane1_i),
        .I2(hard_err_usr_reg),
        .I3(rxbuferr_out_i[1]),
        .I4(hard_err_usr_reg_0),
        .O(hard_err_usr0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE master_do_rd_en_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(out),
        .Q(master_do_rd_en_q),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE master_do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(master_do_rd_en_q),
        .Q(master_do_rd_en),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(new_do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(empty),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r(CB_av_s_r),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({p_0_in19_in,p_0_in18_in,p_1_in12_in,p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (master_do_rd_en),
        .\cb_rxdatavalid_cnt_reg[1]_1 (CB_flag_flopped_reg_1[0]),
        .\cb_rxdatavalid_cnt_reg[2]_0 (CB_flag_flopped_reg_0[0]),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_i),
        .hold_rd_ptr_i(hold_rd_ptr_i),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en_reg(\slave.slave_n_5 ),
        .master_do_rd_en_reg_0(master_do_rd_en_reg_0),
        .master_do_rd_en_reg_1(master_do_rd_en_reg_1),
        .master_stop_next_cb_r(master_stop_next_cb_r),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(s_level_out_d6_reg),
        .rxchanisaligned_reg_1(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(empty),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1
       (.I0(buffer_too_empty_c),
        .I1(empty),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(\fifo_dout_reg[63]_0 [54]),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\slave.slave_n_5 ),
        .I5(CB_align_ver_i_4_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__4[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2
   (valid_btf_detect_dlyd1,
    master_do_rd_en_out_reg,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_1,
    CB_av_s_r_2,
    hold_reg_r_reg_0,
    rxbuferr_out_lane1_i,
    rx_header_err_i_2,
    rx_lossofsync_i_2,
    ch_bond_done_i,
    rxchanisaligned_4,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    in0,
    link_reset_1_c,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    any_vld_btf_lane1_i,
    bit_err_chan_bond_lane1_i,
    start_cb_writes_lane1_i,
    START_CB_WRITES_OUT_reg_0,
    Q,
    wr_err_rd_clk_sync_reg_0,
    \master_ack_cnt_reg[1] ,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane1_i,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg_0,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    rxdatavalid_to_fifo_lane1_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    START_CB_WRITES_OUT_reg_1,
    \count_for_reset_r_reg[23]_0 ,
    start_cb_writes_lane2_i,
    master_do_rd_en,
    do_wr_en_reg_0,
    rxbuferr_out_i,
    RX_HARD_ERR_reg,
    \cb_rxdatavalid_cnt_reg[1] ,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    CB_detect,
    SR);
  output valid_btf_detect_dlyd1;
  output master_do_rd_en_out_reg;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_lane1_i;
  output rx_header_err_i_2;
  output rx_lossofsync_i_2;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned_4;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output in0;
  output link_reset_1_c;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output any_vld_btf_lane1_i;
  output bit_err_chan_bond_lane1_i;
  output start_cb_writes_lane1_i;
  output START_CB_WRITES_OUT_reg_0;
  output [65:0]Q;
  output wr_err_rd_clk_sync_reg_0;
  output [1:0]\master_ack_cnt_reg[1] ;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane1_i;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg_0;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input rxdatavalid_to_fifo_lane1_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input START_CB_WRITES_OUT_reg_1;
  input \count_for_reset_r_reg[23]_0 ;
  input start_cb_writes_lane2_i;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input [1:0]rxbuferr_out_i;
  input RX_HARD_ERR_reg;
  input \cb_rxdatavalid_cnt_reg[1] ;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input CB_detect;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__0_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__0_n_0;
  wire CB_align_ver_i_3__0_n_0;
  wire CB_align_ver_i_4__0_n_0;
  wire CB_align_ver_i_5__0_n_0;
  wire CB_av_s_r_2;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0;
  wire \LINK_RESET[0]_i_2__0_n_0 ;
  wire \LINK_RESET[0]_i_3__0_n_0 ;
  wire \LINK_RESET[0]_i_4__0_n_0 ;
  wire \LINK_RESET[0]_i_5__0_n_0 ;
  wire \LINK_RESET[0]_i_6__0_n_0 ;
  wire \LINK_RESET[0]_i_7__0_n_0 ;
  wire [65:0]Q;
  wire RX_HARD_ERR_reg;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_reg_0;
  wire START_CB_WRITES_OUT_reg_1;
  wire any_vld_btf_lane1_i;
  wire bit_err_chan_bond_lane1_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[1] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__0_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__0_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane1_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__0_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__0_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__0_n_0;
  wire flag_mask_CB_r_i_3__0_n_0;
  wire flag_mask_CB_r_i_4__0_n_0;
  wire flag_mask_CB_r_i_5__0_n_0;
  wire flag_mask_CB_r_i_6__0_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hold_rd_ptr_i_1;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_1_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_out_reg;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__0_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_2;
  wire rx_header_err_i_2;
  wire rx_lossofsync_i_2;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire sel;
  wire srst;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__0_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__0
       (.I0(any_vld_btf_lane1_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__0
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__0
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__0_n_0),
        .Q(any_vld_btf_lane1_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    CB_align_ver_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(master_do_rd_en),
        .I3(Q[54]),
        .I4(Q[55]),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__0
       (.I0(Q[58]),
        .I1(Q[52]),
        .I2(Q[48]),
        .I3(Q[63]),
        .I4(CB_align_ver_i_5__0_n_0),
        .O(CB_align_ver_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__0
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__0
       (.I0(Q[50]),
        .I1(Q[57]),
        .I2(Q[49]),
        .I3(Q[56]),
        .O(CB_align_ver_i_5__0_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__0
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_2),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__0
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__0_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__0_n_0),
        .Q(rx_header_err_i_2),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__0
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__0
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__0
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__0
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__0
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__0
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane1_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__0_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__0
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0),
        .Q(bit_err_chan_bond_lane1_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1__0 
       (.I0(\LINK_RESET[0]_i_2__0_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3__0_n_0 ),
        .I3(\LINK_RESET[0]_i_4__0_n_0 ),
        .I4(\LINK_RESET[0]_i_5__0_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__0 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6__0_n_0 ),
        .O(\LINK_RESET[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__0 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7__0_n_0 ),
        .O(\LINK_RESET[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__0 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7__0 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7__0_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_1_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rxchanisaligned_4),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_HARD_ERR_i_2
       (.I0(rxbuferr_out_lane1_i[1]),
        .I1(rxbuferr_out_lane1_i[0]),
        .I2(rxbuferr_out_i[0]),
        .I3(RX_HARD_ERR_reg),
        .I4(rxbuferr_out_i[1]),
        .O(wr_err_rd_clk_sync_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg_0),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT_reg_1),
        .Q(start_cb_writes_lane1_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    all_start_cb_writes_out_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(start_cb_writes_lane2_i),
        .O(START_CB_WRITES_OUT_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__0 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__0_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__0_n_0 ,\count_for_reset_r_reg[0]_i_2__0_n_1 ,\count_for_reset_r_reg[0]_i_2__0_n_2 ,\count_for_reset_r_reg[0]_i_2__0_n_3 ,\count_for_reset_r_reg[0]_i_2__0_n_4 ,\count_for_reset_r_reg[0]_i_2__0_n_5 ,\count_for_reset_r_reg[0]_i_2__0_n_6 ,\count_for_reset_r_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__0_n_8 ,\count_for_reset_r_reg[0]_i_2__0_n_9 ,\count_for_reset_r_reg[0]_i_2__0_n_10 ,\count_for_reset_r_reg[0]_i_2__0_n_11 ,\count_for_reset_r_reg[0]_i_2__0_n_12 ,\count_for_reset_r_reg[0]_i_2__0_n_13 ,\count_for_reset_r_reg[0]_i_2__0_n_14 ,\count_for_reset_r_reg[0]_i_2__0_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__0_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__0 
       (.CI(\count_for_reset_r_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__0_n_1 ,\count_for_reset_r_reg[16]_i_1__0_n_2 ,\count_for_reset_r_reg[16]_i_1__0_n_3 ,\count_for_reset_r_reg[16]_i_1__0_n_4 ,\count_for_reset_r_reg[16]_i_1__0_n_5 ,\count_for_reset_r_reg[16]_i_1__0_n_6 ,\count_for_reset_r_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__0_n_8 ,\count_for_reset_r_reg[16]_i_1__0_n_9 ,\count_for_reset_r_reg[16]_i_1__0_n_10 ,\count_for_reset_r_reg[16]_i_1__0_n_11 ,\count_for_reset_r_reg[16]_i_1__0_n_12 ,\count_for_reset_r_reg[16]_i_1__0_n_13 ,\count_for_reset_r_reg[16]_i_1__0_n_14 ,\count_for_reset_r_reg[16]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__0 
       (.CI(\count_for_reset_r_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__0_n_0 ,\count_for_reset_r_reg[8]_i_1__0_n_1 ,\count_for_reset_r_reg[8]_i_1__0_n_2 ,\count_for_reset_r_reg[8]_i_1__0_n_3 ,\count_for_reset_r_reg[8]_i_1__0_n_4 ,\count_for_reset_r_reg[8]_i_1__0_n_5 ,\count_for_reset_r_reg[8]_i_1__0_n_6 ,\count_for_reset_r_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__0_n_8 ,\count_for_reset_r_reg[8]_i_1__0_n_9 ,\count_for_reset_r_reg[8]_i_1__0_n_10 ,\count_for_reset_r_reg[8]_i_1__0_n_11 ,\count_for_reset_r_reg[8]_i_1__0_n_12 ,\count_for_reset_r_reg[8]_i_1__0_n_13 ,\count_for_reset_r_reg[8]_i_1__0_n_14 ,\count_for_reset_r_reg[8]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__0
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__0_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__0 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__0_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__0
       (.I0(flag_mask_CB_r_i_4__0_n_0),
        .I1(flag_mask_CB_r_i_5__0_n_0),
        .I2(flag_mask_CB_r_i_6__0_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__0
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__0
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__0
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__0
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__0_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__0_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(new_do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__0_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__0
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(master_do_rd_en_out_reg),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane1_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_2(CB_av_s_r_2),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (\cb_rxdatavalid_cnt_reg[1] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane1_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane1_i),
        .hold_rd_ptr_i_1(hold_rd_ptr_i_1),
        .hold_rd_ptr_reg_0(s_level_out_d5_reg_0),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_next_cb_r_13(master_stop_next_cb_r_13),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r_14(master_stop_prev_cb_r_14),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned_4(rxchanisaligned_4),
        .rxchanisaligned_reg_0(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(master_do_rd_en_out_reg),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg_0),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d5_reg_1(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__0
       (.I0(buffer_too_empty_c),
        .I1(master_do_rd_en_out_reg),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[1] ),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__0 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__0 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__0 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__7[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__0 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__7[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane1_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__0 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__0 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__0 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__0 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__8[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk ultrascale_tx_userclk_1
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 (\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ),
        .init_clk(init_clk),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[52]_0 ,
    \unscrambled_data_i_reg[19]_0 ,
    \unscrambled_data_i_reg[31]_0 ,
    \unscrambled_data_i_reg[31]_1 ,
    CB_detect0,
    CC_detect_dlyd1,
    CC_detect_dlyd1_reg,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    Q,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[52]_0 ;
  output \unscrambled_data_i_reg[19]_0 ;
  output \unscrambled_data_i_reg[31]_0 ;
  output \unscrambled_data_i_reg[31]_1 ;
  output CB_detect0;
  input CC_detect_dlyd1;
  input CC_detect_dlyd1_reg;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input [1:0]Q;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2_n_0;
  wire CC_detect_dlyd1_i_4_n_0;
  wire CC_detect_dlyd1_i_5_n_0;
  wire CC_detect_dlyd1_reg;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[1]_i_6_n_0 ;
  wire \pol_state[1]_i_7_n_0 ;
  wire \pol_state[1]_i_8_n_0 ;
  wire \pol_state[1]_i_9_n_0 ;
  wire \pol_state[3]_i_10_n_0 ;
  wire \pol_state[3]_i_11_n_0 ;
  wire \pol_state[3]_i_12_n_0 ;
  wire \pol_state[3]_i_14_n_0 ;
  wire \pol_state[3]_i_15_n_0 ;
  wire \pol_state[3]_i_16_n_0 ;
  wire \pol_state[3]_i_17_n_0 ;
  wire \pol_state[3]_i_18_n_0 ;
  wire \pol_state[3]_i_19_n_0 ;
  wire \pol_state[3]_i_20_n_0 ;
  wire \pol_state[3]_i_21_n_0 ;
  wire \pol_state[3]_i_22_n_0 ;
  wire \pol_state[3]_i_23__1_n_0 ;
  wire \pol_state[3]_i_24_n_0 ;
  wire \pol_state[3]_i_25_n_0 ;
  wire \pol_state[3]_i_26_n_0 ;
  wire \pol_state[3]_i_27_n_0 ;
  wire \pol_state[3]_i_28__0_n_0 ;
  wire \pol_state[3]_i_29_n_0 ;
  wire \pol_state[3]_i_30_n_0 ;
  wire \pol_state[3]_i_31_n_0 ;
  wire \pol_state[3]_i_32_n_0 ;
  wire \pol_state[3]_i_33_n_0 ;
  wire \pol_state[3]_i_34_n_0 ;
  wire \pol_state[3]_i_35_n_0 ;
  wire \pol_state[3]_i_36_n_0 ;
  wire \pol_state[3]_i_37_n_0 ;
  wire \pol_state[3]_i_38_n_0 ;
  wire \pol_state[3]_i_39_n_0 ;
  wire \pol_state[3]_i_40_n_0 ;
  wire \pol_state[3]_i_41_n_0 ;
  wire \pol_state[3]_i_42_n_0 ;
  wire \pol_state[3]_i_7_n_0 ;
  wire \pol_state[3]_i_8_n_0 ;
  wire \pol_state[3]_i_9_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[19]_0 ;
  wire \unscrambled_data_i_reg[31]_0 ;
  wire \unscrambled_data_i_reg[31]_1 ;
  wire \unscrambled_data_i_reg[52]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  LUT6 #(
    .INIT(64'h0000000002000000)) 
    CB_detect_dlyd0p5_i_1
       (.I0(CC_detect_dlyd1_reg),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[59]),
        .I5(CC_detect_dlyd1_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    CC_detect_dlyd1_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(CC_detect_dlyd1_reg),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CC_detect_dlyd1_i_2
       (.I0(CC_detect_dlyd1_i_4_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[58]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(CC_detect_dlyd1_i_5_n_0),
        .O(CC_detect_dlyd1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(CC_detect_dlyd1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CC_detect_dlyd1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h20AA00AA20000000)) 
    \pol_state[0]_i_2 
       (.I0(\pol_state_reg[0] ),
        .I1(\unscrambled_data_i_reg[52]_0 ),
        .I2(\unscrambled_data_i_reg[19]_0 ),
        .I3(\unscrambled_data_i_reg[31]_0 ),
        .I4(\unscrambled_data_i_reg[31]_1 ),
        .I5(\pol_state_reg[0]_0 ),
        .O(cur_polarity_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4 
       (.I0(\pol_state[1]_i_6_n_0 ),
        .I1(\pol_state[3]_i_7_n_0 ),
        .I2(\pol_state[3]_i_8_n_0 ),
        .I3(\pol_state[3]_i_9_n_0 ),
        .I4(\pol_state[3]_i_10_n_0 ),
        .O(\unscrambled_data_i_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[1]_i_6 
       (.I0(\pol_state[1]_i_7_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(\pol_state[1]_i_8_n_0 ),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .I5(\pol_state[1]_i_9_n_0 ),
        .O(\pol_state[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pol_state[1]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[1]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[57]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .O(\pol_state[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[1]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10 
       (.I0(\pol_state[3]_i_24_n_0 ),
        .I1(\pol_state[3]_i_25_n_0 ),
        .I2(\pol_state[3]_i_26_n_0 ),
        .I3(\pol_state[3]_i_27_n_0 ),
        .I4(\pol_state[3]_i_28__0_n_0 ),
        .O(\pol_state[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pol_state[3]_i_11 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_29_n_0 ),
        .O(\pol_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_12 
       (.I0(UNSCRAMBLED_DATA_OUT[53]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .O(\pol_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_13__0 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_30_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14 
       (.I0(\pol_state[3]_i_31_n_0 ),
        .I1(\pol_state[3]_i_32_n_0 ),
        .I2(\pol_state[3]_i_33_n_0 ),
        .I3(\pol_state[3]_i_34_n_0 ),
        .O(\pol_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_15 
       (.I0(\pol_state[3]_i_35_n_0 ),
        .I1(\pol_state[3]_i_36_n_0 ),
        .I2(\pol_state[3]_i_37_n_0 ),
        .I3(\pol_state[3]_i_38_n_0 ),
        .O(\pol_state[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16 
       (.I0(UNSCRAMBLED_DATA_OUT[31]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[38]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .I4(\pol_state[3]_i_39_n_0 ),
        .O(\pol_state[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17 
       (.I0(UNSCRAMBLED_DATA_OUT[42]),
        .I1(UNSCRAMBLED_DATA_OUT[11]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[7]),
        .I4(\pol_state[3]_i_40_n_0 ),
        .O(\pol_state[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_18 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_19 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_41_n_0 ),
        .I5(\pol_state[3]_i_42_n_0 ),
        .O(\pol_state[3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .O(\pol_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .O(\pol_state[3]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[20]),
        .I4(UNSCRAMBLED_DATA_OUT[42]),
        .I5(UNSCRAMBLED_DATA_OUT[23]),
        .O(\pol_state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .O(\pol_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .O(\pol_state[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_30 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[47]),
        .O(\pol_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[45]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[25]),
        .O(\pol_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[24]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[2]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4 
       (.I0(\pol_state[3]_i_7_n_0 ),
        .I1(\pol_state[3]_i_8_n_0 ),
        .I2(\pol_state[3]_i_9_n_0 ),
        .I3(\pol_state[3]_i_10_n_0 ),
        .I4(\pol_state[3]_i_11_n_0 ),
        .I5(\pol_state[3]_i_12_n_0 ),
        .O(\unscrambled_data_i_reg[19]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[10]),
        .O(\pol_state[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_41 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_18_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[17]),
        .I4(\pol_state[3]_i_20_n_0 ),
        .I5(\pol_state[3]_i_21_n_0 ),
        .O(\pol_state[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[27]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_22_n_0 ),
        .O(\pol_state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[21]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .I4(\pol_state[3]_i_23__1_n_0 ),
        .O(\pol_state[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28
   (CB_detect,
    \unscrambled_data_i_reg[59]_0 ,
    CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[29]_0 ,
    \unscrambled_data_i_reg[59]_1 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[47]_1 ,
    Q,
    rxdatavalid_to_fifo_lane1_i,
    CB_detect_dlyd0p5,
    \pol_state_reg[1] ,
    CC_detect_dlyd1,
    \pol_state[3]_i_6__0_0 ,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output \unscrambled_data_i_reg[59]_0 ;
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[29]_0 ;
  output \unscrambled_data_i_reg[59]_1 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[47]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane1_i;
  input CB_detect_dlyd0p5;
  input \pol_state_reg[1] ;
  input CC_detect_dlyd1;
  input \pol_state[3]_i_6__0_0 ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2_n_0;
  wire CB_detect_dlyd0p5_i_3_n_0;
  wire CB_detect_dlyd0p5_i_4_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__0_n_0;
  wire CC_detect_dlyd1_i_3__0_n_0;
  wire CC_detect_dlyd1_i_4__0_n_0;
  wire CC_detect_dlyd1_i_5__0_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7_n_0 ;
  wire \pol_state[0]_i_8_n_0 ;
  wire \pol_state[3]_i_10__0_n_0 ;
  wire \pol_state[3]_i_11__0_n_0 ;
  wire \pol_state[3]_i_14__0_n_0 ;
  wire \pol_state[3]_i_15__0_n_0 ;
  wire \pol_state[3]_i_16__0_n_0 ;
  wire \pol_state[3]_i_17__0_n_0 ;
  wire \pol_state[3]_i_18__0_n_0 ;
  wire \pol_state[3]_i_19__0_n_0 ;
  wire \pol_state[3]_i_20__0_n_0 ;
  wire \pol_state[3]_i_21__0_n_0 ;
  wire \pol_state[3]_i_22__0_n_0 ;
  wire \pol_state[3]_i_23__2_n_0 ;
  wire \pol_state[3]_i_24__0_n_0 ;
  wire \pol_state[3]_i_25__0_n_0 ;
  wire \pol_state[3]_i_26__0_n_0 ;
  wire \pol_state[3]_i_27__0_n_0 ;
  wire \pol_state[3]_i_28__1_n_0 ;
  wire \pol_state[3]_i_29__0_n_0 ;
  wire \pol_state[3]_i_30__0_n_0 ;
  wire \pol_state[3]_i_31__0_n_0 ;
  wire \pol_state[3]_i_32__0_n_0 ;
  wire \pol_state[3]_i_33__0_n_0 ;
  wire \pol_state[3]_i_34__0_n_0 ;
  wire \pol_state[3]_i_35__0_n_0 ;
  wire \pol_state[3]_i_36__0_n_0 ;
  wire \pol_state[3]_i_37__0_n_0 ;
  wire \pol_state[3]_i_38__0_n_0 ;
  wire \pol_state[3]_i_39__0_n_0 ;
  wire \pol_state[3]_i_40__0_n_0 ;
  wire \pol_state[3]_i_41__0_n_0 ;
  wire \pol_state[3]_i_6__0_0 ;
  wire \pol_state[3]_i_7__0_n_0 ;
  wire \pol_state[3]_i_8__0_n_0 ;
  wire \pol_state[3]_i_9__0_n_0 ;
  wire \pol_state_reg[1] ;
  wire rxdatavalid_to_fifo_lane1_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[29]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire \unscrambled_data_i_reg[59]_1 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__0_n_0),
        .I5(CB_detect_dlyd0p5_i_4_n_0),
        .O(CB_detect_dlyd0p5_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(CC_detect_dlyd1_i_3__0_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__0
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(CC_detect_dlyd1_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__0
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__0
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6 
       (.I0(\pol_state[0]_i_7_n_0 ),
        .I1(\pol_state[3]_i_10__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_8__0_n_0 ),
        .I4(\pol_state[3]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7 
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8_n_0 ),
        .I5(CC_detect_dlyd1_i_4__0_n_0),
        .O(\pol_state[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \pol_state[1]_i_4__2 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .I5(\pol_state_reg[1] ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__0 
       (.I0(\pol_state[3]_i_24__0_n_0 ),
        .I1(\pol_state[3]_i_25__0_n_0 ),
        .I2(\pol_state[3]_i_26__0_n_0 ),
        .I3(\pol_state[3]_i_27__0_n_0 ),
        .I4(\pol_state[3]_i_28__1_n_0 ),
        .O(\pol_state[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__0 
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(\pol_state[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_30__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[3]_i_13 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .O(\unscrambled_data_i_reg[59]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_14__0 
       (.I0(\pol_state[3]_i_31__0_n_0 ),
        .I1(\pol_state[3]_i_32__0_n_0 ),
        .I2(\pol_state[3]_i_33__0_n_0 ),
        .I3(\pol_state[3]_i_34__0_n_0 ),
        .O(\pol_state[3]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__0 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_35__0_n_0 ),
        .O(\pol_state[3]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[4]),
        .I4(\pol_state[3]_i_36__0_n_0 ),
        .O(\pol_state[3]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__0 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[7]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__0_n_0 ),
        .O(\pol_state[3]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_18__0 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_38__0_n_0 ),
        .O(\pol_state[3]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_19__0 
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(\pol_state[3]_i_39__0_n_0 ),
        .I3(\pol_state[3]_i_40__0_n_0 ),
        .I4(\pol_state[3]_i_41__0_n_0 ),
        .I5(\pol_state[3]_i_6__0_0 ),
        .O(\pol_state[3]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__0 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[15]),
        .I3(UNSCRAMBLED_DATA_OUT[32]),
        .O(\pol_state[3]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__0 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__0 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__0 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__0 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_27__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__1 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_29__0 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_30__0 
       (.I0(\pol_state[3]_i_41__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(\pol_state[3]_i_39__0_n_0 ),
        .I5(\pol_state[3]_i_40__0_n_0 ),
        .O(\pol_state[3]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__0 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_32__0 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .O(\pol_state[3]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_33__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__0 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__0 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__0 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__0 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_37__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__0 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_39__0 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_39__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40__0 
       (.I0(UNSCRAMBLED_DATA_OUT[57]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \pol_state[3]_i_41__0 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__0 
       (.I0(\pol_state[3]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_8__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_10__0_n_0 ),
        .I4(\pol_state[3]_i_11__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3_n_0),
        .O(\unscrambled_data_i_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_19__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .I4(\pol_state[3]_i_20__0_n_0 ),
        .I5(\pol_state[3]_i_21__0_n_0 ),
        .O(\pol_state[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_22__0_n_0 ),
        .O(\pol_state[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_23__2_n_0 ),
        .O(\pol_state[3]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__0 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__0 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__0 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__0 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__0 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__0 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__0 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__0 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__0 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__0 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__0 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__0 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__0 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__0 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__0 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__0 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__0 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__0 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__0 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__0 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__0 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__0 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__0 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__0 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__0 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__0 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__0 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__0 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__0 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__0 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__0 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__0 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__0 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__0 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__0 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__0 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__0 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__0 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__0 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29
   (CB_detect,
    CC_detect_pulse_i,
    p_17_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[18]_0 ,
    \unscrambled_data_i_reg[59]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[41]_0 ,
    \unscrambled_data_i_reg[41]_1 ,
    Q,
    rxdatavalid_to_fifo_lane2_i,
    CB_detect_dlyd0p5,
    CC_detect_dlyd1,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output CC_detect_pulse_i;
  output p_17_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[18]_0 ;
  output \unscrambled_data_i_reg[59]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[41]_0 ;
  output \unscrambled_data_i_reg[41]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane2_i;
  input CB_detect_dlyd0p5;
  input CC_detect_dlyd1;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2__0_n_0;
  wire CB_detect_dlyd0p5_i_3__0_n_0;
  wire CB_detect_dlyd0p5_i_4__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__1_n_0;
  wire CC_detect_dlyd1_i_3__1_n_0;
  wire CC_detect_dlyd1_i_4__1_n_0;
  wire CC_detect_dlyd1_i_5__1_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_17_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7__0_n_0 ;
  wire \pol_state[0]_i_8__0_n_0 ;
  wire \pol_state[3]_i_10__1_n_0 ;
  wire \pol_state[3]_i_11__1_n_0 ;
  wire \pol_state[3]_i_13__1_n_0 ;
  wire \pol_state[3]_i_14__1_n_0 ;
  wire \pol_state[3]_i_15__1_n_0 ;
  wire \pol_state[3]_i_16__1_n_0 ;
  wire \pol_state[3]_i_17__1_n_0 ;
  wire \pol_state[3]_i_18__1_n_0 ;
  wire \pol_state[3]_i_19__1_n_0 ;
  wire \pol_state[3]_i_20__1_n_0 ;
  wire \pol_state[3]_i_21__1_n_0 ;
  wire \pol_state[3]_i_22__1_n_0 ;
  wire \pol_state[3]_i_23_n_0 ;
  wire \pol_state[3]_i_24__1_n_0 ;
  wire \pol_state[3]_i_25__1_n_0 ;
  wire \pol_state[3]_i_26__1_n_0 ;
  wire \pol_state[3]_i_27__1_n_0 ;
  wire \pol_state[3]_i_28__2_n_0 ;
  wire \pol_state[3]_i_29__1_n_0 ;
  wire \pol_state[3]_i_30__1_n_0 ;
  wire \pol_state[3]_i_31__1_n_0 ;
  wire \pol_state[3]_i_32__1_n_0 ;
  wire \pol_state[3]_i_33__1_n_0 ;
  wire \pol_state[3]_i_34__1_n_0 ;
  wire \pol_state[3]_i_35__1_n_0 ;
  wire \pol_state[3]_i_36__1_n_0 ;
  wire \pol_state[3]_i_37__1_n_0 ;
  wire \pol_state[3]_i_38__1_n_0 ;
  wire \pol_state[3]_i_39__1_n_0 ;
  wire \pol_state[3]_i_40__1_n_0 ;
  wire \pol_state[3]_i_41__1_n_0 ;
  wire \pol_state[3]_i_7__1_n_0 ;
  wire \pol_state[3]_i_8__1_n_0 ;
  wire \pol_state[3]_i_9__1_n_0 ;
  wire rxdatavalid_to_fifo_lane2_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[18]_0 ;
  wire \unscrambled_data_i_reg[41]_0 ;
  wire \unscrambled_data_i_reg[41]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2__0
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__1_n_0),
        .I5(CB_detect_dlyd0p5_i_4__0_n_0),
        .O(CB_detect_dlyd0p5_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3__0
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(CC_detect_dlyd1_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__1
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(CC_detect_dlyd1_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__1
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__1
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__1
       (.I0(p_17_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__0 
       (.I0(\pol_state[0]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_10__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_8__1_n_0 ),
        .I4(\pol_state[3]_i_7__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7__0 
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8__0_n_0 ),
        .I5(CC_detect_dlyd1_i_4__1_n_0),
        .O(\pol_state[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__0 
       (.I0(CB_detect_dlyd0p5_i_2__0_n_0),
        .I1(\pol_state[3]_i_7__1_n_0 ),
        .I2(\pol_state[3]_i_8__1_n_0 ),
        .I3(\pol_state[3]_i_9__1_n_0 ),
        .I4(\pol_state[3]_i_10__1_n_0 ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__1 
       (.I0(\pol_state[3]_i_23_n_0 ),
        .I1(\pol_state[3]_i_24__1_n_0 ),
        .I2(\pol_state[3]_i_25__1_n_0 ),
        .I3(\pol_state[3]_i_26__1_n_0 ),
        .I4(\pol_state[3]_i_27__1_n_0 ),
        .O(\pol_state[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__1 
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_28__2_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(\pol_state[3]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_12__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_29__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_13__1 
       (.I0(\pol_state[3]_i_30__1_n_0 ),
        .I1(\pol_state[3]_i_31__1_n_0 ),
        .I2(\pol_state[3]_i_32__1_n_0 ),
        .I3(\pol_state[3]_i_33__1_n_0 ),
        .O(\pol_state[3]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14__1 
       (.I0(\pol_state[3]_i_34__1_n_0 ),
        .I1(\pol_state[3]_i_35__1_n_0 ),
        .I2(\pol_state[3]_i_36__1_n_0 ),
        .I3(\pol_state[3]_i_37__1_n_0 ),
        .O(\pol_state[3]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__1 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .I4(\pol_state[3]_i_38__1_n_0 ),
        .O(\pol_state[3]_i_15__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[12]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[13]),
        .I4(\pol_state[3]_i_39__1_n_0 ),
        .O(\pol_state[3]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_17__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_18__1 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_40__1_n_0 ),
        .I5(\pol_state[3]_i_41__1_n_0 ),
        .O(\pol_state[3]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__1 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[32]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[28]),
        .O(\pol_state[3]_i_20__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__1 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[24]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .I4(UNSCRAMBLED_DATA_OUT[41]),
        .I5(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__1 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__1 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__1 
       (.I0(UNSCRAMBLED_DATA_OUT[34]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[35]),
        .I3(UNSCRAMBLED_DATA_OUT[42]),
        .O(\pol_state[3]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_28__2 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_29__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_30__1 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_30__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[32]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__1 
       (.I0(UNSCRAMBLED_DATA_OUT[35]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[38]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__1 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[25]),
        .I2(UNSCRAMBLED_DATA_OUT[1]),
        .I3(UNSCRAMBLED_DATA_OUT[24]),
        .O(\pol_state[3]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__1 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__1 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[10]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_38__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__1 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_39__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_40__1 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_40__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_41__1 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__1 
       (.I0(\pol_state[3]_i_7__1_n_0 ),
        .I1(\pol_state[3]_i_8__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_10__1_n_0 ),
        .I4(\pol_state[3]_i_11__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__0_n_0),
        .O(\unscrambled_data_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_17__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__1 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .I4(\pol_state[3]_i_19__1_n_0 ),
        .I5(\pol_state[3]_i_20__1_n_0 ),
        .O(\pol_state[3]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_21__1_n_0 ),
        .O(\pol_state[3]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__1 
       (.I0(UNSCRAMBLED_DATA_OUT[44]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_22__1_n_0 ),
        .O(\pol_state[3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[32]_0 ,
    \unscrambled_data_i_reg[60]_0 ,
    \unscrambled_data_i_reg[54]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_1 ,
    CC_detect_dlyd1,
    D,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    CB_detect_dlyd0p5_reg,
    \pol_state[3]_i_6__2_0 ,
    \descrambler_reg[0]_0 ,
    E,
    Q,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[32]_0 ;
  output \unscrambled_data_i_reg[60]_0 ;
  output \unscrambled_data_i_reg[54]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_1 ;
  input CC_detect_dlyd1;
  input [2:0]D;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input CB_detect_dlyd0p5_reg;
  input \pol_state[3]_i_6__2_0 ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]Q;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CB_detect_dlyd0p5_i_3__1_n_0;
  wire CB_detect_dlyd0p5_reg;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__2_n_0;
  wire CC_detect_dlyd1_i_3__2_n_0;
  wire CC_detect_dlyd1_i_4__2_n_0;
  wire CC_detect_pulse_i;
  wire [2:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_10_n_0 ;
  wire \pol_state[0]_i_7__1_n_0 ;
  wire \pol_state[0]_i_8__1_n_0 ;
  wire \pol_state[0]_i_9_n_0 ;
  wire \pol_state[1]_i_6__0_n_0 ;
  wire \pol_state[1]_i_7__0_n_0 ;
  wire \pol_state[3]_i_10__2_n_0 ;
  wire \pol_state[3]_i_11__2_n_0 ;
  wire \pol_state[3]_i_13__2_n_0 ;
  wire \pol_state[3]_i_14__2_n_0 ;
  wire \pol_state[3]_i_15__2_n_0 ;
  wire \pol_state[3]_i_16__2_n_0 ;
  wire \pol_state[3]_i_17__2_n_0 ;
  wire \pol_state[3]_i_18__2_n_0 ;
  wire \pol_state[3]_i_19__2_n_0 ;
  wire \pol_state[3]_i_20__2_n_0 ;
  wire \pol_state[3]_i_21__2_n_0 ;
  wire \pol_state[3]_i_22__2_n_0 ;
  wire \pol_state[3]_i_23__0_n_0 ;
  wire \pol_state[3]_i_24__2_n_0 ;
  wire \pol_state[3]_i_25__2_n_0 ;
  wire \pol_state[3]_i_26__2_n_0 ;
  wire \pol_state[3]_i_27__2_n_0 ;
  wire \pol_state[3]_i_28_n_0 ;
  wire \pol_state[3]_i_29__2_n_0 ;
  wire \pol_state[3]_i_30__2_n_0 ;
  wire \pol_state[3]_i_31__2_n_0 ;
  wire \pol_state[3]_i_32__2_n_0 ;
  wire \pol_state[3]_i_33__2_n_0 ;
  wire \pol_state[3]_i_34__2_n_0 ;
  wire \pol_state[3]_i_35__2_n_0 ;
  wire \pol_state[3]_i_36__2_n_0 ;
  wire \pol_state[3]_i_37__2_n_0 ;
  wire \pol_state[3]_i_38__2_n_0 ;
  wire \pol_state[3]_i_39__2_n_0 ;
  wire \pol_state[3]_i_41__2_n_0 ;
  wire \pol_state[3]_i_42__1_n_0 ;
  wire \pol_state[3]_i_43_n_0 ;
  wire \pol_state[3]_i_44_n_0 ;
  wire \pol_state[3]_i_45_n_0 ;
  wire \pol_state[3]_i_6__2_0 ;
  wire \pol_state[3]_i_7__2_n_0 ;
  wire \pol_state[3]_i_8__2_n_0 ;
  wire \pol_state[3]_i_9__2_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[32]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[54]_0 ;
  wire \unscrambled_data_i_reg[60]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    CB_detect_dlyd0p5_i_1__2
       (.I0(CB_detect_dlyd0p5_reg),
        .I1(CB_detect_dlyd0p5_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_3__1
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(CB_detect_dlyd0p5_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CC_detect_dlyd1_i_1__2
       (.I0(CC_detect_dlyd1_i_2__2_n_0),
        .I1(CC_detect_dlyd1_i_3__2_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(UNSCRAMBLED_DATA_OUT[48]),
        .O(p_14_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_2__2
       (.I0(UNSCRAMBLED_DATA_OUT[61]),
        .I1(UNSCRAMBLED_DATA_OUT[62]),
        .I2(UNSCRAMBLED_DATA_OUT[60]),
        .I3(CC_detect_dlyd1_i_4__2_n_0),
        .O(CC_detect_dlyd1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__2
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(UNSCRAMBLED_DATA_OUT[51]),
        .O(CC_detect_dlyd1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    CC_detect_dlyd1_i_4__2
       (.I0(UNSCRAMBLED_DATA_OUT[59]),
        .I1(UNSCRAMBLED_DATA_OUT[50]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .I4(UNSCRAMBLED_DATA_OUT[57]),
        .I5(UNSCRAMBLED_DATA_OUT[58]),
        .O(CC_detect_dlyd1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__2
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_10 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB0BBBB)) 
    \pol_state[0]_i_3__0 
       (.I0(\unscrambled_data_i_reg[47]_0 ),
        .I1(\pol_state_reg[0] ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\unscrambled_data_i_reg[32]_0 ),
        .I5(\unscrambled_data_i_reg[60]_0 ),
        .O(cur_polarity_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__1 
       (.I0(\pol_state[3]_i_11__2_n_0 ),
        .I1(\pol_state[3]_i_10__2_n_0 ),
        .I2(\pol_state[0]_i_7__1_n_0 ),
        .I3(\pol_state[3]_i_7__2_n_0 ),
        .I4(CC_detect_dlyd1_i_2__2_n_0),
        .I5(\pol_state[0]_i_8__1_n_0 ),
        .O(\unscrambled_data_i_reg[54]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_7__1 
       (.I0(\pol_state[3]_i_22__2_n_0 ),
        .I1(\pol_state[0]_i_9_n_0 ),
        .I2(\pol_state[3]_i_21__2_n_0 ),
        .I3(\pol_state[0]_i_10_n_0 ),
        .O(\pol_state[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pol_state[0]_i_8__1 
       (.I0(CB_detect_dlyd0p5_i_3__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[0]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .O(\pol_state[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__1 
       (.I0(\pol_state[1]_i_6__0_n_0 ),
        .I1(\pol_state[3]_i_7__2_n_0 ),
        .I2(\pol_state[3]_i_8__2_n_0 ),
        .I3(\pol_state[3]_i_9__2_n_0 ),
        .I4(\pol_state[3]_i_10__2_n_0 ),
        .O(\unscrambled_data_i_reg[60]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \pol_state[1]_i_6__0 
       (.I0(CC_detect_dlyd1_i_4__2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[61]),
        .I4(\pol_state[1]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__1_n_0),
        .O(\pol_state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \pol_state[1]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[1]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__2 
       (.I0(\pol_state[3]_i_23__0_n_0 ),
        .I1(\pol_state[3]_i_24__2_n_0 ),
        .I2(\pol_state[3]_i_25__2_n_0 ),
        .I3(\pol_state[3]_i_26__2_n_0 ),
        .I4(\pol_state[3]_i_27__2_n_0 ),
        .O(\pol_state[3]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \pol_state[3]_i_11__2 
       (.I0(\pol_state[3]_i_28_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_29__2_n_0 ),
        .I4(\pol_state[3]_i_30__2_n_0 ),
        .I5(\pol_state[3]_i_31__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_13__2 
       (.I0(\pol_state[3]_i_32__2_n_0 ),
        .I1(\pol_state[3]_i_33__2_n_0 ),
        .I2(\pol_state[3]_i_34__2_n_0 ),
        .I3(\pol_state[3]_i_35__2_n_0 ),
        .O(\pol_state[3]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_14__2 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_36__2_n_0 ),
        .O(\pol_state[3]_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__2 
       (.I0(UNSCRAMBLED_DATA_OUT[11]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[9]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__2_n_0 ),
        .O(\pol_state[3]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__2 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .I4(\pol_state[3]_i_38__2_n_0 ),
        .O(\pol_state[3]_i_16__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__2 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_39__2_n_0 ),
        .O(\pol_state[3]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[3]_i_18__2 
       (.I0(\pol_state[3]_i_6__2_0 ),
        .I1(\pol_state[3]_i_41__2_n_0 ),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_42__1_n_0 ),
        .I5(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__2 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__2 
       (.I0(UNSCRAMBLED_DATA_OUT[17]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__2 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_21__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23__0 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__2 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_24__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__2 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .O(\pol_state[3]_i_25__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__2 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_26__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_27__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pol_state[3]_i_28 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .O(\pol_state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29__2 
       (.I0(\pol_state[3]_i_39__2_n_0 ),
        .I1(\pol_state[3]_i_44_n_0 ),
        .I2(\pol_state[3]_i_38__2_n_0 ),
        .I3(\pol_state[3]_i_45_n_0 ),
        .O(\pol_state[3]_i_29__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \pol_state[3]_i_30__2 
       (.I0(\pol_state[3]_i_41__2_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(D[1]),
        .I4(D[0]),
        .O(\pol_state[3]_i_30__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_31__2 
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_31__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__2 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_33__2 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[18]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__2 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_34__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__2 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__2 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__2 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .O(\pol_state[3]_i_37__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_38__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \pol_state[3]_i_41__2 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42__1 
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_43 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_44 
       (.I0(UNSCRAMBLED_DATA_OUT[36]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_45 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[31]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[30]),
        .O(\pol_state[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__2 
       (.I0(\pol_state[3]_i_7__2_n_0 ),
        .I1(\pol_state[3]_i_8__2_n_0 ),
        .I2(\pol_state[3]_i_9__2_n_0 ),
        .I3(\pol_state[3]_i_10__2_n_0 ),
        .I4(\pol_state[3]_i_11__2_n_0 ),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(\unscrambled_data_i_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_16__2_n_0 ),
        .I4(\pol_state[3]_i_17__2_n_0 ),
        .I5(\pol_state[3]_i_18__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .I4(\pol_state[3]_i_19__2_n_0 ),
        .I5(\pol_state[3]_i_20__2_n_0 ),
        .O(\pol_state[3]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__2 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_21__2_n_0 ),
        .O(\pol_state[3]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__2 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_22__2_n_0 ),
        .O(\pol_state[3]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__2 
       (.I0(Q[39]),
        .I1(Q[0]),
        .I2(Q[58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__2 
       (.I0(Q[49]),
        .I1(Q[10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__2 
       (.I0(Q[50]),
        .I1(Q[11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__2 
       (.I0(Q[51]),
        .I1(Q[12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__2 
       (.I0(Q[52]),
        .I1(Q[13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__2 
       (.I0(Q[53]),
        .I1(Q[14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__2 
       (.I0(Q[54]),
        .I1(Q[15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__2 
       (.I0(Q[55]),
        .I1(Q[16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__2 
       (.I0(Q[56]),
        .I1(Q[17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__2 
       (.I0(Q[57]),
        .I1(Q[18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__2 
       (.I0(Q[58]),
        .I1(Q[19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__2 
       (.I0(Q[40]),
        .I1(Q[1]),
        .I2(Q[59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__2 
       (.I0(Q[59]),
        .I1(Q[20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__2 
       (.I0(Q[60]),
        .I1(Q[21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__2 
       (.I0(Q[61]),
        .I1(Q[22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__2 
       (.I0(Q[62]),
        .I1(Q[23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__2 
       (.I0(Q[63]),
        .I1(Q[24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__2 
       (.I0(p_97_in),
        .I1(Q[25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__2 
       (.I0(p_101_in),
        .I1(Q[26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__2 
       (.I0(p_105_in),
        .I1(Q[27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__2 
       (.I0(p_109_in),
        .I1(Q[28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__2 
       (.I0(p_113_in),
        .I1(Q[29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__2 
       (.I0(Q[41]),
        .I1(Q[2]),
        .I2(Q[60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__2 
       (.I0(p_117_in),
        .I1(Q[30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__2 
       (.I0(p_121_in),
        .I1(Q[31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__2 
       (.I0(p_125_in),
        .I1(Q[32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__2 
       (.I0(p_129_in),
        .I1(Q[33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__2 
       (.I0(p_133_in),
        .I1(Q[34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__2 
       (.I0(p_137_in),
        .I1(Q[35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__2 
       (.I0(p_141_in),
        .I1(Q[36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__2 
       (.I0(p_145_in),
        .I1(Q[37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__2 
       (.I0(p_149_in),
        .I1(Q[38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__2 
       (.I0(p_153_in),
        .I1(Q[39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__2 
       (.I0(Q[42]),
        .I1(Q[3]),
        .I2(Q[61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__2 
       (.I0(p_157_in),
        .I1(Q[40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__2 
       (.I0(p_161_in),
        .I1(Q[41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__2 
       (.I0(p_165_in),
        .I1(Q[42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__2 
       (.I0(p_169_in),
        .I1(Q[43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__2 
       (.I0(p_173_in),
        .I1(Q[44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__2 
       (.I0(p_177_in),
        .I1(Q[45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__2 
       (.I0(p_181_in),
        .I1(Q[46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__2 
       (.I0(p_185_in),
        .I1(Q[47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__2 
       (.I0(p_189_in),
        .I1(Q[48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__2 
       (.I0(p_193_in),
        .I1(Q[49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__2 
       (.I0(Q[43]),
        .I1(Q[4]),
        .I2(Q[62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__2 
       (.I0(p_197_in),
        .I1(Q[50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__2 
       (.I0(p_201_in),
        .I1(Q[51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__2 
       (.I0(p_205_in),
        .I1(Q[52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__2 
       (.I0(p_209_in),
        .I1(Q[53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__2 
       (.I0(p_213_in),
        .I1(Q[54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__2 
       (.I0(p_217_in),
        .I1(Q[55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__2 
       (.I0(p_221_in),
        .I1(Q[56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__2 
       (.I0(p_225_in),
        .I1(Q[57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__2 
       (.I0(p_229_in),
        .I1(Q[58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__2 
       (.I0(p_233_in),
        .I1(Q[59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__2 
       (.I0(Q[44]),
        .I1(Q[5]),
        .I2(Q[63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__2 
       (.I0(p_237_in),
        .I1(Q[60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__2 
       (.I0(p_241_in),
        .I1(Q[61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__2 
       (.I0(p_245_in),
        .I1(Q[62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__2 
       (.I0(p_249_in),
        .I1(Q[63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__2 
       (.I0(Q[45]),
        .I1(Q[6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__2 
       (.I0(Q[46]),
        .I1(Q[7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__2 
       (.I0(Q[47]),
        .I1(Q[8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__2 
       (.I0(Q[48]),
        .I1(Q[9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT
   (gtwiz_userclk_rx_usrclk_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gt_to_common_qpllreset_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    tx_out_clk,
    init_clk_0,
    new_gtx_rx_pcsreset_comb0,
    rst_in_out_reg,
    out,
    i_in_meta_reg,
    drpaddr_in,
    init_clk,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    fsm_resetdone_to_rxreset_in,
    fsm_resetdone_to_new_gtx_rx_comb,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output gt_to_common_qpllreset_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output [3:0]rxbufstatus_out;
  output [3:0]rxdatavalid_out;
  output [7:0]rxheader_out;
  output [3:0]rxheadervalid_out;
  output tx_out_clk;
  output init_clk_0;
  output new_gtx_rx_pcsreset_comb0;
  input rst_in_out_reg;
  input out;
  input i_in_meta_reg;
  input [39:0]drpaddr_in;
  input init_clk;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input fsm_resetdone_to_rxreset_in;
  input fsm_resetdone_to_new_gtx_rx_comb;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire aurora_64b66b_rx_0_gt_i_n_461;
  wire aurora_64b66b_rx_0_gt_i_n_464;
  wire aurora_64b66b_rx_0_gt_i_n_465;
  wire aurora_64b66b_rx_0_gt_i_n_466;
  wire aurora_64b66b_rx_0_gt_i_n_467;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in_r;
  wire gtwiz_userclk_rx_reset_in_r_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [255:0]gtwiz_userdata_rx_out;
  wire gtx_rx_pcsreset_comb;
  wire i_in_meta_reg;
  wire init_clk;
  wire init_clk_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire [7:0]p_0_in__27;
  wire rst_in_out_reg;
  wire [3:0]rxbufstatus_out;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [3:0]rxpolarity_in;
  wire tx_out_clk;
  wire [3:0]txpmaresetdone_out;
  wire ultrascale_rx_userclk_n_1;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ;
  wire [63:0]NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED;
  wire [10:0]NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED;
  wire [23:2]NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED;

  assign \^lopt_3  = lopt;
  assign lopt_2 = lopt_5;
  assign lopt_3 = lopt_6;
  assign lopt_4 = lopt_1;
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt aurora_64b66b_rx_0_gt_i
       (.dmonitorout_out(NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED[63:0]),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({1'b0,init_clk,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gt_powergood),
        .gtrefclk0_in({1'b0,gt_refclk1_out,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(i_in_meta_reg),
        .gtwiz_reset_qpll0reset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(out),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(rst_in_out_reg),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in({rxn[3],rxn[2],rxn[1],rxn[0]}),
        .gtyrxp_in({rxp[3],rxp[2],rxp[1],rxp[0]}),
        .gtytxn_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED[3:0]),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .lopt(\^lopt ),
        .lopt_1(gtwiz_userclk_rx_reset_in_r),
        .lopt_2(\^lopt_1 ),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(lopt_4),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0clk_in({1'b0,gt_qpllclk_quad1_out,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,gt_qpllrefclk_quad1_out,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({rxbufstatus_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[10:9],rxbufstatus_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[7:6],rxbufstatus_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[4:3],rxbufstatus_out[0],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrovrden_in({1'b0,gt_rxcdrovrden_in,1'b0,1'b0}),
        .rxdatavalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[7],rxdatavalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[5],rxdatavalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[3],rxdatavalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out[0]}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[23:20],rxheader_out[7:6],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[17:14],rxheader_out[5:4],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[11:8],rxheader_out[3:2],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[5:2],rxheader_out[1:0]}),
        .rxheadervalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[7],rxheadervalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[5],rxheadervalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[3],rxheadervalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out[0]}),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[3],aurora_64b66b_rx_0_gt_i_n_461,NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out({aurora_64b66b_rx_0_gt_i_n_464,aurora_64b66b_rx_0_gt_i_n_465,aurora_64b66b_rx_0_gt_i_n_466,aurora_64b66b_rx_0_gt_i_n_467}),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxusrclk2_in({1'b0,ultrascale_rx_userclk_n_1,1'b0,1'b0}),
        .rxusrclk_in({1'b0,gtwiz_userclk_rx_usrclk_out,1'b0,1'b0}),
        .txbufstatus_out(NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED[7:0]),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[3],tx_out_clk,NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(init_clk_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    gtwiz_userclk_rx_reset_in_r_i_1
       (.I0(aurora_64b66b_rx_0_gt_i_n_466),
        .I1(aurora_64b66b_rx_0_gt_i_n_467),
        .I2(aurora_64b66b_rx_0_gt_i_n_464),
        .I3(aurora_64b66b_rx_0_gt_i_n_465),
        .O(gtwiz_userclk_rx_reset_in_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_reset_in_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_reset_in_r_i_1_n_0),
        .Q(gtwiz_userclk_rx_reset_in_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    new_gtx_rx_pcsreset_comb_i_1
       (.I0(gtwiz_userclk_rx_active_in),
        .I1(fsm_resetdone_to_rxreset_in),
        .I2(fsm_resetdone_to_new_gtx_rx_comb),
        .O(new_gtx_rx_pcsreset_comb0));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* P_CONTENTS = "0" *) 
  (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
  (* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) 
  (* P_USRCLK2_DIV = "3'b000" *) 
  (* P_USRCLK2_INT_DIV = "0" *) 
  (* P_USRCLK_DIV = "3'b000" *) 
  (* P_USRCLK_INT_DIV = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk ultrascale_rx_userclk
       (.gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in_r),
        .gtwiz_userclk_rx_srcclk_in(aurora_64b66b_rx_0_gt_i_n_461),
        .gtwiz_userclk_rx_usrclk2_out(ultrascale_rx_userclk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[0]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in__27[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[1]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in__27[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \usrclk_rx_active_in_extend_cntr[2]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in__27[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \usrclk_rx_active_in_extend_cntr[3]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in__27[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \usrclk_rx_active_in_extend_cntr[4]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in__27[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \usrclk_rx_active_in_extend_cntr[5]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in__27[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[6]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_1 
       (.I0(gtwiz_userclk_rx_active_in),
        .O(gtx_rx_pcsreset_comb));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_2 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_3 
       (.I0(gtwiz_userclk_rx_active_out),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_4 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[0] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[0]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[1] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[1]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[2] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[2]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[3] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[3]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[4] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[4]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[5] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[5]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[6] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[6]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[7] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[7]),
        .Q(gtwiz_userclk_rx_active_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK
   (hld_polarity_i,
    Q,
    \pol_count_reg[4]_0 ,
    cur_polarity_reg_0,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    \pol_state_reg[1]_2 ,
    out,
    E);
  output [0:0]hld_polarity_i;
  output [0:0]Q;
  output \pol_count_reg[4]_0 ;
  output cur_polarity_reg_0;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input \pol_state_reg[1]_2 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1_n_0 ;
  wire \idl_count[5]_i_4_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1_n_0 ;
  wire \inv_idl_count[5]_i_4_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1_n_0 ;
  wire \inv_pol_count[1]_i_1_n_0 ;
  wire \inv_pol_count[2]_i_1_n_0 ;
  wire \inv_pol_count[3]_i_1_n_0 ;
  wire \inv_pol_count[4]_i_1_n_0 ;
  wire \inv_pol_count[5]_i_1_n_0 ;
  wire \inv_pol_count[6]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_3_n_0 ;
  wire \inv_pol_count[7]_i_4_n_0 ;
  wire \inv_pol_count[7]_i_5__1_n_0 ;
  wire \inv_pol_count[7]_i_6_n_0 ;
  wire \inv_pol_count[7]_i_7_n_0 ;
  wire \inv_pol_count[7]_i_8_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__17;
  wire [5:0]p_0_in__18;
  wire \pol_count[0]_i_1_n_0 ;
  wire \pol_count[1]_i_1_n_0 ;
  wire \pol_count[2]_i_1_n_0 ;
  wire \pol_count[3]_i_1_n_0 ;
  wire \pol_count[4]_i_1_n_0 ;
  wire \pol_count[5]_i_1_n_0 ;
  wire \pol_count[6]_i_1_n_0 ;
  wire \pol_count[7]_i_1_n_0 ;
  wire \pol_count[7]_i_3_n_0 ;
  wire \pol_count[7]_i_4_n_0 ;
  wire \pol_count[7]_i_5_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1_n_0 ;
  wire \pol_count_r[0]_i_2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[4]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_3__1_n_0 ;
  wire \pol_state[0]_i_4__1_n_0 ;
  wire \pol_state[0]_i_5_n_0 ;
  wire \pol_state[1]_i_2_n_0 ;
  wire \pol_state[1]_i_3__0_n_0 ;
  wire \pol_state[2]_i_2_n_0 ;
  wire \pol_state[2]_i_3_n_0 ;
  wire \pol_state[3]_i_2_n_0 ;
  wire \pol_state[3]_i_3_n_0 ;
  wire \pol_state[3]_i_5_n_0 ;
  wire \pol_state[4]_i_2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[1]_2 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1
       (.I0(HLD_POLARITY_OUT_i_2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__18[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__18[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__18[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__18[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__18[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1 
       (.I0(\idl_count[5]_i_4_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2_n_0 ),
        .I3(\pol_count[7]_i_4_n_0 ),
        .O(\idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__18[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__17[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__17[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__17[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__17[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6_n_0 ),
        .O(\inv_idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .O(\inv_pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8_n_0 ),
        .O(\inv_pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .O(\pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state[2]_i_2_n_0 ),
        .I2(\pol_count[7]_i_4_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .O(\pol_count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8AAA8AA)) 
    \pol_state[0]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[0]_i_3__1_n_0 ),
        .I3(\pol_state[0]_i_4__1_n_0 ),
        .I4(\pol_state[0]_i_5_n_0 ),
        .I5(pol_state[2]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \pol_state[0]_i_5 
       (.I0(cur_polarity_reg_0),
        .I1(\pol_state_reg[3]_0 ),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\pol_state[2]_i_2_n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(\pol_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \pol_state[0]_i_6__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2_n_0 ),
        .I2(\pol_state[1]_i_3__0_n_0 ),
        .I3(\pol_state[2]_i_3_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\pol_state[2]_i_2_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__0 
       (.I0(\pol_state_reg[1]_2 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(\pol_state[3]_i_3_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1 
       (.I0(\pol_state[2]_i_2_n_0 ),
        .I1(\pol_state[2]_i_3_n_0 ),
        .I2(\pol_state[3]_i_5_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2_n_0 ),
        .O(\pol_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1 
       (.I0(\pol_state[3]_i_2_n_0 ),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1 
       (.I0(\pol_state[4]_i_2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31
   (hld_polarity_i,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane1_i_reg[1] ,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[1]_0 ,
    out,
    \pol_state_reg[1]_1 ,
    Q,
    E);
  output [0:0]hld_polarity_i;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane1_i_reg[1] ;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[1]_0 ;
  input out;
  input \pol_state_reg[1]_1 ;
  input [1:0]Q;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__0_n_0;
  wire [1:0]Q;
  wire cur_polarity_i_1__0_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__0_n_0 ;
  wire \idl_count[5]_i_4__0_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__0_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__0_n_0 ;
  wire \inv_idl_count[5]_i_4__0_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__0_n_0 ;
  wire \inv_pol_count[1]_i_1__0_n_0 ;
  wire \inv_pol_count[2]_i_1__0_n_0 ;
  wire \inv_pol_count[3]_i_1__0_n_0 ;
  wire \inv_pol_count[4]_i_1__0_n_0 ;
  wire \inv_pol_count[5]_i_1__0_n_0 ;
  wire \inv_pol_count[6]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_3__0_n_0 ;
  wire \inv_pol_count[7]_i_4__1_n_0 ;
  wire \inv_pol_count[7]_i_5_n_0 ;
  wire \inv_pol_count[7]_i_6__0_n_0 ;
  wire \inv_pol_count[7]_i_7__0_n_0 ;
  wire \inv_pol_count[7]_i_8__0_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__19;
  wire [5:0]p_0_in__20;
  wire \pol_count[0]_i_1__0_n_0 ;
  wire \pol_count[1]_i_1__0_n_0 ;
  wire \pol_count[2]_i_1__0_n_0 ;
  wire \pol_count[3]_i_1__0_n_0 ;
  wire \pol_count[4]_i_1__0_n_0 ;
  wire \pol_count[5]_i_1__0_n_0 ;
  wire \pol_count[6]_i_1__0_n_0 ;
  wire \pol_count[7]_i_1__0_n_0 ;
  wire \pol_count[7]_i_3__0_n_0 ;
  wire \pol_count[7]_i_4__0_n_0 ;
  wire \pol_count[7]_i_5__0_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__0_n_0 ;
  wire \pol_count_r[0]_i_2__0_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:0]pol_state;
  wire \pol_state[0]_i_2__1_n_0 ;
  wire \pol_state[0]_i_3_n_0 ;
  wire \pol_state[0]_i_4_n_0 ;
  wire \pol_state[0]_i_5__1_n_0 ;
  wire \pol_state[1]_i_2__2_n_0 ;
  wire \pol_state[1]_i_3_n_0 ;
  wire \pol_state[1]_i_5__2_n_0 ;
  wire \pol_state[2]_i_3__0_n_0 ;
  wire \pol_state[3]_i_2__0_n_0 ;
  wire \pol_state[3]_i_3__0_n_0 ;
  wire \pol_state[3]_i_5__0_n_0 ;
  wire \pol_state[4]_i_2__0_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;
  wire \rxheader_to_fifo_lane1_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__0
       (.I0(HLD_POLARITY_OUT_i_2__0_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__0
       (.I0(pol_state[1]),
        .I1(pol_state[0]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__0_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__0
       (.I0(\inv_pol_count[7]_i_5_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__0_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__0_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__0 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__20[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__0 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__20[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__0 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__20[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__20[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__20[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__0 
       (.I0(\idl_count[5]_i_4__0_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__0_n_0 ),
        .I3(\pol_count[7]_i_4__0_n_0 ),
        .O(\idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__0 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__0 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__20[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__0_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__0_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__19[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__19[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__0 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__19[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__19[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__19[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__0_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(\inv_idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__0 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__0 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__19[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .O(\inv_pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\inv_pol_count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__0_n_0 ),
        .O(\inv_pol_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__0 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__0_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__0 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__0 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .O(\pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\pol_count[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__0_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__0 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__0_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .O(\pol_count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2__0 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__0_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__0_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__0_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__1_n_0 ),
        .I2(\pol_state[0]_i_3_n_0 ),
        .I3(\pol_state[0]_i_4_n_0 ),
        .I4(\pol_state[0]_i_5__1_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \pol_state[0]_i_3 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\idl_count_r_reg[0]_0 ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[3]_0 ),
        .O(\pol_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(pol_state[0]),
        .O(\pol_state[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \pol_state[1]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__2_n_0 ),
        .I2(\pol_state[3]_i_2__0_n_0 ),
        .I3(\pol_state[1]_i_3_n_0 ),
        .I4(\pol_state[2]_i_3__0_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \pol_state[1]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\pol_state_reg[0]_0 ),
        .O(\pol_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F888F8888888F)) 
    \pol_state[1]_i_3 
       (.I0(pol_state[0]),
        .I1(out),
        .I2(\pol_state[1]_i_5__2_n_0 ),
        .I3(cur_polarity_reg_0),
        .I4(\pol_state_reg[0]_0 ),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \pol_state[1]_i_5__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_state[1]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__0 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__0_n_0 ),
        .I2(\pol_state[3]_i_5__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__0 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__0_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__0 
       (.I0(\pol_state[3]_i_2__0_n_0 ),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__0_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__0 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .O(\pol_state[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_42__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxheader_to_fifo_lane1_i_reg[1] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[1]_1 ),
        .O(\pol_state[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__0 
       (.I0(\pol_state[4]_i_2__0_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__0 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(pol_state[0]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32
   (hld_polarity_i,
    Q,
    cur_polarity_reg_0,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    E);
  output [0:0]hld_polarity_i;
  output [0:0]Q;
  output cur_polarity_reg_0;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__1_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__1_n_0 ;
  wire \idl_count[5]_i_4__1_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__1_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__1_n_0 ;
  wire \inv_idl_count[5]_i_4__1_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__1_n_0 ;
  wire \inv_pol_count[1]_i_1__1_n_0 ;
  wire \inv_pol_count[2]_i_1__1_n_0 ;
  wire \inv_pol_count[3]_i_1__1_n_0 ;
  wire \inv_pol_count[4]_i_1__1_n_0 ;
  wire \inv_pol_count[5]_i_1__1_n_0 ;
  wire \inv_pol_count[6]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_3__1_n_0 ;
  wire \inv_pol_count[7]_i_4__2_n_0 ;
  wire \inv_pol_count[7]_i_5__0_n_0 ;
  wire \inv_pol_count[7]_i_6__1_n_0 ;
  wire \inv_pol_count[7]_i_7__1_n_0 ;
  wire \inv_pol_count[7]_i_8__1_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__21;
  wire [5:0]p_0_in__22;
  wire \pol_count[0]_i_1__1_n_0 ;
  wire \pol_count[1]_i_1__1_n_0 ;
  wire \pol_count[2]_i_1__1_n_0 ;
  wire \pol_count[3]_i_1__1_n_0 ;
  wire \pol_count[4]_i_1__1_n_0 ;
  wire \pol_count[5]_i_1__1_n_0 ;
  wire \pol_count[6]_i_1__1_n_0 ;
  wire \pol_count[7]_i_1__1_n_0 ;
  wire \pol_count[7]_i_3__1_n_0 ;
  wire \pol_count[7]_i_4__1_n_0 ;
  wire \pol_count[7]_i_5__1_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__1_n_0 ;
  wire \pol_count_r[0]_i_2__1_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__0_n_0 ;
  wire \pol_state[0]_i_3__2_n_0 ;
  wire \pol_state[0]_i_4__2_n_0 ;
  wire \pol_state[0]_i_5__0_n_0 ;
  wire \pol_state[1]_i_2__0_n_0 ;
  wire \pol_state[1]_i_3__1_n_0 ;
  wire \pol_state[2]_i_2__1_n_0 ;
  wire \pol_state[2]_i_3__1_n_0 ;
  wire \pol_state[3]_i_2__1_n_0 ;
  wire \pol_state[3]_i_3__1_n_0 ;
  wire \pol_state[3]_i_5__1_n_0 ;
  wire \pol_state[4]_i_2__1_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__1
       (.I0(HLD_POLARITY_OUT_i_2__1_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__1
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__1_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__1
       (.I0(\inv_pol_count[7]_i_5__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__22[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__22[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__22[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__22[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__22[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__1 
       (.I0(\idl_count[5]_i_4__1_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__1_n_0 ),
        .I3(\pol_count[7]_i_4__1_n_0 ),
        .O(\idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__1 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__1 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__22[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__1_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__1_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__21[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__21[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__21[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__21[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__21[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__1_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(\inv_idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__1 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__1 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__21[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .O(\inv_pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .I3(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__1 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__1_n_0 ),
        .O(\inv_pol_count[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__1 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__1_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .O(\pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_count[7]_i_4__1_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__1 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__1_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__1_n_0 ),
        .O(\pol_count_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__1_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__1_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__0_n_0 ),
        .I2(\pol_state[0]_i_3__2_n_0 ),
        .I3(\pol_state[0]_i_4__2_n_0 ),
        .I4(\pol_state[0]_i_5__0_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h4044004440000000)) 
    \pol_state[0]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
    \pol_state[0]_i_5__0 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[2]_i_3__1_n_0 ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__0_n_0 ),
        .I2(\pol_state[1]_i_3__1_n_0 ),
        .I3(\pol_state[2]_i_2__1_n_0 ),
        .I4(\pol_state[2]_i_3__1_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2__0 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__1 
       (.I0(\pol_state_reg[1]_1 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\pol_state[3]_i_3__1_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__1 
       (.I0(\pol_state[2]_i_2__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_state[3]_i_5__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_3__1 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__1_n_0 ),
        .O(\pol_state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__1 
       (.I0(\pol_state[3]_i_2__1_n_0 ),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__1_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\pol_state[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__1 
       (.I0(\pol_state[4]_i_2__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__1 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33
   (hld_polarity_i,
    \pol_count_reg[3]_0 ,
    Q,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane3_i_reg[1] ,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[0]_2 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    D);
  output [0:0]hld_polarity_i;
  output \pol_count_reg[3]_0 ;
  output [0:0]Q;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane3_i_reg[1] ;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[0]_2 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [2:0]D;

  wire [2:0]D;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__2_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__2_n_0 ;
  wire \idl_count[5]_i_4__2_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__2_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__2_n_0 ;
  wire \inv_idl_count[5]_i_4__2_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__2_n_0 ;
  wire \inv_pol_count[1]_i_1__2_n_0 ;
  wire \inv_pol_count[2]_i_1__2_n_0 ;
  wire \inv_pol_count[3]_i_1__2_n_0 ;
  wire \inv_pol_count[4]_i_1__2_n_0 ;
  wire \inv_pol_count[5]_i_1__2_n_0 ;
  wire \inv_pol_count[6]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_3__2_n_0 ;
  wire \inv_pol_count[7]_i_4__0_n_0 ;
  wire \inv_pol_count[7]_i_5__2_n_0 ;
  wire \inv_pol_count[7]_i_6__2_n_0 ;
  wire \inv_pol_count[7]_i_7__2_n_0 ;
  wire \inv_pol_count[7]_i_8__2_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__23;
  wire [5:0]p_0_in__24;
  wire \pol_count[0]_i_1__2_n_0 ;
  wire \pol_count[1]_i_1__2_n_0 ;
  wire \pol_count[2]_i_1__2_n_0 ;
  wire \pol_count[3]_i_1__2_n_0 ;
  wire \pol_count[4]_i_1__2_n_0 ;
  wire \pol_count[5]_i_1__2_n_0 ;
  wire \pol_count[6]_i_1__2_n_0 ;
  wire \pol_count[7]_i_1__2_n_0 ;
  wire \pol_count[7]_i_3__2_n_0 ;
  wire \pol_count[7]_i_4__2_n_0 ;
  wire \pol_count[7]_i_5__2_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_2__2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[3]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__2_n_0 ;
  wire \pol_state[0]_i_4__0_n_0 ;
  wire \pol_state[0]_i_5__2_n_0 ;
  wire \pol_state[1]_i_2__1_n_0 ;
  wire \pol_state[1]_i_3__2_n_0 ;
  wire \pol_state[2]_i_3__2_n_0 ;
  wire \pol_state[3]_i_2__2_n_0 ;
  wire \pol_state[3]_i_3__2_n_0 ;
  wire \pol_state[3]_i_5__2_n_0 ;
  wire \pol_state[4]_i_2__2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[0]_2 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;
  wire \rxheader_to_fifo_lane3_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__2
       (.I0(HLD_POLARITY_OUT_i_2__2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__2
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__2_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__2_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__2 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__24[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__2 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__24[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__2 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__24[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__24[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__24[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__2 
       (.I0(\idl_count[5]_i_4__2_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__2_n_0 ),
        .I3(\pol_count[7]_i_4__2_n_0 ),
        .O(\idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__2 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__24[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__23[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__23[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__2 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__23[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__2_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(\inv_idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__2 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .O(\inv_pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__2 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[7] ),
        .I3(\inv_pol_count_reg_n_0_[3] ),
        .I4(\inv_pol_count[7]_i_8__2_n_0 ),
        .O(\inv_pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \inv_pol_count[7]_i_8__2 
       (.I0(\inv_pol_count_reg_n_0_[2] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[4] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[7]_i_8__2_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_reg[3]_0 ),
        .O(\pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_reg[3]_0 ),
        .O(\pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .O(\pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__2_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__2 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__2_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__2_n_0 ),
        .O(\pol_count_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_reg[3]_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__2_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
    \pol_state[0]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__2_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(pol_state[2]),
        .I4(\pol_state[0]_i_4__0_n_0 ),
        .I5(\pol_state[0]_i_5__2_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_2 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__1_n_0 ),
        .I2(\pol_state[1]_i_3__2_n_0 ),
        .I3(\pol_state[2]_i_3__2_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\idl_count_r_reg[0]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h008B0000)) 
    \pol_state[1]_i_2__1 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_2 ),
        .I2(cur_polarity_reg_0),
        .I3(\pol_count_reg[3]_0 ),
        .I4(pol_state[1]),
        .O(\pol_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000D0D0)) 
    \pol_state[1]_i_3__2 
       (.I0(\pol_state_reg[0]_2 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(pol_state[3]),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__2 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__2_n_0 ),
        .I2(\pol_state[3]_i_5__2_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__2_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__2 
       (.I0(\pol_state[3]_i_2__2_n_0 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__2_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_40__2 
       (.I0(D[1]),
        .I1(D[0]),
        .O(\rxheader_to_fifo_lane3_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__2 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__2 
       (.I0(\pol_state[4]_i_2__2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_reg[3]_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC
   (SYSTEM_RESET_reg_0,
    ready_r_reg0,
    ready_r_reg0_0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    link_reset_out,
    power_down,
    sysreset_from_support,
    stg5_reg,
    rx_hard_err_i);
  output SYSTEM_RESET_reg_0;
  output ready_r_reg0;
  output ready_r_reg0_0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input link_reset_out;
  input power_down;
  input sysreset_from_support;
  input stg5_reg;
  input [1:0]rx_hard_err_i;

  wire SYSTEM_RESET0_n_0;
  wire SYSTEM_RESET_reg_0;
  wire fsm_resetdone_sync;
  wire link_reset_out;
  wire link_reset_sync;
  wire power_down;
  wire power_down_sync;
  wire ready_r_reg0;
  wire ready_r_reg0_0;
  wire [1:0]rx_hard_err_i;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg5_reg;
  wire sysreset_from_support;

  LUT4 #(
    .INIT(16'hFFEF)) 
    SYSTEM_RESET0
       (.I0(link_reset_sync),
        .I1(sysreset_from_support),
        .I2(fsm_resetdone_sync),
        .I3(power_down_sync),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(SYSTEM_RESET_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_hard_err_i[0]),
        .O(ready_r_reg0_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_hard_err_i[1]),
        .O(ready_r_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21 u_link_rst_sync
       (.link_reset_out(link_reset_out),
        .link_reset_sync(link_reset_sync),
        .stg4_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22 u_pd_sync
       (.power_down(power_down),
        .power_down_sync(power_down_sync),
        .stg5_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23 u_rst_done_sync
       (.fsm_resetdone_sync(fsm_resetdone_sync),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_3,
    RXDATAVALID_IN_REG,
    rx_soft_err_i,
    RX_PE_DATA_V,
    rx_hard_err_i,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_i,
    \remote_rdy_cntr_reg[1] ,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    remote_ready_det_reg,
    ready_r_reg0,
    rxdatavalid_to_lanes_i,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_3,
    rx_header_err_i_3,
    RX_HARD_ERR_reg,
    reset_lanes_i,
    rx_lossofsync_i_3,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_3;
  output RXDATAVALID_IN_REG;
  output [0:0]rx_soft_err_i;
  output [0:0]RX_PE_DATA_V;
  output [0:0]rx_hard_err_i;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_i;
  output \remote_rdy_cntr_reg[1] ;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input remote_ready_det_reg;
  input ready_r_reg0;
  input rxdatavalid_to_lanes_i;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_3;
  input rx_header_err_i_3;
  input RX_HARD_ERR_reg;
  input reset_lanes_i;
  input rx_lossofsync_i_3;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_SOFT_ERR0;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_det_reg;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_3;
  wire rx_header_err_i_3;
  wire rx_header_err_r;
  wire rx_lossofsync_i_3;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_3;
  wire [0:0]rx_soft_err_i;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16 simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_header_err_r(rx_header_err_r),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rx_soft_err_i(rx_soft_err_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(remote_ready_det_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_3),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18 sym_dec_i
       (.Q(Q),
        .RESET2FC_i(RESET2FC_i),
        .RXDATAVALID_IN_REG_reg_0(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_det_reg_0(remote_ready_det_reg),
        .rx_header_1_i_3(rx_header_1_i_3),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_2,
    RX_PE_DATA_V,
    rx_hard_err_i,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane1_i,
    rx_soft_err0,
    \remote_rdy_cntr_reg[1] ,
    lane_up_flop_i_0,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RX_PE_DATA_V_reg,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_2,
    rx_header_err_i_2,
    rx_soft_err_reg,
    RX_HARD_ERR_reg,
    rx_soft_err_reg_0,
    rxdatavalid_to_lanes_i,
    RXDATAVALID_IN_REG,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 ,
    \chan_bond_timer_reg[0]_1 ,
    reset_lanes_i,
    rx_lossofsync_i_2,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_2;
  output [0:0]RX_PE_DATA_V;
  output [0:0]rx_hard_err_i;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane1_i;
  output rx_soft_err0;
  output \remote_rdy_cntr_reg[1] ;
  output lane_up_flop_i_0;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RX_PE_DATA_V_reg;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_2;
  input rx_header_err_i_2;
  input [2:0]rx_soft_err_reg;
  input RX_HARD_ERR_reg;
  input rx_soft_err_reg_0;
  input rxdatavalid_to_lanes_i;
  input RXDATAVALID_IN_REG;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;
  input \chan_bond_timer_reg[0]_1 ;
  input reset_lanes_i;
  input rx_lossofsync_i_2;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane1_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg;
  wire RX_SOFT_ERR0;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire \chan_bond_timer_reg[0]_1 ;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire lane_up_flop_i_0;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_2;
  wire rx_header_err_i_2;
  wire rx_header_err_r;
  wire rx_lossofsync_i_2;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_2;
  wire rx_soft_err0;
  wire [2:0]rx_soft_err_reg;
  wire rx_soft_err_reg_0;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11 simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_header_err_r(rx_header_err_r),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg(rx_soft_err_reg),
        .rx_soft_err_reg_0(rx_soft_err_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .\chan_bond_timer_reg[0] (\chan_bond_timer_reg[0] ),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0]_0 ),
        .\chan_bond_timer_reg[0]_1 (\chan_bond_timer_reg[0]_1 ),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .lane_up_flop_i_1(lane_up_flop_i_0),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(RX_PE_DATA_V_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_2),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13 sym_dec_i
       (.Q(Q),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .RX_PE_DATA_V_reg_0(RX_PE_DATA_V_reg),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_1,
    RX_SOFT_ERR_reg,
    RX_PE_DATA_V,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane2_i,
    \remote_rdy_cntr_reg[1] ,
    rx_channel_hard_err_c,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    remote_ready_det_reg,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_1,
    rx_header_err_i_1,
    RX_CHANNEL_HARD_ERR_reg,
    RX_HARD_ERR_reg,
    RXDATAVALID_IN_REG,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_1,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_1;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]RX_PE_DATA_V;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane2_i;
  output \remote_rdy_cntr_reg[1] ;
  output rx_channel_hard_err_c;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input remote_ready_det_reg;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_1;
  input rx_header_err_i_1;
  input [2:0]RX_CHANNEL_HARD_ERR_reg;
  input RX_HARD_ERR_reg;
  input RXDATAVALID_IN_REG;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_1;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane2_i;
  wire RXDATAVALID_IN_REG;
  wire [2:0]RX_CHANNEL_HARD_ERR_reg;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_det_reg;
  wire reset_lanes_i;
  wire rx_channel_hard_err_c;
  wire rx_enable_err_detect_i;
  wire rx_header_1_i_1;
  wire rx_header_err_i_1;
  wire rx_header_err_r;
  wire rx_lossofsync_i_1;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_1;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6 simplex_rx_err_detect_i
       (.RX_CHANNEL_HARD_ERR_reg(RX_CHANNEL_HARD_ERR_reg),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .polarity_r_reg(remote_ready_det_reg),
        .ready_r_reg0(ready_r_reg0),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_header_err_r(rx_header_err_r),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(remote_ready_det_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_1),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d5_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8 sym_dec_i
       (.Q(Q),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_det_reg_0(remote_ready_det_reg),
        .rx_header_1_i_1(rx_header_1_i_1),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_0,
    RX_SOFT_ERR_reg,
    RX_PE_DATA_V,
    RX_HARD_ERR_reg,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane3_i,
    \remote_rdy_cntr_reg[1] ,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RX_PE_DATA_V_reg,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_0,
    rx_header_err_i_0,
    RX_HARD_ERR_reg_0,
    RXDATAVALID_IN_REG,
    rxdatavalid_to_lanes_i,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    remote_ready_r_reg_1,
    reset_lanes_i,
    rx_lossofsync_i_0,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_0;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]RX_PE_DATA_V;
  output [0:0]RX_HARD_ERR_reg;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane3_i;
  output \remote_rdy_cntr_reg[1] ;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RX_PE_DATA_V_reg;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_0;
  input rx_header_err_i_0;
  input RX_HARD_ERR_reg_0;
  input RXDATAVALID_IN_REG;
  input rxdatavalid_to_lanes_i;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input remote_ready_r_reg_1;
  input reset_lanes_i;
  input rx_lossofsync_i_0;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane3_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire [0:0]RX_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire remote_ready_r_reg_1;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire rx_header_1_i_0;
  wire rx_header_err_i_0;
  wire rx_header_err_r;
  wire rx_lossofsync_i_0;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_0;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_HARD_ERR_reg_1(RX_HARD_ERR_reg_0),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .RX_SOFT_ERR_reg_1(\rx_na_idles_cntr_reg[4] ),
        .polarity_r_reg(RX_PE_DATA_V_reg),
        .ready_r_reg0(ready_r_reg0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_header_err_r(rx_header_err_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(RX_PE_DATA_V_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC sym_dec_i
       (.Q(Q),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .RX_PE_DATA_V_reg_0(RX_PE_DATA_V_reg),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_r_reg(remote_ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg_0),
        .remote_ready_r_reg_1(remote_ready_r_reg_1),
        .rx_header_1_i_0(rx_header_1_i_0),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT
   (rx_hard_err,
    rx_channel_hard_err_c,
    RX_CHANNEL_HARD_ERR_reg_0);
  output rx_hard_err;
  input rx_channel_hard_err_c;
  input RX_CHANNEL_HARD_ERR_reg_0;

  wire RX_CHANNEL_HARD_ERR_reg_0;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;

  FDRE RX_CHANNEL_HARD_ERR_reg
       (.C(RX_CHANNEL_HARD_ERR_reg_0),
        .CE(1'b1),
        .D(rx_channel_hard_err_c),
        .Q(rx_hard_err),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM
   (reset_lanes_i,
    en_chan_sync_rx,
    in0,
    RX_CHANNEL_UP_reg_0,
    RX_CHANNEL_UP_reg_1,
    ready_r_reg_0,
    ch_bond_done_i,
    RX_CHANNEL_UP_reg_2,
    remote_ready_r_reg_0,
    RX_PE_DATA_V,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    reset_lanes_flop_0_i_2,
    reset_lanes_flop_0_i_3,
    \chan_bond_timer_reg[0]_0 );
  output reset_lanes_i;
  output en_chan_sync_rx;
  output in0;
  output RX_CHANNEL_UP_reg_0;
  output RX_CHANNEL_UP_reg_1;
  input ready_r_reg_0;
  input [0:3]ch_bond_done_i;
  input RX_CHANNEL_UP_reg_2;
  input remote_ready_r_reg_0;
  input [0:3]RX_PE_DATA_V;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input reset_lanes_flop_0_i_2;
  input reset_lanes_flop_0_i_3;
  input \chan_bond_timer_reg[0]_0 ;

  wire RX_CHANNEL_UP_reg_0;
  wire RX_CHANNEL_UP_reg_1;
  wire RX_CHANNEL_UP_reg_2;
  wire [0:3]RX_PE_DATA_V;
  wire all_ch_bond_done_c__0;
  wire bond_passed_r;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  (* RTL_KEEP = "true" *) wire [8:0]chan_bond_timeout_val;
  wire [8:0]chan_bond_timer;
  wire \chan_bond_timer[0]_i_1_n_0 ;
  wire \chan_bond_timer[8]_i_3_n_0 ;
  wire [8:8]chan_bond_timer_0;
  wire \chan_bond_timer_reg[0]_0 ;
  wire channel_bond_q;
  wire channel_bond_qq;
  wire channel_bond_r;
  wire en_chan_sync_rx;
  wire in0;
  wire next_channel_bond_c;
  wire next_ready_c;
  wire next_wait_for_remote_c;
  wire [8:1]p_2_in;
  wire ready_r;
  wire ready_r_reg_0;
  wire remote_ready_r;
  wire remote_ready_r_reg_0;
  wire reset_lanes_c;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire reset_lanes_flop_0_i_2;
  wire reset_lanes_flop_0_i_3;
  wire reset_lanes_i;
  (* RTL_KEEP = "true" *) wire reset_watchdog;
  wire reset_watchdog_i_1_n_0;
  wire reset_watchdog_i_2_n_0;
  wire reset_watchdog_i_3_n_0;
  wire reset_watchdog_i_4_n_0;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r0;
  wire wait_for_remote_r;
  wire [0:2]watchdog_count_r;
  wire \watchdog_count_r[0]_i_1_n_0 ;
  wire \watchdog_count_r[0]_i_2_n_0 ;
  wire \watchdog_count_r[1]_i_1_n_0 ;
  wire \watchdog_count_r[2]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    CHAN_BOND_RESET_i_1
       (.I0(watchdog_count_r[1]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[0]),
        .O(chan_bond_reset_i));
  FDRE CHAN_BOND_RESET_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(chan_bond_reset_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    RX_CHANNEL_UP_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(ready_r),
        .Q(RX_CHANNEL_UP_reg_0),
        .R(RX_CHANNEL_UP_reg_2));
  LUT4 #(
    .INIT(16'h8000)) 
    all_ch_bond_done_c
       (.I0(ch_bond_done_i[2]),
        .I1(ch_bond_done_i[3]),
        .I2(ch_bond_done_i[0]),
        .I3(ch_bond_done_i[1]),
        .O(all_ch_bond_done_c__0));
  FDRE #(
    .INIT(1'b0)) 
    bond_passed_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(all_ch_bond_done_c__0),
        .Q(bond_passed_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    \chan_bond_timer[0]_i_1 
       (.I0(channel_bond_q),
        .I1(channel_bond_qq),
        .I2(chan_bond_timer[0]),
        .I3(wait_for_lane_up_r),
        .I4(bond_passed_r),
        .I5(\chan_bond_timer_reg[0]_0 ),
        .O(\chan_bond_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[1]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[2]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[3]_i_1 
       (.I0(chan_bond_timer[1]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[2]),
        .I3(chan_bond_timer[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \chan_bond_timer[4]_i_1 
       (.I0(chan_bond_timer[2]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[3]),
        .I4(chan_bond_timer[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \chan_bond_timer[5]_i_1 
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[0]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timer[4]),
        .I5(chan_bond_timer[5]),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[6]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[7]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .I2(chan_bond_timer[7]),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \chan_bond_timer[8]_i_1 
       (.I0(wait_for_lane_up_r),
        .I1(channel_bond_qq),
        .I2(channel_bond_q),
        .I3(\chan_bond_timer_reg[0]_0 ),
        .I4(bond_passed_r),
        .O(chan_bond_timer_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[8]_i_2 
       (.I0(chan_bond_timer[6]),
        .I1(\chan_bond_timer[8]_i_3_n_0 ),
        .I2(chan_bond_timer[7]),
        .I3(chan_bond_timer[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \chan_bond_timer[8]_i_3 
       (.I0(chan_bond_timer[5]),
        .I1(chan_bond_timer[3]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[0]),
        .I4(chan_bond_timer[2]),
        .I5(chan_bond_timer[4]),
        .O(\chan_bond_timer[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[0] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(\chan_bond_timer[0]_i_1_n_0 ),
        .Q(chan_bond_timer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[1] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(chan_bond_timer[1]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[2] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(chan_bond_timer[2]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[3] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(chan_bond_timer[3]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[4] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(chan_bond_timer[4]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[5] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(chan_bond_timer[5]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[6] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[6]),
        .Q(chan_bond_timer[6]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[7] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[7]),
        .Q(chan_bond_timer[7]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[8] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[8]),
        .Q(chan_bond_timer[8]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_q_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(channel_bond_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_qq_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_q),
        .Q(channel_bond_qq),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    channel_bond_r_i_1
       (.I0(wait_for_lane_up_r),
        .I1(bond_passed_r),
        .O(next_channel_bond_c));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_channel_bond_c),
        .Q(channel_bond_r),
        .R(wait_for_lane_up_r0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_chan_sync_flop_i
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(en_chan_sync_rx),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(chan_bond_timeout_val[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(chan_bond_timeout_val[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(chan_bond_timeout_val[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(chan_bond_timeout_val[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(chan_bond_timeout_val[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(chan_bond_timeout_val[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(chan_bond_timeout_val[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(chan_bond_timeout_val[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(chan_bond_timeout_val[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    m_axi_rx_tvalid_i_1
       (.I0(RX_CHANNEL_UP_reg_0),
        .I1(RX_PE_DATA_V[1]),
        .I2(RX_PE_DATA_V[0]),
        .I3(RX_PE_DATA_V[3]),
        .I4(RX_PE_DATA_V[2]),
        .O(RX_CHANNEL_UP_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ready_r_i_1__3
       (.I0(bond_passed_r),
        .I1(remote_ready_r),
        .I2(wait_for_remote_r),
        .I3(ready_r),
        .O(next_ready_c));
  FDRE #(
    .INIT(1'b0)) 
    ready_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    remote_ready_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(remote_ready_r_reg_0),
        .Q(remote_ready_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_lanes_flop_0_i
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF15555555)) 
    reset_lanes_flop_0_i_i_1
       (.I0(wait_for_lane_up_r),
        .I1(reset_lanes_flop_0_i_0),
        .I2(reset_lanes_flop_0_i_1),
        .I3(reset_lanes_flop_0_i_2),
        .I4(reset_lanes_flop_0_i_3),
        .I5(RX_CHANNEL_UP_reg_2),
        .O(reset_lanes_c));
  LUT3 #(
    .INIT(8'h80)) 
    reset_watchdog_i_1
       (.I0(reset_watchdog_i_2_n_0),
        .I1(reset_watchdog_i_3_n_0),
        .I2(reset_watchdog_i_4_n_0),
        .O(reset_watchdog_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_2
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timeout_val[0]),
        .I2(chan_bond_timeout_val[2]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timeout_val[1]),
        .I5(chan_bond_timer[1]),
        .O(reset_watchdog_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_3
       (.I0(chan_bond_timer[6]),
        .I1(chan_bond_timeout_val[6]),
        .I2(chan_bond_timeout_val[8]),
        .I3(chan_bond_timer[8]),
        .I4(chan_bond_timeout_val[7]),
        .I5(chan_bond_timer[7]),
        .O(reset_watchdog_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_4
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timeout_val[3]),
        .I2(chan_bond_timeout_val[5]),
        .I3(chan_bond_timer[5]),
        .I4(chan_bond_timeout_val[4]),
        .I5(chan_bond_timer[4]),
        .O(reset_watchdog_i_4_n_0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    reset_watchdog_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(reset_watchdog_i_1_n_0),
        .Q(reset_watchdog),
        .R(RX_CHANNEL_UP_reg_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wait_for_lane_up_r_i_1
       (.I0(\chan_bond_timer_reg[0]_0 ),
        .I1(watchdog_count_r[0]),
        .I2(watchdog_count_r[1]),
        .I3(watchdog_count_r[2]),
        .O(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_lane_up_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(wait_for_lane_up_r0),
        .Q(wait_for_lane_up_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hAA00FE00)) 
    wait_for_remote_r_i_1
       (.I0(channel_bond_r),
        .I1(ready_r),
        .I2(wait_for_remote_r),
        .I3(bond_passed_r),
        .I4(remote_ready_r),
        .O(next_wait_for_remote_c));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_remote_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_wait_for_remote_c),
        .Q(wait_for_remote_r),
        .R(wait_for_lane_up_r0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \watchdog_count_r[0]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \watchdog_count_r[0]_i_2 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[0]),
        .I2(watchdog_count_r[2]),
        .I3(watchdog_count_r[1]),
        .O(\watchdog_count_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \watchdog_count_r[1]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[1]),
        .I2(watchdog_count_r[2]),
        .O(\watchdog_count_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \watchdog_count_r[2]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[2]),
        .O(\watchdog_count_r[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[0] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[0]_i_2_n_0 ),
        .Q(watchdog_count_r[0]),
        .R(RX_CHANNEL_UP_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[1] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[1]_i_1_n_0 ),
        .Q(watchdog_count_r[1]),
        .R(RX_CHANNEL_UP_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[2] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[2]_i_1_n_0 ),
        .Q(watchdog_count_r[2]),
        .R(RX_CHANNEL_UP_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT
   (rx_header_err_r,
    RX_SOFT_ERR_reg_0,
    RX_HARD_ERR_reg_0,
    ready_r_reg0,
    rx_header_err_i_0,
    RX_SOFT_ERR_reg_1,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_1,
    rx_enable_err_detect_i,
    polarity_r_reg);
  output rx_header_err_r;
  output [0:0]RX_SOFT_ERR_reg_0;
  output [0:0]RX_HARD_ERR_reg_0;
  output ready_r_reg0;
  input rx_header_err_i_0;
  input RX_SOFT_ERR_reg_1;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_1;
  input rx_enable_err_detect_i;
  input polarity_r_reg;

  wire [0:0]RX_HARD_ERR_reg_0;
  wire RX_HARD_ERR_reg_1;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire RX_SOFT_ERR_reg_1;
  wire polarity_r_reg;
  wire ready_r_reg0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_i_0;
  wire rx_header_err_r;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(RX_HARD_ERR_reg_0),
        .R(RX_HARD_ERR_reg_1));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1__1
       (.I0(RX_HARD_ERR_reg_0),
        .I1(polarity_r_reg),
        .O(ready_r_reg0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(rx_header_err_i_0),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11
   (rx_header_err_r,
    rx_hard_err_i,
    rx_soft_err0,
    rx_header_err_i_2,
    RX_SOFT_ERR_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    rx_soft_err_reg,
    rx_soft_err_reg_0);
  output rx_header_err_r;
  output [0:0]rx_hard_err_i;
  output rx_soft_err0;
  input rx_header_err_i_2;
  input RX_SOFT_ERR_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input [2:0]rx_soft_err_reg;
  input rx_soft_err_reg_0;

  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire RX_SOFT_ERR_reg_0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_i_2;
  wire rx_header_err_r;
  wire rx_soft_err0;
  wire [1:1]rx_soft_err_i;
  wire [2:0]rx_soft_err_reg;
  wire rx_soft_err_reg_0;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_2),
        .Q(rx_header_err_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    rx_soft_err_i_1
       (.I0(rx_soft_err_i),
        .I1(rx_soft_err_reg[2]),
        .I2(rx_soft_err_reg[0]),
        .I3(rx_soft_err_reg[1]),
        .I4(rx_soft_err_reg_0),
        .O(rx_soft_err0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16
   (rx_header_err_r,
    rx_soft_err_i,
    rx_hard_err_i,
    rx_header_err_i_3,
    rx_header_err_r_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i);
  output rx_header_err_r;
  output [0:0]rx_soft_err_i;
  output [0:0]rx_hard_err_i;
  input rx_header_err_i_3;
  input rx_header_err_r_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;

  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_i_3;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;
  wire [0:0]rx_soft_err_i;

  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_3),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6
   (rx_header_err_r,
    RX_SOFT_ERR_reg_0,
    ready_r_reg0,
    rx_channel_hard_err_c,
    rx_header_err_i_1,
    rx_header_err_r_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    polarity_r_reg,
    RX_CHANNEL_HARD_ERR_reg);
  output rx_header_err_r;
  output [0:0]RX_SOFT_ERR_reg_0;
  output ready_r_reg0;
  output rx_channel_hard_err_c;
  input rx_header_err_i_1;
  input rx_header_err_r_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input polarity_r_reg;
  input [2:0]RX_CHANNEL_HARD_ERR_reg;

  wire [2:0]RX_CHANNEL_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire polarity_r_reg;
  wire ready_r_reg0;
  wire rx_channel_hard_err_c;
  wire rx_enable_err_detect_i;
  wire [2:2]rx_hard_err_i;
  wire rx_header_err_i_1;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RX_CHANNEL_HARD_ERR_i_1
       (.I0(rx_hard_err_i),
        .I1(RX_CHANNEL_HARD_ERR_reg[0]),
        .I2(RX_CHANNEL_HARD_ERR_reg[2]),
        .I3(RX_CHANNEL_HARD_ERR_reg[1]),
        .O(rx_channel_hard_err_c));
  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1__0
       (.I0(rx_hard_err_i),
        .I1(polarity_r_reg),
        .O(ready_r_reg0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_1),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC
   (reset_lanes_i,
    en_chan_sync_rx,
    in0,
    RX_CHANNEL_UP_reg,
    rx_hard_err,
    RX_CHANNEL_UP_reg_0,
    ready_r_reg,
    ch_bond_done_i,
    RX_CHANNEL_UP_reg_1,
    remote_ready_r_reg,
    rx_channel_hard_err_c,
    RX_PE_DATA_V,
    reset_lanes_flop_0_i,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    reset_lanes_flop_0_i_2,
    \chan_bond_timer_reg[0] );
  output reset_lanes_i;
  output en_chan_sync_rx;
  output in0;
  output RX_CHANNEL_UP_reg;
  output rx_hard_err;
  output RX_CHANNEL_UP_reg_0;
  input ready_r_reg;
  input [0:3]ch_bond_done_i;
  input RX_CHANNEL_UP_reg_1;
  input remote_ready_r_reg;
  input rx_channel_hard_err_c;
  input [0:3]RX_PE_DATA_V;
  input reset_lanes_flop_0_i;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input reset_lanes_flop_0_i_2;
  input \chan_bond_timer_reg[0] ;

  wire RX_CHANNEL_UP_reg;
  wire RX_CHANNEL_UP_reg_0;
  wire RX_CHANNEL_UP_reg_1;
  wire [0:3]RX_PE_DATA_V;
  wire [0:3]ch_bond_done_i;
  wire \chan_bond_timer_reg[0] ;
  wire en_chan_sync_rx;
  wire in0;
  wire ready_r_reg;
  wire remote_ready_r_reg;
  wire reset_lanes_flop_0_i;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire reset_lanes_flop_0_i_2;
  wire reset_lanes_i;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT simplex_rx_channel_err_detect_i
       (.RX_CHANNEL_HARD_ERR_reg_0(ready_r_reg),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_hard_err(rx_hard_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM simplex_rx_channel_init_sm_i
       (.RX_CHANNEL_UP_reg_0(RX_CHANNEL_UP_reg),
        .RX_CHANNEL_UP_reg_1(RX_CHANNEL_UP_reg_0),
        .RX_CHANNEL_UP_reg_2(RX_CHANNEL_UP_reg_1),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .ch_bond_done_i(ch_bond_done_i),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0] ),
        .en_chan_sync_rx(en_chan_sync_rx),
        .in0(in0),
        .ready_r_reg_0(ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg),
        .reset_lanes_flop_0_i_0(reset_lanes_flop_0_i),
        .reset_lanes_flop_0_i_1(reset_lanes_flop_0_i_0),
        .reset_lanes_flop_0_i_2(reset_lanes_flop_0_i_1),
        .reset_lanes_flop_0_i_3(reset_lanes_flop_0_i_2),
        .reset_lanes_i(reset_lanes_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_0);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_0;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__2_n_0;
  wire begin_r;
  wire begin_r_i_2__6_n_0;
  wire check_polarity_r_i_1__2_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__5;
  wire polarity_r_i_3_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__2_n_0;
  wire ready_r;
  wire ready_r_i_3__0_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__2_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__2
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_3_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__2
       (.I0(polarity_r_i_3_n_0),
        .I1(rx_lossofsync_i_0),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__2_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__2
       (.I0(rst_r_i_2__2_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__6
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__6_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__6
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_0),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__6_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__2
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__2_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__2_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__5[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__2
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__2_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__0
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__0_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__2
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__2_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__2_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__2
       (.I0(ready_r),
        .I1(rst_r_i_2__2_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__2
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__0_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    lane_up_flop_i_1,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 ,
    \chan_bond_timer_reg[0]_1 ,
    reset_lanes_i,
    rx_lossofsync_i_2);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  output lane_up_flop_i_1;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;
  input \chan_bond_timer_reg[0]_1 ;
  input reset_lanes_i;
  input rx_lossofsync_i_2;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__0_n_0;
  wire begin_r;
  wire begin_r_i_2__4_n_0;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire \chan_bond_timer_reg[0]_1 ;
  wire check_polarity_r_i_1__0_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire lane_up_flop_i_1;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__1;
  wire polarity_r_i_3__1_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__0_n_0;
  wire ready_r;
  wire ready_r_i_3__2_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__0_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__0_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__1
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_1_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__0
       (.I0(polarity_r_i_3__1_n_0),
        .I1(rx_lossofsync_i_2),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__0_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__0
       (.I0(rst_r_i_2__0_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__0_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__4
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__4_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__4
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_2),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__4_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__0
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__0_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__0_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3__1
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3__1_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__0_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__2
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__2_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__0
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__0_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__0_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__0
       (.I0(ready_r),
        .I1(rst_r_i_2__0_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__0
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__0_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3__1_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__2_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    wait_for_lane_up_r_i_2
       (.I0(lane_up_flop_i_0),
        .I1(\chan_bond_timer_reg[0] ),
        .I2(\chan_bond_timer_reg[0]_0 ),
        .I3(\chan_bond_timer_reg[0]_1 ),
        .I4(reset_count_r_reg_0),
        .O(lane_up_flop_i_1));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_3);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_3;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2_n_0;
  wire begin_r;
  wire begin_r_i_2__3_n_0;
  wire check_polarity_r_i_1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_i_2_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1_n_0;
  wire ready_r;
  wire ready_r_i_4_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1_n_0;
  wire reset_count_r_reg_0;
  wire reset_lanes_i;
  wire rst_r_i_2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_3;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__0
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1
       (.I0(polarity_r_i_2_n_0),
        .I1(rx_lossofsync_i_3),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2
       (.I0(rst_r_i_2_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__3
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__3_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__3
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_3),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__3_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_2
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_2_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_4
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_4_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1_n_0),
        .Q(reset_count_r),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1
       (.I0(ready_r),
        .I1(rst_r_i_2_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_2_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_4_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d5_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_1);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_1;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__1_n_0;
  wire begin_r;
  wire begin_r_i_2__5_n_0;
  wire check_polarity_r_i_1__1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__3;
  wire polarity_r_i_3__0_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__1_n_0;
  wire ready_r;
  wire ready_r_i_3__1_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__1_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__1_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d5_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_2_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__1
       (.I0(polarity_r_i_3__0_n_0),
        .I1(rx_lossofsync_i_1),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__1_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__1
       (.I0(rst_r_i_2__1_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__1_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__5
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__5_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__5
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_1),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__5_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__1
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__1_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__3[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3__0
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3__0_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__1_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__1_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__1_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__1
       (.I0(ready_r),
        .I1(rst_r_i_2__1_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__1
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__1_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3__0_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__1_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    m_axi_rx_tvalid_reg,
    m_axi_rx_tvalid_reg_0,
    D);
  output m_axi_rx_tvalid;
  output [0:255]m_axi_rx_tdata;
  input m_axi_rx_tvalid_reg;
  input m_axi_rx_tvalid_reg_0;
  input [255:0]D;

  wire [255:0]D;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg;
  wire m_axi_rx_tvalid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM_DATAPATH simplex_rx_stream_datapath_i
       (.D(D),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg_0(m_axi_rx_tvalid_reg),
        .m_axi_rx_tvalid_reg_1(m_axi_rx_tvalid_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM_DATAPATH
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    m_axi_rx_tvalid_reg_0,
    m_axi_rx_tvalid_reg_1,
    D);
  output m_axi_rx_tvalid;
  output [0:255]m_axi_rx_tdata;
  input m_axi_rx_tvalid_reg_0;
  input m_axi_rx_tvalid_reg_1;
  input [255:0]D;

  wire [255:0]D;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg_0;
  wire m_axi_rx_tvalid_reg_1;

  FDRE \m_axi_rx_tdata_reg[0] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[255]),
        .Q(m_axi_rx_tdata[248]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[100] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[155]),
        .Q(m_axi_rx_tdata[156]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[101] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[154]),
        .Q(m_axi_rx_tdata[157]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[102] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[153]),
        .Q(m_axi_rx_tdata[158]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[103] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[152]),
        .Q(m_axi_rx_tdata[159]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[104] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[151]),
        .Q(m_axi_rx_tdata[144]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[105] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[150]),
        .Q(m_axi_rx_tdata[145]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[106] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[149]),
        .Q(m_axi_rx_tdata[146]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[107] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[148]),
        .Q(m_axi_rx_tdata[147]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[108] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[147]),
        .Q(m_axi_rx_tdata[148]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[109] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[146]),
        .Q(m_axi_rx_tdata[149]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[10] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[245]),
        .Q(m_axi_rx_tdata[242]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[110] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[145]),
        .Q(m_axi_rx_tdata[150]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[111] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[144]),
        .Q(m_axi_rx_tdata[151]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[112] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[143]),
        .Q(m_axi_rx_tdata[136]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[113] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[142]),
        .Q(m_axi_rx_tdata[137]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[114] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[141]),
        .Q(m_axi_rx_tdata[138]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[115] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[140]),
        .Q(m_axi_rx_tdata[139]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[116] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[139]),
        .Q(m_axi_rx_tdata[140]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[117] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[138]),
        .Q(m_axi_rx_tdata[141]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[118] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[137]),
        .Q(m_axi_rx_tdata[142]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[119] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[136]),
        .Q(m_axi_rx_tdata[143]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[11] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[244]),
        .Q(m_axi_rx_tdata[243]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[120] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[135]),
        .Q(m_axi_rx_tdata[128]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[121] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[134]),
        .Q(m_axi_rx_tdata[129]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[122] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[133]),
        .Q(m_axi_rx_tdata[130]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[123] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[132]),
        .Q(m_axi_rx_tdata[131]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[124] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[131]),
        .Q(m_axi_rx_tdata[132]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[125] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[130]),
        .Q(m_axi_rx_tdata[133]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[126] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[129]),
        .Q(m_axi_rx_tdata[134]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[127] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[128]),
        .Q(m_axi_rx_tdata[135]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[128] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[127]),
        .Q(m_axi_rx_tdata[120]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[129] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[126]),
        .Q(m_axi_rx_tdata[121]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[12] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[243]),
        .Q(m_axi_rx_tdata[244]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[130] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[125]),
        .Q(m_axi_rx_tdata[122]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[131] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[124]),
        .Q(m_axi_rx_tdata[123]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[132] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[123]),
        .Q(m_axi_rx_tdata[124]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[133] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[122]),
        .Q(m_axi_rx_tdata[125]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[134] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[121]),
        .Q(m_axi_rx_tdata[126]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[135] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[120]),
        .Q(m_axi_rx_tdata[127]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[136] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[119]),
        .Q(m_axi_rx_tdata[112]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[137] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[118]),
        .Q(m_axi_rx_tdata[113]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[138] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[117]),
        .Q(m_axi_rx_tdata[114]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[139] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[116]),
        .Q(m_axi_rx_tdata[115]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[13] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[242]),
        .Q(m_axi_rx_tdata[245]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[140] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[115]),
        .Q(m_axi_rx_tdata[116]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[141] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[114]),
        .Q(m_axi_rx_tdata[117]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[142] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[113]),
        .Q(m_axi_rx_tdata[118]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[143] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[112]),
        .Q(m_axi_rx_tdata[119]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[144] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[111]),
        .Q(m_axi_rx_tdata[104]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[145] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[110]),
        .Q(m_axi_rx_tdata[105]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[146] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[109]),
        .Q(m_axi_rx_tdata[106]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[147] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[108]),
        .Q(m_axi_rx_tdata[107]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[148] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[107]),
        .Q(m_axi_rx_tdata[108]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[149] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[106]),
        .Q(m_axi_rx_tdata[109]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[14] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[241]),
        .Q(m_axi_rx_tdata[246]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[150] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[105]),
        .Q(m_axi_rx_tdata[110]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[151] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[104]),
        .Q(m_axi_rx_tdata[111]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[152] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[103]),
        .Q(m_axi_rx_tdata[96]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[153] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[102]),
        .Q(m_axi_rx_tdata[97]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[154] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[101]),
        .Q(m_axi_rx_tdata[98]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[155] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[100]),
        .Q(m_axi_rx_tdata[99]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[156] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[99]),
        .Q(m_axi_rx_tdata[100]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[157] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[98]),
        .Q(m_axi_rx_tdata[101]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[158] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[97]),
        .Q(m_axi_rx_tdata[102]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[159] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[96]),
        .Q(m_axi_rx_tdata[103]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[15] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[240]),
        .Q(m_axi_rx_tdata[247]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[160] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[95]),
        .Q(m_axi_rx_tdata[88]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[161] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[94]),
        .Q(m_axi_rx_tdata[89]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[162] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[93]),
        .Q(m_axi_rx_tdata[90]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[163] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[92]),
        .Q(m_axi_rx_tdata[91]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[164] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[91]),
        .Q(m_axi_rx_tdata[92]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[165] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[90]),
        .Q(m_axi_rx_tdata[93]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[166] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[89]),
        .Q(m_axi_rx_tdata[94]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[167] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[88]),
        .Q(m_axi_rx_tdata[95]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[168] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[87]),
        .Q(m_axi_rx_tdata[80]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[169] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[86]),
        .Q(m_axi_rx_tdata[81]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[16] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[239]),
        .Q(m_axi_rx_tdata[232]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[170] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[85]),
        .Q(m_axi_rx_tdata[82]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[171] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[84]),
        .Q(m_axi_rx_tdata[83]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[172] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[83]),
        .Q(m_axi_rx_tdata[84]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[173] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[82]),
        .Q(m_axi_rx_tdata[85]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[174] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[81]),
        .Q(m_axi_rx_tdata[86]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[175] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[80]),
        .Q(m_axi_rx_tdata[87]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[176] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[79]),
        .Q(m_axi_rx_tdata[72]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[177] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[78]),
        .Q(m_axi_rx_tdata[73]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[178] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[77]),
        .Q(m_axi_rx_tdata[74]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[179] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[76]),
        .Q(m_axi_rx_tdata[75]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[17] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[238]),
        .Q(m_axi_rx_tdata[233]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[180] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[75]),
        .Q(m_axi_rx_tdata[76]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[181] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[74]),
        .Q(m_axi_rx_tdata[77]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[182] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[73]),
        .Q(m_axi_rx_tdata[78]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[183] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[72]),
        .Q(m_axi_rx_tdata[79]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[184] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[71]),
        .Q(m_axi_rx_tdata[64]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[185] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[70]),
        .Q(m_axi_rx_tdata[65]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[186] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[69]),
        .Q(m_axi_rx_tdata[66]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[187] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[68]),
        .Q(m_axi_rx_tdata[67]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[188] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[67]),
        .Q(m_axi_rx_tdata[68]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[189] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[66]),
        .Q(m_axi_rx_tdata[69]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[18] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[237]),
        .Q(m_axi_rx_tdata[234]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[190] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[65]),
        .Q(m_axi_rx_tdata[70]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[191] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[64]),
        .Q(m_axi_rx_tdata[71]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[192] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[63]),
        .Q(m_axi_rx_tdata[56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[193] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[62]),
        .Q(m_axi_rx_tdata[57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[194] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[61]),
        .Q(m_axi_rx_tdata[58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[195] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[60]),
        .Q(m_axi_rx_tdata[59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[196] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[59]),
        .Q(m_axi_rx_tdata[60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[197] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[58]),
        .Q(m_axi_rx_tdata[61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[198] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[57]),
        .Q(m_axi_rx_tdata[62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[199] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[56]),
        .Q(m_axi_rx_tdata[63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[19] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[236]),
        .Q(m_axi_rx_tdata[235]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[1] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[254]),
        .Q(m_axi_rx_tdata[249]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[200] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[55]),
        .Q(m_axi_rx_tdata[48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[201] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[54]),
        .Q(m_axi_rx_tdata[49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[202] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[53]),
        .Q(m_axi_rx_tdata[50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[203] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[52]),
        .Q(m_axi_rx_tdata[51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[204] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[51]),
        .Q(m_axi_rx_tdata[52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[205] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[50]),
        .Q(m_axi_rx_tdata[53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[206] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[49]),
        .Q(m_axi_rx_tdata[54]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[207] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[48]),
        .Q(m_axi_rx_tdata[55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[208] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[47]),
        .Q(m_axi_rx_tdata[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[209] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[46]),
        .Q(m_axi_rx_tdata[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[20] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[235]),
        .Q(m_axi_rx_tdata[236]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[210] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[45]),
        .Q(m_axi_rx_tdata[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[211] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[44]),
        .Q(m_axi_rx_tdata[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[212] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[43]),
        .Q(m_axi_rx_tdata[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[213] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[42]),
        .Q(m_axi_rx_tdata[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[214] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[41]),
        .Q(m_axi_rx_tdata[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[215] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[40]),
        .Q(m_axi_rx_tdata[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[216] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[39]),
        .Q(m_axi_rx_tdata[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[217] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[38]),
        .Q(m_axi_rx_tdata[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[218] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[37]),
        .Q(m_axi_rx_tdata[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[219] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[36]),
        .Q(m_axi_rx_tdata[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[21] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[234]),
        .Q(m_axi_rx_tdata[237]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[220] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[35]),
        .Q(m_axi_rx_tdata[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[221] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[34]),
        .Q(m_axi_rx_tdata[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[222] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[33]),
        .Q(m_axi_rx_tdata[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[223] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[32]),
        .Q(m_axi_rx_tdata[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[224] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[31]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[225] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[30]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[226] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[29]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[227] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[28]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[228] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[27]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[229] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[26]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[22] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[233]),
        .Q(m_axi_rx_tdata[238]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[230] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[25]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[231] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[24]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[232] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[23]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[233] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[22]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[234] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[21]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[235] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[20]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[236] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[19]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[237] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[18]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[238] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[17]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[239] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[16]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[23] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[232]),
        .Q(m_axi_rx_tdata[239]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[240] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[15]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[241] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[14]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[242] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[13]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[243] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[12]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[244] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[11]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[245] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[10]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[246] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[9]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[247] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[8]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[248] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[7]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[249] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[6]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[24] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[231]),
        .Q(m_axi_rx_tdata[224]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[250] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[5]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[251] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[4]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[252] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[3]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[253] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[2]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[254] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[1]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[255] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[0]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[25] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[230]),
        .Q(m_axi_rx_tdata[225]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[26] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[229]),
        .Q(m_axi_rx_tdata[226]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[27] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[228]),
        .Q(m_axi_rx_tdata[227]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[28] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[227]),
        .Q(m_axi_rx_tdata[228]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[29] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[226]),
        .Q(m_axi_rx_tdata[229]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[2] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[253]),
        .Q(m_axi_rx_tdata[250]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[30] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[225]),
        .Q(m_axi_rx_tdata[230]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[31] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[224]),
        .Q(m_axi_rx_tdata[231]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[32] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[223]),
        .Q(m_axi_rx_tdata[216]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[33] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[222]),
        .Q(m_axi_rx_tdata[217]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[34] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[221]),
        .Q(m_axi_rx_tdata[218]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[35] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[220]),
        .Q(m_axi_rx_tdata[219]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[36] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[219]),
        .Q(m_axi_rx_tdata[220]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[37] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[218]),
        .Q(m_axi_rx_tdata[221]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[38] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[217]),
        .Q(m_axi_rx_tdata[222]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[39] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[216]),
        .Q(m_axi_rx_tdata[223]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[3] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[252]),
        .Q(m_axi_rx_tdata[251]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[40] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[215]),
        .Q(m_axi_rx_tdata[208]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[41] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[214]),
        .Q(m_axi_rx_tdata[209]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[42] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[213]),
        .Q(m_axi_rx_tdata[210]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[43] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[212]),
        .Q(m_axi_rx_tdata[211]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[44] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[211]),
        .Q(m_axi_rx_tdata[212]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[45] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[210]),
        .Q(m_axi_rx_tdata[213]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[46] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[209]),
        .Q(m_axi_rx_tdata[214]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[47] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[208]),
        .Q(m_axi_rx_tdata[215]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[48] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[207]),
        .Q(m_axi_rx_tdata[200]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[49] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[206]),
        .Q(m_axi_rx_tdata[201]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[4] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[251]),
        .Q(m_axi_rx_tdata[252]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[50] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[205]),
        .Q(m_axi_rx_tdata[202]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[51] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[204]),
        .Q(m_axi_rx_tdata[203]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[52] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[203]),
        .Q(m_axi_rx_tdata[204]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[53] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[202]),
        .Q(m_axi_rx_tdata[205]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[54] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[201]),
        .Q(m_axi_rx_tdata[206]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[55] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[200]),
        .Q(m_axi_rx_tdata[207]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[56] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[199]),
        .Q(m_axi_rx_tdata[192]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[57] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[198]),
        .Q(m_axi_rx_tdata[193]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[58] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[197]),
        .Q(m_axi_rx_tdata[194]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[59] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[196]),
        .Q(m_axi_rx_tdata[195]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[5] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[250]),
        .Q(m_axi_rx_tdata[253]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[60] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[195]),
        .Q(m_axi_rx_tdata[196]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[61] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[194]),
        .Q(m_axi_rx_tdata[197]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[62] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[193]),
        .Q(m_axi_rx_tdata[198]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[63] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[192]),
        .Q(m_axi_rx_tdata[199]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[64] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[191]),
        .Q(m_axi_rx_tdata[184]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[65] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[190]),
        .Q(m_axi_rx_tdata[185]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[66] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[189]),
        .Q(m_axi_rx_tdata[186]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[67] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[188]),
        .Q(m_axi_rx_tdata[187]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[68] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[187]),
        .Q(m_axi_rx_tdata[188]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[69] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[186]),
        .Q(m_axi_rx_tdata[189]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[6] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[249]),
        .Q(m_axi_rx_tdata[254]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[70] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[185]),
        .Q(m_axi_rx_tdata[190]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[71] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[184]),
        .Q(m_axi_rx_tdata[191]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[72] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[183]),
        .Q(m_axi_rx_tdata[176]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[73] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[182]),
        .Q(m_axi_rx_tdata[177]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[74] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[181]),
        .Q(m_axi_rx_tdata[178]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[75] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[180]),
        .Q(m_axi_rx_tdata[179]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[76] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[179]),
        .Q(m_axi_rx_tdata[180]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[77] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[178]),
        .Q(m_axi_rx_tdata[181]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[78] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[177]),
        .Q(m_axi_rx_tdata[182]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[79] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[176]),
        .Q(m_axi_rx_tdata[183]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[7] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[248]),
        .Q(m_axi_rx_tdata[255]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[80] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[175]),
        .Q(m_axi_rx_tdata[168]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[81] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[174]),
        .Q(m_axi_rx_tdata[169]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[82] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[173]),
        .Q(m_axi_rx_tdata[170]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[83] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[172]),
        .Q(m_axi_rx_tdata[171]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[84] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[171]),
        .Q(m_axi_rx_tdata[172]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[85] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[170]),
        .Q(m_axi_rx_tdata[173]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[86] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[169]),
        .Q(m_axi_rx_tdata[174]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[87] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[168]),
        .Q(m_axi_rx_tdata[175]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[88] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[167]),
        .Q(m_axi_rx_tdata[160]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[89] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[166]),
        .Q(m_axi_rx_tdata[161]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[8] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[247]),
        .Q(m_axi_rx_tdata[240]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[90] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[165]),
        .Q(m_axi_rx_tdata[162]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[91] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[164]),
        .Q(m_axi_rx_tdata[163]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[92] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[163]),
        .Q(m_axi_rx_tdata[164]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[93] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[162]),
        .Q(m_axi_rx_tdata[165]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[94] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[161]),
        .Q(m_axi_rx_tdata[166]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[95] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[160]),
        .Q(m_axi_rx_tdata[167]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[96] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[159]),
        .Q(m_axi_rx_tdata[152]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[97] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[158]),
        .Q(m_axi_rx_tdata[153]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[98] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[157]),
        .Q(m_axi_rx_tdata[154]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[99] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[156]),
        .Q(m_axi_rx_tdata[155]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[9] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[246]),
        .Q(m_axi_rx_tdata[241]),
        .R(1'b0));
  FDRE m_axi_rx_tvalid_reg
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(m_axi_rx_tvalid_reg_0),
        .Q(m_axi_rx_tvalid),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC
   (sysreset_from_support,
    gt_reset_out,
    stg5_reg,
    init_clk,
    D,
    \debounce_gt_rst_r_reg[0]_0 );
  output sysreset_from_support;
  output gt_reset_out;
  input stg5_reg;
  input init_clk;
  input [0:0]D;
  input [0:0]\debounce_gt_rst_r_reg[0]_0 ;

  wire [0:0]D;
  wire SYSTEM_RESET0_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [0:3]debounce_gt_rst_r;
  wire [0:0]\debounce_gt_rst_r_reg[0]_0 ;
  wire \dly_gt_rst_r_reg[17]_srl18_n_0 ;
  wire gt_reset_out;
  wire gt_rst_r;
  wire gt_rst_r0_n_0;
  wire init_clk;
  wire [0:3]reset_debounce_r;
  wire stg5_reg;
  wire sysreset_from_support;
  wire u_rst_sync_gt_n_0;
  wire \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    SYSTEM_RESET0
       (.I0(reset_debounce_r[2]),
        .I1(reset_debounce_r[3]),
        .I2(reset_debounce_r[0]),
        .I3(reset_debounce_r[1]),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(sysreset_from_support),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\debounce_gt_rst_r_reg[0]_0 ),
        .Q(debounce_gt_rst_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[0]),
        .Q(debounce_gt_rst_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[1]),
        .Q(debounce_gt_rst_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[2]),
        .Q(debounce_gt_rst_r[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg " *) 
  (* srl_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \dly_gt_rst_r_reg[17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(init_clk),
        .D(gt_rst_r),
        .Q(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q31(\NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_gt_rst_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q(gt_reset_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_rst_r0
       (.I0(debounce_gt_rst_r[2]),
        .I1(debounce_gt_rst_r[3]),
        .I2(debounce_gt_rst_r[0]),
        .I3(debounce_gt_rst_r[1]),
        .O(gt_rst_r0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gt_rst_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gt_rst_r0_n_0),
        .Q(gt_rst_r),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[0] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(D),
        .Q(reset_debounce_r[0]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[1] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[0]),
        .Q(reset_debounce_r[1]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[2] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[1]),
        .Q(reset_debounce_r[2]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[3] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[2]),
        .Q(reset_debounce_r[3]),
        .S(u_rst_sync_gt_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1 u_rst_sync_gt
       (.SS(u_rst_sync_gt_n_0),
        .in0(gt_rst_r),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane3_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_0,
    RX_PE_DATA_V_reg_0,
    RXDATAVALID_IN_REG,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    remote_ready_r_reg_1,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane3_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_0;
  input RX_PE_DATA_V_reg_0;
  input RXDATAVALID_IN_REG;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input remote_ready_r_reg_1;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__2_n_0;
  wire ILLEGAL_BTF_i_3__2_n_0;
  wire ILLEGAL_BTF_i_4__2_n_0;
  wire ILLEGAL_BTF_i_5__2_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane3_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__2_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg_0;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__6;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_4__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__2_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__0_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__1_n_0;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire remote_ready_r_reg_1;
  wire reset2fc_r_i_10__2_n_0;
  wire reset2fc_r_i_11__1_n_0;
  wire reset2fc_r_i_1__2_n_0;
  wire reset2fc_r_i_2__2_n_0;
  wire reset2fc_r_i_3__2_n_0;
  wire reset2fc_r_i_4__2_n_0;
  wire reset2fc_r_i_5__2_n_0;
  wire reset2fc_r_i_6__2_n_0;
  wire reset2fc_r_i_7__2_n_0;
  wire reset2fc_r_i_8__2_n_0;
  wire reset2fc_r_i_9__2_n_0;
  wire rx_header_1_i_0;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__2_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__2;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__2
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__2_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__2
       (.I0(ILLEGAL_BTF_i_4__2_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__2_n_0),
        .O(ILLEGAL_BTF_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__2
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__2
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__2_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_PE_DATA_V_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__2[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__2[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__2[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__2[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__2[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__2[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__2[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__2[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__2[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__2[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__2[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__2[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__2[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__2[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__2[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__2[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__2[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__2[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__2[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__2[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__2[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__2[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__2[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__2[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__2[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__2[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__2[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__2[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__2[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__2[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__2[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__2[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__2[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__2[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__2[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__2[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__2[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__2[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__2[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__2[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__2[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__2[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__2[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__2[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__2[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__2[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__2[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__2[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_0),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__2
       (.I0(RX_NA_IDLE_i_2__2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__2
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RX_PE_DATA_V_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__2 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[63]),
        .Q(Q[63]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[53]),
        .Q(Q[53]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[52]),
        .Q(Q[52]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[51]),
        .Q(Q[51]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[50]),
        .Q(Q[50]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[49]),
        .Q(Q[49]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[48]),
        .Q(Q[48]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[47]),
        .Q(Q[47]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[46]),
        .Q(Q[46]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[45]),
        .Q(Q[45]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[44]),
        .Q(Q[44]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[62]),
        .Q(Q[62]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[43]),
        .Q(Q[43]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[42]),
        .Q(Q[42]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[41]),
        .Q(Q[41]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[40]),
        .Q(Q[40]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[39]),
        .Q(Q[39]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[38]),
        .Q(Q[38]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[37]),
        .Q(Q[37]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[36]),
        .Q(Q[36]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[35]),
        .Q(Q[35]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[34]),
        .Q(Q[34]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[61]),
        .Q(Q[61]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[33]),
        .Q(Q[33]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[32]),
        .Q(Q[32]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[31]),
        .Q(Q[31]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[30]),
        .Q(Q[30]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[29]),
        .Q(Q[29]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[28]),
        .Q(Q[28]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[27]),
        .Q(Q[27]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[26]),
        .Q(Q[26]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[25]),
        .Q(Q[25]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[24]),
        .Q(Q[24]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[60]),
        .Q(Q[60]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[23]),
        .Q(Q[23]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[22]),
        .Q(Q[22]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[21]),
        .Q(Q[21]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[20]),
        .Q(Q[20]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[19]),
        .Q(Q[19]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[18]),
        .Q(Q[18]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[17]),
        .Q(Q[17]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[16]),
        .Q(Q[16]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[59]),
        .Q(Q[59]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[58]),
        .Q(Q[58]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[57]),
        .Q(Q[57]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[56]),
        .Q(Q[56]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[55]),
        .Q(Q[55]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[54]),
        .Q(Q[54]),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1__2 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2__1_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__2 
       (.I0(RXDATAVALID_IN_REG),
        .I1(remote_ready_det_i_2__1_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RX_PE_DATA_V_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__2 
       (.I0(\remote_rdy_cntr[0]_i_4__2_n_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__2_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1__1
       (.I0(ILLEGAL_BTF_i_3__2_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2__1_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__1
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__1_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    remote_ready_r_i_1
       (.I0(remote_ready_r_reg),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .I2(\remote_rdy_cntr_reg_n_0_[2] ),
        .I3(\remote_rdy_cntr_reg_n_0_[0] ),
        .I4(remote_ready_r_reg_0),
        .I5(remote_ready_r_reg_1),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11__1
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__2
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__2_n_0),
        .I2(reset2fc_r_i_3__2_n_0),
        .I3(reset2fc_r_i_4__2_n_0),
        .I4(reset2fc_r_i_5__2_n_0),
        .I5(RESET2FC_lane3_i),
        .O(reset2fc_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2__2
       (.I0(reset2fc_r_i_6__2_n_0),
        .I1(ILLEGAL_BTF_i_5__2_n_0),
        .I2(reset2fc_r_i_7__2_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__2
       (.I0(reset2fc_r_i_8__2_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__2_n_0),
        .O(reset2fc_r_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__2
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__2
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6__2
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__2_n_0),
        .O(reset2fc_r_i_6__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__2
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__2
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__2
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_11__1_n_0),
        .O(reset2fc_r_i_9__2_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__2_n_0),
        .Q(RESET2FC_lane3_i),
        .R(RX_PE_DATA_V_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__6[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__6[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane1_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_2,
    RX_PE_DATA_V_reg_0,
    RXDATAVALID_IN_REG,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane1_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_2;
  input RX_PE_DATA_V_reg_0;
  input RXDATAVALID_IN_REG;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__0_n_0;
  wire ILLEGAL_BTF_i_3__0_n_0;
  wire ILLEGAL_BTF_i_4__0_n_0;
  wire ILLEGAL_BTF_i_5__0_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane1_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__0_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg_0;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC[15]_i_2_n_0 ;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__2;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__0_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__2_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__2_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire reset2fc_r_i_10_n_0;
  wire reset2fc_r_i_1__0_n_0;
  wire reset2fc_r_i_2__0_n_0;
  wire reset2fc_r_i_3__0_n_0;
  wire reset2fc_r_i_4__0_n_0;
  wire reset2fc_r_i_5_n_0;
  wire reset2fc_r_i_6__0_n_0;
  wire reset2fc_r_i_7__0_n_0;
  wire reset2fc_r_i_8__0_n_0;
  wire reset2fc_r_i_9__0_n_0;
  wire rx_header_1_i_2;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__0_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__0;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__0
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__0_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ILLEGAL_BTF_i_2__0
       (.I0(ILLEGAL_BTF_i_4__0_n_0),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .O(ILLEGAL_BTF_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__0
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ILLEGAL_BTF_i_4__0
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .I2(p_0_in[8]),
        .I3(p_0_in[9]),
        .I4(ILLEGAL_BTF_i_5__0_n_0),
        .O(ILLEGAL_BTF_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_5__0
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_5__0_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_PE_DATA_V_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__0[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__0[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__0[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__0[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__0[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__0[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__0[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__0[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__0[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__0[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__0[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__0[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__0[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__0[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__0[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__0[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__0[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__0[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__0[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__0[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__0[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__0[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__0[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__0[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__0[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__0[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__0[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__0[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__0[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__0[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__0[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__0[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__0[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__0[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__0[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__0[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__0[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__0[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__0[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__0[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__0[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__0[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__0[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__0[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__0[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__0[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__0[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__0[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_2),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__0
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__0
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__0_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RX_PE_DATA_V_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__0 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[63]),
        .Q(Q[63]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[53]),
        .Q(Q[53]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[52]),
        .Q(Q[52]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[51]),
        .Q(Q[51]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[50]),
        .Q(Q[50]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[49]),
        .Q(Q[49]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[48]),
        .Q(Q[48]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[47]),
        .Q(Q[47]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[46]),
        .Q(Q[46]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[45]),
        .Q(Q[45]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[44]),
        .Q(Q[44]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[62]),
        .Q(Q[62]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[43]),
        .Q(Q[43]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[42]),
        .Q(Q[42]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[41]),
        .Q(Q[41]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[40]),
        .Q(Q[40]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[39]),
        .Q(Q[39]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[38]),
        .Q(Q[38]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[37]),
        .Q(Q[37]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[36]),
        .Q(Q[36]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[35]),
        .Q(Q[35]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[34]),
        .Q(Q[34]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[61]),
        .Q(Q[61]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[33]),
        .Q(Q[33]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[32]),
        .Q(Q[32]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[31]),
        .Q(Q[31]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[30]),
        .Q(Q[30]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[29]),
        .Q(Q[29]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[28]),
        .Q(Q[28]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[27]),
        .Q(Q[27]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[26]),
        .Q(Q[26]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[25]),
        .Q(Q[25]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[24]),
        .Q(Q[24]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[60]),
        .Q(Q[60]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[23]),
        .Q(Q[23]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[22]),
        .Q(Q[22]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[21]),
        .Q(Q[21]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[20]),
        .Q(Q[20]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[19]),
        .Q(Q[19]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[18]),
        .Q(Q[18]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[17]),
        .Q(Q[17]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[16]),
        .Q(Q[16]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[59]),
        .Q(Q[59]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[58]),
        .Q(Q[58]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[57]),
        .Q(Q[57]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[56]),
        .Q(Q[56]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[55]),
        .Q(Q[55]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[54]),
        .Q(Q[54]),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shift4Reset2FC[0]_i_1__0 
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__0 
       (.I0(RXDATAVALID_IN_REG),
        .I1(\Shift4Reset2FC[15]_i_2_n_0 ),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RX_PE_DATA_V_reg_0),
        .O(Shift4Reset2FC0));
  LUT3 #(
    .INIT(8'hFE)) 
    \Shift4Reset2FC[15]_i_2 
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(\Shift4Reset2FC[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__0 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__0_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    remote_ready_det_i_1__2
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(ILLEGAL_BTF_i_3__0_n_0),
        .I4(p_0_in[4]),
        .I5(p_0_in[6]),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_PE_DATA_V_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_10
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_10_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__0
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__0_n_0),
        .I2(reset2fc_r_i_3__0_n_0),
        .I3(reset2fc_r_i_4__0_n_0),
        .I4(reset2fc_r_i_5_n_0),
        .I5(RESET2FC_lane1_i),
        .O(reset2fc_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    reset2fc_r_i_2__0
       (.I0(ILLEGAL_BTF_i_4__0_n_0),
        .I1(reset2fc_r_i_6__0_n_0),
        .I2(reset2fc_r_i_7__0_n_0),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__0
       (.I0(reset2fc_r_i_8__0_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__0_n_0),
        .O(reset2fc_r_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__0
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF900000000)) 
    reset2fc_r_i_5
       (.I0(p_0_in[4]),
        .I1(p_0_in[6]),
        .I2(ILLEGAL_BTF_i_2__0_n_0),
        .I3(p_0_in[7]),
        .I4(p_0_in[5]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5_n_0));
  LUT4 #(
    .INIT(16'h0006)) 
    reset2fc_r_i_6__0
       (.I0(p_0_in[6]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(reset2fc_r_i_6__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__0
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__0
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__0
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_10_n_0),
        .O(reset2fc_r_i_9__0_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__0_n_0),
        .Q(RESET2FC_lane1_i),
        .R(RX_PE_DATA_V_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18
   (RXDATAVALID_IN_REG_reg_0,
    illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    rxdatavalid_to_lanes_i,
    \rx_na_idles_cntr_reg[4]_0 ,
    RX_HEADER_0_REG_reg_0,
    rx_header_1_i_3,
    remote_ready_det_reg_0,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output RXDATAVALID_IN_REG_reg_0;
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input rxdatavalid_to_lanes_i;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input RX_HEADER_0_REG_reg_0;
  input rx_header_1_i_3;
  input remote_ready_det_reg_0;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2_n_0;
  wire ILLEGAL_BTF_i_3_n_0;
  wire ILLEGAL_BTF_i_4_n_0;
  wire ILLEGAL_BTF_i_5_n_0;
  wire [63:0]Q;
  wire RESET2FC_i;
  wire RXDATAVALID_IN_REG_reg_0;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE;
  wire RX_NA_IDLE_i_2_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1_n_0 ;
  wire \remote_rdy_cntr[0]_i_3_n_0 ;
  wire \remote_rdy_cntr[0]_i_5_n_0 ;
  wire \remote_rdy_cntr[1]_i_1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_10__0_n_0;
  wire reset2fc_r_i_11_n_0;
  wire reset2fc_r_i_1_n_0;
  wire reset2fc_r_i_2_n_0;
  wire reset2fc_r_i_3_n_0;
  wire reset2fc_r_i_4_n_0;
  wire reset2fc_r_i_5__0_n_0;
  wire reset2fc_r_i_6_n_0;
  wire reset2fc_r_i_7_n_0;
  wire reset2fc_r_i_8_n_0;
  wire reset2fc_r_i_9_n_0;
  wire rx_header_1_i_3;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s;
  wire rxdatavalid_to_lanes_i;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2
       (.I0(ILLEGAL_BTF_i_4_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5_n_0),
        .O(ILLEGAL_BTF_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(remote_ready_det_reg_0));
  FDRE RXDATAVALID_IN_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdatavalid_to_lanes_i),
        .Q(RXDATAVALID_IN_REG_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_3),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG_reg_0),
        .O(RX_NA_IDLE_i_2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE),
        .R(remote_ready_det_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG_reg_0),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[63]),
        .Q(Q[63]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[53]),
        .Q(Q[53]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[52]),
        .Q(Q[52]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[51]),
        .Q(Q[51]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[50]),
        .Q(Q[50]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[49]),
        .Q(Q[49]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[48]),
        .Q(Q[48]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[47]),
        .Q(Q[47]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[46]),
        .Q(Q[46]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[45]),
        .Q(Q[45]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[44]),
        .Q(Q[44]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[62]),
        .Q(Q[62]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[43]),
        .Q(Q[43]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[42]),
        .Q(Q[42]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[41]),
        .Q(Q[41]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[40]),
        .Q(Q[40]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[39]),
        .Q(Q[39]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[38]),
        .Q(Q[38]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[37]),
        .Q(Q[37]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[36]),
        .Q(Q[36]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[35]),
        .Q(Q[35]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[34]),
        .Q(Q[34]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[61]),
        .Q(Q[61]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[33]),
        .Q(Q[33]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[32]),
        .Q(Q[32]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[31]),
        .Q(Q[31]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[30]),
        .Q(Q[30]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[29]),
        .Q(Q[29]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[28]),
        .Q(Q[28]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[27]),
        .Q(Q[27]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[26]),
        .Q(Q[26]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[25]),
        .Q(Q[25]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[24]),
        .Q(Q[24]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[60]),
        .Q(Q[60]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[23]),
        .Q(Q[23]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[22]),
        .Q(Q[22]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[21]),
        .Q(Q[21]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[20]),
        .Q(Q[20]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[19]),
        .Q(Q[19]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[18]),
        .Q(Q[18]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[17]),
        .Q(Q[17]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[16]),
        .Q(Q[16]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[59]),
        .Q(Q[59]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[58]),
        .Q(Q[58]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[57]),
        .Q(Q[57]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[56]),
        .Q(Q[56]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[55]),
        .Q(Q[55]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[54]),
        .Q(Q[54]),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG_reg_0),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1 
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(remote_ready_det_i_2_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(\remote_rdy_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .O(\remote_rdy_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3_n_0 ),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1_n_0 ),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1_n_0 ),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1
       (.I0(ILLEGAL_BTF_i_3_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2_n_0),
        .I2(reset2fc_r_i_3_n_0),
        .I3(reset2fc_r_i_4_n_0),
        .I4(reset2fc_r_i_5__0_n_0),
        .I5(RESET2FC_i),
        .O(reset2fc_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__0
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11
       (.I0(Shift4Reset2FC[13]),
        .I1(Shift4Reset2FC[12]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[14]),
        .O(reset2fc_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2
       (.I0(reset2fc_r_i_6_n_0),
        .I1(ILLEGAL_BTF_i_5_n_0),
        .I2(reset2fc_r_i_7_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG_reg_0),
        .O(reset2fc_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3
       (.I0(reset2fc_r_i_8_n_0),
        .I1(Shift4Reset2FC[1]),
        .I2(Shift4Reset2FC[0]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[2]),
        .I5(reset2fc_r_i_9_n_0),
        .O(reset2fc_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__0
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG_reg_0),
        .O(reset2fc_r_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__0_n_0),
        .O(reset2fc_r_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8
       (.I0(Shift4Reset2FC[5]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[7]),
        .I3(Shift4Reset2FC[6]),
        .O(reset2fc_r_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9
       (.I0(Shift4Reset2FC[10]),
        .I1(Shift4Reset2FC[11]),
        .I2(Shift4Reset2FC[8]),
        .I3(Shift4Reset2FC[9]),
        .I4(reset2fc_r_i_11_n_0),
        .O(reset2fc_r_i_9_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1_n_0),
        .Q(RESET2FC_i),
        .R(remote_ready_det_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane2_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_1,
    remote_ready_det_reg_0,
    RXDATAVALID_IN_REG,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane2_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_1;
  input remote_ready_det_reg_0;
  input RXDATAVALID_IN_REG;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__1_n_0;
  wire ILLEGAL_BTF_i_3__1_n_0;
  wire ILLEGAL_BTF_i_4__1_n_0;
  wire ILLEGAL_BTF_i_5__1_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane2_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__1_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__4;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__1_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__0_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_10__1_n_0;
  wire reset2fc_r_i_11__0_n_0;
  wire reset2fc_r_i_1__1_n_0;
  wire reset2fc_r_i_2__1_n_0;
  wire reset2fc_r_i_3__1_n_0;
  wire reset2fc_r_i_4__1_n_0;
  wire reset2fc_r_i_5__1_n_0;
  wire reset2fc_r_i_6__1_n_0;
  wire reset2fc_r_i_7__1_n_0;
  wire reset2fc_r_i_8__1_n_0;
  wire reset2fc_r_i_9__1_n_0;
  wire rx_header_1_i_1;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__1;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__1_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__1
       (.I0(ILLEGAL_BTF_i_4__1_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__1_n_0),
        .O(ILLEGAL_BTF_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__1
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__1_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(remote_ready_det_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__1[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__1[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__1[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__1[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__1[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__1[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__1[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__1[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__1[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__1[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__1[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__1[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__1[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__1[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__1[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__1[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__1[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__1[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__1[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__1[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__1[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__1[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__1[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__1[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__1[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__1[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__1[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__1[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__1[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__1[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__1[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__1[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__1[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__1[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__1[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__1[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__1[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__1[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__1[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__1[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__1[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__1[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__1[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__1[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__1[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__1[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__1[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__1[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_1),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__1
       (.I0(RX_NA_IDLE_i_2__1_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__1_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__1
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__1_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(remote_ready_det_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[63]),
        .Q(Q[63]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[53]),
        .Q(Q[53]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[52]),
        .Q(Q[52]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[51]),
        .Q(Q[51]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[50]),
        .Q(Q[50]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[49]),
        .Q(Q[49]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[48]),
        .Q(Q[48]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[47]),
        .Q(Q[47]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[46]),
        .Q(Q[46]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[45]),
        .Q(Q[45]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[44]),
        .Q(Q[44]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[62]),
        .Q(Q[62]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[43]),
        .Q(Q[43]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[42]),
        .Q(Q[42]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[41]),
        .Q(Q[41]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[40]),
        .Q(Q[40]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[39]),
        .Q(Q[39]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[38]),
        .Q(Q[38]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[37]),
        .Q(Q[37]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[36]),
        .Q(Q[36]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[35]),
        .Q(Q[35]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[34]),
        .Q(Q[34]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[61]),
        .Q(Q[61]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[33]),
        .Q(Q[33]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[32]),
        .Q(Q[32]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[31]),
        .Q(Q[31]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[30]),
        .Q(Q[30]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[29]),
        .Q(Q[29]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[28]),
        .Q(Q[28]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[27]),
        .Q(Q[27]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[26]),
        .Q(Q[26]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[25]),
        .Q(Q[25]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[24]),
        .Q(Q[24]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[60]),
        .Q(Q[60]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[23]),
        .Q(Q[23]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[22]),
        .Q(Q[22]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[21]),
        .Q(Q[21]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[20]),
        .Q(Q[20]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[19]),
        .Q(Q[19]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[18]),
        .Q(Q[18]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[17]),
        .Q(Q[17]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[16]),
        .Q(Q[16]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[59]),
        .Q(Q[59]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[58]),
        .Q(Q[58]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[57]),
        .Q(Q[57]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[56]),
        .Q(Q[56]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[55]),
        .Q(Q[55]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[54]),
        .Q(Q[54]),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1__1 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2__0_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__1 
       (.I0(RXDATAVALID_IN_REG),
        .I1(remote_ready_det_i_2__0_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__1 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__1_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1__0
       (.I0(ILLEGAL_BTF_i_3__1_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2__0_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__0
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__0_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(remote_ready_det_reg_0));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11__0
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__1_n_0),
        .I2(reset2fc_r_i_3__1_n_0),
        .I3(reset2fc_r_i_4__1_n_0),
        .I4(reset2fc_r_i_5__1_n_0),
        .I5(RESET2FC_lane2_i),
        .O(reset2fc_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2__1
       (.I0(reset2fc_r_i_6__1_n_0),
        .I1(ILLEGAL_BTF_i_5__1_n_0),
        .I2(reset2fc_r_i_7__1_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__1
       (.I0(reset2fc_r_i_8__1_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__1_n_0),
        .O(reset2fc_r_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__1
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6__1
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__1_n_0),
        .O(reset2fc_r_i_6__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__1
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__1
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__1
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_11__0_n_0),
        .O(reset2fc_r_i_9__1_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__1_n_0),
        .Q(RESET2FC_lane2_i),
        .R(remote_ready_det_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__4[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__4[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER
   (fifo_reset_comb_user_clk_int,
    cbcc_fifo_reset_wr_clk,
    out,
    stg3_reg,
    gt_to_common_qpllreset_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    tx_out_clk,
    hard_err_rst_int_reg_0,
    SR,
    s_level_out_d5_reg,
    reset_cbcc_comb_reg,
    fifo_reset_comb_user_clk_int_22q_reg,
    fifo_reset_wr_sync3,
    stg5,
    rd_stg1,
    empty,
    rxlossofsync_out_q_reg_0,
    s_level_out_d5_reg_0,
    enchansync_dlyd_i,
    hold_rd_ptr_i,
    CB_av_s_r,
    hold_reg_r,
    rx_header_err_i_3,
    rx_lossofsync_i_3,
    ch_bond_done_i,
    rxchanisaligned,
    master_do_rd_en_out_reg,
    rxlossofsync_out_lane1_q_reg_0,
    s_level_out_d5_reg_1,
    enchansync_dlyd_i_0,
    hold_rd_ptr_i_1,
    CB_av_s_r_2,
    hold_reg_r_3,
    rx_header_err_i_2,
    rx_lossofsync_i_2,
    rxchanisaligned_4,
    rxlossofsync_out_lane2_q_reg_0,
    s_level_out_d5_reg_2,
    enchansync_dlyd_i_5,
    hold_rd_ptr_i_6,
    do_rd_en_reg,
    hold_reg_r_7,
    rx_header_err_i_1,
    rx_lossofsync_i_1,
    master_do_rd_en_out_reg_0,
    rxlossofsync_out_lane3_q_reg_0,
    s_level_out_d5_reg_3,
    enchansync_dlyd_i_8,
    hold_rd_ptr_i_9,
    CB_av_s_r_10,
    hold_reg_r_11,
    rx_header_err_i_0,
    rx_lossofsync_i_0,
    rxchanisaligned_12,
    hld_polarity_i,
    s_level_out_d5_reg_4,
    all_vld_btf_out_reg,
    second_cb_write_failed,
    reset_initclk,
    fsm_resetdone_initclk,
    allow_block_sync_propagation_inrxclk,
    cdr_reset_fsm_lnkreset_reg_0,
    link_reset_out,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    alignment_done_r,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    hard_err_rst_int,
    start_cb_writes_lane1_i,
    rd_err_q_reg,
    init_clk_0,
    rxdatavalid_to_lanes_i,
    Q,
    \master_ack_cnt_reg[1] ,
    \fifo_dout_reg[63] ,
    \master_ack_cnt_reg[1]_0 ,
    \fifo_dout_reg[63]_0 ,
    \count_maxskew_load_reg[2] ,
    \fifo_dout_reg[63]_1 ,
    \CHBONDO_reg[1] ,
    \master_ack_cnt_reg[1]_1 ,
    \fifo_dout_reg[63]_2 ,
    polarity_val_i,
    first_cb_write_failed,
    rx_header_1_i_3,
    \fifo_dout_reg[64] ,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_1 ,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_2 ,
    \hard_err_cntr_r_reg[2]_0 ,
    \hard_err_cntr_r_reg[2]_1 ,
    s_level_out_d5_reg_5,
    stg3_reg_0,
    init_clk,
    gt_qplllock_quad1_out,
    \count_for_reset_r_reg[23] ,
    drpaddr_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    in0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    dbg_srst_assert0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    en_chan_sync_rx,
    CC_RXLOSSOFSYNC_OUT_reg,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4,
    CC_RXLOSSOFSYNC_OUT_reg_1,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6,
    CC_RXLOSSOFSYNC_OUT_reg_2,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    in_polarity_i,
    rx_reset_i_3,
    rx_reset_i_2,
    rx_reset_i_1,
    rx_reset_i_0,
    master_do_rd_en_out_reg_1,
    cb_bit_err_out0,
    rxlossofsync_out_q_reg_1,
    cbcc_reset_cbstg2_rd_clk_reg,
    reset_cbcc_comb_reg_0,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_0,
    alignment_done_r_reg,
    master_stop_next_cb_r_reg_1,
    master_stop_prev_cb_r_reg_1,
    rxchanisaligned_reg_1,
    hard_err_rst_int_reg_1,
    START_CB_WRITES_OUT_reg,
    hard_err_usr_reg_0,
    \descrambler_reg[0] ,
    \descrambler_reg[0]_0 ,
    \descrambler_reg[0]_1 ,
    \descrambler_reg[0]_2 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output fifo_reset_comb_user_clk_int;
  output cbcc_fifo_reset_wr_clk;
  output out;
  output stg3_reg;
  output gt_to_common_qpllreset_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output hard_err_rst_int_reg_0;
  output [0:0]SR;
  output s_level_out_d5_reg;
  output reset_cbcc_comb_reg;
  output fifo_reset_comb_user_clk_int_22q_reg;
  output fifo_reset_wr_sync3;
  output stg5;
  output rd_stg1;
  output empty;
  output rxlossofsync_out_q_reg_0;
  output s_level_out_d5_reg_0;
  output enchansync_dlyd_i;
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output hold_reg_r;
  output rx_header_err_i_3;
  output rx_lossofsync_i_3;
  output [0:3]ch_bond_done_i;
  output rxchanisaligned;
  output master_do_rd_en_out_reg;
  output rxlossofsync_out_lane1_q_reg_0;
  output s_level_out_d5_reg_1;
  output enchansync_dlyd_i_0;
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output hold_reg_r_3;
  output rx_header_err_i_2;
  output rx_lossofsync_i_2;
  output rxchanisaligned_4;
  output rxlossofsync_out_lane2_q_reg_0;
  output s_level_out_d5_reg_2;
  output enchansync_dlyd_i_5;
  output hold_rd_ptr_i_6;
  output do_rd_en_reg;
  output hold_reg_r_7;
  output rx_header_err_i_1;
  output rx_lossofsync_i_1;
  output master_do_rd_en_out_reg_0;
  output rxlossofsync_out_lane3_q_reg_0;
  output s_level_out_d5_reg_3;
  output enchansync_dlyd_i_8;
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output hold_reg_r_11;
  output rx_header_err_i_0;
  output rx_lossofsync_i_0;
  output rxchanisaligned_12;
  output [3:0]hld_polarity_i;
  output s_level_out_d5_reg_4;
  output all_vld_btf_out_reg;
  output second_cb_write_failed;
  output reset_initclk;
  output fsm_resetdone_initclk;
  output allow_block_sync_propagation_inrxclk;
  output cdr_reset_fsm_lnkreset_reg_0;
  output link_reset_out;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output alignment_done_r;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output hard_err_rst_int;
  output start_cb_writes_lane1_i;
  output rd_err_q_reg;
  output init_clk_0;
  output rxdatavalid_to_lanes_i;
  output [3:0]Q;
  output [1:0]\master_ack_cnt_reg[1] ;
  output [63:0]\fifo_dout_reg[63] ;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output [2:0]\count_maxskew_load_reg[2] ;
  output [63:0]\fifo_dout_reg[63]_1 ;
  output [1:0]\CHBONDO_reg[1] ;
  output [1:0]\master_ack_cnt_reg[1]_1 ;
  output [63:0]\fifo_dout_reg[63]_2 ;
  output [3:0]polarity_val_i;
  output first_cb_write_failed;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64] ;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_1 ;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_2 ;
  output [2:0]\hard_err_cntr_r_reg[2]_0 ;
  output \hard_err_cntr_r_reg[2]_1 ;
  output s_level_out_d5_reg_5;
  input stg3_reg_0;
  input init_clk;
  input gt_qplllock_quad1_out;
  input \count_for_reset_r_reg[23] ;
  input [39:0]drpaddr_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input in0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input dbg_srst_assert0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input en_chan_sync_rx;
  input CC_RXLOSSOFSYNC_OUT_reg;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4;
  input CC_RXLOSSOFSYNC_OUT_reg_1;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6;
  input CC_RXLOSSOFSYNC_OUT_reg_2;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input [3:0]in_polarity_i;
  input rx_reset_i_3;
  input rx_reset_i_2;
  input rx_reset_i_1;
  input rx_reset_i_0;
  input master_do_rd_en_out_reg_1;
  input cb_bit_err_out0;
  input rxlossofsync_out_q_reg_1;
  input cbcc_reset_cbstg2_rd_clk_reg;
  input reset_cbcc_comb_reg_0;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_0;
  input alignment_done_r_reg;
  input master_stop_next_cb_r_reg_1;
  input master_stop_prev_cb_r_reg_1;
  input rxchanisaligned_reg_1;
  input hard_err_rst_int_reg_1;
  input START_CB_WRITES_OUT_reg;
  input hard_err_usr_reg_0;
  input [0:0]\descrambler_reg[0] ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]\descrambler_reg[0]_1 ;
  input [0:0]\descrambler_reg[0]_2 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CB_av_s_r;
  wire CB_av_s_r_10;
  wire CB_av_s_r_2;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect0_11;
  wire CB_detect0_14;
  wire CB_detect0_17;
  wire CB_detect_16;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_4;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CC_RXLOSSOFSYNC_OUT_reg;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RXLOSSOFSYNC_OUT_reg_1;
  wire CC_RXLOSSOFSYNC_OUT_reg_2;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_2;
  wire CC_detect_dlyd1_5;
  wire CC_detect_dlyd1_9;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_i_13;
  wire CC_detect_pulse_i_15;
  wire CC_detect_pulse_i_19;
  wire [1:0]\CHBONDO_reg[1] ;
  wire FSM_RESETDONE_j;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ;
  wire HPCNT_RESET_IN;
  wire LINK_RESET_OUT0;
  wire [3:0]Q;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_reg;
  wire alignment_done_r;
  wire alignment_done_r_reg;
  (* RTL_KEEP = "true" *) wire all_start_cb_writes_i;
  (* RTL_KEEP = "true" *) wire all_vld_btf_flag_i;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_inrxclk;
  wire allow_block_sync_propagation_reg_n_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane1_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane2_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane3_i;
  wire block_sync_sm_gtx0_i_n_2;
  wire block_sync_sm_gtx0_lane1_i_n_2;
  wire block_sync_sm_gtx0_lane2_i_n_3;
  wire block_sync_sm_gtx0_lane3_i_n_2;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_all_lanes_inrxclk_q;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_data_srst;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_gtx0_i_n_92;
  wire cbcc_gtx0_i_n_95;
  wire cbcc_gtx0_i_n_97;
  wire cbcc_gtx0_lane1_i_n_22;
  wire cbcc_gtx0_lane1_i_n_89;
  wire cbcc_gtx0_lane2_i_n_89;
  wire cbcc_gtx0_lane3_i_n_91;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk_reg;
  wire [7:0]cdr_reset_fsm_cntr_r;
  wire \cdr_reset_fsm_cntr_r[0]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[1]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[2]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[3]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[4]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[5]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[6]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_2_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_3_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_4_n_0 ;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_i_1_n_0;
  wire cdr_reset_fsm_lnkreset_reg_0;
  wire [0:3]ch_bond_done_i;
  wire common_reset_cbcc_i_n_13;
  wire \count_for_reset_r_reg[23] ;
  wire [2:0]\count_maxskew_load_reg[2] ;
  wire dbg_srst_assert0;
  wire descrambler_64b66b_gtx0_i_n_66;
  wire descrambler_64b66b_gtx0_i_n_67;
  wire descrambler_64b66b_gtx0_i_n_68;
  wire descrambler_64b66b_gtx0_i_n_69;
  wire descrambler_64b66b_gtx0_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_1;
  wire descrambler_64b66b_gtx0_lane1_i_n_68;
  wire descrambler_64b66b_gtx0_lane1_i_n_69;
  wire descrambler_64b66b_gtx0_lane1_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_72;
  wire descrambler_64b66b_gtx0_lane1_i_n_73;
  wire descrambler_64b66b_gtx0_lane2_i_n_67;
  wire descrambler_64b66b_gtx0_lane2_i_n_68;
  wire descrambler_64b66b_gtx0_lane2_i_n_69;
  wire descrambler_64b66b_gtx0_lane2_i_n_71;
  wire descrambler_64b66b_gtx0_lane2_i_n_72;
  wire descrambler_64b66b_gtx0_lane3_i_n_66;
  wire descrambler_64b66b_gtx0_lane3_i_n_67;
  wire descrambler_64b66b_gtx0_lane3_i_n_68;
  wire descrambler_64b66b_gtx0_lane3_i_n_69;
  wire descrambler_64b66b_gtx0_lane3_i_n_70;
  wire descrambler_64b66b_gtx0_lane3_i_n_72;
  wire [0:0]\descrambler_reg[0] ;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire [0:0]\descrambler_reg[0]_1 ;
  wire [0:0]\descrambler_reg[0]_2 ;
  (* RTL_KEEP = "true" *) wire do_rd_en_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane1_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane2_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane3_i;
  wire do_rd_en_reg;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire empty;
  wire en_chan_sync_rx;
  wire enchansync_dlyd_i;
  wire enchansync_dlyd_i_0;
  wire enchansync_dlyd_i_5;
  wire enchansync_dlyd_i_8;
  wire [63:0]\fifo_dout_reg[63] ;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire [63:0]\fifo_dout_reg[63]_1 ;
  wire [63:0]\fifo_dout_reg[63]_2 ;
  wire \fifo_dout_reg[64] ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg[64]_1 ;
  wire \fifo_dout_reg[64]_2 ;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q_reg;
  wire fifo_reset_wr_sync3;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane1_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane2_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane3_i;
  wire first_cb_write_failed;
  wire fsm_resetdone_initclk;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire hard_err_cntr_r;
  wire \hard_err_cntr_r[7]_i_4_n_0 ;
  wire \hard_err_cntr_r[7]_i_5_n_0 ;
  wire \hard_err_cntr_r[7]_i_6_n_0 ;
  wire [7:3]hard_err_cntr_r_reg;
  wire [2:0]\hard_err_cntr_r_reg[2]_0 ;
  wire \hard_err_cntr_r_reg[2]_1 ;
  wire hard_err_rst_int;
  wire hard_err_rst_int_reg_1;
  wire hard_err_usr;
  wire hard_err_usr0;
  wire hard_err_usr_reg_0;
  wire [3:0]hld_polarity_i;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1;
  wire hold_rd_ptr_i_6;
  wire hold_rd_ptr_i_9;
  wire hold_reg_r;
  wire hold_reg_r_11;
  wire hold_reg_r_3;
  wire hold_reg_r_7;
  wire in0;
  wire [3:0]in_polarity_i;
  wire in_polarity_i_0;
  wire in_polarity_i_1;
  wire in_polarity_i_2;
  wire in_polarity_i_3;
  wire init_clk;
  wire init_clk_0;
  wire [11:2]int_gt_rxbufstatus;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_1 ;
  wire master_do_rd_en;
  (* RTL_KEEP = "true" *) wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg;
  wire master_do_rd_en_out_reg_0;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_next_cb_r_reg_1;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg;
  wire master_stop_prev_cb_r_reg_0;
  wire master_stop_prev_cb_r_reg_1;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire p_0_in19_in;
  wire p_0_in19_in_8;
  wire p_0_in21_in;
  wire [7:0]p_0_in__26;
  wire p_14_in;
  wire p_14_in_12;
  wire p_14_in_18;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in12_in;
  wire p_1_in12_in_7;
  wire p_1_in13_in;
  wire [0:0]pol_state;
  wire [0:0]pol_state_20;
  wire [0:0]pol_state_21;
  wire polarity_check_i_n_2;
  wire polarity_check_lane1_i_n_1;
  wire polarity_check_lane1_i_n_3;
  wire polarity_check_lane3_i_n_1;
  wire polarity_check_lane3_i_n_3;
  wire polarity_check_lane3_i_n_5;
  wire [3:0]polarity_val_i;
  wire [63:0]pos_rxdata_from_gtx_i;
  wire [63:0]pos_rxdata_from_gtx_lane1_i;
  wire [63:0]pos_rxdata_from_gtx_lane2_i;
  wire [63:0]pos_rxdata_from_gtx_lane3_i;
  wire pos_rxdatavalid_i;
  wire pos_rxdatavalid_lane1_i;
  wire pos_rxdatavalid_lane2_i;
  wire pos_rxdatavalid_lane3_i;
  wire [1:0]pos_rxheader_from_gtx_i;
  wire [1:0]pos_rxheader_from_gtx_lane1_i;
  wire [1:0]pos_rxheader_from_gtx_lane2_i;
  wire [1:0]pos_rxheader_from_gtx_lane3_i;
  wire pos_rxheadervalid_i;
  wire pos_rxheadervalid_lane1_i;
  wire pos_rxheadervalid_lane2_i;
  wire pos_rxheadervalid_lane3_i;
  wire [63:0]pre_r1_rxdata_from_gtx_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane3_i;
  wire pre_r1_rxdatavalid_i;
  wire pre_r1_rxdatavalid_lane1_i;
  wire pre_r1_rxdatavalid_lane2_i;
  wire pre_r1_rxdatavalid_lane3_i;
  wire [1:0]pre_r1_rxheader_from_gtx_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane3_i;
  wire pre_r1_rxheadervalid_i;
  wire pre_r1_rxheadervalid_lane1_i;
  wire pre_r1_rxheadervalid_lane2_i;
  wire pre_r1_rxheadervalid_lane3_i;
  wire [63:0]pre_rxdata_from_gtx_i;
  wire [63:0]pre_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_rxdata_from_gtx_lane3_i;
  wire pre_rxdatavalid_i;
  wire pre_rxdatavalid_lane1_i;
  wire pre_rxdatavalid_lane2_i;
  wire pre_rxdatavalid_lane3_i;
  wire [1:0]pre_rxheader_from_gtx_i;
  wire [1:0]pre_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_rxheader_from_gtx_lane3_i;
  wire pre_rxheadervalid_i;
  wire pre_rxheadervalid_lane1_i;
  wire pre_rxheadervalid_lane2_i;
  wire pre_rxheadervalid_lane3_i;
  wire rd_err_q_reg;
  wire rd_stg1;
  wire reset_cbcc_comb_reg;
  wire reset_cbcc_comb_reg_0;
  wire reset_initclk;
  wire rx_elastic_buf_err;
  wire rx_elastic_buf_err_int__0;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_ii;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_header_err_i_0;
  wire rx_header_err_i_1;
  wire rx_header_err_i_2;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_lossofsync_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire rxchanisaligned_12;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire [63:0]rxdata_from_gtx_i;
  wire [63:0]rxdata_from_gtx_lane1_i;
  wire [63:0]rxdata_from_gtx_lane2_i;
  wire [63:0]rxdata_from_gtx_lane3_i;
  wire [63:0]rxdata_to_fifo_i;
  wire [63:0]rxdata_to_fifo_lane1_i;
  wire [63:0]rxdata_to_fifo_lane2_i;
  wire [63:0]rxdata_to_fifo_lane3_i;
  wire rxdatavalid_i;
  wire rxdatavalid_lane1_i;
  wire rxdatavalid_lane2_i;
  wire rxdatavalid_lane3_i;
  wire rxdatavalid_to_fifo_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire rxdatavalid_to_fifo_lane3_i;
  wire rxdatavalid_to_lanes_i;
  (* RTL_KEEP = "true" *) wire rxfsm_reset_i;
  wire rxgearboxslip_i;
  wire rxgearboxslip_lane1_i;
  wire rxgearboxslip_lane2_i;
  wire rxgearboxslip_lane3_i;
  wire [1:0]rxheader_from_gtx_i;
  wire [1:0]rxheader_from_gtx_lane1_i;
  wire [1:0]rxheader_from_gtx_lane2_i;
  wire [1:0]rxheader_from_gtx_lane3_i;
  wire [1:0]rxheader_to_fifo_i;
  wire [1:0]rxheader_to_fifo_lane1_i;
  wire [1:0]rxheader_to_fifo_lane2_i;
  wire [1:0]rxheader_to_fifo_lane3_i;
  wire rxheadervalid_i;
  wire rxheadervalid_lane1_i;
  wire rxheadervalid_lane2_i;
  wire rxheadervalid_lane3_i;
  wire rxlossofsync_out_lane1_q_reg_0;
  wire rxlossofsync_out_lane2_q_reg_0;
  wire rxlossofsync_out_lane3_q_reg_0;
  wire rxlossofsync_out_q_reg_0;
  wire rxlossofsync_out_q_reg_1;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire rxreset_for_lanes__0;
  wire rxreset_for_lanes_q;
  wire rxusrclk_out;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire s_level_out_d5_reg_1;
  wire s_level_out_d5_reg_2;
  wire s_level_out_d5_reg_3;
  wire s_level_out_d5_reg_5;
  wire second_cb_write_failed;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire stg3_reg;
  wire stg3_reg_0;
  wire stg5;
  wire [3:0]sync_rx_polarity_r_j;
  wire system_reset_r2;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_ii;
  wire tx_out_clk;
  wire u_cdc__in_polarity_n_1;
  wire u_cdc__lane2_in_polarity_n_1;
  wire u_cdc__lane3_in_polarity_n_1;
  wire u_rst_sync_blocksyncall_initclk_sync_n_0;
  wire u_rst_sync_reset_initclk_n_1;
  wire u_rst_sync_reset_initclk_n_2;
  wire u_rst_sync_reset_initclk_n_3;
  wire u_rst_sync_reset_initclk_n_4;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_10;
  wire valid_btf_detect_dlyd1_3;
  wire valid_btf_detect_dlyd1_6;

  assign all_vld_btf_out_reg = all_vld_btf_flag_i;
  assign do_rd_en_lane2_i = master_do_rd_en_out_reg_1;
  assign hard_err_rst_int_reg_0 = rxfsm_reset_i;
  assign s_level_out_d5_reg_4 = rx_fsm_resetdone_ii;
  FDRE FSM_RESETDONE_j_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(stg3_reg),
        .Q(FSM_RESETDONE_j),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_3 
       (.I0(allow_block_sync_propagation),
        .I1(cdr_reset_fsm_lnkreset),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_4 
       (.I0(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I1(cdr_reset_fsm_cntr_r[7]),
        .I2(cdr_reset_fsm_cntr_r[6]),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[5]),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[0] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(1'b0),
        .Q(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .S(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[1] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .Q(cdr_reset_fsm_lnkreset),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[2] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ),
        .Q(allow_block_sync_propagation),
        .R(p_18_in));
  FDRE LINK_RESET_OUT_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(LINK_RESET_OUT0),
        .Q(link_reset_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    allow_block_sync_propagation_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(allow_block_sync_propagation),
        .Q(allow_block_sync_propagation_reg_n_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT aurora_64b66b_rx_0_multi_gt_i
       (.drpaddr_in(drpaddr_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_done_out(rx_fsm_resetdone_i),
        .gtwiz_reset_tx_done_out(tx_fsm_resetdone_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .gtwiz_userdata_rx_out({pre_rxdata_from_gtx_lane3_i,pre_rxdata_from_gtx_lane2_i,pre_rxdata_from_gtx_lane1_i,pre_rxdata_from_gtx_i}),
        .i_in_meta_reg(out),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .new_gtx_rx_pcsreset_comb0(new_gtx_rx_pcsreset_comb0),
        .out(rxfsm_reset_i),
        .rst_in_out_reg(\count_for_reset_r_reg[23] ),
        .rxbufstatus_out({int_gt_rxbufstatus[11],int_gt_rxbufstatus[8],int_gt_rxbufstatus[5],int_gt_rxbufstatus[2]}),
        .rxdatavalid_out({pre_rxdatavalid_lane3_i,pre_rxdatavalid_lane2_i,pre_rxdatavalid_lane1_i,pre_rxdatavalid_i}),
        .rxgearboxslip_in({rxgearboxslip_lane3_i,rxgearboxslip_lane2_i,rxgearboxslip_lane1_i,rxgearboxslip_i}),
        .rxheader_out({pre_rxheader_from_gtx_lane3_i,pre_rxheader_from_gtx_lane2_i,pre_rxheader_from_gtx_lane1_i,pre_rxheader_from_gtx_i}),
        .rxheadervalid_out({pre_rxheadervalid_lane3_i,pre_rxheadervalid_lane2_i,pre_rxheadervalid_lane1_i,pre_rxheadervalid_i}),
        .rxn(rxn),
        .rxp(rxp),
        .rxpolarity_in(sync_rx_polarity_r_j),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM block_sync_sm_gtx0_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_i_n_2),
        .D(rxgearboxslip_i),
        .Q(rxheader_from_gtx_i),
        .blocksync_out_i(blocksync_out_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_i(rxheadervalid_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25 block_sync_sm_gtx0_lane1_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane1_i_n_2),
        .D(rxgearboxslip_lane1_i),
        .Q(rxheader_from_gtx_lane1_i),
        .blocksync_all_lanes_inrxclk(blocksync_all_lanes_inrxclk),
        .blocksync_out_i(blocksync_out_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane1_i(rxheadervalid_lane1_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26 block_sync_sm_gtx0_lane2_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane2_i_n_3),
        .D(rxgearboxslip_lane2_i),
        .Q(rxheader_from_gtx_lane2_i),
        .SR(SR),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane2_i(rxheadervalid_lane2_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27 block_sync_sm_gtx0_lane3_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane3_i_n_2),
        .D(rxgearboxslip_lane3_i),
        .Q(rxheader_from_gtx_lane3_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane3_i(rxheadervalid_lane3_i),
        .system_reset_r2(system_reset_r2));
  FDRE #(
    .INIT(1'b0)) 
    blocksync_all_lanes_inrxclk_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_all_lanes_inrxclk),
        .Q(blocksync_all_lanes_inrxclk_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1 cbcc_gtx0_i
       (.CB_av_s_r(CB_av_s_r),
        .CB_detect0(CB_detect0),
        .CB_flag_direct(CB_flag_direct_1),
        .CB_flag_direct_0(CB_flag_direct_0),
        .CB_flag_direct_1(CB_flag_direct),
        .CB_flag_flopped_reg_0({p_0_in19_in_8,p_1_in12_in_7}),
        .CB_flag_flopped_reg_1({p_0_in19_in,p_1_in12_in}),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .D({rxdatavalid_to_fifo_i,rxheader_to_fifo_i,rxdata_to_fifo_i}),
        .Q({p_0_in21_in,p_1_in13_in}),
        .SR(SR),
        .any_vld_btf_i(any_vld_btf_i),
        .bit_err_chan_bond_i(bit_err_chan_bond_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[0]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_1),
        .do_rd_en_i(do_rd_en_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .empty(empty),
        .en_chan_sync_flop_i(enchansync_dlyd_i),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[63]_0 (\fifo_dout_reg[63] ),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64] ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_usr0(hard_err_usr0),
        .hard_err_usr_reg(cbcc_gtx0_lane2_i_n_89),
        .hard_err_usr_reg_0(hard_err_usr_reg_0),
        .hold_rd_ptr_i(hold_rd_ptr_i),
        .hold_reg_r_reg_0(hold_reg_r),
        .in0(final_gater_for_fifo_din_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_reg_0(cbcc_gtx0_i_n_92),
        .master_do_rd_en_reg_1(cbcc_gtx0_i_n_95),
        .master_stop_next_cb_r(master_stop_next_cb_r),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[1]),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg(rxchanisaligned_reg),
        .rxdatavalid_to_fifo_i_reg(cbcc_gtx0_i_n_97),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_0),
        .s_level_out_d6_reg(stg3_reg_0),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2 cbcc_gtx0_lane1_i
       (.CB_av_s_r_2(CB_av_s_r_2),
        .CB_detect(CB_detect),
        .CB_detect0(CB_detect0_11),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CB_flag_direct(CB_flag_direct_1),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_0),
        .CC_detect_dlyd1(CC_detect_dlyd1_2),
        .CC_detect_pulse_i(CC_detect_pulse_i_13),
        .Q({p_0_in19_in,p_1_in12_in,\fifo_dout_reg[63]_0 }),
        .RX_HARD_ERR_reg(rx_elastic_buf_err),
        .SR(SR),
        .START_CB_WRITES_OUT_reg_0(cbcc_gtx0_lane1_i_n_22),
        .START_CB_WRITES_OUT_reg_1(START_CB_WRITES_OUT_reg),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .bit_err_chan_bond_lane1_i(bit_err_chan_bond_lane1_i),
        .\cb_rxdatavalid_cnt_reg[1] (cbcc_gtx0_i_n_92),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[1]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_2),
        .do_rd_en_lane1_i(do_rd_en_lane1_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_0),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_0 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hold_rd_ptr_i_1(hold_rd_ptr_i_1),
        .hold_reg_r_reg_0(hold_reg_r_3),
        .in0(final_gater_for_fifo_din_lane1_i),
        .init_clk(init_clk),
        .link_reset_1_c(link_reset_1_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1]_0 ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_out_reg(master_do_rd_en_out_reg),
        .master_stop_next_cb_r_13(master_stop_next_cb_r_13),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg_0),
        .master_stop_prev_cb_r_14(master_stop_prev_cb_r_14),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg_0),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_12),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane1_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane1_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i),
        .rxchanisaligned_4(rxchanisaligned_4),
        .rxchanisaligned_reg(rxchanisaligned_reg_0),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane1_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_1),
        .s_level_out_d5_reg_0(stg3_reg_0),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_3),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane1_i_n_89));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 cbcc_gtx0_lane2_i
       (.CB_detect(CB_detect_16),
        .CB_detect0(CB_detect0_14),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CB_flag_direct(CB_flag_direct_0),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_1),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .CC_detect_pulse_i(CC_detect_pulse_i_15),
        .\CHBONDO_reg[1]_0 (\CHBONDO_reg[1] ),
        .LINK_RESET_OUT0(LINK_RESET_OUT0),
        .LINK_RESET_OUT_reg(cdr_reset_fsm_lnkreset_reg_0),
        .Q({p_0_in21_in,p_1_in13_in,\fifo_dout_reg[63]_1 }),
        .RX_HARD_ERR_reg(rx_elastic_buf_err),
        .RX_HARD_ERR_reg_0(cbcc_gtx0_lane1_i_n_89),
        .SR(p_18_in),
        .alignment_done_r(alignment_done_r),
        .alignment_done_r_reg(alignment_done_r_reg),
        .allow_block_sync_propagation_reg(\count_for_reset_r_reg[23] ),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .bit_err_chan_bond_lane2_i(bit_err_chan_bond_lane2_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[2]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_3),
        .\count_maxskew_load_reg[2] (\count_maxskew_load_reg[2] ),
        .do_rd_en_reg_0(do_rd_en_reg),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_5),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_1 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_rd_ptr_i_6(hold_rd_ptr_i_6),
        .hold_reg_r_reg_0(hold_reg_r_7),
        .in0(final_gater_for_fifo_din_lane2_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .master_do_rd_en(master_do_rd_en),
        .out(master_do_rd_en_i),
        .p_17_in(p_17_in),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane2_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane2_i),
        .rd_err_q_reg_0(rd_err_q_reg),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[0]),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane2_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_2),
        .s_level_out_d5_reg_0(stg3_reg_0),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .start_cb_writes_mastr_reg_0(all_vld_btf_flag_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_6),
        .\valid_btf_detect_extend_r_reg[0]_0 (SR),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane2_i_n_89));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING cbcc_gtx0_lane3_i
       (.CB_av_s_r_10(CB_av_s_r_10),
        .CB_detect0(CB_detect0_17),
        .CB_flag_direct(CB_flag_direct),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_2),
        .CC_detect_dlyd1(CC_detect_dlyd1_9),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i,rxdata_to_fifo_lane3_i}),
        .Q({p_0_in19_in_8,p_1_in12_in_7,\fifo_dout_reg[63]_2 }),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .bit_err_chan_bond_lane3_i(bit_err_chan_bond_lane3_i),
        .\cb_rxdatavalid_cnt_reg[2] (cbcc_gtx0_i_n_95),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[3]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_4),
        .\count_for_reset_r_reg[23]_1 (cdr_reset_fsm_lnkreset_reg_0),
        .\count_for_reset_r_reg[23]_2 (\count_for_reset_r_reg[23] ),
        .do_rd_en_lane3_i(do_rd_en_lane3_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_8),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_2 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_rd_ptr_i_9(hold_rd_ptr_i_9),
        .hold_reg_r_reg_0(hold_reg_r_11),
        .in0(final_gater_for_fifo_din_lane3_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1]_1 ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_out_reg(master_do_rd_en_out_reg_0),
        .master_stop_next_cb_r_15(master_stop_next_cb_r_15),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg_1),
        .master_stop_prev_cb_r_16(master_stop_prev_cb_r_16),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg_1),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_18),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxchanisaligned_12(rxchanisaligned_12),
        .rxchanisaligned_reg(rxchanisaligned_reg_1),
        .rxdatavalid_to_fifo_lane3_i_reg(cbcc_gtx0_lane3_i_n_91),
        .rxfsm_reset_i(rxfsm_reset_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane3_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_3),
        .s_level_out_d6_reg(stg3_reg_0),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_10),
        .\valid_btf_detect_extend_r_reg[0]_0 (SR),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdr_reset_fsm_cntr_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .O(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cdr_reset_fsm_cntr_r[1]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cdr_reset_fsm_cntr_r[2]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[0]),
        .I1(cdr_reset_fsm_cntr_r[1]),
        .I2(cdr_reset_fsm_cntr_r[2]),
        .I3(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[3]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[2]),
        .I2(cdr_reset_fsm_cntr_r[1]),
        .I3(cdr_reset_fsm_cntr_r[0]),
        .I4(cdr_reset_fsm_cntr_r[3]),
        .O(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cdr_reset_fsm_cntr_r[4]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .I4(cdr_reset_fsm_cntr_r[4]),
        .I5(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \cdr_reset_fsm_cntr_r[5]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .O(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[6]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .O(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_1 
       (.I0(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I1(allow_block_sync_propagation),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cdr_reset_fsm_cntr_r[7]_i_2 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .I5(cdr_reset_fsm_cntr_r[7]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \cdr_reset_fsm_cntr_r[7]_i_3 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(cdr_reset_fsm_cntr_r[4]),
        .I3(cdr_reset_fsm_cntr_r[6]),
        .I4(cdr_reset_fsm_cntr_r[7]),
        .I5(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cdr_reset_fsm_cntr_r[7]_i_4 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[0]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[1]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[2]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[3]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[4]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[5]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[6]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[7]),
        .R(p_18_in));
  LUT3 #(
    .INIT(8'hFE)) 
    cdr_reset_fsm_lnkreset_i_1
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I2(allow_block_sync_propagation),
        .O(cdr_reset_fsm_lnkreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cdr_reset_fsm_lnkreset_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(cdr_reset_fsm_lnkreset),
        .Q(cdr_reset_fsm_lnkreset_reg_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc common_logic_cbcc_i
       (.SR(common_reset_cbcc_i_n_13),
        .all_start_cb_writes_out_reg_0(cbcc_gtx0_lane1_i_n_22),
        .all_vld_btf_flag_i(all_vld_btf_flag_i),
        .all_vld_btf_out_reg_0(cbcc_fifo_reset_wr_clk),
        .any_vld_btf_i(any_vld_btf_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .cb_bit_err_i(cb_bit_err_i),
        .cb_bit_err_out0(cb_bit_err_out0),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane1_i),
        .\first_cb_to_fifo_wr_window_reg[0]_2 (final_gater_for_fifo_din_lane3_i),
        .\first_cb_to_fifo_wr_window_reg[0]_3 (final_gater_for_fifo_din_lane2_i),
        .first_cb_write_failed(first_cb_write_failed),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(all_start_cb_writes_i),
        .master_do_rd_en_i(master_do_rd_en_i),
        .master_do_rd_en_out_reg_0(do_rd_en_lane2_i),
        .master_do_rd_en_out_reg_1(stg3_reg_0),
        .out(bit_err_chan_bond_lane3_i),
        .second_cb_write_failed(second_cb_write_failed),
        .second_cb_write_failed_reg_0(bit_err_chan_bond_i),
        .second_cb_write_failed_reg_1(bit_err_chan_bond_lane1_i),
        .second_cb_write_failed_reg_2(bit_err_chan_bond_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc common_reset_cbcc_i
       (.Q(Q),
        .SR(common_reset_cbcc_i_n_13),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk_reg_0(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .cbcc_reset_cbstg2_rd_clk_reg_0(cbcc_reset_cbstg2_rd_clk_reg),
        .dbg_srst_assert0(dbg_srst_assert0),
        .en_chan_sync_rx(en_chan_sync_rx),
        .fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .fifo_reset_comb_user_clk_int_22q_reg_0(fifo_reset_comb_user_clk_int_22q_reg),
        .fifo_reset_wr_sync3(fifo_reset_wr_sync3),
        .\first_cb_to_fifo_wr_window_reg[0] (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_lane2_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(in0),
        .out(final_gater_for_fifo_din_lane1_i),
        .rd_stg1(rd_stg1),
        .reset_cbcc_comb_reg_0(reset_cbcc_comb_reg),
        .reset_cbcc_comb_reg_1(reset_cbcc_comb_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg),
        .srst(cbcc_data_srst),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(SR),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg5(stg5),
        .stg5_reg(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B descrambler_64b66b_gtx0_i
       (.CB_detect0(CB_detect0),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_dlyd1_reg(cbcc_gtx0_i_n_97),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .E(rxdatavalid_i),
        .Q(rxheader_to_fifo_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_i_n_66),
        .\descrambler_reg[0]_0 (\descrambler_reg[0] ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in),
        .\pol_state_reg[0] (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (polarity_val_i[0]),
        .\unscrambled_data_i_reg[19]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\unscrambled_data_i_reg[31]_0 (descrambler_64b66b_gtx0_i_n_69),
        .\unscrambled_data_i_reg[31]_1 (descrambler_64b66b_gtx0_i_n_70),
        .\unscrambled_data_i_reg[52]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28 descrambler_64b66b_gtx0_lane1_i
       (.CB_detect(CB_detect),
        .CB_detect0(CB_detect0_11),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CC_detect_dlyd1(CC_detect_dlyd1_2),
        .CC_detect_pulse_i(CC_detect_pulse_i_13),
        .E(rxdatavalid_lane1_i),
        .Q(rxheader_to_fifo_lane1_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane1_i),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_0 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in_12),
        .\pol_state[3]_i_6__0_0 (polarity_check_lane1_i_n_3),
        .\pol_state_reg[1] (polarity_check_lane1_i_n_1),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .\unscrambled_data_i_reg[29]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\unscrambled_data_i_reg[59]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane1_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29 descrambler_64b66b_gtx0_lane2_i
       (.CB_detect(CB_detect_16),
        .CB_detect0(CB_detect0_14),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .CC_detect_pulse_i(CC_detect_pulse_i_15),
        .E(rxdatavalid_lane2_i),
        .Q(rxheader_to_fifo_lane2_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane2_i),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_1 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_17_in(p_17_in),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .\unscrambled_data_i_reg[18]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\unscrambled_data_i_reg[41]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .\unscrambled_data_i_reg[41]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30 descrambler_64b66b_gtx0_lane3_i
       (.CB_detect0(CB_detect0_17),
        .CB_detect_dlyd0p5_reg(cbcc_gtx0_lane3_i_n_91),
        .CC_detect_dlyd1(CC_detect_dlyd1_9),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .E(rxdatavalid_lane3_i),
        .Q(rxdata_from_gtx_lane3_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane3_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_lane3_i_n_66),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_2 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in_18),
        .\pol_state[3]_i_6__2_0 (polarity_check_lane3_i_n_5),
        .\pol_state_reg[0] (polarity_val_i[3]),
        .\pol_state_reg[0]_0 (polarity_check_lane3_i_n_1),
        .\pol_state_reg[0]_1 (polarity_check_lane3_i_n_3),
        .\unscrambled_data_i_reg[32]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\unscrambled_data_i_reg[54]_0 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\unscrambled_data_i_reg[60]_0 (descrambler_64b66b_gtx0_lane3_i_n_69));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hard_err_cntr_r[0]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [0]),
        .O(p_0_in__26[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hard_err_cntr_r[1]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [0]),
        .I1(\hard_err_cntr_r_reg[2]_0 [1]),
        .O(p_0_in__26[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hard_err_cntr_r[2]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .O(p_0_in__26[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hard_err_cntr_r[3]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [2]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [1]),
        .I3(hard_err_cntr_r_reg[3]),
        .O(p_0_in__26[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[4]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(\hard_err_cntr_r_reg[2]_0 [1]),
        .I2(\hard_err_cntr_r_reg[2]_0 [0]),
        .I3(\hard_err_cntr_r_reg[2]_0 [2]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(p_0_in__26[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[5]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[4]),
        .I5(hard_err_cntr_r_reg[5]),
        .O(p_0_in__26[5]));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \hard_err_cntr_r[6]_i_1 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[6]),
        .O(p_0_in__26[6]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \hard_err_cntr_r[7]_i_3 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[5]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[4]),
        .I4(hard_err_cntr_r_reg[6]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(p_0_in__26[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hard_err_cntr_r[7]_i_4 
       (.I0(hard_err_cntr_r_reg[6]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hard_err_cntr_r[7]_i_5 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[7]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(\hard_err_cntr_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \hard_err_cntr_r[7]_i_6 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .O(\hard_err_cntr_r[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[0]),
        .Q(\hard_err_cntr_r_reg[2]_0 [0]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[1]),
        .Q(\hard_err_cntr_r_reg[2]_0 [1]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[2]),
        .Q(\hard_err_cntr_r_reg[2]_0 [2]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[3]),
        .Q(hard_err_cntr_r_reg[3]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[4]),
        .Q(hard_err_cntr_r_reg[4]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[5]),
        .Q(hard_err_cntr_r_reg[5]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[6]),
        .Q(hard_err_cntr_r_reg[6]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[7]),
        .Q(hard_err_cntr_r_reg[7]),
        .R(HPCNT_RESET_IN));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    hard_err_rst_int_i_3
       (.I0(\hard_err_cntr_r_reg[2]_0 [2]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[5]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r_reg[2]_1 ));
  FDRE hard_err_rst_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(hard_err_rst_int_reg_1),
        .Q(hard_err_rst_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    hard_err_usr_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(hard_err_usr0),
        .Q(hard_err_usr),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(tx_fsm_resetdone_ii));
  FDRE #(
    .INIT(1'b1)) 
    new_gtx_rx_pcsreset_comb_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(new_gtx_rx_pcsreset_comb0),
        .Q(SR),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK polarity_check_i
       (.E(rxdatavalid_to_fifo_i),
        .Q(pol_state),
        .cur_polarity_reg_0(polarity_val_i[0]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[0]),
        .out(in_polarity_i_0),
        .\pol_count_reg[4]_0 (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_i_n_66),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_i_n_69),
        .\pol_state_reg[1]_2 (u_cdc__in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_i_n_70),
        .reset_r_reg_0(block_sync_sm_gtx0_i_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31 polarity_check_lane1_i
       (.E(rxdatavalid_to_fifo_lane1_i),
        .Q(rxheader_to_fifo_lane1_i),
        .cur_polarity_reg_0(polarity_val_i[1]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[1]),
        .\idl_count_r_reg[0]_0 (polarity_check_lane1_i_n_1),
        .out(in_polarity_i_1),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .reset_r_reg_0(block_sync_sm_gtx0_lane1_i_n_2),
        .\rxheader_to_fifo_lane1_i_reg[1] (polarity_check_lane1_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32 polarity_check_lane2_i
       (.E(rxdatavalid_to_fifo_lane2_i),
        .Q(pol_state_20),
        .cur_polarity_reg_0(polarity_val_i[2]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[2]),
        .out(in_polarity_i_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane2_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .reset_r_reg_0(block_sync_sm_gtx0_lane2_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33 polarity_check_lane3_i
       (.D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .Q(pol_state_21),
        .cur_polarity_reg_0(polarity_val_i[3]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[3]),
        .\idl_count_r_reg[0]_0 (polarity_check_lane3_i_n_3),
        .out(in_polarity_i_3),
        .\pol_count_reg[3]_0 (polarity_check_lane3_i_n_1),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane3_i_n_66),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\pol_state_reg[0]_2 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane3_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane3_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .reset_r_reg_0(block_sync_sm_gtx0_lane3_i_n_2),
        .\rxheader_to_fifo_lane3_i_reg[1] (polarity_check_lane3_i_n_5));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[0]),
        .Q(pos_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[10]),
        .Q(pos_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[11]),
        .Q(pos_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[12]),
        .Q(pos_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[13]),
        .Q(pos_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[14]),
        .Q(pos_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[15]),
        .Q(pos_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[16]),
        .Q(pos_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[17]),
        .Q(pos_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[18]),
        .Q(pos_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[19]),
        .Q(pos_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[1]),
        .Q(pos_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[20]),
        .Q(pos_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[21]),
        .Q(pos_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[22]),
        .Q(pos_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[23]),
        .Q(pos_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[24]),
        .Q(pos_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[25]),
        .Q(pos_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[26]),
        .Q(pos_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[27]),
        .Q(pos_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[28]),
        .Q(pos_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[29]),
        .Q(pos_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[2]),
        .Q(pos_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[30]),
        .Q(pos_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[31]),
        .Q(pos_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[32]),
        .Q(pos_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[33]),
        .Q(pos_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[34]),
        .Q(pos_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[35]),
        .Q(pos_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[36]),
        .Q(pos_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[37]),
        .Q(pos_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[38]),
        .Q(pos_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[39]),
        .Q(pos_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[3]),
        .Q(pos_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[40]),
        .Q(pos_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[41]),
        .Q(pos_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[42]),
        .Q(pos_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[43]),
        .Q(pos_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[44]),
        .Q(pos_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[45]),
        .Q(pos_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[46]),
        .Q(pos_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[47]),
        .Q(pos_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[48]),
        .Q(pos_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[49]),
        .Q(pos_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[4]),
        .Q(pos_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[50]),
        .Q(pos_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[51]),
        .Q(pos_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[52]),
        .Q(pos_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[53]),
        .Q(pos_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[54]),
        .Q(pos_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[55]),
        .Q(pos_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[56]),
        .Q(pos_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[57]),
        .Q(pos_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[58]),
        .Q(pos_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[59]),
        .Q(pos_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[5]),
        .Q(pos_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[60]),
        .Q(pos_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[61]),
        .Q(pos_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[62]),
        .Q(pos_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[63]),
        .Q(pos_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[6]),
        .Q(pos_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[7]),
        .Q(pos_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[8]),
        .Q(pos_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[9]),
        .Q(pos_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .Q(pos_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .Q(pos_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .Q(pos_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .Q(pos_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .Q(pos_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .Q(pos_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .Q(pos_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .Q(pos_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .Q(pos_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .Q(pos_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .Q(pos_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .Q(pos_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .Q(pos_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .Q(pos_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .Q(pos_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .Q(pos_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .Q(pos_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .Q(pos_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .Q(pos_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .Q(pos_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .Q(pos_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .Q(pos_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .Q(pos_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .Q(pos_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .Q(pos_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .Q(pos_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .Q(pos_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .Q(pos_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .Q(pos_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .Q(pos_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .Q(pos_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .Q(pos_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .Q(pos_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .Q(pos_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .Q(pos_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .Q(pos_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .Q(pos_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .Q(pos_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .Q(pos_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .Q(pos_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .Q(pos_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .Q(pos_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .Q(pos_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .Q(pos_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .Q(pos_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .Q(pos_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .Q(pos_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .Q(pos_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .Q(pos_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .Q(pos_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .Q(pos_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .Q(pos_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .Q(pos_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .Q(pos_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .Q(pos_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .Q(pos_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .Q(pos_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .Q(pos_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .Q(pos_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .Q(pos_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .Q(pos_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .Q(pos_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .Q(pos_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .Q(pos_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .Q(pos_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .Q(pos_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .Q(pos_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .Q(pos_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .Q(pos_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .Q(pos_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .Q(pos_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .Q(pos_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .Q(pos_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .Q(pos_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .Q(pos_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .Q(pos_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .Q(pos_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .Q(pos_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .Q(pos_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .Q(pos_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .Q(pos_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .Q(pos_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .Q(pos_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .Q(pos_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .Q(pos_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .Q(pos_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .Q(pos_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .Q(pos_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .Q(pos_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .Q(pos_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .Q(pos_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .Q(pos_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .Q(pos_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .Q(pos_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .Q(pos_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .Q(pos_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .Q(pos_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .Q(pos_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .Q(pos_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .Q(pos_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .Q(pos_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .Q(pos_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .Q(pos_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .Q(pos_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .Q(pos_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .Q(pos_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .Q(pos_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .Q(pos_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .Q(pos_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .Q(pos_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .Q(pos_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .Q(pos_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .Q(pos_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .Q(pos_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .Q(pos_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .Q(pos_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .Q(pos_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .Q(pos_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .Q(pos_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .Q(pos_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .Q(pos_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .Q(pos_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .Q(pos_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .Q(pos_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .Q(pos_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .Q(pos_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .Q(pos_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .Q(pos_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .Q(pos_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .Q(pos_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .Q(pos_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .Q(pos_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .Q(pos_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .Q(pos_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .Q(pos_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .Q(pos_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .Q(pos_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .Q(pos_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .Q(pos_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .Q(pos_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .Q(pos_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .Q(pos_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .Q(pos_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .Q(pos_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .Q(pos_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .Q(pos_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .Q(pos_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .Q(pos_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .Q(pos_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .Q(pos_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .Q(pos_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .Q(pos_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .Q(pos_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .Q(pos_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .Q(pos_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .Q(pos_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .Q(pos_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .Q(pos_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .Q(pos_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .Q(pos_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .Q(pos_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .Q(pos_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .Q(pos_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .Q(pos_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .Q(pos_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .Q(pos_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .Q(pos_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .Q(pos_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .Q(pos_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .Q(pos_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .Q(pos_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .Q(pos_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .Q(pos_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .Q(pos_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .Q(pos_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .Q(pos_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .Q(pos_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .Q(pos_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .Q(pos_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .Q(pos_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .Q(pos_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .Q(pos_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .Q(pos_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .Q(pos_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .Q(pos_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .Q(pos_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .Q(pos_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .Q(pos_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .Q(pos_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .Q(pos_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .Q(pos_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .Q(pos_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_i),
        .Q(pos_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane1_i),
        .Q(pos_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane2_i),
        .Q(pos_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane3_i),
        .Q(pos_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[0]),
        .Q(pos_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[1]),
        .Q(pos_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .Q(pos_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .Q(pos_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .Q(pos_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .Q(pos_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .Q(pos_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .Q(pos_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_i),
        .Q(pos_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane1_i),
        .Q(pos_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane2_i),
        .Q(pos_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane3_i),
        .Q(pos_rxheadervalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[0]),
        .Q(pre_r1_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[10]),
        .Q(pre_r1_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[11]),
        .Q(pre_r1_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[12]),
        .Q(pre_r1_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[13]),
        .Q(pre_r1_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[14]),
        .Q(pre_r1_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[15]),
        .Q(pre_r1_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[16]),
        .Q(pre_r1_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[17]),
        .Q(pre_r1_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[18]),
        .Q(pre_r1_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[19]),
        .Q(pre_r1_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[1]),
        .Q(pre_r1_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[20]),
        .Q(pre_r1_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[21]),
        .Q(pre_r1_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[22]),
        .Q(pre_r1_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[23]),
        .Q(pre_r1_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[24]),
        .Q(pre_r1_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[25]),
        .Q(pre_r1_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[26]),
        .Q(pre_r1_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[27]),
        .Q(pre_r1_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[28]),
        .Q(pre_r1_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[29]),
        .Q(pre_r1_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[2]),
        .Q(pre_r1_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[30]),
        .Q(pre_r1_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[31]),
        .Q(pre_r1_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[32]),
        .Q(pre_r1_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[33]),
        .Q(pre_r1_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[34]),
        .Q(pre_r1_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[35]),
        .Q(pre_r1_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[36]),
        .Q(pre_r1_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[37]),
        .Q(pre_r1_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[38]),
        .Q(pre_r1_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[39]),
        .Q(pre_r1_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[3]),
        .Q(pre_r1_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[40]),
        .Q(pre_r1_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[41]),
        .Q(pre_r1_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[42]),
        .Q(pre_r1_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[43]),
        .Q(pre_r1_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[44]),
        .Q(pre_r1_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[45]),
        .Q(pre_r1_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[46]),
        .Q(pre_r1_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[47]),
        .Q(pre_r1_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[48]),
        .Q(pre_r1_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[49]),
        .Q(pre_r1_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[4]),
        .Q(pre_r1_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[50]),
        .Q(pre_r1_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[51]),
        .Q(pre_r1_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[52]),
        .Q(pre_r1_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[53]),
        .Q(pre_r1_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[54]),
        .Q(pre_r1_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[55]),
        .Q(pre_r1_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[56]),
        .Q(pre_r1_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[57]),
        .Q(pre_r1_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[58]),
        .Q(pre_r1_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[59]),
        .Q(pre_r1_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[5]),
        .Q(pre_r1_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[60]),
        .Q(pre_r1_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[61]),
        .Q(pre_r1_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[62]),
        .Q(pre_r1_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[63]),
        .Q(pre_r1_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[6]),
        .Q(pre_r1_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[7]),
        .Q(pre_r1_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[8]),
        .Q(pre_r1_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[9]),
        .Q(pre_r1_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_i),
        .Q(pre_r1_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane1_i),
        .Q(pre_r1_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane2_i),
        .Q(pre_r1_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane3_i),
        .Q(pre_r1_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[0]),
        .Q(pre_r1_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[1]),
        .Q(pre_r1_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_i),
        .Q(pre_r1_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane1_i),
        .Q(pre_r1_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane2_i),
        .Q(pre_r1_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane3_i),
        .Q(pre_r1_rxheadervalid_lane3_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rx_elastic_buf_err_int
       (.I0(int_gt_rxbufstatus[11]),
        .I1(int_gt_rxbufstatus[2]),
        .I2(int_gt_rxbufstatus[5]),
        .I3(int_gt_rxbufstatus[8]),
        .O(rx_elastic_buf_err_int__0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[0]),
        .Q(rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[10]),
        .Q(rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[11]),
        .Q(rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[12]),
        .Q(rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[13]),
        .Q(rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[14]),
        .Q(rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[15]),
        .Q(rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[16]),
        .Q(rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[17]),
        .Q(rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[18]),
        .Q(rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[19]),
        .Q(rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[1]),
        .Q(rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[20]),
        .Q(rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[21]),
        .Q(rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[22]),
        .Q(rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[23]),
        .Q(rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[24]),
        .Q(rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[25]),
        .Q(rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[26]),
        .Q(rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[27]),
        .Q(rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[28]),
        .Q(rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[29]),
        .Q(rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[2]),
        .Q(rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[30]),
        .Q(rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[31]),
        .Q(rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[32]),
        .Q(rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[33]),
        .Q(rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[34]),
        .Q(rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[35]),
        .Q(rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[36]),
        .Q(rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[37]),
        .Q(rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[38]),
        .Q(rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[39]),
        .Q(rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[3]),
        .Q(rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[40]),
        .Q(rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[41]),
        .Q(rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[42]),
        .Q(rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[43]),
        .Q(rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[44]),
        .Q(rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[45]),
        .Q(rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[46]),
        .Q(rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[47]),
        .Q(rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[48]),
        .Q(rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[49]),
        .Q(rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[4]),
        .Q(rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[50]),
        .Q(rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[51]),
        .Q(rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[52]),
        .Q(rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[53]),
        .Q(rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[54]),
        .Q(rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[55]),
        .Q(rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[56]),
        .Q(rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[57]),
        .Q(rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[58]),
        .Q(rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[59]),
        .Q(rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[5]),
        .Q(rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[60]),
        .Q(rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[61]),
        .Q(rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[62]),
        .Q(rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[63]),
        .Q(rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[6]),
        .Q(rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[7]),
        .Q(rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[8]),
        .Q(rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[9]),
        .Q(rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[0]),
        .Q(rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[10]),
        .Q(rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[11]),
        .Q(rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[12]),
        .Q(rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[13]),
        .Q(rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[14]),
        .Q(rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[15]),
        .Q(rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[16]),
        .Q(rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[17]),
        .Q(rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[18]),
        .Q(rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[19]),
        .Q(rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[1]),
        .Q(rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[20]),
        .Q(rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[21]),
        .Q(rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[22]),
        .Q(rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[23]),
        .Q(rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[24]),
        .Q(rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[25]),
        .Q(rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[26]),
        .Q(rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[27]),
        .Q(rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[28]),
        .Q(rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[29]),
        .Q(rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[2]),
        .Q(rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[30]),
        .Q(rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[31]),
        .Q(rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[32]),
        .Q(rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[33]),
        .Q(rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[34]),
        .Q(rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[35]),
        .Q(rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[36]),
        .Q(rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[37]),
        .Q(rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[38]),
        .Q(rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[39]),
        .Q(rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[3]),
        .Q(rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[40]),
        .Q(rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[41]),
        .Q(rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[42]),
        .Q(rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[43]),
        .Q(rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[44]),
        .Q(rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[45]),
        .Q(rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[46]),
        .Q(rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[47]),
        .Q(rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[48]),
        .Q(rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[49]),
        .Q(rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[4]),
        .Q(rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[50]),
        .Q(rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[51]),
        .Q(rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[52]),
        .Q(rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[53]),
        .Q(rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[54]),
        .Q(rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[55]),
        .Q(rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[56]),
        .Q(rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[57]),
        .Q(rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[58]),
        .Q(rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[59]),
        .Q(rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[5]),
        .Q(rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[60]),
        .Q(rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[61]),
        .Q(rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[62]),
        .Q(rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[63]),
        .Q(rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[6]),
        .Q(rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[7]),
        .Q(rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[8]),
        .Q(rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[9]),
        .Q(rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[0]),
        .Q(rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[10]),
        .Q(rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[11]),
        .Q(rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[12]),
        .Q(rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[13]),
        .Q(rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[14]),
        .Q(rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[15]),
        .Q(rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[16]),
        .Q(rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[17]),
        .Q(rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[18]),
        .Q(rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[19]),
        .Q(rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[1]),
        .Q(rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[20]),
        .Q(rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[21]),
        .Q(rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[22]),
        .Q(rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[23]),
        .Q(rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[24]),
        .Q(rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[25]),
        .Q(rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[26]),
        .Q(rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[27]),
        .Q(rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[28]),
        .Q(rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[29]),
        .Q(rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[2]),
        .Q(rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[30]),
        .Q(rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[31]),
        .Q(rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[32]),
        .Q(rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[33]),
        .Q(rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[34]),
        .Q(rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[35]),
        .Q(rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[36]),
        .Q(rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[37]),
        .Q(rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[38]),
        .Q(rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[39]),
        .Q(rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[3]),
        .Q(rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[40]),
        .Q(rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[41]),
        .Q(rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[42]),
        .Q(rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[43]),
        .Q(rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[44]),
        .Q(rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[45]),
        .Q(rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[46]),
        .Q(rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[47]),
        .Q(rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[48]),
        .Q(rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[49]),
        .Q(rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[4]),
        .Q(rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[50]),
        .Q(rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[51]),
        .Q(rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[52]),
        .Q(rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[53]),
        .Q(rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[54]),
        .Q(rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[55]),
        .Q(rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[56]),
        .Q(rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[57]),
        .Q(rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[58]),
        .Q(rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[59]),
        .Q(rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[5]),
        .Q(rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[60]),
        .Q(rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[61]),
        .Q(rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[62]),
        .Q(rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[63]),
        .Q(rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[6]),
        .Q(rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[7]),
        .Q(rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[8]),
        .Q(rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[9]),
        .Q(rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[0]),
        .Q(rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[10]),
        .Q(rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[11]),
        .Q(rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[12]),
        .Q(rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[13]),
        .Q(rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[14]),
        .Q(rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[15]),
        .Q(rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[16]),
        .Q(rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[17]),
        .Q(rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[18]),
        .Q(rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[19]),
        .Q(rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[1]),
        .Q(rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[20]),
        .Q(rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[21]),
        .Q(rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[22]),
        .Q(rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[23]),
        .Q(rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[24]),
        .Q(rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[25]),
        .Q(rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[26]),
        .Q(rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[27]),
        .Q(rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[28]),
        .Q(rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[29]),
        .Q(rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[2]),
        .Q(rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[30]),
        .Q(rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[31]),
        .Q(rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[32]),
        .Q(rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[33]),
        .Q(rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[34]),
        .Q(rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[35]),
        .Q(rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[36]),
        .Q(rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[37]),
        .Q(rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[38]),
        .Q(rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[39]),
        .Q(rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[3]),
        .Q(rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[40]),
        .Q(rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[41]),
        .Q(rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[42]),
        .Q(rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[43]),
        .Q(rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[44]),
        .Q(rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[45]),
        .Q(rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[46]),
        .Q(rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[47]),
        .Q(rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[48]),
        .Q(rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[49]),
        .Q(rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[4]),
        .Q(rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[50]),
        .Q(rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[51]),
        .Q(rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[52]),
        .Q(rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[53]),
        .Q(rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[54]),
        .Q(rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[55]),
        .Q(rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[56]),
        .Q(rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[57]),
        .Q(rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[58]),
        .Q(rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[59]),
        .Q(rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[5]),
        .Q(rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[60]),
        .Q(rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[61]),
        .Q(rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[62]),
        .Q(rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[63]),
        .Q(rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[6]),
        .Q(rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[7]),
        .Q(rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[8]),
        .Q(rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[9]),
        .Q(rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_i),
        .Q(rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane1_i),
        .Q(rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane2_i),
        .Q(rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane3_i),
        .Q(rxdatavalid_lane3_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_i),
        .Q(rxdatavalid_to_fifo_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane1_i),
        .Q(rxdatavalid_to_fifo_lane1_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane2_i),
        .Q(rxdatavalid_to_fifo_lane2_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane3_i),
        .Q(rxdatavalid_to_fifo_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[0]),
        .Q(rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[1]),
        .Q(rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[0]),
        .Q(rxheader_to_fifo_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[1]),
        .Q(rxheader_to_fifo_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_to_fifo_lane1_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_to_fifo_lane1_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_to_fifo_lane2_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_to_fifo_lane2_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_to_fifo_lane3_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_to_fifo_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_i),
        .Q(rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane1_i),
        .Q(rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane2_i),
        .Q(rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane3_i),
        .Q(rxheadervalid_lane3_i),
        .R(1'b0));
  FDRE rxlossofsync_out_lane1_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane1_i),
        .Q(rxlossofsync_out_lane1_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_lane2_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane2_i),
        .Q(rxlossofsync_out_lane2_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_lane3_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane3_i),
        .Q(rxlossofsync_out_lane3_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_i),
        .Q(rxlossofsync_out_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxreset_for_lanes
       (.I0(rx_reset_i_3),
        .I1(rx_reset_i_2),
        .I2(rx_reset_i_1),
        .I3(rx_reset_i_0),
        .O(rxreset_for_lanes__0));
  FDRE rxreset_for_lanes_q_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(rxreset_for_lanes__0),
        .Q(rxreset_for_lanes_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34 u_cdc__check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35 u_cdc__in_polarity
       (.Q(pol_state),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[0]),
        .out(in_polarity_i_0),
        .s_level_out_d2_reg_0(u_cdc__in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36 u_cdc__lane1_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37 u_cdc__lane1_in_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[1]),
        .out(in_polarity_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38 u_cdc__lane2_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39 u_cdc__lane2_in_polarity
       (.Q(pol_state_20),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[2]),
        .out(in_polarity_i_2),
        .s_level_out_d2_reg_0(u_cdc__lane2_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40 u_cdc__lane3_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41 u_cdc__lane3_in_polarity
       (.Q(pol_state_21),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[3]),
        .out(in_polarity_i_3),
        .s_level_out_d2_reg_0(u_cdc__lane3_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0 u_cdc_gt_qplllock_quad1_i
       (.gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .init_clk(init_clk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42 u_cdc_hard_err_init
       (.E(hard_err_cntr_r),
        .Q(\hard_err_cntr_r_reg[2]_0 ),
        .\hard_err_cntr_r_reg[0] (\hard_err_cntr_r[7]_i_4_n_0 ),
        .\hard_err_cntr_r_reg[0]_0 (\hard_err_cntr_r[7]_i_5_n_0 ),
        .in0(hard_err_usr),
        .init_clk(init_clk),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1 u_cdc_rx_elastic_buferr
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_elastic_buf_err),
        .rx_elastic_buf_err_int(rx_elastic_buf_err_int__0),
        .s_level_out_d5_reg_0(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43 u_cdc_rx_fsm_resetdone_i
       (.init_clk(init_clk),
        .out(rx_fsm_resetdone_i),
        .rx_fsm_resetdone_ii(rx_fsm_resetdone_ii));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2 u_cdc_rxpolarity_
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[0]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44 u_cdc_rxpolarity__LANE1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[1]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45 u_cdc_rxpolarity__LANE2
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[2]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46 u_cdc_rxpolarity__LANE3
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[3]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0 u_rst_done_sync_rx
       (.out(rx_fsm_resetdone_i),
        .stg3_reg_0(stg3_reg),
        .stg3_reg_1(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47 u_rst_done_sync_rx1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_fsm_resetdone_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1 u_rst_sync_blocksyncall_initclk_sync
       (.E(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .\FSM_onehot_cdr_reset_fsm_r_reg[0] (\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ),
        .Q({allow_block_sync_propagation,cdr_reset_fsm_lnkreset,\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] }),
        .in0(blocksync_all_lanes_inrxclk_q),
        .init_clk(init_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48 u_rst_sync_blocksyncprop_inrxclk_sync
       (.allow_block_sync_propagation_inrxclk(allow_block_sync_propagation_inrxclk),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(allow_block_sync_propagation_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49 u_rst_sync_fsm_resetdone
       (.fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(FSM_RESETDONE_j));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50 u_rst_sync_fsm_resetdone_initclk
       (.SR(HPCNT_RESET_IN),
        .\hard_err_cntr_r_reg[7] (cdr_reset_fsm_lnkreset_reg_0),
        .\hard_err_cntr_r_reg[7]_0 (reset_initclk),
        .\hard_err_cntr_r_reg[7]_1 (\count_for_reset_r_reg[23] ),
        .in0(FSM_RESETDONE_j),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .stg5_reg_0(fsm_resetdone_initclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51 u_rst_sync_reset_initclk
       (.\count_for_reset_r_reg[23] (\count_for_reset_r_reg[23] ),
        .\count_for_reset_r_reg[23]_0 (fsm_resetdone_initclk),
        .\count_for_reset_r_reg[23]_1 (cdr_reset_fsm_lnkreset_reg_0),
        .\dly_gt_rst_r_reg[18] (u_rst_sync_reset_initclk_n_1),
        .\dly_gt_rst_r_reg[18]_0 (u_rst_sync_reset_initclk_n_2),
        .\dly_gt_rst_r_reg[18]_1 (u_rst_sync_reset_initclk_n_3),
        .\dly_gt_rst_r_reg[18]_2 (u_rst_sync_reset_initclk_n_4),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .stg5_reg_0(reset_initclk),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .valid_btf_detect_dlyd1_0(valid_btf_detect_dlyd1_3),
        .valid_btf_detect_dlyd1_1(valid_btf_detect_dlyd1_6),
        .valid_btf_detect_dlyd1_2(valid_btf_detect_dlyd1_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52 u_rst_sync_rxreset_in
       (.fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxreset_for_lanes_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_0,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_0;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__0_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__0
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_0),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__2
       (.I0(ready_r_i_2__0_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_0),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__0
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d5_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_2,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_2;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__2_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__2
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_2),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__0
       (.I0(ready_r_i_2__2_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_2),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__2
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_3,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_3;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_3_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_3;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_1__2
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_3),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_2
       (.I0(ready_r_i_3_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_3),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_3
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37
   (out,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__0 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__1 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__2
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d5_reg_0,
    ready_r_reg,
    rx_lossofsync_i_1,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d5_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_1;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__1_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__1
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_1),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__1
       (.I0(ready_r_i_2__1_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_1),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__1
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0
   (out,
    gt_qplllock_quad1_out,
    init_clk);
  output out;
  input gt_qplllock_quad1_out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = gt_qplllock_quad1_out;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42
   (E,
    s_level_out_d5_reg_0,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[0] ,
    \hard_err_cntr_r_reg[0]_0 ,
    Q);
  output [0:0]E;
  output s_level_out_d5_reg_0;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[0] ;
  input \hard_err_cntr_r_reg[0]_0 ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire \hard_err_cntr_r_reg[0] ;
  wire \hard_err_cntr_r_reg[0]_0 ;
  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT6 #(
    .INIT(64'hAAFFFFFFFFFFFFFC)) 
    \hard_err_cntr_r[7]_i_2 
       (.I0(\hard_err_cntr_r_reg[0] ),
        .I1(\hard_err_cntr_r_reg[0]_0 ),
        .I2(s_level_out_d5),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    hard_err_rst_int_i_4
       (.I0(s_level_out_d5),
        .I1(Q[2]),
        .I2(\hard_err_cntr_r_reg[0]_0 ),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43
   (rx_fsm_resetdone_ii,
    out,
    init_clk);
  output rx_fsm_resetdone_ii;
  input out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = out;
  assign rx_fsm_resetdone_ii = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53
   (s_level_out_d5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output s_level_out_d5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1
   (out,
    rx_elastic_buf_err_int,
    gtwiz_userclk_rx_usrclk_out,
    s_level_out_d5_reg_0);
  output out;
  input rx_elastic_buf_err_int;
  input gtwiz_userclk_rx_usrclk_out;
  input s_level_out_d5_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire rx_elastic_buf_err_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  FDRE p_level_in_d1_cdc_from_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rx_elastic_buf_err_int),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64
   (rxchanisaligned1_out,
    cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0,
    empty);
  output rxchanisaligned1_out;
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;
  input empty;

  wire cbcc_reset_cbstg2_rd_clk;
  wire empty;
  wire full;
  wire rxchanisaligned1_out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    rxchanisaligned_i_1
       (.I0(empty),
        .I1(s_level_out_d5),
        .O(rxchanisaligned1_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc
   (in0,
    master_do_rd_en_i,
    second_cb_write_failed,
    cb_bit_err_i,
    all_vld_btf_flag_i,
    first_cb_write_failed,
    out,
    second_cb_write_failed_reg_0,
    second_cb_write_failed_reg_1,
    second_cb_write_failed_reg_2,
    any_vld_btf_lane3_i,
    any_vld_btf_i,
    any_vld_btf_lane1_i,
    any_vld_btf_lane2_i,
    all_vld_btf_out_reg_0,
    all_start_cb_writes_out_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    cbcc_fifo_reset_rd_clk,
    master_do_rd_en_out_reg_0,
    master_do_rd_en_out_reg_1,
    cb_bit_err_out0,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    \first_cb_to_fifo_wr_window_reg[0]_2 ,
    \first_cb_to_fifo_wr_window_reg[0]_3 ,
    SR);
  output in0;
  output master_do_rd_en_i;
  output second_cb_write_failed;
  output cb_bit_err_i;
  output all_vld_btf_flag_i;
  output first_cb_write_failed;
  input out;
  input second_cb_write_failed_reg_0;
  input second_cb_write_failed_reg_1;
  input second_cb_write_failed_reg_2;
  input any_vld_btf_lane3_i;
  input any_vld_btf_i;
  input any_vld_btf_lane1_i;
  input any_vld_btf_lane2_i;
  input all_vld_btf_out_reg_0;
  input all_start_cb_writes_out_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input cbcc_fifo_reset_rd_clk;
  input master_do_rd_en_out_reg_0;
  input master_do_rd_en_out_reg_1;
  input cb_bit_err_out0;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input \first_cb_to_fifo_wr_window_reg[0]_2 ;
  input \first_cb_to_fifo_wr_window_reg[0]_3 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire all_start_cb_writes_out_reg_0;
  wire all_vld_btf_flag_i;
  wire all_vld_btf_out0__0;
  wire all_vld_btf_out_reg_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_fifo_reset_rd_clk;
  wire first_cb_to_fifo_wr_window0;
  wire [3:0]first_cb_to_fifo_wr_window_reg;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_2 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_3 ;
  wire first_cb_write_failed;
  wire first_cb_write_failed_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg_0;
  wire master_do_rd_en_out_reg_1;
  wire out;
  wire [3:0]p_0_in__25;
  wire second_cb_write_failed;
  wire second_cb_write_failed0__0;
  wire second_cb_write_failed_reg_0;
  wire second_cb_write_failed_reg_1;
  wire second_cb_write_failed_reg_2;

  FDRE all_start_cb_writes_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_start_cb_writes_out_reg_0),
        .Q(in0),
        .R(all_vld_btf_out_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    all_vld_btf_out0
       (.I0(any_vld_btf_lane3_i),
        .I1(any_vld_btf_i),
        .I2(any_vld_btf_lane1_i),
        .I3(any_vld_btf_lane2_i),
        .O(all_vld_btf_out0__0));
  FDRE all_vld_btf_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_vld_btf_out0__0),
        .Q(all_vld_btf_flag_i),
        .R(all_vld_btf_out_reg_0));
  FDRE cb_bit_err_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cb_bit_err_out0),
        .Q(cb_bit_err_i),
        .R(all_vld_btf_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \first_cb_to_fifo_wr_window[0]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \first_cb_to_fifo_wr_window[1]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .O(p_0_in__25[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \first_cb_to_fifo_wr_window[2]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_cb_to_fifo_wr_window[3]_i_2 
       (.I0(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I1(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .I2(\first_cb_to_fifo_wr_window_reg[0]_2 ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_3 ),
        .O(first_cb_to_fifo_wr_window0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \first_cb_to_fifo_wr_window[3]_i_3 
       (.I0(first_cb_to_fifo_wr_window_reg[3]),
        .I1(first_cb_to_fifo_wr_window_reg[0]),
        .I2(first_cb_to_fifo_wr_window_reg[1]),
        .I3(first_cb_to_fifo_wr_window_reg[2]),
        .O(p_0_in__25[3]));
  FDRE \first_cb_to_fifo_wr_window_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[0]),
        .Q(first_cb_to_fifo_wr_window_reg[0]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[1]),
        .Q(first_cb_to_fifo_wr_window_reg[1]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[2]),
        .Q(first_cb_to_fifo_wr_window_reg[2]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[3]),
        .Q(first_cb_to_fifo_wr_window_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    first_cb_write_failed_i_1
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .I3(first_cb_to_fifo_wr_window_reg[3]),
        .I4(first_cb_write_failed),
        .O(first_cb_write_failed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(first_cb_write_failed_i_1_n_0),
        .Q(first_cb_write_failed),
        .R(all_vld_btf_out_reg_0));
  FDRE master_do_rd_en_out_reg
       (.C(master_do_rd_en_out_reg_1),
        .CE(1'b1),
        .D(master_do_rd_en_out_reg_0),
        .Q(master_do_rd_en_i),
        .R(cbcc_fifo_reset_rd_clk));
  LUT4 #(
    .INIT(16'hFFFE)) 
    second_cb_write_failed0
       (.I0(out),
        .I1(second_cb_write_failed_reg_0),
        .I2(second_cb_write_failed_reg_1),
        .I3(second_cb_write_failed_reg_2),
        .O(second_cb_write_failed0__0));
  FDRE #(
    .INIT(1'b0)) 
    second_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(second_cb_write_failed0__0),
        .Q(second_cb_write_failed),
        .R(all_vld_btf_out_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc
   (fifo_reset_comb_user_clk_int,
    cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_wr_clk_reg_0,
    cbcc_fifo_reset_rd_clk,
    s_level_out_d5_reg,
    reset_cbcc_comb_reg_0,
    fifo_reset_comb_user_clk_int_22q_reg_0,
    cbcc_only_reset_rd_clk,
    fifo_reset_wr_sync3,
    srst,
    stg5,
    rd_stg1,
    cbcc_reset_cbstg2_rd_clk,
    SR,
    Q,
    gtwiz_userclk_rx_usrclk_out,
    stg5_reg,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    in0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    dbg_srst_assert0,
    cbcc_reset_cbstg2_rd_clk_reg_0,
    reset_cbcc_comb_reg_1,
    en_chan_sync_rx,
    out,
    \first_cb_to_fifo_wr_window_reg[0] ,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    cb_bit_err_i);
  output fifo_reset_comb_user_clk_int;
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_wr_clk_reg_0;
  output cbcc_fifo_reset_rd_clk;
  output s_level_out_d5_reg;
  output reset_cbcc_comb_reg_0;
  output fifo_reset_comb_user_clk_int_22q_reg_0;
  output cbcc_only_reset_rd_clk;
  output fifo_reset_wr_sync3;
  output srst;
  output stg5;
  output rd_stg1;
  output cbcc_reset_cbstg2_rd_clk;
  output [0:0]SR;
  output [3:0]Q;
  input gtwiz_userclk_rx_usrclk_out;
  input stg5_reg;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input in0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input dbg_srst_assert0;
  input cbcc_reset_cbstg2_rd_clk_reg_0;
  input reset_cbcc_comb_reg_1;
  input en_chan_sync_rx;
  input out;
  input \first_cb_to_fifo_wr_window_reg[0] ;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input cb_bit_err_i;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \cb_bit_err_ext_cnt[0]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[1]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[2]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[3]_i_1_n_0 ;
  wire cb_bit_err_i;
  wire cbc_rd_if_reset;
  wire cbc_wr_if_reset;
  wire cbcc_data_srst0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_wr_clk_reg_0;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk_reg_0;
  wire dbg_extend_srst0;
  wire [3:0]dbg_extend_srst_reg;
  wire dbg_srst_assert;
  wire dbg_srst_assert0;
  wire en_chan_sync_rx;
  wire fifo_reset_comb_read_clk;
  wire fifo_reset_comb_user_clk;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q_reg_0;
  wire fifo_reset_rd;
  wire fifo_reset_rd_i_1_n_0;
  wire fifo_reset_wr_sync3;
  wire \first_cb_to_fifo_wr_window_reg[0] ;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire out;
  wire [3:0]p_0_in__0;
  wire rd_stg1;
  wire reset_cbcc_comb_reg_0;
  wire reset_cbcc_comb_reg_1;
  wire s_level_out_d5_reg;
  wire srst;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire stg5;
  wire stg5_reg;
  wire u_rst_sync_reset_rd_clk_n_0;
  wire u_rst_sync_reset_to_fifo_rd_clk_n_1;
  wire u_rst_sync_reset_to_fifo_wr_clk_n_1;
  wire u_rst_sync_reset_wr_clk_n_0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \cb_bit_err_ext_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFF9998)) 
    \cb_bit_err_ext_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFE1E0)) 
    \cb_bit_err_ext_cnt[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cb_bit_err_ext_cnt[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[3]_i_1_n_0 ));
  FDRE \cb_bit_err_ext_cnt_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_rd_if_reset_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .Q(cbc_rd_if_reset),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_wr_if_reset_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .Q(cbc_wr_if_reset),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABBBFFFF)) 
    cbcc_data_srst_i_1
       (.I0(dbg_srst_assert),
        .I1(dbg_extend_srst_reg[2]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[0]),
        .I4(dbg_extend_srst_reg[3]),
        .O(cbcc_data_srst0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_data_srst_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_data_srst0),
        .Q(srst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_rd_clk_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_rd_clk_n_0),
        .Q(cbcc_fifo_reset_rd_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_rd_clk),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_wr_clk),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_wr_clk_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_wr_clk_n_0),
        .Q(cbcc_fifo_reset_wr_clk_reg_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE cbcc_reset_cbstg2_rd_clk_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(cbcc_reset_cbstg2_rd_clk_reg_0),
        .Q(cbcc_reset_cbstg2_rd_clk),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_extend_srst[0]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_extend_srst[1]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .I1(dbg_extend_srst_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dbg_extend_srst[2]_i_1 
       (.I0(dbg_extend_srst_reg[2]),
        .I1(dbg_extend_srst_reg[1]),
        .I2(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h557F)) 
    \dbg_extend_srst[3]_i_1 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(dbg_extend_srst0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dbg_extend_srst[3]_i_2 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[0]),
        .Q(dbg_extend_srst_reg[0]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[1]),
        .Q(dbg_extend_srst_reg[1]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_extend_srst_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[2]),
        .Q(dbg_extend_srst_reg[2]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[3]),
        .Q(dbg_extend_srst_reg[3]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    dbg_srst_assert_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(dbg_srst_assert0),
        .Q(dbg_srst_assert),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    fifo_reset_comb_user_clk_int_22q_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(fifo_reset_comb_user_clk_int),
        .Q(fifo_reset_comb_user_clk_int_22q_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_reset_rd_i_1
       (.I0(fifo_reset_rd),
        .I1(en_chan_sync_rx),
        .O(fifo_reset_rd_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    fifo_reset_rd_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(fifo_reset_rd_i_1_n_0),
        .Q(fifo_reset_rd),
        .S(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \first_cb_to_fifo_wr_window[3]_i_1 
       (.I0(cbcc_fifo_reset_wr_clk_reg_0),
        .I1(out),
        .I2(\first_cb_to_fifo_wr_window_reg[0] ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I4(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .O(SR));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    rd_stg1_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(stg5),
        .Q(rd_stg1),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_cbcc_comb_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_cbcc_comb_reg_1),
        .Q(reset_cbcc_comb_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53 u_cdc_chan_bond_reset
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(in0),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54 u_rst_sync_cbcc_fifo_reset_rd_clk
       (.in0(fifo_reset_comb_user_clk),
        .stg4_reg_0(stg5_reg),
        .stg5_reg_0(fifo_reset_comb_read_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55 u_rst_sync_cbcc_only_reset_rd_clk
       (.cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg4_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3 u_rst_sync_fifo_reset_comb_user_clk_in
       (.fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2 u_rst_sync_fifo_reset_user_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56 u_rst_sync_r_sync3
       (.fifo_reset_wr_sync3(fifo_reset_wr_sync3),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_rd));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57 u_rst_sync_reset_rd_clk
       (.in0(cbc_rd_if_reset),
        .stg2_reg_0(stg5_reg),
        .stg3_reg_0(u_rst_sync_reset_rd_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5 u_rst_sync_reset_to_fifo_rd_clk
       (.cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .in0(cbc_rd_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_read_clk),
        .stg31_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4 u_rst_sync_reset_to_fifo_wr_clk
       (.cbc_wr_if_reset_reg(fifo_reset_comb_user_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_user_clk_int_22q_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58 u_rst_sync_reset_wr_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg3_reg_0(u_rst_sync_reset_wr_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59 u_rst_sync_rst_cbcc_rd_clk
       (.stg1_aurora_64b66b_rx_0_cdc_to_reg_0(reset_cbcc_comb_reg_0),
        .stg5(stg5),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core
   (link_reset_out,
    lane_up_flop_i,
    SYSTEM_RESET_reg,
    lane_up_flop_i_0,
    lane_up_flop_i_1,
    lane_up_flop_i_2,
    RX_CHANNEL_UP_reg,
    rx_soft_err,
    reset2fc,
    rx_hard_err,
    s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    m_axi_rx_tvalid,
    init_clk_0,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    m_axi_rx_tdata,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    gt_to_common_qpllreset_out,
    gt_powergood,
    tx_out_clk,
    gt_pll_lock,
    power_down,
    sysreset_from_support,
    m_axi_rx_tvalid_reg,
    init_clk,
    s_axi_arvalid,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    pma_init_r_reg_0,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3,
    gt_qplllock_quad1_out,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output link_reset_out;
  output lane_up_flop_i;
  output SYSTEM_RESET_reg;
  output lane_up_flop_i_0;
  output lane_up_flop_i_1;
  output lane_up_flop_i_2;
  output RX_CHANNEL_UP_reg;
  output rx_soft_err;
  output reset2fc;
  output rx_hard_err;
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  output m_axi_rx_tvalid;
  output init_clk_0;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output [0:255]m_axi_rx_tdata;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  output gt_to_common_qpllreset_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output gt_pll_lock;
  input power_down;
  input sysreset_from_support;
  input m_axi_rx_tvalid_reg;
  input init_clk;
  input s_axi_arvalid;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input pma_init_r_reg_0;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;
  input gt_qplllock_quad1_out;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CC_RXLOSSOFSYNC_OUT_i_1__0_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1__1_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1__2_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1_n_0;
  wire RESET2FC_i;
  wire RESET2FC_ii__0;
  wire RESET2FC_lane1_i;
  wire RESET2FC_lane2_i;
  wire RESET2FC_lane3_i;
  wire RX_CHANNEL_UP_reg;
  wire [0:255]RX_PE_DATA;
  wire [0:3]RX_PE_DATA_V;
  wire START_CB_WRITES_OUT_i_1_n_0;
  wire SYSTEM_RESET_reg;
  wire alignment_done_r_i_1_n_0;
  wire allow_block_sync_propagation_inrxclk;
  wire aurora_64b66b_rx_0_wrapper_i_n_114;
  wire aurora_64b66b_rx_0_wrapper_i_n_133;
  wire aurora_64b66b_rx_0_wrapper_i_n_138;
  wire aurora_64b66b_rx_0_wrapper_i_n_149;
  wire aurora_64b66b_rx_0_wrapper_i_n_156;
  wire aurora_64b66b_rx_0_wrapper_i_n_157;
  wire aurora_64b66b_rx_0_wrapper_i_n_174;
  wire aurora_64b66b_rx_0_wrapper_i_n_175;
  wire aurora_64b66b_rx_0_wrapper_i_n_176;
  wire aurora_64b66b_rx_0_wrapper_i_n_177;
  wire aurora_64b66b_rx_0_wrapper_i_n_178;
  wire aurora_64b66b_rx_0_wrapper_i_n_179;
  wire aurora_64b66b_rx_0_wrapper_i_n_180;
  wire aurora_64b66b_rx_0_wrapper_i_n_181;
  wire aurora_64b66b_rx_0_wrapper_i_n_182;
  wire aurora_64b66b_rx_0_wrapper_i_n_183;
  wire aurora_64b66b_rx_0_wrapper_i_n_184;
  wire aurora_64b66b_rx_0_wrapper_i_n_185;
  wire aurora_64b66b_rx_0_wrapper_i_n_186;
  wire aurora_64b66b_rx_0_wrapper_i_n_187;
  wire aurora_64b66b_rx_0_wrapper_i_n_188;
  wire aurora_64b66b_rx_0_wrapper_i_n_189;
  wire aurora_64b66b_rx_0_wrapper_i_n_190;
  wire aurora_64b66b_rx_0_wrapper_i_n_191;
  wire aurora_64b66b_rx_0_wrapper_i_n_192;
  wire aurora_64b66b_rx_0_wrapper_i_n_193;
  wire aurora_64b66b_rx_0_wrapper_i_n_194;
  wire aurora_64b66b_rx_0_wrapper_i_n_195;
  wire aurora_64b66b_rx_0_wrapper_i_n_196;
  wire aurora_64b66b_rx_0_wrapper_i_n_197;
  wire aurora_64b66b_rx_0_wrapper_i_n_198;
  wire aurora_64b66b_rx_0_wrapper_i_n_199;
  wire aurora_64b66b_rx_0_wrapper_i_n_200;
  wire aurora_64b66b_rx_0_wrapper_i_n_201;
  wire aurora_64b66b_rx_0_wrapper_i_n_202;
  wire aurora_64b66b_rx_0_wrapper_i_n_203;
  wire aurora_64b66b_rx_0_wrapper_i_n_204;
  wire aurora_64b66b_rx_0_wrapper_i_n_205;
  wire aurora_64b66b_rx_0_wrapper_i_n_206;
  wire aurora_64b66b_rx_0_wrapper_i_n_207;
  wire aurora_64b66b_rx_0_wrapper_i_n_208;
  wire aurora_64b66b_rx_0_wrapper_i_n_209;
  wire aurora_64b66b_rx_0_wrapper_i_n_210;
  wire aurora_64b66b_rx_0_wrapper_i_n_211;
  wire aurora_64b66b_rx_0_wrapper_i_n_212;
  wire aurora_64b66b_rx_0_wrapper_i_n_213;
  wire aurora_64b66b_rx_0_wrapper_i_n_214;
  wire aurora_64b66b_rx_0_wrapper_i_n_215;
  wire aurora_64b66b_rx_0_wrapper_i_n_216;
  wire aurora_64b66b_rx_0_wrapper_i_n_217;
  wire aurora_64b66b_rx_0_wrapper_i_n_218;
  wire aurora_64b66b_rx_0_wrapper_i_n_219;
  wire aurora_64b66b_rx_0_wrapper_i_n_220;
  wire aurora_64b66b_rx_0_wrapper_i_n_221;
  wire aurora_64b66b_rx_0_wrapper_i_n_222;
  wire aurora_64b66b_rx_0_wrapper_i_n_223;
  wire aurora_64b66b_rx_0_wrapper_i_n_240;
  wire aurora_64b66b_rx_0_wrapper_i_n_241;
  wire aurora_64b66b_rx_0_wrapper_i_n_242;
  wire aurora_64b66b_rx_0_wrapper_i_n_243;
  wire aurora_64b66b_rx_0_wrapper_i_n_244;
  wire aurora_64b66b_rx_0_wrapper_i_n_245;
  wire aurora_64b66b_rx_0_wrapper_i_n_246;
  wire aurora_64b66b_rx_0_wrapper_i_n_247;
  wire aurora_64b66b_rx_0_wrapper_i_n_248;
  wire aurora_64b66b_rx_0_wrapper_i_n_249;
  wire aurora_64b66b_rx_0_wrapper_i_n_250;
  wire aurora_64b66b_rx_0_wrapper_i_n_251;
  wire aurora_64b66b_rx_0_wrapper_i_n_252;
  wire aurora_64b66b_rx_0_wrapper_i_n_253;
  wire aurora_64b66b_rx_0_wrapper_i_n_254;
  wire aurora_64b66b_rx_0_wrapper_i_n_255;
  wire aurora_64b66b_rx_0_wrapper_i_n_256;
  wire aurora_64b66b_rx_0_wrapper_i_n_257;
  wire aurora_64b66b_rx_0_wrapper_i_n_258;
  wire aurora_64b66b_rx_0_wrapper_i_n_259;
  wire aurora_64b66b_rx_0_wrapper_i_n_260;
  wire aurora_64b66b_rx_0_wrapper_i_n_261;
  wire aurora_64b66b_rx_0_wrapper_i_n_262;
  wire aurora_64b66b_rx_0_wrapper_i_n_263;
  wire aurora_64b66b_rx_0_wrapper_i_n_264;
  wire aurora_64b66b_rx_0_wrapper_i_n_265;
  wire aurora_64b66b_rx_0_wrapper_i_n_266;
  wire aurora_64b66b_rx_0_wrapper_i_n_267;
  wire aurora_64b66b_rx_0_wrapper_i_n_268;
  wire aurora_64b66b_rx_0_wrapper_i_n_269;
  wire aurora_64b66b_rx_0_wrapper_i_n_270;
  wire aurora_64b66b_rx_0_wrapper_i_n_271;
  wire aurora_64b66b_rx_0_wrapper_i_n_272;
  wire aurora_64b66b_rx_0_wrapper_i_n_273;
  wire aurora_64b66b_rx_0_wrapper_i_n_274;
  wire aurora_64b66b_rx_0_wrapper_i_n_275;
  wire aurora_64b66b_rx_0_wrapper_i_n_276;
  wire aurora_64b66b_rx_0_wrapper_i_n_277;
  wire aurora_64b66b_rx_0_wrapper_i_n_278;
  wire aurora_64b66b_rx_0_wrapper_i_n_279;
  wire aurora_64b66b_rx_0_wrapper_i_n_280;
  wire aurora_64b66b_rx_0_wrapper_i_n_281;
  wire aurora_64b66b_rx_0_wrapper_i_n_282;
  wire aurora_64b66b_rx_0_wrapper_i_n_283;
  wire aurora_64b66b_rx_0_wrapper_i_n_284;
  wire aurora_64b66b_rx_0_wrapper_i_n_285;
  wire aurora_64b66b_rx_0_wrapper_i_n_286;
  wire aurora_64b66b_rx_0_wrapper_i_n_287;
  wire aurora_64b66b_rx_0_wrapper_i_n_307;
  wire aurora_64b66b_rx_0_wrapper_i_n_308;
  wire aurora_64b66b_rx_0_wrapper_i_n_309;
  wire aurora_64b66b_rx_0_wrapper_i_n_310;
  wire aurora_64b66b_rx_0_wrapper_i_n_311;
  wire aurora_64b66b_rx_0_wrapper_i_n_312;
  wire aurora_64b66b_rx_0_wrapper_i_n_313;
  wire aurora_64b66b_rx_0_wrapper_i_n_314;
  wire aurora_64b66b_rx_0_wrapper_i_n_315;
  wire aurora_64b66b_rx_0_wrapper_i_n_316;
  wire aurora_64b66b_rx_0_wrapper_i_n_317;
  wire aurora_64b66b_rx_0_wrapper_i_n_318;
  wire aurora_64b66b_rx_0_wrapper_i_n_319;
  wire aurora_64b66b_rx_0_wrapper_i_n_320;
  wire aurora_64b66b_rx_0_wrapper_i_n_321;
  wire aurora_64b66b_rx_0_wrapper_i_n_322;
  wire aurora_64b66b_rx_0_wrapper_i_n_323;
  wire aurora_64b66b_rx_0_wrapper_i_n_324;
  wire aurora_64b66b_rx_0_wrapper_i_n_325;
  wire aurora_64b66b_rx_0_wrapper_i_n_326;
  wire aurora_64b66b_rx_0_wrapper_i_n_327;
  wire aurora_64b66b_rx_0_wrapper_i_n_328;
  wire aurora_64b66b_rx_0_wrapper_i_n_329;
  wire aurora_64b66b_rx_0_wrapper_i_n_330;
  wire aurora_64b66b_rx_0_wrapper_i_n_331;
  wire aurora_64b66b_rx_0_wrapper_i_n_332;
  wire aurora_64b66b_rx_0_wrapper_i_n_333;
  wire aurora_64b66b_rx_0_wrapper_i_n_334;
  wire aurora_64b66b_rx_0_wrapper_i_n_335;
  wire aurora_64b66b_rx_0_wrapper_i_n_336;
  wire aurora_64b66b_rx_0_wrapper_i_n_337;
  wire aurora_64b66b_rx_0_wrapper_i_n_338;
  wire aurora_64b66b_rx_0_wrapper_i_n_339;
  wire aurora_64b66b_rx_0_wrapper_i_n_340;
  wire aurora_64b66b_rx_0_wrapper_i_n_341;
  wire aurora_64b66b_rx_0_wrapper_i_n_342;
  wire aurora_64b66b_rx_0_wrapper_i_n_343;
  wire aurora_64b66b_rx_0_wrapper_i_n_344;
  wire aurora_64b66b_rx_0_wrapper_i_n_345;
  wire aurora_64b66b_rx_0_wrapper_i_n_346;
  wire aurora_64b66b_rx_0_wrapper_i_n_347;
  wire aurora_64b66b_rx_0_wrapper_i_n_348;
  wire aurora_64b66b_rx_0_wrapper_i_n_349;
  wire aurora_64b66b_rx_0_wrapper_i_n_350;
  wire aurora_64b66b_rx_0_wrapper_i_n_351;
  wire aurora_64b66b_rx_0_wrapper_i_n_352;
  wire aurora_64b66b_rx_0_wrapper_i_n_353;
  wire aurora_64b66b_rx_0_wrapper_i_n_354;
  wire aurora_64b66b_rx_0_wrapper_i_n_357;
  wire aurora_64b66b_rx_0_wrapper_i_n_358;
  wire aurora_64b66b_rx_0_wrapper_i_n_375;
  wire aurora_64b66b_rx_0_wrapper_i_n_376;
  wire aurora_64b66b_rx_0_wrapper_i_n_377;
  wire aurora_64b66b_rx_0_wrapper_i_n_378;
  wire aurora_64b66b_rx_0_wrapper_i_n_379;
  wire aurora_64b66b_rx_0_wrapper_i_n_380;
  wire aurora_64b66b_rx_0_wrapper_i_n_381;
  wire aurora_64b66b_rx_0_wrapper_i_n_382;
  wire aurora_64b66b_rx_0_wrapper_i_n_383;
  wire aurora_64b66b_rx_0_wrapper_i_n_384;
  wire aurora_64b66b_rx_0_wrapper_i_n_385;
  wire aurora_64b66b_rx_0_wrapper_i_n_386;
  wire aurora_64b66b_rx_0_wrapper_i_n_387;
  wire aurora_64b66b_rx_0_wrapper_i_n_388;
  wire aurora_64b66b_rx_0_wrapper_i_n_389;
  wire aurora_64b66b_rx_0_wrapper_i_n_390;
  wire aurora_64b66b_rx_0_wrapper_i_n_391;
  wire aurora_64b66b_rx_0_wrapper_i_n_392;
  wire aurora_64b66b_rx_0_wrapper_i_n_393;
  wire aurora_64b66b_rx_0_wrapper_i_n_394;
  wire aurora_64b66b_rx_0_wrapper_i_n_395;
  wire aurora_64b66b_rx_0_wrapper_i_n_396;
  wire aurora_64b66b_rx_0_wrapper_i_n_397;
  wire aurora_64b66b_rx_0_wrapper_i_n_398;
  wire aurora_64b66b_rx_0_wrapper_i_n_399;
  wire aurora_64b66b_rx_0_wrapper_i_n_400;
  wire aurora_64b66b_rx_0_wrapper_i_n_401;
  wire aurora_64b66b_rx_0_wrapper_i_n_402;
  wire aurora_64b66b_rx_0_wrapper_i_n_403;
  wire aurora_64b66b_rx_0_wrapper_i_n_404;
  wire aurora_64b66b_rx_0_wrapper_i_n_405;
  wire aurora_64b66b_rx_0_wrapper_i_n_406;
  wire aurora_64b66b_rx_0_wrapper_i_n_407;
  wire aurora_64b66b_rx_0_wrapper_i_n_408;
  wire aurora_64b66b_rx_0_wrapper_i_n_409;
  wire aurora_64b66b_rx_0_wrapper_i_n_410;
  wire aurora_64b66b_rx_0_wrapper_i_n_411;
  wire aurora_64b66b_rx_0_wrapper_i_n_412;
  wire aurora_64b66b_rx_0_wrapper_i_n_413;
  wire aurora_64b66b_rx_0_wrapper_i_n_414;
  wire aurora_64b66b_rx_0_wrapper_i_n_415;
  wire aurora_64b66b_rx_0_wrapper_i_n_416;
  wire aurora_64b66b_rx_0_wrapper_i_n_417;
  wire aurora_64b66b_rx_0_wrapper_i_n_418;
  wire aurora_64b66b_rx_0_wrapper_i_n_419;
  wire aurora_64b66b_rx_0_wrapper_i_n_420;
  wire aurora_64b66b_rx_0_wrapper_i_n_421;
  wire aurora_64b66b_rx_0_wrapper_i_n_422;
  wire aurora_64b66b_rx_0_wrapper_i_n_429;
  wire aurora_64b66b_rx_0_wrapper_i_n_431;
  wire aurora_64b66b_rx_0_wrapper_i_n_433;
  wire aurora_64b66b_rx_0_wrapper_i_n_435;
  wire aurora_64b66b_rx_0_wrapper_i_n_439;
  wire aurora_64b66b_rx_0_wrapper_i_n_440;
  wire cbcc_fifo_reset_wr_clk;
  wire \cbcc_gtx0_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_i/p_0_in ;
  wire \cbcc_gtx0_i/rxchanisaligned ;
  wire \cbcc_gtx0_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_i/underflow_flag_c ;
  wire \cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane1_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane1_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane1_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_lane1_i/p_0_in ;
  wire \cbcc_gtx0_lane1_i/rxchanisaligned ;
  wire \cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_lane1_i/underflow_flag_c ;
  wire \cbcc_gtx0_lane2_i/alignment_done_r ;
  wire \cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane2_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane2_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane2_i/hold_reg_r ;
  wire [2:0]\cbcc_gtx0_lane2_i/master.master/count_maxskew_load ;
  wire [15:0]\cbcc_gtx0_lane2_i/p_0_in ;
  wire \cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane3_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane3_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane3_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_lane3_i/p_0_in ;
  wire \cbcc_gtx0_lane3_i/rxchanisaligned ;
  wire \cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_lane3_i/underflow_flag_c ;
  wire cbcc_reset_cbstg2_rd_clk_i_1_n_0;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  wire [1:0]chbondi;
  wire check_polarity_i_0;
  wire check_polarity_i_1;
  wire check_polarity_i_2;
  wire check_polarity_i_3;
  wire \common_logic_cbcc_i/cb_bit_err_out0 ;
  wire \common_logic_cbcc_i/first_cb_write_failed ;
  wire \common_logic_cbcc_i/second_cb_write_failed ;
  wire [3:0]\common_reset_cbcc_i/cb_bit_err_ext_cnt ;
  wire \common_reset_cbcc_i/chan_bond_reset_r2 ;
  wire \common_reset_cbcc_i/dbg_srst_assert0 ;
  wire \common_reset_cbcc_i/fifo_reset_comb ;
  wire \common_reset_cbcc_i/fifo_reset_comb_user_clk_int ;
  wire \common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ;
  wire \common_reset_cbcc_i/fifo_reset_wr_sync3 ;
  wire \common_reset_cbcc_i/rd_stg1 ;
  wire \common_reset_cbcc_i/reset_cbcc_comb ;
  wire \common_reset_cbcc_i/stg5 ;
  wire \descrambler[57]_i_1__0_n_0 ;
  wire \descrambler[57]_i_1__1_n_0 ;
  wire \descrambler[57]_i_1__2_n_0 ;
  wire \descrambler[57]_i_1_n_0 ;
  wire do_rd_en_lane2_i_inferred_i_1_n_0;
  wire [9:0]drpaddr_in_i;
  wire [9:0]drpaddr_in_lane1_i;
  wire [9:0]drpaddr_in_lane2_i;
  wire [9:0]drpaddr_in_lane3_i;
  wire [15:0]drpdi_in_i;
  wire [15:0]drpdi_in_lane1_i;
  wire [15:0]drpdi_in_lane2_i;
  wire [15:0]drpdi_in_lane3_i;
  wire [15:0]drpdo_out_i;
  wire [15:0]drpdo_out_lane1_i;
  wire [15:0]drpdo_out_lane2_i;
  wire [15:0]drpdo_out_lane3_i;
  wire drpen_in_i;
  wire drpen_in_lane1_i;
  wire drpen_in_lane2_i;
  wire drpen_in_lane3_i;
  wire drprdy_out_i;
  wire drprdy_out_lane1_i;
  wire drprdy_out_lane2_i;
  wire drprdy_out_lane3_i;
  wire drpwe_in_i;
  wire drpwe_in_lane1_i;
  wire drpwe_in_lane2_i;
  wire drpwe_in_lane3_i;
  wire en_chan_sync_rx;
  wire fsm_resetdone;
  wire fsm_resetdone_initclk;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_i;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [2:0]hard_err_cntr_r_reg;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_1_n_0;
  wire hard_err_rst_int_i_2_n_0;
  wire [3:0]hld_polarity_i;
  wire [3:0]in_polarity_i;
  wire init_clk;
  wire init_clk_0;
  wire lane_up_flop_i;
  wire lane_up_flop_i_0;
  wire lane_up_flop_i_1;
  wire lane_up_flop_i_2;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg;
  wire master_stop_next_cb_r_i_1__0_n_0;
  wire master_stop_next_cb_r_i_1__1_n_0;
  wire master_stop_next_cb_r_i_1_n_0;
  wire master_stop_prev_cb_r_i_1__0_n_0;
  wire master_stop_prev_cb_r_i_1__1_n_0;
  wire master_stop_prev_cb_r_i_1_n_0;
  wire mmcm_reset_i;
  wire new_gtx_rx_pcsreset_comb;
  wire p_0_in;
  wire pma_init_r;
  wire pma_init_r_reg_0;
  wire [3:0]polarity_val_i;
  wire power_down;
  wire reset2fc;
  wire reset_cbcc_comb_i_1_n_0;
  wire reset_initclk;
  wire reset_lanes_i;
  wire rst_drp;
  wire rst_drp_i_1_n_0;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;
  wire [0:3]rx_hard_err_i;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_header_err_i_0;
  wire rx_header_err_i_1;
  wire rx_header_err_i_2;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_lossofsync_i_3;
  wire rx_polarity_i_0;
  wire rx_polarity_i_1;
  wire rx_polarity_i_2;
  wire rx_polarity_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire rx_soft_err;
  wire rx_soft_err0;
  wire [0:3]rx_soft_err_i;
  wire rxchanisaligned_i_1__0__0_n_0;
  wire rxchanisaligned_i_1__0_n_0;
  wire rxchanisaligned_i_1__1_n_0;
  wire rxdatavalid_to_lanes_i;
  wire rxlossofsync_out_lane1_q;
  wire rxlossofsync_out_lane2_q;
  wire rxlossofsync_out_lane3_q;
  wire rxlossofsync_out_q;
  wire rxlossofsync_out_q_i_1_n_0;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire [9:0]s_axi_araddr_lane2;
  wire [9:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire [9:0]s_axi_awaddr_lane2;
  wire [9:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]s_axi_rdata;
  wire [15:0]s_axi_rdata_lane1;
  wire [15:0]s_axi_rdata_lane2;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire [15:0]s_axi_wdata_lane2;
  wire [15:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire simplex_rx_aurora_lane_0_i_n_10;
  wire simplex_rx_aurora_lane_1_i_n_10;
  wire simplex_rx_aurora_lane_1_i_n_9;
  wire simplex_rx_aurora_lane_2_i_n_8;
  wire simplex_rx_aurora_lane_3_i_n_9;
  wire simplex_rx_global_logic_i_n_5;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0 ;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0_0 ;
  wire start_cb_writes_lane1_i;
  wire \sym_dec_i/RXDATAVALID_IN_REG ;
  wire sysreset_from_support;
  wire tx_out_clk;

  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1
       (.I0(\cbcc_gtx0_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__0
       (.I0(\cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__1
       (.I0(\cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__2
       (.I0(\cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RESET2FC_ii
       (.I0(RESET2FC_lane3_i),
        .I1(RESET2FC_i),
        .I2(RESET2FC_lane1_i),
        .I3(RESET2FC_lane2_i),
        .O(RESET2FC_ii__0));
  FDRE RESET2FC_r_reg
       (.C(m_axi_rx_tvalid_reg),
        .CE(1'b1),
        .D(RESET2FC_ii__0),
        .Q(reset2fc),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    START_CB_WRITES_OUT_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(aurora_64b66b_rx_0_wrapper_i_n_133),
        .I2(cbcc_fifo_reset_wr_clk),
        .O(START_CB_WRITES_OUT_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    alignment_done_r_i_1
       (.I0(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [2]),
        .I1(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [0]),
        .I2(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [1]),
        .I3(\cbcc_gtx0_lane2_i/enchansync_dlyd_i ),
        .I4(\cbcc_gtx0_lane2_i/alignment_done_r ),
        .O(alignment_done_r_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER aurora_64b66b_rx_0_wrapper_i
       (.CB_av_s_r(\cbcc_gtx0_i/slave.slave/CB_av_s_r ),
        .CB_av_s_r_10(\cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ),
        .CB_av_s_r_2(\cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ),
        .CC_RXLOSSOFSYNC_OUT_reg(CC_RXLOSSOFSYNC_OUT_i_1_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_i_1__0_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_1(CC_RXLOSSOFSYNC_OUT_i_1__1_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_2(CC_RXLOSSOFSYNC_OUT_i_1__2_n_0),
        .\CHBONDO_reg[1] (chbondi),
        .Q(\common_reset_cbcc_i/cb_bit_err_ext_cnt ),
        .SR(new_gtx_rx_pcsreset_comb),
        .START_CB_WRITES_OUT_reg(START_CB_WRITES_OUT_i_1_n_0),
        .alignment_done_r(\cbcc_gtx0_lane2_i/alignment_done_r ),
        .alignment_done_r_reg(alignment_done_r_i_1_n_0),
        .all_vld_btf_out_reg(aurora_64b66b_rx_0_wrapper_i_n_133),
        .allow_block_sync_propagation_inrxclk(allow_block_sync_propagation_inrxclk),
        .cb_bit_err_out0(\common_logic_cbcc_i/cb_bit_err_out0 ),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_reset_cbstg2_rd_clk_reg(cbcc_reset_cbstg2_rd_clk_i_1_n_0),
        .cdr_reset_fsm_lnkreset_reg_0(aurora_64b66b_rx_0_wrapper_i_n_138),
        .ch_bond_done_i(ch_bond_done_i),
        .\count_for_reset_r_reg[23] (pma_init_r_reg_0),
        .\count_maxskew_load_reg[2] (\cbcc_gtx0_lane2_i/master.master/count_maxskew_load ),
        .dbg_srst_assert0(\common_reset_cbcc_i/dbg_srst_assert0 ),
        .\descrambler_reg[0] (\descrambler[57]_i_1_n_0 ),
        .\descrambler_reg[0]_0 (\descrambler[57]_i_1__0_n_0 ),
        .\descrambler_reg[0]_1 (\descrambler[57]_i_1__1_n_0 ),
        .\descrambler_reg[0]_2 (\descrambler[57]_i_1__2_n_0 ),
        .do_rd_en_reg(aurora_64b66b_rx_0_wrapper_i_n_114),
        .drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .drpdo_out({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .empty(\cbcc_gtx0_i/underflow_flag_c ),
        .en_chan_sync_rx(en_chan_sync_rx),
        .enchansync_dlyd_i(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_0(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_5(\cbcc_gtx0_lane2_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_8(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .\fifo_dout_reg[63] ({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218,aurora_64b66b_rx_0_wrapper_i_n_219,aurora_64b66b_rx_0_wrapper_i_n_220,aurora_64b66b_rx_0_wrapper_i_n_221}),
        .\fifo_dout_reg[63]_0 ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286,aurora_64b66b_rx_0_wrapper_i_n_287}),
        .\fifo_dout_reg[63]_1 ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352,aurora_64b66b_rx_0_wrapper_i_n_353,aurora_64b66b_rx_0_wrapper_i_n_354}),
        .\fifo_dout_reg[63]_2 ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_375,aurora_64b66b_rx_0_wrapper_i_n_376,aurora_64b66b_rx_0_wrapper_i_n_377,aurora_64b66b_rx_0_wrapper_i_n_378,aurora_64b66b_rx_0_wrapper_i_n_379,aurora_64b66b_rx_0_wrapper_i_n_380,aurora_64b66b_rx_0_wrapper_i_n_381,aurora_64b66b_rx_0_wrapper_i_n_382,aurora_64b66b_rx_0_wrapper_i_n_383,aurora_64b66b_rx_0_wrapper_i_n_384,aurora_64b66b_rx_0_wrapper_i_n_385,aurora_64b66b_rx_0_wrapper_i_n_386,aurora_64b66b_rx_0_wrapper_i_n_387,aurora_64b66b_rx_0_wrapper_i_n_388,aurora_64b66b_rx_0_wrapper_i_n_389,aurora_64b66b_rx_0_wrapper_i_n_390,aurora_64b66b_rx_0_wrapper_i_n_391,aurora_64b66b_rx_0_wrapper_i_n_392,aurora_64b66b_rx_0_wrapper_i_n_393,aurora_64b66b_rx_0_wrapper_i_n_394,aurora_64b66b_rx_0_wrapper_i_n_395,aurora_64b66b_rx_0_wrapper_i_n_396,aurora_64b66b_rx_0_wrapper_i_n_397,aurora_64b66b_rx_0_wrapper_i_n_398,aurora_64b66b_rx_0_wrapper_i_n_399,aurora_64b66b_rx_0_wrapper_i_n_400,aurora_64b66b_rx_0_wrapper_i_n_401,aurora_64b66b_rx_0_wrapper_i_n_402,aurora_64b66b_rx_0_wrapper_i_n_403,aurora_64b66b_rx_0_wrapper_i_n_404,aurora_64b66b_rx_0_wrapper_i_n_405,aurora_64b66b_rx_0_wrapper_i_n_406,aurora_64b66b_rx_0_wrapper_i_n_407,aurora_64b66b_rx_0_wrapper_i_n_408,aurora_64b66b_rx_0_wrapper_i_n_409,aurora_64b66b_rx_0_wrapper_i_n_410,aurora_64b66b_rx_0_wrapper_i_n_411,aurora_64b66b_rx_0_wrapper_i_n_412,aurora_64b66b_rx_0_wrapper_i_n_413,aurora_64b66b_rx_0_wrapper_i_n_414,aurora_64b66b_rx_0_wrapper_i_n_415,aurora_64b66b_rx_0_wrapper_i_n_416,aurora_64b66b_rx_0_wrapper_i_n_417,aurora_64b66b_rx_0_wrapper_i_n_418,aurora_64b66b_rx_0_wrapper_i_n_419,aurora_64b66b_rx_0_wrapper_i_n_420,aurora_64b66b_rx_0_wrapper_i_n_421,aurora_64b66b_rx_0_wrapper_i_n_422}),
        .\fifo_dout_reg[64] (aurora_64b66b_rx_0_wrapper_i_n_429),
        .\fifo_dout_reg[64]_0 (aurora_64b66b_rx_0_wrapper_i_n_431),
        .\fifo_dout_reg[64]_1 (aurora_64b66b_rx_0_wrapper_i_n_433),
        .\fifo_dout_reg[64]_2 (aurora_64b66b_rx_0_wrapper_i_n_435),
        .fifo_reset_comb_user_clk_int(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int ),
        .fifo_reset_comb_user_clk_int_22q_reg(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ),
        .fifo_reset_wr_sync3(\common_reset_cbcc_i/fifo_reset_wr_sync3 ),
        .first_cb_write_failed(\common_logic_cbcc_i/first_cb_write_failed ),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .\hard_err_cntr_r_reg[2]_0 (hard_err_cntr_r_reg),
        .\hard_err_cntr_r_reg[2]_1 (aurora_64b66b_rx_0_wrapper_i_n_439),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_rst_int_reg_0(p_0_in),
        .hard_err_rst_int_reg_1(hard_err_rst_int_i_1_n_0),
        .hard_err_usr_reg_0(RX_CHANNEL_UP_reg),
        .hld_polarity_i(hld_polarity_i),
        .hold_rd_ptr_i(\cbcc_gtx0_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_1(\cbcc_gtx0_lane1_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_6(\cbcc_gtx0_lane2_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_9(\cbcc_gtx0_lane3_i/hold_rd_ptr_i ),
        .hold_reg_r(\cbcc_gtx0_i/hold_reg_r ),
        .hold_reg_r_11(\cbcc_gtx0_lane3_i/hold_reg_r ),
        .hold_reg_r_3(\cbcc_gtx0_lane1_i/hold_reg_r ),
        .hold_reg_r_7(\cbcc_gtx0_lane2_i/hold_reg_r ),
        .in0(chan_bond_reset_i),
        .in_polarity_i(in_polarity_i),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .\master_ack_cnt_reg[1] ({aurora_64b66b_rx_0_wrapper_i_n_156,aurora_64b66b_rx_0_wrapper_i_n_157}),
        .\master_ack_cnt_reg[1]_0 ({aurora_64b66b_rx_0_wrapper_i_n_222,aurora_64b66b_rx_0_wrapper_i_n_223}),
        .\master_ack_cnt_reg[1]_1 ({aurora_64b66b_rx_0_wrapper_i_n_357,aurora_64b66b_rx_0_wrapper_i_n_358}),
        .master_do_rd_en_out_reg(\cbcc_gtx0_lane1_i/underflow_flag_c ),
        .master_do_rd_en_out_reg_0(\cbcc_gtx0_lane3_i/underflow_flag_c ),
        .master_do_rd_en_out_reg_1(do_rd_en_lane2_i_inferred_i_1_n_0),
        .master_stop_next_cb_r(\cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_13(\cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_15(\cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_i_1_n_0),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_i_1__0_n_0),
        .master_stop_next_cb_r_reg_1(master_stop_next_cb_r_i_1__1_n_0),
        .master_stop_prev_cb_r(\cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_14(\cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_16(\cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_i_1_n_0),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_i_1__0_n_0),
        .master_stop_prev_cb_r_reg_1(master_stop_prev_cb_r_i_1__1_n_0),
        .out(gt_qplllock_quad1_i),
        .polarity_val_i(polarity_val_i),
        .rd_err_q_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .rd_stg1(\common_reset_cbcc_i/rd_stg1 ),
        .reset_cbcc_comb_reg(\common_reset_cbcc_i/reset_cbcc_comb ),
        .reset_cbcc_comb_reg_0(reset_cbcc_comb_i_1_n_0),
        .reset_initclk(reset_initclk),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_reset_i_3(rx_reset_i_3),
        .rxchanisaligned(\cbcc_gtx0_i/rxchanisaligned ),
        .rxchanisaligned_12(\cbcc_gtx0_lane3_i/rxchanisaligned ),
        .rxchanisaligned_4(\cbcc_gtx0_lane1_i/rxchanisaligned ),
        .rxchanisaligned_reg(rxchanisaligned_i_1__0_n_0),
        .rxchanisaligned_reg_0(rxchanisaligned_i_1__0__0_n_0),
        .rxchanisaligned_reg_1(rxchanisaligned_i_1__1_n_0),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxlossofsync_out_lane1_q_reg_0(rxlossofsync_out_lane1_q),
        .rxlossofsync_out_lane2_q_reg_0(rxlossofsync_out_lane2_q),
        .rxlossofsync_out_lane3_q_reg_0(rxlossofsync_out_lane3_q),
        .rxlossofsync_out_q_reg_0(rxlossofsync_out_q),
        .rxlossofsync_out_q_reg_1(rxlossofsync_out_q_i_1_n_0),
        .rxn(rxn),
        .rxp(rxp),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(check_polarity_i_3),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(rx_polarity_i_3),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1(check_polarity_i_2),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2(rx_polarity_i_2),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3(check_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4(rx_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5(check_polarity_i_0),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6(rx_polarity_i_0),
        .s_level_out_d5_reg(\common_reset_cbcc_i/chan_bond_reset_r2 ),
        .s_level_out_d5_reg_0(\cbcc_gtx0_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_1(\cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_2(\cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_3(\cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_4(mmcm_reset_i),
        .s_level_out_d5_reg_5(aurora_64b66b_rx_0_wrapper_i_n_440),
        .second_cb_write_failed(\common_logic_cbcc_i/second_cb_write_failed ),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(\common_reset_cbcc_i/fifo_reset_comb ),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(SYSTEM_RESET_reg),
        .stg3_reg(fsm_resetdone),
        .stg3_reg_0(m_axi_rx_tvalid_reg),
        .stg5(\common_reset_cbcc_i/stg5 ),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP axi_to_drp_i
       (.drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .\drpdo_out_lane3_reg[15]_0 ({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .in0(rst_drp),
        .init_clk(init_clk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_araddr_lane1(s_axi_araddr_lane1),
        .s_axi_araddr_lane2(s_axi_araddr_lane2),
        .s_axi_araddr_lane3(s_axi_araddr_lane3),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rdata_lane1(s_axi_rdata_lane1),
        .s_axi_rdata_lane2(s_axi_rdata_lane2),
        .s_axi_rdata_lane3(s_axi_rdata_lane3),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wdata_lane1(s_axi_wdata_lane1),
        .s_axi_wdata_lane2(s_axi_wdata_lane2),
        .s_axi_wdata_lane3(s_axi_wdata_lane3),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3));
  LUT2 #(
    .INIT(4'hE)) 
    cb_bit_err_out_i_1
       (.I0(\common_logic_cbcc_i/first_cb_write_failed ),
        .I1(\common_logic_cbcc_i/second_cb_write_failed ),
        .O(\common_logic_cbcc_i/cb_bit_err_out0 ));
  LUT2 #(
    .INIT(4'hE)) 
    cbcc_reset_cbstg2_rd_clk_i_1
       (.I0(\common_reset_cbcc_i/rd_stg1 ),
        .I1(\common_reset_cbcc_i/stg5 ),
        .O(cbcc_reset_cbstg2_rd_clk_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC core_reset_logic_i
       (.SYSTEM_RESET_reg_0(SYSTEM_RESET_reg),
        .link_reset_out(link_reset_out),
        .power_down(power_down),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .ready_r_reg0_0(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .rx_hard_err_i({rx_hard_err_i[0],rx_hard_err_i[1]}),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(fsm_resetdone),
        .stg5_reg(m_axi_rx_tvalid_reg),
        .sysreset_from_support(sysreset_from_support));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_srst_assert_i_1
       (.I0(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ),
        .I1(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int ),
        .O(\common_reset_cbcc_i/dbg_srst_assert0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1 
       (.I0(rxlossofsync_out_q),
        .O(\descrambler[57]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__0 
       (.I0(rxlossofsync_out_lane1_q),
        .O(\descrambler[57]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__1 
       (.I0(rxlossofsync_out_lane2_q),
        .O(\descrambler[57]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__2 
       (.I0(rxlossofsync_out_lane3_q),
        .O(\descrambler[57]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane2_i_inferred_i_1
       (.I0(aurora_64b66b_rx_0_wrapper_i_n_114),
        .I1(\cbcc_gtx0_lane2_i/hold_rd_ptr_i ),
        .O(do_rd_en_lane2_i_inferred_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    gt_pll_lock_INST_0
       (.I0(gt_qplllock_quad1_i),
        .I1(mmcm_reset_i),
        .O(gt_pll_lock));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    hard_err_rst_int_i_1
       (.I0(hard_err_rst_int_i_2_n_0),
        .I1(pma_init_r_reg_0),
        .I2(p_0_in),
        .I3(reset_initclk),
        .I4(fsm_resetdone_initclk),
        .I5(aurora_64b66b_rx_0_wrapper_i_n_138),
        .O(hard_err_rst_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAAE0)) 
    hard_err_rst_int_i_2
       (.I0(aurora_64b66b_rx_0_wrapper_i_n_439),
        .I1(hard_err_cntr_r_reg[2]),
        .I2(aurora_64b66b_rx_0_wrapper_i_n_440),
        .I3(hard_err_cntr_r_reg[1]),
        .I4(hard_err_cntr_r_reg[0]),
        .I5(hard_err_rst_int),
        .O(hard_err_rst_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h00FFFFFF002A0000)) 
    master_stop_next_cb_r_i_1
       (.I0(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .I1(aurora_64b66b_rx_0_wrapper_i_n_157),
        .I2(aurora_64b66b_rx_0_wrapper_i_n_156),
        .I3(chbondi[0]),
        .I4(chbondi[1]),
        .I5(\cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__0
       (.I0(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .I1(chbondi[1]),
        .I2(chbondi[0]),
        .I3(aurora_64b66b_rx_0_wrapper_i_n_223),
        .I4(aurora_64b66b_rx_0_wrapper_i_n_222),
        .I5(\cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__1
       (.I0(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .I1(chbondi[1]),
        .I2(chbondi[0]),
        .I3(aurora_64b66b_rx_0_wrapper_i_n_358),
        .I4(aurora_64b66b_rx_0_wrapper_i_n_357),
        .I5(\cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h3F20)) 
    master_stop_prev_cb_r_i_1
       (.I0(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .I1(chbondi[0]),
        .I2(chbondi[1]),
        .I3(\cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__0
       (.I0(chbondi[0]),
        .I1(chbondi[1]),
        .I2(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .I3(\cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__1
       (.I0(chbondi[0]),
        .I1(chbondi[1]),
        .I2(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .I3(\cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1__1_n_0));
  FDRE pma_init_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init_r_reg_0),
        .Q(pma_init_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    prmry_in_inferred_i_1
       (.I0(\common_reset_cbcc_i/fifo_reset_wr_sync3 ),
        .I1(\common_reset_cbcc_i/reset_cbcc_comb ),
        .O(\common_reset_cbcc_i/fifo_reset_comb ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset_cbcc_comb_i_1
       (.I0(\common_reset_cbcc_i/cb_bit_err_ext_cnt [3]),
        .I1(\common_reset_cbcc_i/cb_bit_err_ext_cnt [2]),
        .I2(\common_reset_cbcc_i/cb_bit_err_ext_cnt [0]),
        .I3(\common_reset_cbcc_i/cb_bit_err_ext_cnt [1]),
        .I4(\common_reset_cbcc_i/chan_bond_reset_r2 ),
        .I5(new_gtx_rx_pcsreset_comb),
        .O(reset_cbcc_comb_i_1_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    rst_drp_i_1
       (.I0(pma_init_r),
        .I1(rst_drp),
        .I2(pma_init_r_reg_0),
        .O(rst_drp_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_drp_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rst_drp_i_1_n_0),
        .Q(rst_drp),
        .R(1'b0));
  FDRE rx_soft_err_reg
       (.C(m_axi_rx_tvalid_reg),
        .CE(1'b1),
        .D(rx_soft_err0),
        .Q(rx_soft_err),
        .R(SYSTEM_RESET_reg));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0__0
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_lane1_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_lane1_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_lane1_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__1
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_lane3_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_lane3_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_lane3_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxlossofsync_out_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .O(rxlossofsync_out_q_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE simplex_rx_aurora_lane_0_i
       (.Q({RX_PE_DATA[0],RX_PE_DATA[1],RX_PE_DATA[2],RX_PE_DATA[3],RX_PE_DATA[4],RX_PE_DATA[5],RX_PE_DATA[6],RX_PE_DATA[7],RX_PE_DATA[8],RX_PE_DATA[9],RX_PE_DATA[10],RX_PE_DATA[11],RX_PE_DATA[12],RX_PE_DATA[13],RX_PE_DATA[14],RX_PE_DATA[15],RX_PE_DATA[16],RX_PE_DATA[17],RX_PE_DATA[18],RX_PE_DATA[19],RX_PE_DATA[20],RX_PE_DATA[21],RX_PE_DATA[22],RX_PE_DATA[23],RX_PE_DATA[24],RX_PE_DATA[25],RX_PE_DATA[26],RX_PE_DATA[27],RX_PE_DATA[28],RX_PE_DATA[29],RX_PE_DATA[30],RX_PE_DATA[31],RX_PE_DATA[32],RX_PE_DATA[33],RX_PE_DATA[34],RX_PE_DATA[35],RX_PE_DATA[36],RX_PE_DATA[37],RX_PE_DATA[38],RX_PE_DATA[39],RX_PE_DATA[40],RX_PE_DATA[41],RX_PE_DATA[42],RX_PE_DATA[43],RX_PE_DATA[44],RX_PE_DATA[45],RX_PE_DATA[46],RX_PE_DATA[47],RX_PE_DATA[48],RX_PE_DATA[49],RX_PE_DATA[50],RX_PE_DATA[51],RX_PE_DATA[52],RX_PE_DATA[53],RX_PE_DATA[54],RX_PE_DATA[55],RX_PE_DATA[56],RX_PE_DATA[57],RX_PE_DATA[58],RX_PE_DATA[59],RX_PE_DATA[60],RX_PE_DATA[61],RX_PE_DATA[62],RX_PE_DATA[63]}),
        .RESET2FC_i(RESET2FC_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218,aurora_64b66b_rx_0_wrapper_i_n_219,aurora_64b66b_rx_0_wrapper_i_n_220,aurora_64b66b_rx_0_wrapper_i_n_221}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_429),
        .RX_PE_DATA_V(RX_PE_DATA_V[0]),
        .check_polarity_r_reg(check_polarity_i_3),
        .hld_polarity_i(hld_polarity_i[0]),
        .hold_reg_r(\cbcc_gtx0_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[0]),
        .lane_up_flop_i(lane_up_flop_i),
        .polarity_val_i(polarity_val_i[0]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_0_i_n_10),
        .remote_ready_det_reg(SYSTEM_RESET_reg),
        .reset_lanes_i(reset_lanes_i),
        .rx_hard_err_i(rx_hard_err_i[0]),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_3),
        .rx_reset_i_3(rx_reset_i_3),
        .rx_soft_err_i(rx_soft_err_i[0]),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2 simplex_rx_aurora_lane_1_i
       (.Q({RX_PE_DATA[64],RX_PE_DATA[65],RX_PE_DATA[66],RX_PE_DATA[67],RX_PE_DATA[68],RX_PE_DATA[69],RX_PE_DATA[70],RX_PE_DATA[71],RX_PE_DATA[72],RX_PE_DATA[73],RX_PE_DATA[74],RX_PE_DATA[75],RX_PE_DATA[76],RX_PE_DATA[77],RX_PE_DATA[78],RX_PE_DATA[79],RX_PE_DATA[80],RX_PE_DATA[81],RX_PE_DATA[82],RX_PE_DATA[83],RX_PE_DATA[84],RX_PE_DATA[85],RX_PE_DATA[86],RX_PE_DATA[87],RX_PE_DATA[88],RX_PE_DATA[89],RX_PE_DATA[90],RX_PE_DATA[91],RX_PE_DATA[92],RX_PE_DATA[93],RX_PE_DATA[94],RX_PE_DATA[95],RX_PE_DATA[96],RX_PE_DATA[97],RX_PE_DATA[98],RX_PE_DATA[99],RX_PE_DATA[100],RX_PE_DATA[101],RX_PE_DATA[102],RX_PE_DATA[103],RX_PE_DATA[104],RX_PE_DATA[105],RX_PE_DATA[106],RX_PE_DATA[107],RX_PE_DATA[108],RX_PE_DATA[109],RX_PE_DATA[110],RX_PE_DATA[111],RX_PE_DATA[112],RX_PE_DATA[113],RX_PE_DATA[114],RX_PE_DATA[115],RX_PE_DATA[116],RX_PE_DATA[117],RX_PE_DATA[118],RX_PE_DATA[119],RX_PE_DATA[120],RX_PE_DATA[121],RX_PE_DATA[122],RX_PE_DATA[123],RX_PE_DATA[124],RX_PE_DATA[125],RX_PE_DATA[126],RX_PE_DATA[127]}),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286,aurora_64b66b_rx_0_wrapper_i_n_287}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_431),
        .RX_PE_DATA_V(RX_PE_DATA_V[1]),
        .RX_PE_DATA_V_reg(SYSTEM_RESET_reg),
        .\chan_bond_timer_reg[0] (lane_up_flop_i),
        .\chan_bond_timer_reg[0]_0 (lane_up_flop_i_2),
        .\chan_bond_timer_reg[0]_1 (lane_up_flop_i_1),
        .check_polarity_r_reg(check_polarity_i_2),
        .hld_polarity_i(hld_polarity_i[1]),
        .hold_reg_r(\cbcc_gtx0_lane1_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[1]),
        .lane_up_flop_i(lane_up_flop_i_0),
        .lane_up_flop_i_0(simplex_rx_aurora_lane_1_i_n_10),
        .polarity_val_i(polarity_val_i[1]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_1_i_n_9),
        .reset_lanes_i(reset_lanes_i),
        .rx_hard_err_i(rx_hard_err_i[1]),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_2),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg({rx_soft_err_i[0],rx_soft_err_i[2],rx_soft_err_i[3]}),
        .rx_soft_err_reg_0(RX_CHANNEL_UP_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3 simplex_rx_aurora_lane_2_i
       (.Q({RX_PE_DATA[128],RX_PE_DATA[129],RX_PE_DATA[130],RX_PE_DATA[131],RX_PE_DATA[132],RX_PE_DATA[133],RX_PE_DATA[134],RX_PE_DATA[135],RX_PE_DATA[136],RX_PE_DATA[137],RX_PE_DATA[138],RX_PE_DATA[139],RX_PE_DATA[140],RX_PE_DATA[141],RX_PE_DATA[142],RX_PE_DATA[143],RX_PE_DATA[144],RX_PE_DATA[145],RX_PE_DATA[146],RX_PE_DATA[147],RX_PE_DATA[148],RX_PE_DATA[149],RX_PE_DATA[150],RX_PE_DATA[151],RX_PE_DATA[152],RX_PE_DATA[153],RX_PE_DATA[154],RX_PE_DATA[155],RX_PE_DATA[156],RX_PE_DATA[157],RX_PE_DATA[158],RX_PE_DATA[159],RX_PE_DATA[160],RX_PE_DATA[161],RX_PE_DATA[162],RX_PE_DATA[163],RX_PE_DATA[164],RX_PE_DATA[165],RX_PE_DATA[166],RX_PE_DATA[167],RX_PE_DATA[168],RX_PE_DATA[169],RX_PE_DATA[170],RX_PE_DATA[171],RX_PE_DATA[172],RX_PE_DATA[173],RX_PE_DATA[174],RX_PE_DATA[175],RX_PE_DATA[176],RX_PE_DATA[177],RX_PE_DATA[178],RX_PE_DATA[179],RX_PE_DATA[180],RX_PE_DATA[181],RX_PE_DATA[182],RX_PE_DATA[183],RX_PE_DATA[184],RX_PE_DATA[185],RX_PE_DATA[186],RX_PE_DATA[187],RX_PE_DATA[188],RX_PE_DATA[189],RX_PE_DATA[190],RX_PE_DATA[191]}),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RX_CHANNEL_HARD_ERR_reg({rx_hard_err_i[0],rx_hard_err_i[1],rx_hard_err_i[3]}),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352,aurora_64b66b_rx_0_wrapper_i_n_353,aurora_64b66b_rx_0_wrapper_i_n_354}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_433),
        .RX_PE_DATA_V(RX_PE_DATA_V[2]),
        .RX_SOFT_ERR_reg(rx_soft_err_i[2]),
        .check_polarity_r_reg(check_polarity_i_1),
        .hld_polarity_i(hld_polarity_i[2]),
        .hold_reg_r(\cbcc_gtx0_lane2_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[2]),
        .lane_up_flop_i(lane_up_flop_i_1),
        .polarity_val_i(polarity_val_i[2]),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_2_i_n_8),
        .remote_ready_det_reg(SYSTEM_RESET_reg),
        .reset_lanes_i(reset_lanes_i),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_1),
        .rx_reset_i_1(rx_reset_i_1),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4 simplex_rx_aurora_lane_3_i
       (.Q({RX_PE_DATA[192],RX_PE_DATA[193],RX_PE_DATA[194],RX_PE_DATA[195],RX_PE_DATA[196],RX_PE_DATA[197],RX_PE_DATA[198],RX_PE_DATA[199],RX_PE_DATA[200],RX_PE_DATA[201],RX_PE_DATA[202],RX_PE_DATA[203],RX_PE_DATA[204],RX_PE_DATA[205],RX_PE_DATA[206],RX_PE_DATA[207],RX_PE_DATA[208],RX_PE_DATA[209],RX_PE_DATA[210],RX_PE_DATA[211],RX_PE_DATA[212],RX_PE_DATA[213],RX_PE_DATA[214],RX_PE_DATA[215],RX_PE_DATA[216],RX_PE_DATA[217],RX_PE_DATA[218],RX_PE_DATA[219],RX_PE_DATA[220],RX_PE_DATA[221],RX_PE_DATA[222],RX_PE_DATA[223],RX_PE_DATA[224],RX_PE_DATA[225],RX_PE_DATA[226],RX_PE_DATA[227],RX_PE_DATA[228],RX_PE_DATA[229],RX_PE_DATA[230],RX_PE_DATA[231],RX_PE_DATA[232],RX_PE_DATA[233],RX_PE_DATA[234],RX_PE_DATA[235],RX_PE_DATA[236],RX_PE_DATA[237],RX_PE_DATA[238],RX_PE_DATA[239],RX_PE_DATA[240],RX_PE_DATA[241],RX_PE_DATA[242],RX_PE_DATA[243],RX_PE_DATA[244],RX_PE_DATA[245],RX_PE_DATA[246],RX_PE_DATA[247],RX_PE_DATA[248],RX_PE_DATA[249],RX_PE_DATA[250],RX_PE_DATA[251],RX_PE_DATA[252],RX_PE_DATA[253],RX_PE_DATA[254],RX_PE_DATA[255]}),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_375,aurora_64b66b_rx_0_wrapper_i_n_376,aurora_64b66b_rx_0_wrapper_i_n_377,aurora_64b66b_rx_0_wrapper_i_n_378,aurora_64b66b_rx_0_wrapper_i_n_379,aurora_64b66b_rx_0_wrapper_i_n_380,aurora_64b66b_rx_0_wrapper_i_n_381,aurora_64b66b_rx_0_wrapper_i_n_382,aurora_64b66b_rx_0_wrapper_i_n_383,aurora_64b66b_rx_0_wrapper_i_n_384,aurora_64b66b_rx_0_wrapper_i_n_385,aurora_64b66b_rx_0_wrapper_i_n_386,aurora_64b66b_rx_0_wrapper_i_n_387,aurora_64b66b_rx_0_wrapper_i_n_388,aurora_64b66b_rx_0_wrapper_i_n_389,aurora_64b66b_rx_0_wrapper_i_n_390,aurora_64b66b_rx_0_wrapper_i_n_391,aurora_64b66b_rx_0_wrapper_i_n_392,aurora_64b66b_rx_0_wrapper_i_n_393,aurora_64b66b_rx_0_wrapper_i_n_394,aurora_64b66b_rx_0_wrapper_i_n_395,aurora_64b66b_rx_0_wrapper_i_n_396,aurora_64b66b_rx_0_wrapper_i_n_397,aurora_64b66b_rx_0_wrapper_i_n_398,aurora_64b66b_rx_0_wrapper_i_n_399,aurora_64b66b_rx_0_wrapper_i_n_400,aurora_64b66b_rx_0_wrapper_i_n_401,aurora_64b66b_rx_0_wrapper_i_n_402,aurora_64b66b_rx_0_wrapper_i_n_403,aurora_64b66b_rx_0_wrapper_i_n_404,aurora_64b66b_rx_0_wrapper_i_n_405,aurora_64b66b_rx_0_wrapper_i_n_406,aurora_64b66b_rx_0_wrapper_i_n_407,aurora_64b66b_rx_0_wrapper_i_n_408,aurora_64b66b_rx_0_wrapper_i_n_409,aurora_64b66b_rx_0_wrapper_i_n_410,aurora_64b66b_rx_0_wrapper_i_n_411,aurora_64b66b_rx_0_wrapper_i_n_412,aurora_64b66b_rx_0_wrapper_i_n_413,aurora_64b66b_rx_0_wrapper_i_n_414,aurora_64b66b_rx_0_wrapper_i_n_415,aurora_64b66b_rx_0_wrapper_i_n_416,aurora_64b66b_rx_0_wrapper_i_n_417,aurora_64b66b_rx_0_wrapper_i_n_418,aurora_64b66b_rx_0_wrapper_i_n_419,aurora_64b66b_rx_0_wrapper_i_n_420,aurora_64b66b_rx_0_wrapper_i_n_421,aurora_64b66b_rx_0_wrapper_i_n_422}),
        .RX_HARD_ERR_reg(rx_hard_err_i[3]),
        .RX_HARD_ERR_reg_0(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_435),
        .RX_PE_DATA_V(RX_PE_DATA_V[3]),
        .RX_PE_DATA_V_reg(SYSTEM_RESET_reg),
        .RX_SOFT_ERR_reg(rx_soft_err_i[3]),
        .check_polarity_r_reg(check_polarity_i_0),
        .hld_polarity_i(hld_polarity_i[3]),
        .hold_reg_r(\cbcc_gtx0_lane3_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[3]),
        .lane_up_flop_i(lane_up_flop_i_2),
        .polarity_val_i(polarity_val_i[3]),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_3_i_n_9),
        .remote_ready_r_reg(simplex_rx_aurora_lane_2_i_n_8),
        .remote_ready_r_reg_0(simplex_rx_aurora_lane_0_i_n_10),
        .remote_ready_r_reg_1(simplex_rx_aurora_lane_1_i_n_9),
        .reset_lanes_i(reset_lanes_i),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_0),
        .rx_reset_i_0(rx_reset_i_0),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC simplex_rx_global_logic_i
       (.RX_CHANNEL_UP_reg(RX_CHANNEL_UP_reg),
        .RX_CHANNEL_UP_reg_0(simplex_rx_global_logic_i_n_5),
        .RX_CHANNEL_UP_reg_1(SYSTEM_RESET_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .ch_bond_done_i(ch_bond_done_i),
        .\chan_bond_timer_reg[0] (simplex_rx_aurora_lane_1_i_n_10),
        .en_chan_sync_rx(en_chan_sync_rx),
        .in0(chan_bond_reset_i),
        .ready_r_reg(m_axi_rx_tvalid_reg),
        .remote_ready_r_reg(simplex_rx_aurora_lane_3_i_n_9),
        .reset_lanes_flop_0_i(lane_up_flop_i_1),
        .reset_lanes_flop_0_i_0(lane_up_flop_i_2),
        .reset_lanes_flop_0_i_1(lane_up_flop_i),
        .reset_lanes_flop_0_i_2(lane_up_flop_i_0),
        .reset_lanes_i(reset_lanes_i),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_hard_err(rx_hard_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM simplex_rx_stream_i
       (.D({RX_PE_DATA[0],RX_PE_DATA[1],RX_PE_DATA[2],RX_PE_DATA[3],RX_PE_DATA[4],RX_PE_DATA[5],RX_PE_DATA[6],RX_PE_DATA[7],RX_PE_DATA[8],RX_PE_DATA[9],RX_PE_DATA[10],RX_PE_DATA[11],RX_PE_DATA[12],RX_PE_DATA[13],RX_PE_DATA[14],RX_PE_DATA[15],RX_PE_DATA[16],RX_PE_DATA[17],RX_PE_DATA[18],RX_PE_DATA[19],RX_PE_DATA[20],RX_PE_DATA[21],RX_PE_DATA[22],RX_PE_DATA[23],RX_PE_DATA[24],RX_PE_DATA[25],RX_PE_DATA[26],RX_PE_DATA[27],RX_PE_DATA[28],RX_PE_DATA[29],RX_PE_DATA[30],RX_PE_DATA[31],RX_PE_DATA[32],RX_PE_DATA[33],RX_PE_DATA[34],RX_PE_DATA[35],RX_PE_DATA[36],RX_PE_DATA[37],RX_PE_DATA[38],RX_PE_DATA[39],RX_PE_DATA[40],RX_PE_DATA[41],RX_PE_DATA[42],RX_PE_DATA[43],RX_PE_DATA[44],RX_PE_DATA[45],RX_PE_DATA[46],RX_PE_DATA[47],RX_PE_DATA[48],RX_PE_DATA[49],RX_PE_DATA[50],RX_PE_DATA[51],RX_PE_DATA[52],RX_PE_DATA[53],RX_PE_DATA[54],RX_PE_DATA[55],RX_PE_DATA[56],RX_PE_DATA[57],RX_PE_DATA[58],RX_PE_DATA[59],RX_PE_DATA[60],RX_PE_DATA[61],RX_PE_DATA[62],RX_PE_DATA[63],RX_PE_DATA[64],RX_PE_DATA[65],RX_PE_DATA[66],RX_PE_DATA[67],RX_PE_DATA[68],RX_PE_DATA[69],RX_PE_DATA[70],RX_PE_DATA[71],RX_PE_DATA[72],RX_PE_DATA[73],RX_PE_DATA[74],RX_PE_DATA[75],RX_PE_DATA[76],RX_PE_DATA[77],RX_PE_DATA[78],RX_PE_DATA[79],RX_PE_DATA[80],RX_PE_DATA[81],RX_PE_DATA[82],RX_PE_DATA[83],RX_PE_DATA[84],RX_PE_DATA[85],RX_PE_DATA[86],RX_PE_DATA[87],RX_PE_DATA[88],RX_PE_DATA[89],RX_PE_DATA[90],RX_PE_DATA[91],RX_PE_DATA[92],RX_PE_DATA[93],RX_PE_DATA[94],RX_PE_DATA[95],RX_PE_DATA[96],RX_PE_DATA[97],RX_PE_DATA[98],RX_PE_DATA[99],RX_PE_DATA[100],RX_PE_DATA[101],RX_PE_DATA[102],RX_PE_DATA[103],RX_PE_DATA[104],RX_PE_DATA[105],RX_PE_DATA[106],RX_PE_DATA[107],RX_PE_DATA[108],RX_PE_DATA[109],RX_PE_DATA[110],RX_PE_DATA[111],RX_PE_DATA[112],RX_PE_DATA[113],RX_PE_DATA[114],RX_PE_DATA[115],RX_PE_DATA[116],RX_PE_DATA[117],RX_PE_DATA[118],RX_PE_DATA[119],RX_PE_DATA[120],RX_PE_DATA[121],RX_PE_DATA[122],RX_PE_DATA[123],RX_PE_DATA[124],RX_PE_DATA[125],RX_PE_DATA[126],RX_PE_DATA[127],RX_PE_DATA[128],RX_PE_DATA[129],RX_PE_DATA[130],RX_PE_DATA[131],RX_PE_DATA[132],RX_PE_DATA[133],RX_PE_DATA[134],RX_PE_DATA[135],RX_PE_DATA[136],RX_PE_DATA[137],RX_PE_DATA[138],RX_PE_DATA[139],RX_PE_DATA[140],RX_PE_DATA[141],RX_PE_DATA[142],RX_PE_DATA[143],RX_PE_DATA[144],RX_PE_DATA[145],RX_PE_DATA[146],RX_PE_DATA[147],RX_PE_DATA[148],RX_PE_DATA[149],RX_PE_DATA[150],RX_PE_DATA[151],RX_PE_DATA[152],RX_PE_DATA[153],RX_PE_DATA[154],RX_PE_DATA[155],RX_PE_DATA[156],RX_PE_DATA[157],RX_PE_DATA[158],RX_PE_DATA[159],RX_PE_DATA[160],RX_PE_DATA[161],RX_PE_DATA[162],RX_PE_DATA[163],RX_PE_DATA[164],RX_PE_DATA[165],RX_PE_DATA[166],RX_PE_DATA[167],RX_PE_DATA[168],RX_PE_DATA[169],RX_PE_DATA[170],RX_PE_DATA[171],RX_PE_DATA[172],RX_PE_DATA[173],RX_PE_DATA[174],RX_PE_DATA[175],RX_PE_DATA[176],RX_PE_DATA[177],RX_PE_DATA[178],RX_PE_DATA[179],RX_PE_DATA[180],RX_PE_DATA[181],RX_PE_DATA[182],RX_PE_DATA[183],RX_PE_DATA[184],RX_PE_DATA[185],RX_PE_DATA[186],RX_PE_DATA[187],RX_PE_DATA[188],RX_PE_DATA[189],RX_PE_DATA[190],RX_PE_DATA[191],RX_PE_DATA[192],RX_PE_DATA[193],RX_PE_DATA[194],RX_PE_DATA[195],RX_PE_DATA[196],RX_PE_DATA[197],RX_PE_DATA[198],RX_PE_DATA[199],RX_PE_DATA[200],RX_PE_DATA[201],RX_PE_DATA[202],RX_PE_DATA[203],RX_PE_DATA[204],RX_PE_DATA[205],RX_PE_DATA[206],RX_PE_DATA[207],RX_PE_DATA[208],RX_PE_DATA[209],RX_PE_DATA[210],RX_PE_DATA[211],RX_PE_DATA[212],RX_PE_DATA[213],RX_PE_DATA[214],RX_PE_DATA[215],RX_PE_DATA[216],RX_PE_DATA[217],RX_PE_DATA[218],RX_PE_DATA[219],RX_PE_DATA[220],RX_PE_DATA[221],RX_PE_DATA[222],RX_PE_DATA[223],RX_PE_DATA[224],RX_PE_DATA[225],RX_PE_DATA[226],RX_PE_DATA[227],RX_PE_DATA[228],RX_PE_DATA[229],RX_PE_DATA[230],RX_PE_DATA[231],RX_PE_DATA[232],RX_PE_DATA[233],RX_PE_DATA[234],RX_PE_DATA[235],RX_PE_DATA[236],RX_PE_DATA[237],RX_PE_DATA[238],RX_PE_DATA[239],RX_PE_DATA[240],RX_PE_DATA[241],RX_PE_DATA[242],RX_PE_DATA[243],RX_PE_DATA[244],RX_PE_DATA[245],RX_PE_DATA[246],RX_PE_DATA[247],RX_PE_DATA[248],RX_PE_DATA[249],RX_PE_DATA[250],RX_PE_DATA[251],RX_PE_DATA[252],RX_PE_DATA[253],RX_PE_DATA[254],RX_PE_DATA[255]}),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg(simplex_rx_global_logic_i_n_5),
        .m_axi_rx_tvalid_reg_0(m_axi_rx_tvalid_reg));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "8" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    pcsrsvdin_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxdfelpmreset_in,
    rxgearboxslip_in,
    rxlpmen_in,
    rxpcsreset_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txheader_in,
    txinhibit_in,
    txpcsreset_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsequence_in,
    txusrclk_in,
    txusrclk2_in,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxresetdone_out,
    rxstartofseq_out,
    txbufstatus_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txpmaresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [63:0]pcsrsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [19:0]txdiffctrl_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [27:0]txsequence_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [63:0]dmonitorout_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [11:0]rxbufstatus_out;
  output [7:0]rxdatavalid_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxresetdone_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [10:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:2]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "2" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "64" *) 
  (* C_RX_LINE_RATE = "25.000000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "64" *) 
  (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_RX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "390.625000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "2" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "64" *) 
  (* C_TX_LINE_RATE = "25.000000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_TX_OUTCLK_SOURCE = "1" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "64" *) 
  (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_TX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,drpclk_in[2],1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,gtrefclk0_in[2],1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[3:0]),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,qpll0clk_in[2],1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,qpll0refclk_in[2],1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({\^rxbufstatus_out ,NLW_inst_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,rxcdrovrden_in[2],1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[63:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[63:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[511:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out({NLW_inst_rxdatavalid_out_UNCONNECTED[7],\^rxdatavalid_out }),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_inst_rxheader_out_UNCONNECTED[23:20],\^rxheader_out }),
        .rxheadervalid_out({NLW_inst_rxheadervalid_out_UNCONNECTED[7],\^rxheadervalid_out }),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3],\^rxoutclk_out ,NLW_inst_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[3:0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,rxusrclk2_in[2],1'b0,1'b0}),
        .rxusrclk_in({1'b0,rxusrclk_in[2],1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3],\^txoutclk_out ,NLW_inst_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[3:0]),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper aurora_64b66b_rx_0_gt_gtye4_common_wrapper_i
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4
   (drprdy_out,
    rxpmaresetdone_out,
    txpmaresetdone_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    rxusrclk_in,
    rxusrclk2_in,
    drpdi_in,
    drpaddr_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]drprdy_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]txpmaresetdone_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .init_clk_0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .init_clk_1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .init_clk_2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .rxusrclk2_in(rxusrclk2_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "1" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "2" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "64" *) (* C_RX_LINE_RATE = "25.000000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "9" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "64" *) (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_RX_USRCLK_FREQUENCY = "390.625000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "390.625000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "2" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "64" *) (* C_TX_LINE_RATE = "25.000000" *) (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) (* C_TX_OUTCLK_SOURCE = "1" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "64" *) (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_TX_USRCLK_FREQUENCY = "390.625000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55] = \<const0> ;
  assign rxctrl0_out[54] = \<const0> ;
  assign rxctrl0_out[53] = \<const0> ;
  assign rxctrl0_out[52] = \<const0> ;
  assign rxctrl0_out[51] = \<const0> ;
  assign rxctrl0_out[50] = \<const0> ;
  assign rxctrl0_out[49] = \<const0> ;
  assign rxctrl0_out[48] = \<const0> ;
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37] = \<const0> ;
  assign rxctrl0_out[36] = \<const0> ;
  assign rxctrl0_out[35] = \<const0> ;
  assign rxctrl0_out[34] = \<const0> ;
  assign rxctrl0_out[33] = \<const0> ;
  assign rxctrl0_out[32] = \<const0> ;
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21] = \<const0> ;
  assign rxctrl0_out[20] = \<const0> ;
  assign rxctrl0_out[19] = \<const0> ;
  assign rxctrl0_out[18] = \<const0> ;
  assign rxctrl0_out[17] = \<const0> ;
  assign rxctrl0_out[16] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1] = \<const0> ;
  assign rxctrl0_out[0] = \<const0> ;
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55] = \<const0> ;
  assign rxctrl1_out[54] = \<const0> ;
  assign rxctrl1_out[53] = \<const0> ;
  assign rxctrl1_out[52] = \<const0> ;
  assign rxctrl1_out[51] = \<const0> ;
  assign rxctrl1_out[50] = \<const0> ;
  assign rxctrl1_out[49] = \<const0> ;
  assign rxctrl1_out[48] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447] = \<const0> ;
  assign rxdata_out[446] = \<const0> ;
  assign rxdata_out[445] = \<const0> ;
  assign rxdata_out[444] = \<const0> ;
  assign rxdata_out[443] = \<const0> ;
  assign rxdata_out[442] = \<const0> ;
  assign rxdata_out[441] = \<const0> ;
  assign rxdata_out[440] = \<const0> ;
  assign rxdata_out[439] = \<const0> ;
  assign rxdata_out[438] = \<const0> ;
  assign rxdata_out[437] = \<const0> ;
  assign rxdata_out[436] = \<const0> ;
  assign rxdata_out[435] = \<const0> ;
  assign rxdata_out[434] = \<const0> ;
  assign rxdata_out[433] = \<const0> ;
  assign rxdata_out[432] = \<const0> ;
  assign rxdata_out[431] = \<const0> ;
  assign rxdata_out[430] = \<const0> ;
  assign rxdata_out[429] = \<const0> ;
  assign rxdata_out[428] = \<const0> ;
  assign rxdata_out[427] = \<const0> ;
  assign rxdata_out[426] = \<const0> ;
  assign rxdata_out[425] = \<const0> ;
  assign rxdata_out[424] = \<const0> ;
  assign rxdata_out[423] = \<const0> ;
  assign rxdata_out[422] = \<const0> ;
  assign rxdata_out[421] = \<const0> ;
  assign rxdata_out[420] = \<const0> ;
  assign rxdata_out[419] = \<const0> ;
  assign rxdata_out[418] = \<const0> ;
  assign rxdata_out[417] = \<const0> ;
  assign rxdata_out[416] = \<const0> ;
  assign rxdata_out[415] = \<const0> ;
  assign rxdata_out[414] = \<const0> ;
  assign rxdata_out[413] = \<const0> ;
  assign rxdata_out[412] = \<const0> ;
  assign rxdata_out[411] = \<const0> ;
  assign rxdata_out[410] = \<const0> ;
  assign rxdata_out[409] = \<const0> ;
  assign rxdata_out[408] = \<const0> ;
  assign rxdata_out[407] = \<const0> ;
  assign rxdata_out[406] = \<const0> ;
  assign rxdata_out[405] = \<const0> ;
  assign rxdata_out[404] = \<const0> ;
  assign rxdata_out[403] = \<const0> ;
  assign rxdata_out[402] = \<const0> ;
  assign rxdata_out[401] = \<const0> ;
  assign rxdata_out[400] = \<const0> ;
  assign rxdata_out[399] = \<const0> ;
  assign rxdata_out[398] = \<const0> ;
  assign rxdata_out[397] = \<const0> ;
  assign rxdata_out[396] = \<const0> ;
  assign rxdata_out[395] = \<const0> ;
  assign rxdata_out[394] = \<const0> ;
  assign rxdata_out[393] = \<const0> ;
  assign rxdata_out[392] = \<const0> ;
  assign rxdata_out[391] = \<const0> ;
  assign rxdata_out[390] = \<const0> ;
  assign rxdata_out[389] = \<const0> ;
  assign rxdata_out[388] = \<const0> ;
  assign rxdata_out[387] = \<const0> ;
  assign rxdata_out[386] = \<const0> ;
  assign rxdata_out[385] = \<const0> ;
  assign rxdata_out[384] = \<const0> ;
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271] = \<const0> ;
  assign rxdata_out[270] = \<const0> ;
  assign rxdata_out[269] = \<const0> ;
  assign rxdata_out[268] = \<const0> ;
  assign rxdata_out[267] = \<const0> ;
  assign rxdata_out[266] = \<const0> ;
  assign rxdata_out[265] = \<const0> ;
  assign rxdata_out[264] = \<const0> ;
  assign rxdata_out[263] = \<const0> ;
  assign rxdata_out[262] = \<const0> ;
  assign rxdata_out[261] = \<const0> ;
  assign rxdata_out[260] = \<const0> ;
  assign rxdata_out[259] = \<const0> ;
  assign rxdata_out[258] = \<const0> ;
  assign rxdata_out[257] = \<const0> ;
  assign rxdata_out[256] = \<const0> ;
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143] = \<const0> ;
  assign rxdata_out[142] = \<const0> ;
  assign rxdata_out[141] = \<const0> ;
  assign rxdata_out[140] = \<const0> ;
  assign rxdata_out[139] = \<const0> ;
  assign rxdata_out[138] = \<const0> ;
  assign rxdata_out[137] = \<const0> ;
  assign rxdata_out[136] = \<const0> ;
  assign rxdata_out[135] = \<const0> ;
  assign rxdata_out[134] = \<const0> ;
  assign rxdata_out[133] = \<const0> ;
  assign rxdata_out[132] = \<const0> ;
  assign rxdata_out[131] = \<const0> ;
  assign rxdata_out[130] = \<const0> ;
  assign rxdata_out[129] = \<const0> ;
  assign rxdata_out[128] = \<const0> ;
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15] = \<const0> ;
  assign rxdata_out[14] = \<const0> ;
  assign rxdata_out[13] = \<const0> ;
  assign rxdata_out[12] = \<const0> ;
  assign rxdata_out[11] = \<const0> ;
  assign rxdata_out[10] = \<const0> ;
  assign rxdata_out[9] = \<const0> ;
  assign rxdata_out[8] = \<const0> ;
  assign rxdata_out[7] = \<const0> ;
  assign rxdata_out[6] = \<const0> ;
  assign rxdata_out[5] = \<const0> ;
  assign rxdata_out[4] = \<const0> ;
  assign rxdata_out[3] = \<const0> ;
  assign rxdata_out[2] = \<const0> ;
  assign rxdata_out[1] = \<const0> ;
  assign rxdata_out[0] = \<const0> ;
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[3] = \<const0> ;
  assign rxrecclkout_out[2] = \<const0> ;
  assign rxrecclkout_out[1] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[3] = \<const0> ;
  assign txprgdivresetdone_out[2] = \<const0> ;
  assign txprgdivresetdone_out[1] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.aurora_64b66b_rx_0_gt_gtwizard_gtye4_inst 
       (.drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in[2]),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in[2]),
        .qpll0refclk_in(qpll0refclk_in[2]),
        .rxbufstatus_out({\^rxbufstatus_out [11],\^rxbufstatus_out [8],\^rxbufstatus_out [5],\^rxbufstatus_out [2]}),
        .rxcdrovrden_in(rxcdrovrden_in[2]),
        .rxdatavalid_out({\^rxdatavalid_out [6],\^rxdatavalid_out [4],\^rxdatavalid_out [2],\^rxdatavalid_out [0]}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({\^rxheader_out [19:18],\^rxheader_out [13:12],\^rxheader_out [7:6],\^rxheader_out [1:0]}),
        .rxheadervalid_out({\^rxheadervalid_out [6],\^rxheadervalid_out [4],\^rxheadervalid_out [2],\^rxheadervalid_out [0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in[2]),
        .rxusrclk_in(rxusrclk_in[2]),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .init_clk_1(init_clk_1),
        .init_clk_2(init_clk_2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync
   (D,
    pma_init,
    init_clk);
  output [0:0]D;
  input pma_init;
  input init_clk;

  wire [0:0]D;
  wire init_clk;
  wire pma_init;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0
   (D,
    reset_pb,
    stg4_reg_0);
  output [0:0]D;
  input reset_pb;
  input stg4_reg_0;

  wire [0:0]D;
  wire reset_pb;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg4_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(reset_pb),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1
   (SS,
    in0,
    stg5_reg_0);
  output [0:0]SS;
  input in0;
  input stg5_reg_0;

  wire [0:0]SS;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(SS),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21
   (link_reset_sync,
    link_reset_out,
    stg4_reg_0);
  output link_reset_sync;
  input link_reset_out;
  input stg4_reg_0;

  wire link_reset_out;
  wire link_reset_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(link_reset_out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(link_reset_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22
   (power_down_sync,
    power_down,
    stg5_reg_0);
  output power_down_sync;
  input power_down;
  input stg5_reg_0;

  wire power_down;
  wire power_down_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(power_down),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(power_down_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23
   (fsm_resetdone_sync,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg5_reg_0);
  output fsm_resetdone_sync;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg5_reg_0;

  wire fsm_resetdone_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24
   (reset,
    stg5_reg_0,
    SR,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    stg5_reg_7,
    in0,
    init_clk,
    ready_det__1,
    Q,
    ready_det_r_reg,
    tx_done,
    drprdy_out_1,
    \s_axi_rdata_reg[15] ,
    tx_done_r,
    \drpaddr_in_lane1_reg[0] ,
    tx_done_lane1,
    drprdy_out_lane1,
    \s_axi_rdata_lane1_reg[15] ,
    tx_done_lane1_r,
    \drpaddr_in_lane2_reg[0] ,
    tx_done_lane2,
    drprdy_out_lane2,
    \s_axi_rdata_lane2_reg[15] ,
    tx_done_lane2_r,
    \drpaddr_in_lane3_reg[0] ,
    tx_done_lane3,
    drprdy_out_lane3,
    \s_axi_rdata_lane3_reg[15] ,
    tx_done_lane3_r);
  output reset;
  output stg5_reg_0;
  output [0:0]SR;
  output [0:0]stg5_reg_1;
  output [0:0]stg5_reg_2;
  output [0:0]stg5_reg_3;
  output [0:0]stg5_reg_4;
  output [0:0]stg5_reg_5;
  output [0:0]stg5_reg_6;
  output [0:0]stg5_reg_7;
  input in0;
  input init_clk;
  input ready_det__1;
  input [4:0]Q;
  input ready_det_r_reg;
  input tx_done;
  input drprdy_out_1;
  input \s_axi_rdata_reg[15] ;
  input tx_done_r;
  input [3:0]\drpaddr_in_lane1_reg[0] ;
  input tx_done_lane1;
  input drprdy_out_lane1;
  input \s_axi_rdata_lane1_reg[15] ;
  input tx_done_lane1_r;
  input [3:0]\drpaddr_in_lane2_reg[0] ;
  input tx_done_lane2;
  input drprdy_out_lane2;
  input \s_axi_rdata_lane2_reg[15] ;
  input tx_done_lane2_r;
  input [3:0]\drpaddr_in_lane3_reg[0] ;
  input tx_done_lane3;
  input drprdy_out_lane3;
  input \s_axi_rdata_lane3_reg[15] ;
  input tx_done_lane3_r;

  wire [4:0]Q;
  wire [0:0]SR;
  wire [3:0]\drpaddr_in_lane1_reg[0] ;
  wire [3:0]\drpaddr_in_lane2_reg[0] ;
  wire [3:0]\drpaddr_in_lane3_reg[0] ;
  wire drprdy_out_1;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire in0;
  wire init_clk;
  wire ready_det__1;
  wire ready_det_r_reg;
  wire reset;
  wire \s_axi_rdata_lane1_reg[15] ;
  wire \s_axi_rdata_lane2_reg[15] ;
  wire \s_axi_rdata_lane3_reg[15] ;
  wire \s_axi_rdata_reg[15] ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire [0:0]stg5_reg_1;
  wire [0:0]stg5_reg_2;
  wire [0:0]stg5_reg_3;
  wire [0:0]stg5_reg_4;
  wire [0:0]stg5_reg_5;
  wire [0:0]stg5_reg_6;
  wire [0:0]stg5_reg_7;
  wire tx_done;
  wire tx_done_lane1;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_r;
  wire tx_done_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in[9]_i_1 
       (.I0(reset),
        .I1(Q[3]),
        .I2(tx_done),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane1[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane1_reg[0] [2]),
        .I2(tx_done_lane1),
        .I3(\drpaddr_in_lane1_reg[0] [0]),
        .I4(\drpaddr_in_lane1_reg[0] [3]),
        .I5(\drpaddr_in_lane1_reg[0] [1]),
        .O(stg5_reg_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane2[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane2_reg[0] [2]),
        .I2(tx_done_lane2),
        .I3(\drpaddr_in_lane2_reg[0] [0]),
        .I4(\drpaddr_in_lane2_reg[0] [3]),
        .I5(\drpaddr_in_lane2_reg[0] [1]),
        .O(stg5_reg_4));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane3[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane3_reg[0] [2]),
        .I2(tx_done_lane3),
        .I3(\drpaddr_in_lane3_reg[0] [0]),
        .I4(\drpaddr_in_lane3_reg[0] [3]),
        .I5(\drpaddr_in_lane3_reg[0] [1]),
        .O(stg5_reg_6));
  LUT6 #(
    .INIT(64'h2222220322222200)) 
    ready_det_r_i_1
       (.I0(ready_det__1),
        .I1(reset),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(ready_det_r_reg),
        .O(stg5_reg_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_1),
        .I2(\s_axi_rdata_reg[15] ),
        .I3(tx_done_r),
        .I4(tx_done),
        .O(stg5_reg_1));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane1[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane1),
        .I2(\s_axi_rdata_lane1_reg[15] ),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .O(stg5_reg_3));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane2[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane2),
        .I2(\s_axi_rdata_lane2_reg[15] ),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .O(stg5_reg_5));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane3[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane3),
        .I2(\s_axi_rdata_lane3_reg[15] ),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .O(stg5_reg_7));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0
   (stg3_reg_0,
    out,
    stg3_reg_1);
  output stg3_reg_0;
  input out;
  input stg3_reg_1;

  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_1;

  assign stg3_reg_0 = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47
   (out,
    gtwiz_userclk_rx_usrclk_out);
  input out;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1
   (E,
    in0,
    init_clk,
    Q,
    \FSM_onehot_cdr_reset_fsm_r_reg[0] );
  output [0:0]E;
  input in0;
  input init_clk;
  input [2:0]Q;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0] ;

  wire [0:0]E;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  wire [2:0]Q;
  wire blocksync_all_lanes_instableclk;
  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_2 
       (.I0(Q[1]),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(blocksync_all_lanes_instableclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48
   (allow_block_sync_propagation_inrxclk,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output allow_block_sync_propagation_inrxclk;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire allow_block_sync_propagation_inrxclk;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(allow_block_sync_propagation_inrxclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49
   (fsm_resetdone_to_new_gtx_rx_comb,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_new_gtx_rx_comb;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4),
        .Q(fsm_resetdone_to_new_gtx_rx_comb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50
   (stg5_reg_0,
    SR,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[7] ,
    \hard_err_cntr_r_reg[7]_0 ,
    out,
    \hard_err_cntr_r_reg[7]_1 );
  output stg5_reg_0;
  output [0:0]SR;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[7] ;
  input \hard_err_cntr_r_reg[7]_0 ;
  input out;
  input \hard_err_cntr_r_reg[7]_1 ;

  wire [0:0]SR;
  wire \hard_err_cntr_r_reg[7] ;
  wire \hard_err_cntr_r_reg[7]_0 ;
  wire \hard_err_cntr_r_reg[7]_1 ;
  wire in0;
  wire init_clk;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT5 #(
    .INIT(32'hFFFFAAFB)) 
    \hard_err_cntr_r[7]_i_1 
       (.I0(\hard_err_cntr_r_reg[7] ),
        .I1(stg5_reg_0),
        .I2(\hard_err_cntr_r_reg[7]_0 ),
        .I3(out),
        .I4(\hard_err_cntr_r_reg[7]_1 ),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51
   (stg5_reg_0,
    \dly_gt_rst_r_reg[18] ,
    \dly_gt_rst_r_reg[18]_0 ,
    \dly_gt_rst_r_reg[18]_1 ,
    \dly_gt_rst_r_reg[18]_2 ,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    init_clk,
    \count_for_reset_r_reg[23] ,
    out,
    \count_for_reset_r_reg[23]_0 ,
    \count_for_reset_r_reg[23]_1 ,
    valid_btf_detect_dlyd1,
    valid_btf_detect_dlyd1_0,
    valid_btf_detect_dlyd1_1,
    valid_btf_detect_dlyd1_2);
  output stg5_reg_0;
  output \dly_gt_rst_r_reg[18] ;
  output \dly_gt_rst_r_reg[18]_0 ;
  output \dly_gt_rst_r_reg[18]_1 ;
  output \dly_gt_rst_r_reg[18]_2 ;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input init_clk;
  input \count_for_reset_r_reg[23] ;
  input out;
  input \count_for_reset_r_reg[23]_0 ;
  input \count_for_reset_r_reg[23]_1 ;
  input valid_btf_detect_dlyd1;
  input valid_btf_detect_dlyd1_0;
  input valid_btf_detect_dlyd1_1;
  input valid_btf_detect_dlyd1_2;

  wire \count_for_reset_r_reg[23] ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[23]_1 ;
  wire \dly_gt_rst_r_reg[18] ;
  wire \dly_gt_rst_r_reg[18]_0 ;
  wire \dly_gt_rst_r_reg[18]_1 ;
  wire \dly_gt_rst_r_reg[18]_2 ;
  wire init_clk;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_0;
  wire valid_btf_detect_dlyd1_1;
  wire valid_btf_detect_dlyd1_2;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1),
        .O(\dly_gt_rst_r_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__0 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_0),
        .O(\dly_gt_rst_r_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_1),
        .O(\dly_gt_rst_r_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__2 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_2),
        .O(\dly_gt_rst_r_reg[18]_2 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52
   (fsm_resetdone_to_rxreset_in,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_rxreset_in;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_rxreset_in;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_rxreset_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54
   (stg5_reg_0,
    in0,
    stg4_reg_0);
  output stg5_reg_0;
  input in0;
  input stg4_reg_0;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55
   (cbcc_only_reset_rd_clk,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg4_reg_0);
  output cbcc_only_reset_rd_clk;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg4_reg_0;

  wire cbcc_only_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg4_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(cbcc_only_reset_rd_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56
   (fifo_reset_wr_sync3,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fifo_reset_wr_sync3;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fifo_reset_wr_sync3;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fifo_reset_wr_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57
   (stg3_reg_0,
    stg2_reg_0,
    in0);
  output stg3_reg_0;
  input stg2_reg_0;
  input in0;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(stg2_reg_0),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58
   (stg3_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    in0);
  output stg3_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59
   (stg5,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg5_reg_0);
  output stg5;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg5_reg_0;

  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2
   (in0,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0);
  output in0;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire stg10_reg_srl7_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 " *) 
  SRL16E #(
    .INIT(16'h007F)) 
    stg10_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg10_reg_srl7_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg10_reg_srl7_n_0),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3
   (fifo_reset_comb_user_clk_int,
    gtwiz_userclk_rx_usrclk_out,
    in0);
  output fifo_reset_comb_user_clk_int;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;

  wire fifo_reset_comb_user_clk_int;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg20_reg_srl17_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire NLW_stg20_reg_srl17_Q31_UNCONNECTED;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg20_reg_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0001FFFF)) 
    stg20_reg_srl17
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg20_reg_srl17_n_0),
        .Q31(NLW_stg20_reg_srl17_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg21_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg20_reg_srl17_n_0),
        .Q(fifo_reset_comb_user_clk_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4
   (cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
    in0,
    cbc_wr_if_reset_reg);
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  input in0;
  input cbc_wr_if_reset_reg;

  wire cbc_wr_if_reset_reg;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg8_reg_srl5_n_0;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_wr_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_wr_clk),
        .I2(in0),
        .I3(cbc_wr_if_reset_reg),
        .O(cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5 " *) 
  SRL16E #(
    .INIT(16'h001F)) 
    stg8_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg8_reg_srl5_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8_reg_srl5_n_0),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5
   (cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg,
    stg31_reg_0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
    in0);
  output cbcc_fifo_reset_to_fifo_rd_clk;
  output cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  input stg31_reg_0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  input in0;

  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg30_reg_srl27_n_0;
  wire stg31_reg_0;
  wire NLW_stg30_reg_srl27_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_rd_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_rd_clk),
        .I2(in0),
        .I3(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .O(cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 " *) 
  SRLC32E #(
    .INIT(32'h07FFFFFF)) 
    stg30_reg_srl27
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(stg31_reg_0),
        .D(stg3),
        .Q(stg30_reg_srl27_n_0),
        .Q31(NLW_stg30_reg_srl27_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg30_reg_srl27_n_0),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support
   (m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_awvalid_lane1,
    s_axi_rready_lane1,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_awvalid_lane2,
    s_axi_rready_lane2,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_awvalid_lane3,
    s_axi_rready_lane3,
    s_axi_rdata,
    s_axi_awready,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_rresp,
    s_axi_bready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_rdata_lane1,
    s_axi_awready_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_rresp_lane1,
    s_axi_bready_lane1,
    s_axi_arready_lane1,
    s_axi_rvalid_lane1,
    s_axi_arvalid_lane1,
    s_axi_wvalid_lane1,
    s_axi_rdata_lane2,
    s_axi_awready_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_rresp_lane2,
    s_axi_bready_lane2,
    s_axi_arready_lane2,
    s_axi_rvalid_lane2,
    s_axi_arvalid_lane2,
    s_axi_wvalid_lane2,
    s_axi_rdata_lane3,
    s_axi_awready_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_rresp_lane3,
    s_axi_bready_lane3,
    s_axi_arready_lane3,
    s_axi_rvalid_lane3,
    s_axi_arvalid_lane3,
    s_axi_wvalid_lane3,
    init_clk,
    link_reset_out,
    gt_pll_lock,
    sys_reset_out,
    gt_reset_out,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    tx_out_clk);
  output [0:255]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_rready;
  input [31:0]s_axi_awaddr_lane1;
  input [31:0]s_axi_araddr_lane1;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_awvalid_lane1;
  input s_axi_rready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input [31:0]s_axi_araddr_lane2;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_awvalid_lane2;
  input s_axi_rready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input [31:0]s_axi_araddr_lane3;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_awvalid_lane3;
  input s_axi_rready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  output [1:0]s_axi_rresp;
  input s_axi_bready;
  output s_axi_arready;
  output s_axi_rvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_awready_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_bready_lane1;
  output s_axi_arready_lane1;
  output s_axi_rvalid_lane1;
  input s_axi_arvalid_lane1;
  input s_axi_wvalid_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_awready_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_bready_lane2;
  output s_axi_arready_lane2;
  output s_axi_rvalid_lane2;
  input s_axi_arvalid_lane2;
  input s_axi_wvalid_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_awready_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_bready_lane3;
  output s_axi_arready_lane3;
  output s_axi_rvalid_lane3;
  input s_axi_arvalid_lane3;
  input s_axi_wvalid_lane3;
  input init_clk;
  output link_reset_out;
  output gt_pll_lock;
  output sys_reset_out;
  output gt_reset_out;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  output tx_out_clk;

  wire \<const0> ;
  wire aurora_64b66b_rx_0_core_i_n_15;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_reset_sync_n_0;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_i;
  wire init_clk;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire stg5;
  wire sys_reset_out;
  wire sysreset_from_support;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_refclk1
       (.CEB(1'b0),
        .I(gt_refclk1_p),
        .IB(gt_refclk1_n),
        .O(gt_refclk1_out),
        .ODIV2(NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core aurora_64b66b_rx_0_core_i
       (.RX_CHANNEL_UP_reg(rx_channel_up),
        .SYSTEM_RESET_reg(sys_reset_out),
        .gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk),
        .init_clk_0(aurora_64b66b_rx_0_core_i_n_15),
        .lane_up_flop_i(rx_lane_up[0]),
        .lane_up_flop_i_0(rx_lane_up[1]),
        .lane_up_flop_i_1(rx_lane_up[2]),
        .lane_up_flop_i_2(rx_lane_up[3]),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(aurora_64b66b_rx_0_core_i_n_15),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg(user_clk_out),
        .pma_init_r_reg_0(gt_reset_out),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .rx_hard_err(rx_hard_err),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_araddr_lane1(s_axi_araddr_lane1[11:2]),
        .s_axi_araddr_lane2(s_axi_araddr_lane2[11:2]),
        .s_axi_araddr_lane3(s_axi_araddr_lane3[11:2]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1[11:2]),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2[11:2]),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rdata_lane1(\^s_axi_rdata_lane1 ),
        .s_axi_rdata_lane2(\^s_axi_rdata_lane2 ),
        .s_axi_rdata_lane3(\^s_axi_rdata_lane3 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wdata_lane1(s_axi_wdata_lane1[15:0]),
        .s_axi_wdata_lane2(s_axi_wdata_lane2[15:0]),
        .s_axi_wdata_lane3(s_axi_wdata_lane3[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sysreset_from_support(sysreset_from_support),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE clock_module_i
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg (aurora_64b66b_rx_0_core_i_n_15),
        .init_clk(user_clk_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync gt_reset_sync
       (.D(gt_reset_sync_n_0),
        .init_clk(init_clk),
        .pma_init(pma_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0 reset_pb_sync
       (.D(stg5),
        .reset_pb(reset_pb),
        .stg4_reg_0(user_clk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC support_reset_logic_i
       (.D(stg5),
        .\debounce_gt_rst_r_reg[0]_0 (gt_reset_sync_n_0),
        .gt_reset_out(gt_reset_out),
        .init_clk(init_clk),
        .stg5_reg(user_clk_out),
        .sysreset_from_support(sysreset_from_support));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper ultrascale_gt_common_1
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_CONTENTS = "0" *) (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
(* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) (* P_USRCLK2_DIV = "3'b000" *) (* P_USRCLK2_INT_DIV = "0" *) 
(* P_USRCLK_DIV = "3'b000" *) (* P_USRCLK_INT_DIV = "0" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk
   (gtwiz_reset_clk_freerun_in,
    gtwiz_userclk_rx_srcclk_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    lopt,
    lopt_1,
    lopt_2);
  input gtwiz_reset_clk_freerun_in;
  input gtwiz_userclk_rx_srcclk_in;
  input gtwiz_userclk_rx_reset_in;
  output gtwiz_userclk_rx_usrclk_out;
  output gtwiz_userclk_rx_usrclk2_out;
  output gtwiz_userclk_rx_active_out;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_rx_srcclk_in;
  wire gtwiz_userclk_rx_usrclk2_out;
  wire \^lopt ;
  wire \^lopt_1 ;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign gtwiz_userclk_rx_usrclk_out = gtwiz_userclk_rx_usrclk2_out;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gtwiz_userclk_rx_srcclk_in),
        .O(gtwiz_userclk_rx_usrclk2_out));
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ),
        .Q(gtwiz_userclk_rx_active_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ;
  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ;
  wire init_clk;
  wire \^lopt ;
  wire \^lopt_1 ;
  (* async_reg = "true" *) wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(tx_out_clk),
        .O(init_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ),
        .Q(mmcm_not_locked_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_not_locked_out2_INST_0
       (.I0(mmcm_not_locked_out),
        .O(mmcm_not_locked_out2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103
   (E,
    in0,
    drpclk_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtpowergood_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104
   (E,
    in0,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106
   (i_in_out_reg_0,
    in0,
    drpclk_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]drpclk_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    drpclk_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]drpclk_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    drpclk_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    gtwiz_reset_qpll0reset_out,
    in0,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    drpclk_in,
    rxusrclk2_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input in0;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]drpclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire p_1_in;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_2;
  wire [0:0]rxusrclk2_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .drpclk_in(drpclk_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gtwiz_reset_qpll0reset_out[0]_INST_0 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(gtwiz_reset_qpll0reset_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .p_1_in(p_1_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .p_1_in(p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk2_in(rxusrclk2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync3_reg_0(gtwiz_reset_tx_done_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[11]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[14]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(init_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(init_clk_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(init_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(init_clk_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[9:0]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[15:0]),
        .DRPDO(drpdo_out[15:0]),
        .DRPEN(drpen_in[0]),
        .DRPRDY(drprdy_out[0]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[0]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[0],\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[0]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[1:0]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[0]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[19:10]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[31:16]),
        .DRPDO(drpdo_out[31:16]),
        .DRPEN(drpen_in[1]),
        .DRPRDY(drprdy_out[1]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[1]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[1],\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[1]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[3:2]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[1]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[29:20]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[47:32]),
        .DRPDO(drpdo_out[47:32]),
        .DRPEN(drpen_in[2]),
        .DRPRDY(drprdy_out[2]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[2]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[2],\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[2]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[5:4]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[2]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[39:30]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[63:48]),
        .DRPDO(drpdo_out[63:48]),
        .DRPEN(drpen_in[3]),
        .DRPRDY(drprdy_out[3]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[3]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[3],\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[3]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[3]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[7:6]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[3]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire init_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0524),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gt_refclk1_out),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(gt_qplllock_quad1_out),
        .QPLL0LOCKDETCLK(init_clk),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(gt_qpllclk_quad1_out),
        .QPLL0OUTREFCLK(gt_qpllrefclk_quad1_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(gt_qpllrefclklost_quad1_out),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(gt_to_common_qpllreset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ),
        .QPLL1OUTREFCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119
   (gtwiz_reset_tx_done_out,
    rst_in_sync3_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input rst_in_sync3_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire rst_in_sync3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync3_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    drpclk_in);
  output gtwiz_reset_all_sync;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_all_sync;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_all_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__0
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_1;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115
   (in0,
    drpclk_in,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  wire p_0_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116
   (p_1_in,
    gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output p_1_in;
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_tx_any_sync;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_1_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117
   (in0,
    drpclk_in);
  output in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118
   (in0,
    drpclk_in,
    p_1_in);
  output in0;
  input [0:0]drpclk_in;
  input p_1_in;

  wire [0:0]drpclk_in;
  wire in0;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    drpclk_in,
    gtwiz_reset_qpll0lock_in);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__3
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 223280)
`pragma protect data_block
fzkG/4+SEk7Qxd72nyjuSqiWbfsF0iLSRCBX37lQ6WBXpyH8eVDZ9VO7PuOD5Mw0JEmY4ji3PvP6
oRJY2Cj4XR7JrSBZ3N2FexQS4i8Rp6SfV9yrvLjmTiOqhzDak4RUalH3srxJV3AKnNvOF/9klux9
hOTVspcESX7bNkHYtgfmKYh5pxed3095c4ZD54xQ5d1WcKQ6aGeyyJZJEJYuwBKCJtGaIPEB29UU
xgFiGF9SBn4xkNAyKIsbhUeOsFE4rRgNtvkeMiMIkgHsvXk2Mtl6j6X2lDqEOMcYMeeMZyfzF1oY
ag+qEqwBHV/LDVane87ODIFnvqklNmOwVk6SLSiRlZVU8o2R5PsAhkQnbqzwbIi7pOYs/pAXbeeL
qf9ex5lwUPj4FQ+wX56/usaoIhHNgZZhbacyFteq0SIY+aGqqSrtsAwL7BEAP0UqRMsPhq08Uxvx
g853m/egZtZZyEM/d539ANzyvLAtiOqo0zlyqPmEhrW4eQygUPDelMcwVCvdLPEZk/GTNDgcre4t
IyJKG+lKFJJaJ7NKjMcOiB2toEH1TNFyJMe5WeFD/LCM315XCoa3wzzV1BaLXQ+1SHre0uXdPI9q
IDH74G6u2AuChGrBZxSEXIj0Q1hvvYb5M63uQrKGZxtQACWFz+LpCiDu4SrSVHSqHqYhiOyrThS6
dMmSIDqTkZuLQB+UzXJks8w18V0Uc4GcqbdvYFLxl0KNHl12G1CV38W5g6HVWyJSMXg1fSPQ7gVn
eRPV259lMQi6MlaSneca4d63zO/lnv8sym0s5JP/LEwPF3meFaYijqo6a7hjzHpDPpJWVEsS+xBd
NwPs5yehE+TM7aSKKqY44OhG2z2RH6c9kz0Ja9umZt2vDIKhlmdQu61OEV60jRyASnrMFFQVslMd
yfOkS+wSpooXui1WrpTvzRsO1IYbMw3/pEHkH3kU3TJb6w+S2YT0TxhGoBtJsP4UWNStjW1/JsdH
+wkaGJewSq8H1wJGirPRysuwvcP/vsbq8vcB/ue5cgP59QV1T6vbIKr0bpBRD5wpQM2fFdM+xLz9
zVvvZ2MshD/GVzP1l4DMnw2rpslQfCdCkLKbN4XwEQK4SnjRc/r0EYhm8YsEqjc4weWCd8SwAEaH
1wp0kxNd+wRAMzUd99iS6GFeHbaGjYyd+D8IQdW5gIn57xQ1xPeYYF0vN6ZYrCdnw9puWsvO1aDX
kTz//Q55f9GVIOu9L6qx4op5tBjESLIySvmv2Qo6zPH1L/mPEVue3XcPSz16PQwM9nmKA6TsmhLP
/MxGA3huzs+O6zWdLaVqJxAPuFdL5ZEHcGbzEfKo2Hi/nP4CjUNnSTFIIXaMkipyub9GHJGu8mpO
IhclGZijGTPpGq7tp9pxYZrz3/TyLJWIoY8VZOWVoMJv5mZBGO/r3yikNv3TAtNhJxqotSQRrOV7
DkWD3FKBpLPSk4IZHx6iEm3NLYdesAEislKwZ+9xo6UgiOtZz+9NJPBrwU6ZykmHCMAgQ52bPeUS
O4tLRaYGoyhgiNl18TCWH7LQ+o27lvKsH6W+X6Beksr2hU1v7WDTdviStehU9L3TDzLSzcmOaMd5
c1AzGIsbOWloWG185TEtx5uk3UwH6rYSte7Ir/xWYj8I5BuRCHaoRaFjqPGXdjq7kJkASAW/5tP5
oYqJm/hti5FhXAhcfwC4UNBML7dx3+Dn+KeUVfVRiAeja9/WXNhTOhu8TfQmxQ07LNLTYt54KgUZ
MDgcRzSGooHl4r8J53iUZZ+2amEsoIonHvlXFqCQhsnPvRUAAQKuMP9MbDUJAB2xHwxmRHTI44FI
yhOBiCw9i42f3Efsy1EqkEWD+eez/mAir4a7w3Gxe8Z5vgdU2yB1QkEjYzFsbfldLla0jXovcyIa
1mHH0jR+5G5NIZWq5b/7JqC4hIRzSeE7dn8d4uuljthjN/v7Zic1UfRR4HWUBEMFMd8T6TJZkAmO
l+0sucW1TZ9sxAghQPu6UtSUpITgqrm/vxDAY1EB/GK5NMUT56Pkbdt7jEBgikcSGzJriZOzn03N
IAYhChtiG2xIKJNY+N6n9z3nGsaFtbBWY4PzNHZAgWT/opHbMGL69MgjlHsAvkYNpYz164hu/1CW
wTvd6dCz0IUZ/8+sqc1WXhO8K2+LihFpjkdcX1zTSY5JuWBX0sa4O/HtXoEKBWnaiImxMguO6yS0
4gpFdmlvgczOUKtNmEfgii9qPmaTkUGPbOxyvEZnzva8Z47UlC3/QbQGeDuGKZ/LPFdzazUt8Brg
iOF+O1iMD2Yw3GiOVzUvI+M6l+CQKZ7bK8oi9eBVQXuEez5X43cTudbhR9vzEtBCh3CyIJ0mQmNk
8a1aSshICQGIbgYLj2vPGSkWpqR6BImmh5CwnUa4kZXrv1ypo3so9qMSqhSxfxii1YaX8dJ9Q8Au
lVm23unOHg3KOLd8up9mc7O6BYlS9qQu+rqtPtSAMB4Kp1Ipd+DSRVzYx4hTLqshof41NUOyblnz
YjKLPCxUXOWLYvPtYdfMR0WKnmrKHjEqFQtCuO3kGG3rFkMR1RJalkcEPetK4aFU1ZIWmiKL8nBp
hjK3BWtvL+OPo7W2txH7fkuK1YLnUZFzYct5TvwlvDFazZj0rynUx3ImusfP6VPezl33LFL1mgtN
S6y1fqH/viOm+f013RnyyZM488j033cy8qDfSZ67DT4VCRkcV3HVQ8yMlcy+O7h1xfm4Wjc6VfNL
eCbHXVFnzu+5J12rw3kQGx82zuyIibrQK8axkY06Mm6kgQYFvpluATnwSpSH9rwBVlD9mQ/RFIGH
hVAvIAJ1S7Q192UAXQU+Dw64GEV+AK6Wrhkr/0Jh7yuo3/ZZYpHd96DjelTgtxC3XST5Efz22hpG
pM3MAfRusdvTp/Mdfeq6nzJllATgkct/0axSZcJWla2BhaDvUrQb7Kjdu5neghti7Yb5J7n3pXMD
dg0euDNvbZhD5OmXTmVlW22BTm98aZWnWqfGbspay2OjvQDIxDIWuxUBDvRU3Fqxug/DNAVREkg7
2cJkNrD7NUS7gP8OGzPQGtGrA1szBllXhQAi6FmmQZLn7YIOaSw0zGbZ8Y1k8KCpP1EMjKConkYg
GowNW+J9vV4csA8vOlcYYjYmZjJ1qOQuAUr1c81jCC63iKDNOA5BZ9s8fluUbPrrbIfbJqAoMHYO
udO4gunLnRBj7ZBjEK5W3JZd8yI3lRV3BWHUscIRfl0QR290llQvOBkF318V/x69WhuvkaJ8dQs0
MifZo674MWMPmIpRs9Ghx1OCCi0VKquG+OXF3c3RubTvQZnl+lnhh9fVbHiVXtWHnrrb6ep45d3i
lCg8m/SSopv7z22RLTS45hlgcj7h3jizaOQc1xnkTb2stirQjwFEFKUpWzFm6W9XwNB5wScDxaFl
Afwo76/HqUaj4bd/czaxCoGPy3Gm+MjSFQL9B2WCW0lZb0rOItLdPkkz50+SxsEOqco2/VR9W0I/
TC2gPdKz39Mm/nYCQ0zFcJtLkCwHim+ycAaS+k6sXq5254nGqdp/IGl7pVzP239pBh6TEDG6nyxr
ZuzoJn0cE7popzlyrCviHPlZU2VmI0iBB169+A4wnRwZWYRn1O56hHsDfV645azo9m/zvTvibv/m
kM0SbH1tAw8hEbElZ1cL9T9mwQpKW23uYCH6MwTjHqcerIAw7l0Pg+0SItfMTjTKiZQWUmm/Wtb4
Qycdl7rzF3wRAICbt8RmSBrihAPZSlr62CDNyBp3cVK6LzzpYYUomaomND/5qFPA6BCPJn1op5LT
mxYEAqB5eCoBhsTiDzNdvyG5GkJ3U+FhGJtFeTr0KsCtz7/woze6Qx6NzE0HWEiSuZIr8pB3ncT9
GX65SaSQkEIFPSF21UAK4JZ2Wwb3Whuajy9Jg7et3rb3xVvN7OwkhH/isKJXrFn4THas9QMLyXi0
zazA9GpK29TDGWtxIhX9L92WC8aNsii+tFjvP/KOyz783/VTuSmCdOd/bCu2k27O3x5JBLBpUP8i
s+V4qJi0Gd5bUF26QN7UvYVvKSGdXK3xQdEXMYYkrRvXIXV/D9kOLH//q7J78mrLxcfBF3vZCXwS
O/XmmKPAFvMgX4VDcjnzODqvqJgG2QeGDUr7M+xODQrXtkwW9LlSxKSF9fKd4ZcmZHJb3ICj/P7c
Ha8gftY1rIEi7eMQimaL7OHyXLgKiXG6Q5YLGP7ovGvQm+aY1DBuPSigYu4DCZfHRnHiwxmUh81L
syiZE0/3CSBogA6pLx0vLodZhkz/nWUN59uCT0fcW3714iDg6ChCb7EcjZquvbcj3tFEklNYROA9
i2wpfxKrVCWDsJlYfwpbHFHFD2U5yVLrCCHkn0PnvIzRsLUJQDTaeq+qVfdCana1N3kib4PCfB+b
yCWzigsShDi2q2PenoJ0SAYxqLDrCtdNnvX9l8GQ6b9sTI/VIa/cmfdAntLNlYXY1I+Cf8Nehq41
teWxX5HxJWRUlge3FJdwK2MQNeQOLEUuuW16gohjzG2NyILUQ2b0u94VLoTdRW5Gl1buXAPRFdL8
xq++aJW9VFC4AcpLKTmAqxZ6DXmH8tx+S2eu3D7totsWYPYQx/kOMxbJB9WQ1om0sWImyeoa0p8j
fYvbiBz3Lplh/Vk77nfNZPLyNR39ADgaQmzpiwcq6T/iH2TkOBQJHPs38LqWdI+1FWAIqgF4i+1m
DjQvHin3bMSkNlyXUYTf+SrxJQ87EVFNt6DVKvd2EaW30T+hAwtYzKGSF3AI9MUBh82TdQerFseS
xBiqUGbtHxV3bBmEos3d0c3imvCH8s+k2yhKL1CK4AlVUvvD0GFcSSGQm2BOjuf0Dkl38+Muc8bp
vuNJHkWqan1cEheY6AMbmy+7fyB0SVap8gpijPxQirVkw9GZqghbuhGQxVDbdQmkJf3iKCUpGuVP
GJPfcuqjDfiW+qhpwn4weaN9ljL9abk4O4mJdQI2PYooeu5OOArPEaR0vE0/6CrvXWDuAwLpcYd0
z4QCJQeDJ7ny0w8Er4sFKzm7N+apLhrTF2LVIGPxI5Qbdf/NgcIa1Z9/fVdiJaE1W3ykMlRllDsT
z4WlszK25j1zacV79OuHL6B/bt4YIeOQbeTEr2avS7gYfyxtkHqNLBFhw+2qGu075jSrni7swJ1Z
mMwiFgXlJp1SjrhnJIP6lvJRhRK+d4r+47LsOResUYbPzYV7e0pIPBiYQ70UjzKzYHYA/CXFH5tW
y7yeUhfqwcMr4WGuyOz1gvebtpJTIYk3zkYUYR3jnavXMirnDXH82EUVNqga9ugFH41RmFDjAqxl
qzejrDhdatlvfgsMX9kSANWVk7nO2s0DxnAdRYB4S8zqNPwmIc+lICmTJmB17APTLQZkX7NpPjum
LN0LaEfZ5oeROet2Z9K65ZYwH3vDgMvMkLuYrGePVH33rHmfyiywySB+DxC7a+Dy+MZNQBQnR+Sb
kwUtzSLlpiGCIrG37y+pahDbndr5etczNz8/KymN9kgceMw05Y001sEOgIdRqtuTNhHVXDx9HEYC
lNYTyvMjeGAWwCsauqoJCETfS4ORBVF1kxI2wGKjtxGp+sFDRdEHYoVWAVaXAicFZZ5Ip2q6/wzl
zme8MBTm0TJgYswgwCKE7oVrUfocpIIiaYDi4B3EfpWGohDacDNFy5cGYHHci7tSTlCuAGXmlyyJ
p+m9Pax2G0MbooJmmahGvmosrxUwy+jfxGoHkuQhy7HvWKPhL/hTTeDKf6lNvvWdI/ONTJdLVo75
7q3EW0OIY4P23a521Jc54Zll+hXQ+85DeAJCagGmyyycY0n2ziqaK/pRpmSZtC6Jcxy80ioukprV
cbeFQSA2m+mFdNuNmmG8qqNl9Cv7wfiVlLn4edE/zMXzq/GEAyfdTcm+ek0zVrnSzgKLWHfcElu4
GNrczWGQ7GC9ZsgNVgjxAGHNaft8mYNMauxGGZ6RdgCpGScxkEug7umB6hZpOA3JQ1+zixLT2MdE
RC+vALgPwUjVVczzuWKNQSNkDm5nrJ3Iu4kUjaqskx8fbSZmMXaVL7v2RUhs2PT02oPW/gdD6xwR
9hJI+fWBnz0t7oMt1Vc+SfsWl+Ot3AvtunMKHcG90wSx1d7B/RnebQab2/11aagaWmB9XSN1tnfs
R8IH266WSS/7OYtTLbQMaVc/uwBawilUa9PLc0o+TNxyF1smC/md/a7hVDlH40kRK2QmyFe8pV8c
2dntt9n6buXz0tSbSkmreg4ku0lEL3dZFgh7M1F+t9mZeS8yu5ilcW2O0x1yk0cV9wlViOH6JuYM
WKE28w2a32FMLSoCOVckP58TIcvJK8L3bGIRNolvSbZ171m2dLkaOIe1kGmTfhG3Pt3EYUn/XRVy
QOU67030NCRVz6zo+SIiXYpBCsX04PmEzGYpYh0HIlsHNjELK1p4V3LLq0hsjxj5ey889zDGWPgK
7MvKvN41mhLbfK8JbaHbwbnQ/TODny67ATkSyBeVe6hME08sc6g4JC03YZq6Yliwseqw/juW0V9a
we9NlAI0Ji4M4NHYs7jkNiBcl0XZksS0VTGo2uKtNcNaa4l50K5gIRnGAL80BddDBBvlE6OCMhMe
97uunrR62X3TJpwwmheAprQun1TAIw3dv0dPlQVU+ynCYS9XtmuChoGpEAkCzgZk8ssHfs97uq/a
y0Mca67tI4dfvHxxF5HqRDC11VsOwUoi3v9LoY2AMq12gOVBVz95euxeOlNQ9vUFfHN2RKPNAD1f
JwngeLVlM1Dqa2A1hbdwDNzV77SixQ/d7PUsS7jLKiI19BjLJmbczc6aSEGjnKWTJ8dzS9vUHvtQ
qM9mnveOztQtOWYaOpgQMk1x+kwM43dzsGz2zGCROx6HtoHJIB3hYIUwJQ3c7d5Xoxr3RtatW/e+
bzRLOGcMNQh0YINgd9DkrVOjky0tcL+MMRxHJv3+oLiJ9otwtQK+LKM64pxE+r9WvIHHsMIAhvaw
mxjSdyQwmUhiIsDRWaU1fLVSpkK8FhY6APVF+Kg6+fqQXaOo5fNCodtu5CZ3Nc2qVvniUhBUlb7m
Tfk9uoPHv200UtLFd2T9uM6Yv90CDxC1X5q5Yx6TFgGdPk7xL9R44Q5JAcN9EnssXWk9BBqsFzhy
N/QYEvzQOSVKwbLEuNPhdNEeIGiANzqoSibtHUkLM+OJG/zR6J561TJF95ZI/UkZvIQhui8fX7id
vBiDzsyyKN2LKair/Tu9/m+uw32DDOdptIQvQIdL30rGIw9hCdVxf1ViTJchwvPrLKghdij8MPA/
CmdfGQDSU/JePuMnj1QG2jgWL1fhajCIvYBztJru9vh+weAx3Hqi3mAyouOACjOh3Lc9KUbaggiR
Se/WdpYyCjnKaG3KmskthhgaNdZED0hfE76hM0Qzcf/9ojGc0u+KulrIp5Vrfy0VXYw5+tunU8of
5jnNRkeNDTNeegrGKWgHLdhrbN8bONBVl3xE/hCT8x/hyHZngQZx0mDyXKfFXm8ImuhDvdHknXwg
z6vzfH+BTPiePu0WqzhQkqVRfHR6Aos74mlnP6vPDbh+X8Xr/13g+XyKK+jx3lwPyjOYOMN3q95P
8/7xpynw4ALptYaHD9wKiFZtjYEFyWWlu71FD0bi128CYZefV1nmZ52qga7cDv62SGWBgv3VKma8
BEZPoOHjDEJqYkOh5FBlwAGfVX3JFQEGwYPoY2GgjTkxdabTevr+XcJDHbXAOHgWDwkOog8x8wbx
kXwm2p9CboCpl7auABn9FPS2D2QXDieQNer5+0HiveR/XGqNL1pJG9kDo/AMg1ogVfQLE+X1g45c
QicH7FCeQcLccLa4KU0iav+07+vsDv06YavtqTSnMnGSQPvNWw2SgBl7OpraU/FpGJgJLtLmZlpn
FUm8rwQlI29yf+fdEOH9k2pH6UvHtWtRRjsmeW3fDdfUijVyexDqJUV0Hf18kkyzyjuChcI7Kj4n
Ii8vlSpw/jxL09fxIQHaO7cCLYy7kSlISCSL13YlIIha6Z5/z8KzLx+rFT9F+Oja4Dx2KDU0dTq7
JyqlaY7dFlOKPj1ucjEMP+z7xtAEG4KKryUuhO/1l0WQdNAjGGAWB2Jz1Ryr0BiFNjiAbXlQrqv0
ANDWqIxsC8aI+0PJBphAvxlWrJyMT2P9KqPVMk/Guxy236jGmAk3uH9uIsq0SEqsRm2Kzz+ptkiR
KDLFDy2vbL2bnXY1ivvfi2fqqsgcvDAohJWryInTyyclPea3GdFi3SMi1ars12VPCxJ45YxlcYwN
qQLEhUVA+rJPH4zP8V6gtxM8cPs/IQP/ohJ9zLXVd1h0Dz/fcQ3l30KZNK7mJDwXNmCc2QOXfw8S
w1PYRaBW26EAcOejSJTXbQoGUV4U89qO0oSQGgsFHOMVYrWG08vsbu5AR/Scr+nhMoNEn8MyEccD
6RDaFz+/ukZIxS000rua7ycdyKYeTPCYyEsuoA03NgFR0rWIzwDTQIj1Kw+Y8zsEXjmTjlADLH1X
DPXF3mWkbbf7WGCxcLvagUTLQzhWH5xZBoGCAt5KVVc+sl3+c9tCsSUpdmNKaDdWG8uUxVE/u5N/
rEbcX+AbSHjcvr6T400nZzZVSrGWpk+i8AKgrWwY3vcqZfMGOT4xYb6XMq2D4Fca9XYIZWNuC386
OjNOVlGiyjriHVsGbTyM7JbejaIhCGkSA6zI2iXgjv7QA7f9JAfQI1C2crZeoRs/ui7SbzGN1Y7M
ClB/QSzP4XgxLnH6QBaHJ5IcqKVg0Z2wu7knOhapyNIca1yxyqA4+OCxgGAyzwsaR8NhB+tMNqSu
Asm81+bukNajtZe1DRnAJcT6Ybcn5ccX2PDMdqRwmGYmtv11LDGTPphZOa3ItoUI7ByFo5jEAEb7
YKJu74A+/cKCfBsX5byZdnA1FOUEQVns2p6LPROX/yx3b02JWJcTMSPBOkWotu2R6Tc13AEul9u/
sedmIOQCq16EEdaOi20/uO5Qj/ITCj34cCNgCcO4yJK3iekJcgOaJiDjJwO8crmWScn2jJxCIyyg
Rz+JTAoqrp/gNYSVQHJxSYjHuVURg8BTfjY5MvR7BfXLx0c42x+SG3g5m6Kmyx+h3/6r9nVMdL1M
oRolRgSpdeO1jKbc0TDcuZSWRMt5y0YfNn2cvefgOFOKzznxvFaAWO95wtKTIHRIjmVsqz1YXNAV
eiXQLUZ23IRh3wo6CNnxy1F5e41NKp9Q3uI8TAb4dguCaXIq9VLT2NWrdbN+RH4otaL1Q6pQMUFh
X9iCMxD5viroM+aP42sULWrUBSqrG5ccK7WY/tujKIv1BaBgVYq3qWjClMIKZFUBkNHufVSXtcME
aRYBu5MkXGjH/RBfKN0sItuS4SRkpQQDqGxutBsz768kSlbSEBF1b/KkGNfw01RYWHRGv89z5A6s
bC8QvBeLeO7P0a1AucQy26wCe0C5wZKZV8Hplxj30q074qYKMRbrxtdWBviIFZv/YwI6tL/IA4e5
4+NKc1mHzBUe9RgbJd03tPvnL1xRz789hH1kbFGypWWPmj0ZeevqXhTLgt+7+jFxwtgSis8Hietv
7abmD6o9sUrkvvL+oAgFAj05sF5Gja8lWXa9nGF287fsqgAsrICLyU5axSMq7rClP1mIEAJ09UVV
hBQg/Hmr542el48wfk8WLl0UB0rIITwj6rrUQPljFDih9XdgEC7wAXp3GNC45nohcLaqirZ/N9W/
efVSS3vZ1fLXTAbpbT+u8kk2/FgxKG2SCdCAFmkCI1Kc11h1ELZWlUjD9SaeWPe/4/Sxf3a0HPuR
4x5lxE0JXBMl2d3wRfAGuTmCK4LVTiOwNosOYI4lxWLAKfMG9RiuZ0LfpyNsgdzFfWky4skzEGin
AMMUzsVfTnhiiBGxlRDaoTKff4WkjoPLqiNTl6f1vu0slw+8RqBZuRBP/ztk0abdcxajcY67bzJf
LRWRo9fd1ORN1Lxm2luUaSHWz+58TpOwMHFj9n5nk94XRtY5nicOeUWsN+EfmzuFfXpuI5Pby6rC
Jm3Kcb8GVyzcsBJBTKWO/1X0iZiRQokHsKTAkY4lLkQ1tdlrYZeJWpuojVQ1lBwsR6ijld3ab2EA
3tCiuPC14Ir3M2QAJc1gMce7SHahfOXbx+hXTi+m0mB03Yly7T7noX/bMbdekjtfVkyd2AHydTSF
JK/ry0wD+H7hVm2uFTEDSxkD/vftqByCBFHMCmmvbmvSZT5M0vu4aFuIf6eWrurxJmoAYTkcMFEv
koK4fwgW2Y++xYEnvq5kKkQU3OQ+xw6waMz0Umz8aaZgAIBHYb05qh0E0V/lIXrDjN/R3a3+udab
MZ1sIfxphjb+/Dkdaqop3Sw86C5mR9O3U2jF2sZgM8F03FSaNuEA5upjo9PJkkdEl492jyq/yfm0
Y95LV2/ciU1JRHRwMy4dORH9NxiOxfDbhjJQiIb1JZdUPBBAXknz9RD5t8jT1xH2nodz/uif87z1
SwD656aPWPHWuipmWKwbttllt7HMDnRJFAA+F/IfTLMwhbPl4qFg5GR6jZucLYzE4vf2FUKEaFkF
W1LZuYhwqDmaf4VNMxTGOA+VFYWvxeIX3yl5kqrw/wAA5JguBS7D2lTnoPnsyoIvu7oBgyXq3CcP
6OB/9HkcrN4zEcUbGWuRP6o0iR14BSAhcXV/7YJFOX5sHD4mPDdZX6+HikfgDIquYeVYaGyAQn6T
+DXV/ddiXS4bm1buki8pYEggULeSagsATpeFba0RbYFEMjv4NtW3j6v1g0l4p3rCfcrs7igN6dI6
jnjJm0uDSKxGAFf+yA+LdDgaQLnea8qBQooks8XccCyzXxlCTgPkEnWtoupV1S2fSXI/R6x8Xni+
n6Y12qvZJs77cjcUGUIGOmVz7/GRaD3+w+rvSZcV7/1IEOILk5q+/+Zr+BeIGn4+9pCfMx3Drg+f
HfZvaRs1VgE8c1Tsmvnuguga7cXWL9gaOBVr5BVDhJyG+iiYjd7XyvMEFjtIdPfjDI5c+Pf6yUPH
1GuScmK4fOZFwviVQRPpUfP/aJWra3XWiEq9vRD7HOj8f+ueijc5+jsF/sg9qWm6TAvBloIkJjpP
gDjDQlrCUIitIax7oKTu3S4KYhTI33Dl5vl8QiGgc/7lzPImgsw2G8/zHThQ7uOdaXGry1QLD3+9
y0jPssIEEdkLjkSom58DPnqZsOU5srGhFXJYHGtxw/MCIFxfItEQAcvVPicGtSLbE0hzOE2Q2f/l
jE6xMBir7RMeMAlSORxTWBYR4oFYoMDWyJVy8/fn5WlR2MimNOH8kMDVOhYJgr2bxlFyLCECf52A
lvPmJ7/mXuwlnWxUPaG+xFwgNyrDWYI4dWCsvphtvbSq7qPPjJOcYkpSGfnI3rUSi1GbxVjYhijS
lXqF6IGVdAeLpsnuWSyx2alzKbuCe7tCJTlLrH2mtcf/9bWpECOXETMDPTh6r/zmtispKxH1sChd
uo4u4dy8fmJ3PdjWjNNeCLxi1XynWiiqXPz93tWqrsecQYSm9/wKSTCAwSpxLwwRi3WPP0RwrPvR
88EOgiNajpzpAdOa//skszwbF3+2iK4oWtd6P5ABBcQavj0ORYUPOCIsPjK3ZqJ2LISYE0MClvAp
DnIHfb73U+9NT3koLubL5Bx1CKaKvwRJ2PLNh9GTne2juDKV+ofy1VWz3uFW3wVhhP88B++g3QWc
dlCwv+9e4TIRbUqiJ+Gaa3UXnlCw3QLsQfZ5zMm8Jth3eGOiAK//XHvYYO29v4phMVFYG7RNT5Zh
Q5EZz9GB42BT9gwoBEQwr+0FfcH9A1q4G42Zv7W+/RE2oZ8GWMsiwKH6K3nYPgH6JUcb3iWs46qO
GmNDw/o9YAN4Wlyp87t18GpvNY0CYU8+U6RwYeLYT0wIXx5gBk3EgSPhvZSnNtBAr9kdqZmaD6E0
YoojnAXYPniJogijorfqErH4Kbi51HFcJKhVRYlWyQkKAOEQuAEvCEN4TtuPBo4G/+W7n01QyibH
fo5wLtBinC4fF2N67/2U1D2gCPZJ25mZGf4P0iAPsVENoRqrTMr7z9Ur4vaL4QEEUCJTdroEQ4xb
pdT/dK2aHHYYoiRcdOEbHRpl2/aUCQbvPKiFbhgT3p3dKpuy5ZPedkj+gdiXQepGFJfBJkzi9aio
Bz/3X/Eq8eiM75zzIW/tTIub8im5pVPLiCbDRwHi8HgO/7fp5bdKssY8zNrWX7mfSgnDLggx/XvK
rQ74TySsoWj1zJWL5V0QJiFgYvU01w824A6w82bu7gITugAQy/j04iNrb3ONaWJ7SgZe/tese/XD
ZkORxku9oI1RSJOI9Z1NutMGzo1BurV0FEVTuMC63yTw4G+R44b16EW3uTUu9eSqgmnZE+GDU0xD
xufJKuT3gi9YhH+MCHyjhZG04v7TM3L0swXpQhdwNdNjOjC0alGM9Nt9mueXc2XQzeGxgCgIRSeo
FiHkquMBkPm5eeFUmlSD/buxCkO84h8zytc385B2ZXEyXOue9GUlJP5AtU1BvnCkXhqwYdsV1KVs
zRjG5Yf5aGiZSJSyxrhYZd/dqBU/g1cqAnW8Ni7Sf26tLsF2XewYk2fbkIS3Wm2LCwEwa1kPjXZz
8iLK8RYSmHOr2vVF1auKaMq85gpWX3EOHtHUSH+kvW1nyvBtm4oyw8SqhuEp99PbGGLC2oduHJeI
oLhGSo5wYydZAmZNX79Lkll/x6MWyBmOboeXzpdgmNmHo2D5JVrEOBfD4e9YzMj5EED3UXBWqj7P
blPd4ixEu/8DFZuwfUBSMDCEOdY+geVPZOf+SJudAl15p/3VNFRrUgsPd9p4WA5QDISbItDo4qCx
ZfmUNaqQDiIMx7l57OFtcyyrte0D9zuILWI9SbBhNE5rqxbri9taPz92uD5aX/9GHsONIFbs+rWV
XC0fnBD/tBHNzmQu1w/Q6OzDE1XktZdfQojTzte9oaZy3nEE63sXj8IOYoyvv5CbDIdOZHvfpiyu
TgSmrGp334Kn5Rl8GYTV14UeUdH8lsjU1lEwfU0kkiqZSC4RxPV9hN0ekclod612by1TX/HWNoos
1rjhrJ5/tbhAfBc0gTYCcNzLBRxuAGJzAOEMXXpprwOBReMk8CyrfGAxICkqW3j4tIYqm5blGCmT
Cq7MZe9QCdzOmx2pU9LToSTamhb8WBXBzRL34brExedvyjzO+ce2PwOo+bHVidgjtfvAD/0irrTs
+ZiFDpvey2/JdX/MAI+g3eWudu/QtCUaYRFXQRvhwKjMQsr1gjx8AUnRKicVZVVSZq4n4EnPGZHH
MYGrCINxVRVeeAIYJFkPnsjfkSROG9qcBKzIf9bOI0b6G0JfuVsTNSfpkz/OZIrQgdIVnXSuuxUI
gue9Y0jx3fuEUwVzWWOMCBvii/hWKrRVij6mRRWj8Mnb7fptGZC4tGBMtoW/B+nkCNe1oVI84A7t
klVIcsdfY/q5WsjFQFMX5K5dANRux7v7zxiopFhvfJVR270cdiVA7NX9Y2yFyNy6+2eYQg/VZOKb
4ACa5hzy9dKhRdR887EVhCWg9up7X1PJ4quyL/zTukA8cCylnxEK9J1HOzDZhrPA78wysccgVhwe
emp1quiPL+cdUj/9SJdDpSOhpSsqFtno6ZfVTCK/AQjKqxV40w3BIOsmhhvTfZLzgfX8NmKqkcsO
5QHSRJyhKbLJ/D3fgyDDNxKZD9kKqK/i6ipFi04VgdZFP9dqU7TvH1C2Gc/2DlMRO5Ea0aymOsqm
D/fkUejYfUTlxqrus5zcMvhmRWzLWyfnjLnIjjhG3zLIDr0sIcJz4UUkLQVOWABAtPT2GjtP6LpA
MU5EsfefphsAhu5/8fuexJasCPnyinlOORSScy28dYHmvi/lQaNcb03sgc/VzwUy68IG1+w6jiBo
ot50AAAAMsYoQvanQkYECVatRbkNVwmLxvVwNnWj62rMn9TqQNS4JCj/5c1y/nL2pkWHwr17eAS4
U4ui15yXRVjgL1OlU79WlOhXoybbkt5qX/a4kYLyx6n/YP/0Qs0FzzuzRGvm01FJE4q04vOW+/ge
c1bHb8KTSGWwj1hE2opxVKSRjsZn4/zACbHRjX/Xj7iEaph4/HDI7tATXTSkyXPDicUMNA7b6w01
q1nblEqDewQRbR6EMjPtWy++qrVECRZnG3FOxV4xuGblrFNNqQazRXDNjamIbCq4B1XGvCldxjKp
iPyl2tIk+No3hT+c9KwRR7+qCN/+9NFd52P/UTbbt0qjR0XFcioGDxUB2ocBOopqju4wQ9wlKAmf
YZFFewMJZtsjABDCRGI+FElWpGV2w3VMWlojDFpn0yTJP873C1YfgtH6OaQjGOQ1ewxZ/X1Pronk
Cjztpa9KpkV/db7Rf8/d43OG2KY77UcfrkFSvL1/Rqel9M+XjKYXozKwt8TC86ocblUrwpeDkRIC
oX/NCGv43RGaPLwaloGnlA6G2sRB/orCXVVkgc25UiDge9eCKxjZUQ7NmHFUF+zv+Ur9/JK4Tea2
ieLusGBES5wDMD9ifD+v7FSOwjmL3bFp7q70g4i90fW3cG+qyn8BhPoWkK++hz60SgQhClirDktQ
9RlpURFxuJQLv0MBznuuZ6eKY2IDWwf180E3oC9FWDqpk85e63G+VT83dgz35Lfug5JrR/DSTtDz
tx7lCpd3jo8Uc4NVO0j/RXHSyJPXKnDXhQsa8SJwv4/1LdHjVMivCiJ3ewAFlwNyeMrb5cSt0YgW
MNFcOqpnt/phPv0rbk+vOU71XKbYNuCyZu//6f4hixgeHiATikq8jjEeTeZ5+c8b82LVL5kKKB/Z
cBcmi5Tul9hvE7Rttz6nXETWhvodnIpAWuLKMYLy+kD1R3VKrcJZwlk+1PgebHwWu02eKKXaEtub
NNGmjCDfoRlAKyUugVEiVOzyuMyeOS8ozpyPhF0AtA2jJg6Xf/7+RUYUVZvzac5mxPUO3u+33HVn
oy0KFjrWFkjG29dR7snXCo4dl/QLI3zO9R2OMRGOOHR2LIIN1F3wFXnbW0rErAWO1Y5Pd8zHIB8s
pMWcsHPB3xxhZp+FHn6KdXS4lwi0w2l4ExVgm4Ymo6xKXsBkJsB+LcFcyhZysJUHVZGK1NnmbEh0
sE98ExSa45ksdxpAHDsIgzLCjI09ayEOMvu+YcAHRJdwWzdjHWYHvFT4jfMYWt5Lt5FBQLp3CKoG
NhXJn4/XDzaGSzW14Lyd9RSVtWfZhCgjoY0JW8cfnL2LIY5MgFDYIEjCqNQePKqex0YRXMWUP1sJ
HlHFqIF4xFCaTrRR1x1bdwmQJgso80taaiypePqwzwcuhvgcck/PEKMVL/Z2SEgDSSpcMHNodtPq
WPy7/btOl6/zfgPmvr2AhZxlddRpDVGzwLcYUUoGWY2u2Fhys+7c8/Pc1hTiTyUYeyFoNlNmQDCX
qi3COcA1377PDYmQW2C+iqSC35Uet9+0PQoAh2bgbWWOlzjL0rAN1UWhptqn2vxNrkK9zaLrRurT
jZNm3Kjk5PHkeCzs8LTiPQyac+bgeH40/uLOD4KSewlWOx4C9yIA97jIEmiz/hLofjM4lGYLJfps
S+Qq/t1ULmodxHimhpDo+wS8F7EzpNPbxFZBs5u20tdNZ+htpn04PyIJskdJ1AC5GuJ7d8ucw+vn
nU833QN+34jB00Z0c5rhjAHuwidS9emAl4AkdbUfWrOP3yUOHm1jTIcoMJpACZj+2nU0vI6eLgRJ
tPMV7IN7A4wJuB/7ZIpUpttabMGVyUwiuErgzmnPxIownKYhZy0mOmZEpsalVujh2ptcgQbCRugj
vmQipf2L8zyd7KITB3gBD39HdApGSMzK7ZyUGLy15cY8IZqnUD0TSrNEGljQw0/akQduT3iwiMoh
inwGkJ/AbE2xo8Cffoc9M8ZakXAEB8KS6x+QvPpi6ie7FjCtiYQqqaSDzzUjTuGlO9CPmzbiu8pD
6w79e6FwAwtq59W3KwX6uxcDk0xdciNu5sNoMMRe5QIE8mOJ0dsTqjSw/1uO4qLzuJQKHZVbLzL2
THORSGTMJxo361lRlN+SLRy70J5neKVUF9DDBOOyDLML8p2hW26manhZVb96qzEzaxEXVIKwwMfT
PdmZGvbiJDQcFRRPgjD9kDfQX/nRUbCshsk1tPNjstVaKKuQH12lgmCoAyEmgt4rjnfpa+OJAxOX
u3kXfY2HHxEbUzTzSExvPxX4STn6f754+Rvi6CQuty3an1EsNyP1TY7Z0FT71dRrhsJ/jrNNOJg2
TWJzXOBTtS3LLwy3aN4wkTUOkZhHai+/Pbm0xq94qfr8PC9WFLsFd+gbigeWc4Nuo2V8xbWv245o
azJLytzfHN41kvIOxQzdwgyiXLvVwWYDrQBdceIKRoxG5x5ztH+Pyd/A3Ex/9lr/sMSbhO2nwDr0
VB75u856r0ldY3DOqBof7dZbVz7piSRL4aiPZ7hYsxcJlsDr2M9+e8xVIM2bazGqM6HsKpzOy1iq
UA/Z9CCw3Nquo9d9uisldYsodhHFI8XF/tUxNpnZcT7F1pFtuZo9+Icq9g5mYsuMOgP0Kh4NWAIJ
oC5lTXU7PDAoetsh2YL5ZM2rxEw5Xy9vXDT8ok1o8EqH8NjD/YAyjgyfQnKGKSKj0avck6WhV6ED
iNKKrWLjxwZFFBHPBUjhCURCijDFyQp8uToboQsd2LjHwBqO+sBDN1a0+doI31u3L8H/PkLCyGOe
RVF4UY5+qbPIwWFDtW7HdW4VDJP/WP/tfT5vFlg1XMLc3vmN588me8QII0ZZZZYQd5Y5Av+jy6jd
T8TXWTiEmR3258+mHEOzW3PQAXwVyAPqMxglx5ePogrdQw4RxU24XFsDzd6iIJLfA5Ua22c/ZvkZ
Uf+UDkqdQ0o7HCHt6Esg39hGxSNSR4pGGpjiSQc+zy8fO6nLzuYpChOScJ1vGlMClBqG6raFUzUN
TX4dAdpRUDugnxxwLQAEZ9eTEOoZV5Ipcu7+8jAZagtzkbRQl2tkbhHJv/SXdtUYEJPo9CnQYhrS
ZFH88QvHjGya9y3hKVvSsy4xVk4Mt270pKb2LYEjaHLDZyyzonGZdNoxacYRj3MxjU27wOL8gwA2
7iq9vwHI4NB1IgRvTU0R979PFFXamaXaFaU0unyyu4RVRPYNmlu0i9v7Q9y+AbExsTN3hawIoWKn
xg3neIq1UrY7rZU2NzBvcslv1kJy7wosNDEhlJKmL/TbPJzmA61nkMxp57mynHEMmWvpOxWCf37H
PAQ+SvyMhKQGRrc99IIlmovCZMc1oG5rdVp4qntDp/rAz6WnSoK3Iot1i/ocT47rDOHFsUzo6H6Y
RWN2t6L3H+CfBf0gBA95BeLVHVvSzvl2frqav2OysKqPSLyuPje4XMSh82ji6Oi6CZISLbL6ePdt
fIBe/HrCZgtmyNIu4JZUVhcrWtVawyj43GqVIMzSdKMyThIfvKyrAexf/9a3qKhIt1UQ6S84lnvQ
dY39spe1SLD3KbqqHvScKH/skva3T9WgdW0OTOxT090HonRZiFGCBzMg9X9Gl2pqdxDDdN8ZJ7cc
RzvIVfrajgaU6EKn7gjDnyaxGSOkd+QWZz7tmee1sY1eqzZeRfXLmANCpaxXZR3xDCDCz51ClGhx
53zuG8/MUOoatS/p1EFFUgOd/x5nQs+sbhUOnrPGtURTCpCPaKOe56GI8UtV/qgSrFDRWSHxq8yD
VkmwsKMinqhHcL1OVYFjNXZPW30vS6KpD5sKAuyPxz7gqcDyGhwd/LVhTWxKyyGOc33qbGeo64pk
OvCBS4lA8ygtx8TssIyT6MLWhD9j1AruvW7osK315h5zwlmUeAW+39AKJ6VzYBacnbbR/k5vF6wD
RBmhhWyJVYLbIiSuAd6pYKORjLiIAdj3iQRn0JMEXzymk64+uPpF/4uuXeOuNUHnWo8qomBCJeS0
MO5CdcxB8ATyWJem0T9Fn7srYO50BOWI3vhG7PgKK0kpIgD7OM+b3vfEVnN9owRXy9KE4ncrn0wl
quudhfHb85zRKOYwTwtc9WqNflbjpQntreWC9qPykuUse/8YfqCGlScGHtcHwTO5TqX35tYI5fh4
lhnGGVhGU6IGFLPtQJ8GCv/MSdY8d83ZGNwdVlE12y4y5b6C1+VTWsfmpqan/j1EO41S9dLYgG4p
xA2Dnq4fOcEv+XUvQ5nxGaAXRmdwIpIyP5K03F7mysmuSNTuVUDInfughcEdLx29FcmPXazf5u/N
8R16M+AHZT38PiSLIbzd1K3xHFRNQd4gVfV07zkI8yz1KFiLPmSAw7ucyREar/SmePMs4Hg+R1Kq
5ScvKzWKWscke/POIjf8M2dzSV8i6lMZi20Z3C7Y735tLKgoxeleb19oq5wiB2ftF5U1mgmS4gmN
G1+XYTfNA3ftCc02xpmQCI7g6rn/7P+Gcep/dRqjQZ1gZS+AogyH97es1myixVjN0aDyVx0JJhVr
7/KvtUqm0LpoRPpc42deFGztDZ85xHMh7sxsNDuJKh0ULEsPhXG58ypBkxO8WuUcJAhV232vMGuJ
bD/SITqG1FuCgGamgI5QEb8EYIMXDLEyaiybAJ5ivhSTcaWCzsTbIRkYNTXoeoX3432wc7lb7CjE
TfZZkXqRsosij7JxZRCuvsawj+lSFoiTKMbUAKrRUfD2omUutLtkWbMGvOr+ZATVVa8G4d7ovGrE
1T24a8sKrSXpIIbtYVtyONgYDQD52UY3VV04K9DgeV4WWN21U9plu3wVVKYbgXpmuDB379oG4HyY
fdufB7M1nl+o6HRQoKwZ7DM0yt1+hjxIe4DzzV9yxUpBiH30LGqVVd3KVeEgclLFKFTgH5KF8fYv
JBjYe3f7sHLUkJkNr3Pg6idaCfNZXp3m/2EF+clIMaZZs5eLxJewUUrPqpUB1sB8qenOIAynm5L8
qNbQJYRppKUAUNoLap/HrE64VVAr9/drVEiB4dwCwN3A77ERbEsPsz2YpjpCcz2rBVxuEgv7lwIh
cYyPLhdQwE8hfdSIsLgg2le7jKfXgWURekSLhaCwSs42DZVgff61KD3i9pbIyIwMJL2xA5+R3mYj
mCjo0dKqafjDoqGoGtHtadJ7yKC6sTTSKlZPu02jMSTE3vP74XLKQJwWtlubvfeYwZsDqIsefn+c
ykwVI9GZps691KJsOKbqdCOzYaUC3ZPMfJxQOFQOU5tc7D+Mz0hSPrXfVwoLrVFoz/sADw8ofZk8
Fgm5yWSJIRoPXbcjhiesn3sc0hRgt08lRmR/xVnMmNs62H5gqSiArxyIaeEjMrfQK43w7RogekAb
YVwKPAp3n/ZiVoy8V+tTEpw/WMHJ19hpj7pmKU0bd8iWsWKm+fdeGr3S33+yLqFU+BIKwdt9uQc+
QnwRdjH3LaOHGybZ/8gXyDFovGssIUmVao9b98eKVfGAeQL/b9wSwnRmn8FUxJD3yKwWdZ61fTEj
awk+r4ZXIl5CRehot9PVscCVi2hl4uwX+qIuh9AKWITI4LpGh7cUu+ebcxX+XAb7ryXzlSwCdWK2
2/k7/sZXfYk8NzH3BXjrRMyyetCi8yuT3+AP3o2o/fbhhVFr58nm4RrEwE5EW1EPEyShYy18rvC6
iqyFE/2i7TWPWjFlscb6KUaX1HeBvORwT3ehrC1tChrwmvKqYhWwy0g//iVgqza9xpeuLT7mekmz
Z04AC9B9V/NWC4h+etXXG/8sdtZvRCRvzwKITzNDJhxRQ7Se7VDCZhwxGl3HAWgJ7nZbvVPkIw9c
GcOY98LfMlt1p2XPnm44MTPFD1CSpmFGI8nWATHI/CIYulKpoHvbnbMStk70VZLnH6tciX5aSFpo
OrlfDyT2ULbLqFPybHZxjY+KRPG7wzUv3dmDPGuqkCNwQO70Tz9dEYgJTUKgF9aC0j1akp+Z1ek5
Up6iusTPWsv35g4t9mwqHiYR/nqG36ZhXrHIo3BeQVES5ZmPDK7xiE+qHqmqO4SRCEj/rlJtQgye
SpAET/LeAiM2f5tZ0GxNcM2h7dAE+PHzNSJle9reE6pU92OgK8rOeiLp5v5Myuf6ysDNWT82Aes8
sqYFDcC2ZtP22N4Cl8YsQ2S31tsbIeoMwCF7u73milm2L0sOwjeQuVstlKQuqXyFPQW18U2U/Dt3
fZ5YvoB92g+CS4LOfxvFQu1ITrIEyfXFYJttIR9uAfrKAWqEVzIlaLJ6lvLQZAKKSyPoN7vJ4hjh
186oNd0av1QJf/5B1edwdYjpOZm/BkTWnR7vSnec/YaE/dmrIlM2x4g0VTtX+7Wn6JDn3VO2vy8o
hRrv6TNNtnIs1+TYIpmBrdQ9cVY8d6cm9fKLTE854ND7r19vuI4eD7gd37uBtXVSru9PU8oomuaI
1tr8sZhQXpyDMPfpzjF5rq3dSPHOI2rt2D4I/KJmyzU5P9scb5jgJFS5ajIPR2JMUEcgstR3V/d4
bYB9zyB/wAv9pXVf5MRGMKY0BVEuwyvlOElQblWy302ZYsU0Lk9/NmqSerHFI/dgVsOc91XQ1U9q
3pRwV0Wo8cpIiCZDkdgr9iuSNvo8cGEWKWjUNNvT48k6PjptpEUuMRxiHkp1TXl2qeV6361axtYN
hgSV/d8qTinbkhVMKTPWzz4pCmbPmGJkkTFQOmP9J3b9W55Be8QoQRDFq4ras9pTNAmeQCajkzQZ
lkQxNvj/J0Jb1vYd6vjWjtPuUPGEfRvlPplvuPtbnsMMXndzDCcs6IypPBEZq0XlkuTsYbeGuevw
gfkQELXATehsapMFLpimeTGdaTLjxM4XLXqyXrv0KJAP/Kus5yVWpgHkKH0wXYhR1/nuN1uTtt26
NHyHE8+v4HP2SAPb3ggSz62MWTxS7vM5x86uRYXcXKlorcj+a7ufxFK+15M1u70pGWMKH6m9mFge
+0LyJn8OV1A8s+PqThVmehIQ7V3l5726w1JW/zdbykJEo+deoy9AupIhW9Ee2Dlj4aSBZ/jtPDLk
ybup2+YeP5b4j5CrU0UUV4VnNijYxlULwR5RnAyUlfiOxfWhaeSk4cgpxqfod2h4gGPmYsWEus6w
YpYy0PwDCogyBXHE4jImHXQzP/RINFnVB65oCqT7jzvQVzZjCQG1pjPlep7O+pQD3CikLjjecrgC
4GkAB3wn+uNC7MVRSA7OTxTK3xp8wUk3+Q3sczUa+VpT1iLdgrNbk4G4dVDl7gf/uGpP5TPIBgb7
VycnuZN+47z8Q+8jmF2sLipMDbOAX9FsUW7f4w0a7rWnfLslwZQdnfHjPDWSS7P61OrLr6lTH9SS
78g0bLyuC0JK+4pvBo8t3po9HWa7ktua+hWWH+H9Sb87pS1F5r1TySRIr+/4vhSx+syH4cgCzF7W
cQnyRTTvBGud4EBvkhyIOoUKNCc1hgho3xCP+Wtzb5LZL3xQU6x0LMrdo3gCJkRAxXeOlKkgSf45
5JgwjBISjQemqkTMcfmDpRqHSrD45+9/lc4zN9Jir7bmzCLHYkO3pp21IKNi87P8brhofHZZvmSD
meLPclMMjEAXiExyufjxKGo4i8px6fdlqjIyPJgDpwbL3Y3dva1GdlAtJ1K5WjTZFD9q93NfFODF
Y7f7U22VPpsERecF3Bx/SCsNnz6BrVpZ23iJmIsX/jVYODitnnas12rDouUki9BkYKGfApB+4ohs
EPYIKLN5UpxerzJYHirIE72GOpCpGAv9lpa1xUFAbywePJQdDwJwHjqinjYj/qg8qDyBR5NtbXMf
J7Dp1splCAPO0qct1O/5u5U6+IUkDZ0/r8x77m/3H+MUEssOCOVRppOyAaprE41PIlVX91+ZPJdt
oPcVWEELl+yUTuc6DZGVz363lWvhC7qsy8yDcvc67hzZtHiWI6fK/Zo//UpnJgs10xO1wzQu9EBn
F4OUnPO0BT+HAOonSrR5Pw38qm1uRAEqqp3n+FB9ERX38XcRAKfDdXcCwSnsy3TfKRNCnQzwpv5V
V8VDsjNuws0MvLlRhmdutw7TRQ0nWwNg77DHhGEbBLVePraZ3mnKLYxrO1PslmqPaeny9mQAnFXz
V/GwBxsccX+iubHg97fOyZR7BRebz6Al3J5+Py3Qtk40EBlNROyx63t020J5iLTre5/FNw89FPb4
I6JpmeyBp46xUNLjGrp/hLvn2ST+MXl0EKlCe3NEil2VWWFEpPBEvdzpqu3GgNzorhKwg3LuYlE3
COqmRmqtJkcDk2XURJ6pkkTAXOkO+NT2nAs3k/45G1dYKjbQe3rpI1XMnAHFZz+6f4vLL9hgCoZV
5CdX57qZ5kaFdepO+5yRVuFXPEjwOSlp/KYeAmDymKNg86qsZm5RsmQzNv6oQ+ttDFGf4GtnXFVg
XcceFCYpm7aAXwbYdPLQwj7NTLWOjGwGvcjr6dle1GWK9qb62b+F/UOf6QxzU7JI7W1l0CHs5ATW
xs+/jpfkmfaoShkAnuNJMMX5OAH4G+kkVoSVpNnAiW5GPtkHKCC5wR0lmI+b4s5pXuUpGMS+RhC5
WLaXrLY6mRZA8sxNca33LNEumQe8QI9pXO43jDq9igneYCKsQAscxePN6kPgbAmEaErY/rSd0Tn+
/KWa6ySXeT8vHkezIRwfFyITiUnGSQmLQKfFErKgISsqi+QYL7BjC8Zpy4VYDCLjdndk06C+YXvt
x95uap6tpxQUbTb6DQ//YtQz7iPxFMZgtapqzURtaiWm+iUqZNKJqrPrsFr2A8nlFd6iN7Kj+5vP
g4sAa/D0t0TzckECY5hX2cWL+LOujxejKXZCDgFYbkXPk8+TL7WOpkh0GKXxx0JNqiGVW9q5wlNw
g7BkG3w7iXO7thzIndTue81LS8iouAlSsZ3O0g4/9J0Emjzc2AqU7EAj6rhGnJ2OfMNvNusOKrGC
f5fHspm3k26X/bTXaTjsMOU/K1a0PgjHSFCLRTghf9U89vkM498aNJqeReLBcZ1wLsef5GKx4RIA
wLlCNXMtPUKECiV4nUB0kHS3qfNmVOWy+Ihjc+R2+z6hD+jcevdABA3VZOIwXXKGxcF79/AJtH0V
mTJxlGiKB2agtgqsTle910HUTzJykoNJ9WSWt3PXJC0NnBv8lW0GEre+NmfddwZCYPbz8breK6GE
/5O0X3iEc8lPBiUXOVGzzvtj9fXW8L2hbYHKuuyON0uvtn/7ABj0lK9jjxFH1/LppVUDHfR1IOTS
qKEt8smaybBQOhF8UTiskkX8quH1DgL75tQWE+VI3+wGi1ef4SQMmH2u9BkPNd41UEIJK06IxJ+i
dQkdLVJyuYSjRUwThugos5CoT4918JTMMJQldFc+FbV72lUkQSfT6bNdgQHA0DGUaifK6A96Tzcn
m/A0m2QCzkoRudPZPgMcfOdEhLHwV+mlWVmkpL+6Piic9pEdIn4A5Xppe7a4Oy6J0facwEgVz0zt
tLIKM8uRMGVm5AVaAeHLFPm5+05gDeGTKVuUBbeb3mFwJwgRrVphwEHuRReIod7qNcBC8/3KYMDL
dft0lUS4DyO7FNOHG7LzhDjRSyP3yae82kZzgLPQCGPnXF2SvsAM8ow6ZsCy5QOi7qsF3NJeT8k2
s5IM5aDWMGqUS+39MRoGBQw5fhu3EerYR+J43AyMUdcOyu8WHvwOcTLMpd07EnXQsOW2lpPaaPRG
NKM2tavi/A+L8DM6kvTb0ecVFRh8aoTXGklAQqpZtxltosG3L0TcETRXZVyaEcukJbC8dKzSx82z
ZCBkcEQZpXCu5+/GG5E04QfATD9SXn0vmX+quPD6M+tBVr/3Hfb2t3bx60uCEJ/YgI7mm4QOXtxQ
ONdfud9Elfsm0eyfqEXIqwIhUBNSZFnaOQVu+m0bL3maRbxBVM1TgL1EIdhcpOeMVig+mGGfNCD4
qJo/C3iIyBK/JhR6RLn6KhHOltrqCADQDwv9rEKHALudBVZpsP0nJiEnPegTDPsThi02smG8nRtl
NaegCMC8t8pPnEgsdwGJLnf4Ilm1tff8+Q2tyY9Ng4FKRII09QAkuBkVgAqtAunKrMnXnlmcxRL4
jJ3zAMmgRiTfCKYz3THWKxC9ZYRuJajTkFQ2VMrnkeLVx1cRAOJxVwDX9Q+p0nWPd675+H3TI7Ve
6jB3Ar3ZihL540kMWWLbmB8XcCL+G1brc0HXbGcAUHrAXrvMn2+97N1T2n1j/5fZaN+vk16gwSt/
DcCFBInYkbqBTOAv5BgjuA+DDcDsUsE5r8KxqjsVvDxboITpHcjE2RlVrtWa42pfnSMuvqbwYTGg
rVZZub2HhQ69p14ztyR+0ZconSR/M9rpOTs0WvMhYHRrqK4PqmaDuViU4dy9ZzrbDM8qZAJHtDsw
yKT7M9yoehf5RzA63AMhsym8cpxoUq576ZBf4w5hSuQa1X9pNy60F4KEyLYYhghcyguIshYZ5mtC
JgalAV4jbK6hXRKLMYkoB/XHooIhiX5a981O9p6xa4DBsHkeLV8kj5wPNrXwKTpecSq4tumorhSX
p3a2TN0u/oNGEEDL3Dj3LVYgsWXjuxGv7/WmsbN9H3mhBCZeOovFH+VgmxV2+UzIKh/1Zk2zq1R9
fFc1BkTpPb/vt3mW+JTqtU8Yda2cAdj4IIxbUbBmtvKJpzUWuYt3un/ZEhYOpkZg9zr69MoxiAiG
S5p7TBxojXr9XbnRhtU6jUqNek0cn2sakXSfA0E7cJKXQgYimeW93KSPCrs1cdW4fbvfjg2UIVxP
tnphrWSkgQiVXqaabTnqkR5CsjWc+SO/H7Hcu3sEWswRIrbR9KQR8fcR8giRZPSEvddUPOwRuOga
4dPi/duFwxgoKz0F3QIGauf4L62oh5H9Gl/NUA72dsX4gfcz30s82cxT6CuCeCwTjUvgMDNfD8CK
cDV0Cn5sATkz5odzpC5bl7pBlHy0U3Zk7S9GSkcHHfl4r+JMLHiB/JlQB7vgugSPOjmYcGG4bpX8
DkEn4atLq72LpRTuMso0q0D93FMsegbOVChxM72HAv/7wZeEnvLLZCbWXNEDRgPu13PP8btORHYF
H0wdFJwW6WkrarogNlmKoRTgCfCGNA1Cusvp3D5Nm7Vf+UWf8rkdVFQCBnnHRtJo7XfUSffCqCmJ
0D1hVUiJ//0qm0deU1cnHqYtUaOqv/ieZoq/gvp7qX07xNUeEIubrNCoyKDN/8dzgaSr+QR5vJfI
wdriNR9zvYLRlJG6zta99rKgCjCfTvzo2L8CqDjZfrza1EvGSz4K1LXoPchJTlyaRrR9GOM7s6aK
xOtjkpUsUDfxlJKpNq0oEg4XSFuTpxAoFH5Qp6YKvS82kW779eiNCpd7CvFMJEaMxQGIfCdIM9jM
IAJKbD7wN1fAQBhwi45Bc8+rjKnjv5xXG8kuUNSxG+JpnpuNkqsB5SQYhAUWBHUuUvne7imkIzK3
bTC2hXJ3gOGSqSacU6sNeDMmGnGFTnWdWDIxcR2OySvpeGia5Haj9CR5ZQHkBYFRabu0dwAzN2+T
S/N2Fc7tbmWvycR65jSgjwvn2pS55X03553/MtcCDU2qOKBK36TqT5fFiKdXuxzUagJNG51Hv7yZ
LsM0KgBSP4aLVP3cOaqKQAZ95TTtXqCz30wwK82ZuXi8zx+6bwiMROUBAFt3qREdhy8oLoOWWt+z
NiG70lZgk2WkKlCAWrrwRZc8UApPKnjpR+BIspPwHu8WyQazlq4LaK/n/czrEDuWBR2p3IcjVjpZ
pEv5xdfVuLFE5FYF756f6d6kr+4ddL0Wygz7tkCsILQegiEGi+yi0pdwCJImmiDFPdnvy/wYNH5F
FU8A4Hw9mG3EMkcXpCrLdnuNkJFZE/+08lE4tAEQ1lonxZucBNLni5FBbHTJ9bY/zJPzH8CuYBAE
M9j31S6a0lO3rhGUwmiNLvPnHiL6EaRu6DKrwQ6KaeyVE81/Jl2dTgqIqpyQblIhl5DvRURhu3Up
P+KwVJC/VNRS1Llc/QMPg1aPSvQNYX6932RdKMFONfDhoi86u6nJj3eM7BT7D/MQEIomsgxUcz9g
ScJwN5EwWpTk/8HjKRAG8LldQ/2vBHzjgnt5UgA7xv8yb9U1cSy3rtSGqkASVhKXVWFrnYXQymE0
CE+GFjNm3Jch7PfPxfofMWRnJD9mJY1bcFow5hc5CjZqUhYQ/zY+VTcYdtbJ1puJ52PhfvHHeW3V
mWW19vP5aLIPsUv/NHYG6XPIn5BLjxIlfjse5b0ozTdxiw8w+/bpRQu+6d+0P60XPbrTr2A1vZCw
tN36MK2bdqT3x7pjUk9crxtrx9N8Kj+apv8HmK2+TXGQeny693RRNYtHRI5NLlh7IU82fJO8p7IG
eXfTHRYZaGNfYCacOmoXpRLxyrzUjT2eE8p8kQjhJqRLZ/ml0Iby2Ifhtw6PONiXP3I3DroWbAN9
Q+YJy1tYuYzTqNN8h+d/bElUh0KyroTTJCMW2CmPSlo4YOWqPlrCAgFtrIW8O92AD5mFvwQrYmd+
ctK4c15pFwxoS6iqWoyj2QJnAGuotCalI/ET7WnFUcoPdRjmhyat+Yjn9K8ctaD2XK7XpRAsemcL
7nsraNj8fdJwTZ7ITOCvzYuBJrSlihBrBhgLLRGYWlhpdq5UUrJsyAfBYUtJVH0SpxlUFjvv5mzP
67/dH6Ze2BupcZK7vCNyP/p+weGMQBc3SQJAUPi0TQquDa0fSd3msLu3mZgZJT2dbuPiMpmhcBX/
0azmu6EidL1R2ELxV91ZXJ5cPR14eUpZiPpJi86Bbym0AroiHOCBFAvXB6Zy+LX8VHoK4xMQh1mt
mpwI9QshvJEaJ1hlgOhD0gb498MpoThSRWx5dv7SCPz3fpCeEc55GaXmEeScryHo4BLASmB0FgBx
HC5HWtPjDy+RBGQrTSJHvmrOzkl4alkVhABogexmH75kEBThzFdh7qk404GwFfzD0m2rR/T925Re
aFVaLlsfTWOi+rJGd07wpcxqmtNf5ddicV+QZZG8VEjbUKlbf9BhE3IIgd+0iGNxwu1OxOIOi78D
H/pK22KG9FEhmtvp0UaiJXRl7isNsfpp25QOLf5IqkPBdmSqgN7Twv5uwvVxEa3PCeAy/jc8ETsV
gSvCDBG6JM9VWNGrnFukvy5nyM1+iOo2CuNd1DTWxxH1dzjqzP0ab6Fb3fDoL7Q2So/REbNEm255
i7gatIOHgWtHe50szKc+V1DBwN18RWTFwDOLfsNZRRbXio/FIhHQuHLN66H+3BffLAWYOkGBU8nQ
dwu0Foan3QzO5ymI49zEV6oVoMrQhcgoNgPB8FYB+cAXvCqSZl/dL6SVFp9maaeb1k1P4JzSMPMt
IUcCdIEaK4Hx/DRwphqBh9Dge6xMLy1VIMEfM+CvNjrKoz3+0Zki1LgTDqFImDWKQaBWmVECW5tG
mjO2AMXtV7xH2fc6DK62PKTrFX9CwaseU2LSo7eMs1yiXq/5lLzlm3eBDJxqNym9q+iUg9XiziYF
cStoR5Qav/Yr2jVTw+pmlmMAqKkm12Ht9+BtMmyR53IStJ/SpAUomOIV8Zat9Pcpx8xhKnOwPZCX
biI4pRyKfom+5hmhzfD41q9tarEHqvs1prK/xdAvXzM8/DUuLXkYO37Sa7WUoU7moO8q2+e4zIqj
2P8rAQVB/MxvBOS2c2nNtXzAjq4WR1pAoJU/6QDpK+p//eNoXH9M5p3f4pouKONu20VRWQUodIGI
4oqsxT6KLDODC+3QXmhUSypZQMpRpXCIwqup9cPmBlgJG0ryM8/6pMzAYRrsKoVYgNG4ydzkLtJb
y9KnzUeiwUlbwwASKF4A2RAy6r6UKZ6YfxZTzTt/Ccvwu5B91lS8NtwWsGNNmriVjEAqg+jVSW+s
R4l6hdT2rboomP8ydtDy8j4NAG3QYH8552RRJ3NLNilozitBiv09rNRMAyYvjup61SbMQPhqkL4s
3+YIhhKOu+VS8zu0ghoupXu7EY1DXBi6TtY+/T9s9OYia0ClTOlrtKsZGsor21d8CcR0GTC4yr0g
W3WZmW3k7ZLE5uxwc5paZoQ5+JOiCtkzDMsZ54lDfK0XkU5zHBWYyrO7sePdfrfT1Y+KcfdK44it
t/4t2Aqbmn7YffCvWE0CaaLvUsRYWmTR3J7IlHyZTj2oKxcfvPELXIoTVYlxJ5WV10+O37AHerpV
iMmIUYJYrTcVftpE/rp5oeoirQs91rEelXoDOybnpT8Z0jnCAZchBacZL0oVulpiLMxQM6gPYyUw
9uyv62Qh34a9pa1QCBL84kMe6Es3kSUq4AcWprSibbrvvicYI7PAGI81Hq9vnDT1LxNEIIx5SXO3
tH2Jb0BP7ZIN3sxlogCl2ChLtKv4FajvkXZXK2zdrMLRRGJeuVBWU1A7RzOZErGXro50jGnR8Jyj
a5m9/oCAIrgX/ZHdLRhkbtqsKOh1/yLj5UkO5/IfSSwwoPfSsO2HkVz0nkXjIJJpQrkkBCwqR8t9
V3+lMXusSjBDEQIMyDdVEYylpSoNTY7GSRnMeZzqhBbOyIyGVsU303QKORByGrvRz05f8pFsn0sk
EKpwD3kR65TFBsA6sjI0wjhkL2gaWksFuVlcFuxMgDJyZiqjqRw/H0Tk3YJU8Yu2vV3M3MJvVLQR
rbzrAWhKo/0CrUnlS9GVurR3LIRwAPRLP5H9VBeJ7AHQXggNxVhySipJuGV2MWqwPtwWENtcbg1/
onFExsGlgD7gREy1KRce1w5czF8mRui0T3dBvosqexsp5wJw8kNxfijdmEmiKGMyVI3t9wX9w+kl
vubIrixC+990ff24ZH4TRieHoiQ+deNDCd24dcOipB8yTSSx/g1x9MLt+WZUnalKD71NJHM763G0
EAs74h+cW9uLxxF+ULIg4WvFXsicEamMJWlmpHvYeBq/LJXWQ/pElFCBmkIEnAwcqDY+HcvLWqRc
FE+KWVzuMUi90yUjGLqXbNLyhRG+9M3s+r+barm+1ByYR7ToX6IvgHzyLwQH6atyAl82JJE7WkHH
Mxl4aYPoIkMubTj0nxoDEzm4I5GE2nivJl9ukcxRNHXTpFwfMrXlAgV/8vuksHNu2qvN11og2bxm
QMNzOXo/U817zilqWZfPY0l2teZVs9T7KcfRoKp7z176JyETf1TbWfpMKgYQp6DDKntLhMSMg1TY
UU6LgJ1AcMC5TqqrVwLZpgsHRCyCAPQ3+OeiU4WouU6Fz77RPeu7atCatG++scN9QVM6EtD3bfqh
kkmnhf1Axkt2wcbTDx2E5wGcOPA+nkR1ocbS8f8TRdSy5BEpcQa6nQfpMHU+n/3CAyQ9VSoTaDkK
0wla+Bppz18RpPObNdCxWSN4MGxujJdMRBSmTEeZ5sOaUcfv9dgFne9l8htPKc+oLd6w9/JaGeC3
COLUrFdQF3LgQR5V0Lk2uDqXdRZ92Nv0ukDTrj8Y/Wv149g90FssL6CtfFe+S31mKN/+/dG0w/Y5
gzfdSrFdTEf7CklTAUMNqPPEfAI/4Ui+Tksz8Bdnvi4hei+PEbfxLvtKWgqmAknDFBEjrT5Zs/e9
zF1kS2Kf0gyMPzp4DqEdxQdVeJR1qKLFvfc+tZhL7PKw/m+LHwZntNZFmtzJ5AEWgigqj1seCnpD
G5C8eB7EQh9fwlk0pu5Tsxg3E0rGZ31eSnudsQjT0b2hNq12iwItzz/wG6FPBUwK5Hk1HGkj8ZC8
DjkdW3d84xLppxYV+hl0TY+wcdC/oCF4OhcHcmDBG2GO8aBkrj+7Obzd4E3O913FgwR709fEAPoY
WfgE+yJBJ71T+0cKSYzQHH+P1aq8IWOIDhUOhAqTA4yWM9uEZU2YO5uuIQ8K7owFIUhsPxLMXMLV
4s9aLKgne8AbNFySuLr5kw8dp9U7Xmrjbz/6X61UzFfY5PXsvu4/ipMQGxizEyslSg2H1ouLHflE
YNm07f08cwtDUxL5KyFyjyeAUwBMmO7S7xAgCUyl86p83HB2M7niqJh/zxVUHtfjTD8EZJFuUehu
MbU0HASGoMuthxs4F7IJEljPRqZ9Jy9IldOqnVqMHYNL+fYUNUAUb1p3aD28BTUntOVrfMB7e/v/
Cjy5PSu60prE+8fA+Zm4tBxAJXhtqvVuHGkkwqejkdq0nG0dy6Cz2ubbpjrn82OlVy4q4bvewrbQ
TUv/OexkMquHnEYnYcz7hdXhmhnhNbdlDxWJEPMTf8HXwyh74L1FJ8dSN5NrsTVU3n2ZvxbTMmbM
eUya/f4SYNP01SUEwqk7zFZw7I5Mx9b9BZLBBtAz51jM9cqUncmIab960TyBzJE2liPkr1ZG6qI8
O+aKUOmIUO3eZaTQdAMug0nTsmlsgEzAC0TqkCP6z/hiwaWiMgTULry7BdQ7yD7b4fXmKMjmNS0a
4ELaNr8iCP3/CEc8H8MaPnWXECfXliI27gMJQQl71SLtKFNUh2vle6TW/9xTLyZBVoYXyGyJp4dZ
TUMkI7ULAdaJ+CrOxTBYulBkpWDwNkza8TqccS4sI+lhIKPcmuc+2m2o2QPMbvB0U1vaLsGtyVAm
9ULarxWCmnBTaJZeLRmKzGDU1bZFknPxUnY070A5ZhUOEzikBlMaBrOfPz0fHMnRba0qxgZAKh6t
aLODjjuWuDYX9b77L0dLt/p1ItVIEyqg5YNI3MYYtM9J7DpbPIxdFjD+RAMUXqzvkyE3YUc64tYq
I2qcrqGdCTrB//oKjHSzpst148ovZGz5Kj33WYul0z2FXsP7qrXZssu1Xs+vcK1xvpHyp6LqBNSl
YUM3stibwmChWtaT6/TJglJnPaM0g5VzNUgk9JjHlmJXtjcUzeZwdB4En5SUEcbhQygbpcWDIXUR
m9CL/fh2v4ynz3Co2drZ21jUFI8pZbSNArVb4xxVBuPIcz5kAFctDEiPxVt+J+JrRlOHPWlxx6m9
69Zc0fBqKlEshi1zXWONyUidYkiETItzH8fR/u/e2nIz2Wp33y4rCrJKhMKwmUags5OSUFahsfYK
OV2UZ6+VzSHYCCKJHHC8U1EWwI/a8bqNifm/S9U7ON+6FPImVmoxqWufxsbuCM6vQuZEzReUZZ/M
CV1OwdLRJClA7exKsk5aSRG++jT3YaBaT/h0pCRKY3qeCV8rk4k+QUKfDWnnycbyC3jtYMPe3g4T
uoDltvzVCt7xQ7Yr4fQ7ou0FJ0+r4F0ekhmO7gRlwkoLvsvkDAPZJIXLIwtApSZDEYAVgP6lHGVq
r03aRuWPDMYh08ZyfZGzjYw1sjh7zi7DibH3dsPmEEDCMR5FUygMIVRtIpNh1343fR4UnUyCU/oK
9M2lH276hTdiL50wUjLJbuwu2/ClRVQ2AEklQqPeD5QGB4d5xbQAJKgzWpSW43pnq1OICYEowLzA
EfEDvq+Z4wYUMQj7VD2xIum/W2qadjyhuzf24f9FGdHl1dcjebPJicCGPKefCkhUlxQK6iZZAahH
fF0a4ZBGn8vGomZKA/5YdYeURM5ahzyN0I35XKrI1V/pig6Hku0klUIOSvIDziCCG4xYHm1ZC+bm
Y8ooqo7l1y8A+TJC6mn0vSENKXQlt61tby3CJnX0KuvYAkRlweE49CiSo5Ek6ARVjrG2wvukXQy+
DtOBayZYvGWX9vy9BzCIKFAOYHvjv21v0mnlMIZs2FwX96lhft7qCGqfxavvlN+aVfKQLe9aIywV
lLQcR+s+WFZ4EyNup3LHtWpMoW7O274OgkYtnB+rv6thoAdHcBJEejNaDD3QSOnPrws+kc0E/eeI
S+1i/9zs9bIMu5wyuSjX4W69RmVuVfnxWdY3cm48LBmHjIWNmu84/tAWtYrDgMNBTDooN/GQQAOv
whEvztTjcwO0kyV+HKfhv64BFFCetOE0YwYcFtsxs4i7ak+6lxL4fBBXgmYeJOkZmywGYCowySIJ
yEElOe+jkNirKLpeQzPoFKS8vw5yH7RaW+1InQW1i/7kLuz7RrL2nIq954Ly6kYrMG3V81FPThn/
Lq0SZ42xG0Njqibz54cUWNiCXOvtOzziapPUBgvjEOwZL4Qv3AfkNzfEpBCCAvnJd3Y1abruFrBE
RNlsS7eTE38WkKcmVW6n+2A8hQ+xqhnWzdG0fkVwI/8zjQCw0GwmNED1p9aA3EZxwQIK/bWXePrv
w6T1r1F8i5S5bU/w1gyMHZZTVdagllPRCPev3WNrnQ1Mbrg0eUkcZsIyRK/ypwRcJ9i69CjKipuR
pOtYQmGifa3XYzXfXXtMiI9XdKbbV3nIIDPBR/HTppKvOkHMLdZ0R5BF/mpS1KXvtJR6ABaThs3S
Qo1Qz+Emcw+dSEvgo6LgsaFJ7ptmpP3J0KUQOFhhAlvKxCoTk7vjFZUR1ki380Mk8kpeTLq4L0gL
RxcyNN9cF/E818EJgdBdjFiONEfYh4OubsYRyxczPjccUA6SSk2SJTkLW4Xl7On9FDqjksoHv549
J++Z4xi8F4o8E/o6iMzaYVgzy8UpENjgSBAm4fuLsaagDbDB/Wm2LbP6mjpk5nkDY4RrauGW4++D
BGixkn2aesz9YvTGnuCnYhSFUFAW3L92dtbQ+xZp5uHKMbQ1dwm1NgYmfLYciILkv1ZtcnaAjWn7
2UY1PLoInCtJl9perzw31oQ40ITQds7nEXfBOg2m24vxjHwk2gK5Sn6sdYqUmgACrjZ6ZS0rbAwx
Cs8U+R7WH9qSDz80XHZeZIugWbeU8X6b6o0GOQUkZQBW+OmzqQq2tSr0p6u1l5EyZbsVYAvhx2Ex
PdS8hR1wJTPx5qV+UUlr8p+OTxCMnbDaXICr8/sNPmFIXDEeg5C4SyZO+tnywBneoleYoiGnUd4P
K0jz9Ozy3Yu2p9A4NTRNHBSIlP8ooDcTYPtRjpaQdlYBUuOhhct8gLfAkkTSK0stcGK9kroAw4LP
EFOny4kkfN6SgsYtyMv9iUw86rDuWMKcfsWvY21MoUsVWRxZblkXGcOC2XoUqBj4UF/FKAZOcDE5
8JHCfw2D8DvBn3XoSzFBXl/arqoOzXpeSRj821GcRa8l/2pjGczIwy8V8i9R1LEoSVO+xcfaNRT2
31Ty81ZetkzBIsYylpl+yCsy11euThy2KLp6WyTyVj+GpNDyX0EGFz7b6c9Se1JfcDDJmsfwa5qY
raXY1BXGS6fZoFn+8TkUxxYLqndnleaNzBThGQ3aE2ZmZLL6LFo6L/z7j1UTG4dZb78+P4mCtxgf
sYg/USTM+/lh+e8Sr2RO48yVITeMzFLc6xoaIPL2vMyQCbXm0Gk3YJCTZtJSKjlkoL6ps+Qh00XC
/jvcyYUABoZEMFjG9LrYC00wmot5Usmjge45Bx3cumnMkO8VG5iJKZgdTXPDDZXAP8Vd+ubH74y3
0KjbwYLZbYnRp77MJDz4YufGCcJl+V4RcBj+4dbHYFkPoyxO+21EO2jc58RaLSXfBt/9+F3hhljr
rhZzBUHnzkwHYq2JXFpRfVq+T+WIr9olm5snG/shRMUXlWINxlV5Nrq+nDgmwP7+5MXKuc6T0oF6
tHVemXum5CynQcMQH6aakrhY+adiaQUvVlLkapsRkNpgvBat3CJYyIRbX4bF4aZx1zUKqO8cSweC
yjJiMqE6c3vlnIbMjGdE0g5iQmwftOkZcePEiCwYnkRMChED8OXQ/dwubJoBwVj11pCRko1Or9PX
6bM/QfsruQJrSfCzKg/uQw3omAGMCtWUhp9uFRfVHjbm7vWE1gqHbggWN8VRhWy8zHicy5IZbwDi
2UgCZzFGaHiUD/qAXSIRI1YCiC+6lEFeyddkXVnBrgp35f9TcrDg2PjTkuGdA6bLWOE1NLklVxCy
xMB6AKwphOYUjTRw2oVDo5rpdAYf/G4GnKbRmjBMMZWwapyP8k+zcJmoP+nsA9fJJDojx/1Oq8Uv
IDLb9adgHQN16eCY/6YXLSexrslglkxUeX57TPZfun2spvyRGCgYOmcLWBA/sj5vNJyemyjSg0k/
CmU9SlvbuJ16sev+oxc+i/sw7Eokt5sXsKm5ly2k2WkEhu/U0ocVMVj9AMvObV7AYQUMe4zJLVBc
6G6MFdZ1E9YvVF/NCgz3k0ER9nCzgedcPvx4assUWhnh/8P68TSU+zCbD9R8BevOSQuMnmZEhI8A
VmITJgy+jXb9GVUsOCufAia7Hn63wWvbUpqatPd1af3vEhizPb37pqw6usrcVuoCEKPPqEdEh/G/
KXw/beYd7z9uz1rb/ssHxi+/ilIpPehVAYVh+tHkqiJBcXgIMSNVXgVYJYA9FrtcLkN7HY6oH+cd
DYNqpsOHLDp8iygiLnNXrvqLDUunTFWhRwQmHuVdTeI4XDF3mTQkRs3oanuy6BlbiEJfpWXLQTZd
yTKw84TOHeEYLw9qNwWrfiFVfyJewEAVP8qaqIFBPWSn9NbdZXSkdpFF6DTcg+W92vvWRJ/lNxbx
+TD0eigJGTvtav44vIGvTgjPwtKc2bTdVQB/AwaCfSGMTpRxB3BLA3cmazKaZQA4QQ8Tv8qgNlma
W6PRBiHFLYd44na1HmsyT7EOjX7VBkveYcWd/WLeQQ5Uqay6XFT1OolH7i9EnD3QAjlXM0FCxgFv
eOkGOOPbN1Cy7SvmfZSGVJ3q4HgG5vmGeHkMuHIYOIgnJHM4ScC2moodQISe1IE3u0dYyr3zNdeI
QHwe6xnSFjzOYF6yK1643/WJEoNEeRB+Aa2o1X3WlXGFHHLBlGwVEGD09Dl+MYBts4P6S10AfRNf
+fhwLrsrK3+0rXQ3mv+smsWizMVWW74kHK4J6pfPHuJkSZOY20I11yCMpibmo6UU5PY8Qmbpkn86
ZAkLu3ZQakAj0Ol51cSAnkmYzcTfkNRR3VeeX2rXsegKxMk/xehiElHo0v51jWLShVxnFDuQPZGN
h4XbR9QwbnlCpjJaNZaJIsQtyg56SCxhGG1AtBvHO92H/rgkldn2NSENfTNwDiZWyzE0ut8zts9m
DryRsoRjsuy3cRTUir3uI2wu35HyXr4Nk+BWs/0ctAFsDymM5sSulnK3ShXUQwy3bdz/R2w1GEn/
ExXnwjTY9bxxOYOV8XGWguhk8QxskFFdWPtg7ZidO+P5bCaxwlwA6GJ70Y/IQb0nTXEFcPs2DHu0
i2gmJlDzwbr+f00XI+7y+7ABzTYKh7Q0cz+gY1o5LA6LdBGKEC+c2GW7MDJpblv6x60oI4to49UK
iwYoMRSTKQJcMB6vEoNilwi0LvSqyT4IHFy+vrOv7xfchytYv+2Tby9AVkADekVK3TllR62HGL8V
RCtmkNV+imUWuAEc7n5kubplYtbz3QY9e8RY/ULqXLbbCgNnp4MqACx6ARL94c3r3Jhd8RCXuPHL
RIVdQC+f+DzRkkzCqjkRJ+WzPQAna/r5GIcxvug6ccKjySIEfqnxtld0AOBGRUkSKzVQ5bwaG56g
2CClzORUJEh1sNGMV30H+4jWfVCw7ptB63Xra1TFt6FffJZwMu9Yzcw4WgFEu98G9WIKxPH7XpPa
vdLxuJmFN/mU13WWL22B9Fm5Aq8gjniC6lG6v3w7JgpJgwBmgUxsDiPrtSaF0ipS7FzXvh2CAdBP
yE8NZeVWW7LXryF2bVeQscSEmflu+qRMsloQz+PlvVTDnZMPFuKSEu5ALejb2UNW+UDfj4ahRUTB
j4rfkTdUNUdIED2yZUCi+DbFof6FEkqQb3CKnsdfA9PD78SgBw/xkMEdILyjkzrb0gTFqVREDn7e
akZISpSy7Se2uxFl6MZtRZJq7iWy4/s4k9OMqKLFZUyea7jjpG+7oUogtCCbUj7nIHO3WfveorSW
RbZzXQaeqOeepuPhH0crQftFazQeXvyn3LsI//QUpDB7fQR0lPY4wJFNwKGBI67KB6AE/aMgvpcl
OOOyWUUXsXUKXj3nBHQjrZ1FunbfxvBld2/NlD/hcq8aOhTQC2GYCLFlxScogAEOLcLLPoUiDyeF
Rz5iBmzqVWny1JTkxthW8ls8Vf/K7T1fSiJ8S0Iny5rY5s5yt+V/st+4CUVeZcIZQy35zjf3Um1h
nmdpZece1waS17HCr5bHKB4aemDPGawyPcDaj19Zo6lLpLr6BmTfBz6scKooTl62qkIwS3FMRDeR
+GoJRSEGCJQepwWJgdv+0bG+GmqVWbE3y4L+nLSFc0lh2NLWsn1F/yjcMnlP2QcDbYIbkbKVNIpL
kGWx7sYegqu0jIKeKNgdFqvJ00KYJSXEGchSv7GKWYZXZQNFIWELZge96HL1Snn491K7gvCOxPdx
DB7jfuTZMji/TDb4o8G7NlSSct/eP9An6vK6mdCPZUBRic5cq5lGP3QsI2J7CCHbXat5a3M9dvqb
JicGMFj4KcNLff/IBA1OlJKYRQaMvAAMC3wvybl3unvRNqadvbn6Bxvz1bPKBzSOsVJxjJAlXCWf
7qnmh0Ee+YlFUT3/Y0NClUWSCK2Jd8f5frYXZsyM//p80E9UqVrv/b7TUxQqPi5puQv6p16PdROi
u8HoQQycTFJlbsZUukIoMuNidmxXKGHSrZwUyKo7w8U7eewy2W6PXeV/aLPYLDDIUw32DYLol4iT
9T9QY1oYw3jXiO93bTTuOZ3kXU2c4iYQsL1H6AqeI7Anhk0J0+CCzIscV/dbTNOSpn2Z+iLiXK3W
KHsCLt7yT751zbMsMjWob1Z5SJqYyZgA65IcLXkB2L7iPz3UQSC9QjNMz7d2VvPjYit27DSrsCsi
BlNr1Swabr+BFfKJWF+JenqMYaoVab1sMhVMO0Var3UTcHcoOPfrbW2CO5RU5Oswt4zgt3OxRVSC
vUybvhFXVtdvvAanCOixrBFM+VRaVK63xuN6Op+KRjH6papyUTQim1dcPYSVGrzDEnDMJqaG+9Cj
NipBarUXFwX72eq4bKGo7p+I6htqt9+uwNEYVNamX3fejOKSigwL/TnuF+VgzQUdSBAhnWe2b3qh
KqAplGcRz1krM2eRrTrfnbb+IQk7PDMdHkfpzkQHd33Z1KpIv0gXN7bweF9Wtxf8gDTm9ZdlNgpy
2YXOi4GBaoD+rR/gbMx8ucaOzfV0NnhmElJXhgcmt2kcEmrOspJa3jyYyDy1OiIhHxcdXaIfALPv
I4IDkwv/LvFWvhhiP/zy31M8VgljWyM/J9jRYJp/FJsG9hA2K8pcaokihMflTJbph5WfUMMYPvx3
WCH3GhOGUrWI3ZzHjOSdzgcc6IdzOYLkXnHbtqwoC0Ofh+RguuoItmtYbJgC4sAU/tFFmAvsGxBe
sm89YO+zbSEC1eBarBVdJULcpXrI9GQBP4nd37KphGjXmeKWD6jMqUDyPZM2BTv+sP5+m2Czi9CJ
zWQnn2eQzSPd0bA8DwwMfyrFseST5CsEbcS92z38rPYU1mBovLjiAqMSGANyyrBnd5scV2jczp5Z
s2NS71NljSEcRg/TJGOpMKDqdn4pXaP0Xi0NE0TPgZyeBHe0hw9bM4f9LMgKexgLcv+yjQ26boFB
9AKFTMrr4EGSf7vSUdKNjim1YxBbOu+/i96K3zzf964NV5g/fWn4uQNN7KJsU09XU0pnbc0GwM6E
BAj0l9zFUl3kGZYRXxM26ui5dSx4lFGO7KrR7bBYtryNlJLTjNwFAPaZm9Tf43urs4Wc/zkrlwpu
ocCAq8vJvQKKMWBTaSoV+uHsG5MItLuxAFB83IrxhJUw/mG7qslKrRXvsD4heCTLYKUq2nHVopKf
nI8S2VKlzc4oKhEmU1ILG32vaIBuACTPbl3AgocTZZ9vxEFK9kkcU5mxgaqqgk3SzdsG+jmWZoJA
sGIGkF4+zCeSNzIBZ2YBBhFhF+bCse6vjO8ipPbghYqajPk/CVe9FPpKYU3hwpA8R9VCJQmCwzum
npMwkpCcbMVgCJvbdHa+hP6Yxb+HEgqyZJJShqiuBUs+x3GPWVjp7VypDW0L6Mo3CudphwMF7RBl
zrp26uxW/PjEvOX96Gaj9JlkDDu+mK3ktlSYgfn9pk0WEnhFTsfj3RGgbOSfvb+uO1T585gVgyMD
SbB5f8iShI5i12y++By5Zvl+sWexYQ1DTBR0UiY8LyVrtz6VNLfss5L4RNNLk2Gu+33HLJpw4cL6
x2ILD+2KJv1gAXF2aTG8/iarhbhikOIK9JMTlOtMXe7JA4udA0SIEvVK2ix91YhR1oQ/GuNkmtHm
s2svpFqfB/UQBC1o45FoZ9RzQCVAghUa6MBqRTBY6S8c113KMhppahosIgMtt/f4YDfDSdViq6fa
m2c42Oxy//IMXDXqJav9RY5zHZcD+m9Y0uPyoGUeARWEA/Bta2j2xdmkFoZGMbOurNSr4YFQWH+Y
ZrBhPEgs9I3fojV7bLZ0D8JECOhjNBa0EpxQrxH6iOLjAoUb9m0eMYnrp+YiRDETHhZbGbUFxiUx
gXljj+J4QIh6HaqO8zi+51sR4E0os8Z7W5g7c/6AL+isBkw+3iJ8HGsvTdy1Zo78H8fihfRNwUM7
Ta6sd4K3SzPnjqSSzrecYLhHi0htqDj9sth/05Upt3eS/kll0jHIVj/IIsoyE6Biap3HZvBna0Pi
7jFHoPAHrXjKuVOB5oOhIOwQqsLs7v4NswgYHeURWX/Qjg4V7SnIH+BuQGuySokgyzDJTbL5T/Bz
YrPEA4CYwrbaid0syRcrNwBQTZq0Ljo9hVvP9NvQuIZT9+F08SodvcO3CCth47O6hdQG9ULVR5qM
8PbG4RSdAz3TyGqySVX95Ww6pM3VMgd/l+9zuSvpVg6xKoabQHVV30st31StO7CqeH1ki/PcxAQo
eFZdBLo8suvOfMVljeRUnFUYCrq15qufEhhV0owcB4WJhL+3TLKK/ZWs2W05AuiXdWxlQPFfbgPh
AzAAjS9iy6qW7jhXrVgIbRJY8Kl5y8mBnYaS5jxoJmJHoG/UY6m/jM5YzFOryGWxa3a6zKtC3B7q
AjhV4eIQmubEvKRjBUMlIf3AeBAGJYCgM02ln+5IeGDkQ0SqbnKzUEsnWiCEJUT/IRb88R+uCw+4
U3E2b5b8jzzPnr4XmXnRar0VuSqXXpTXZQ97iJDcJzoMfyF+5WSB8ekJ5slfag7tdkbphY9RiphB
brN8JltIkxEgcoTe/FCiH8Xv5nzOyqA63cFtM/CHix0tmU0KQzznIP1iJXNUQKBAZIqg2pPn1xeI
7xV65DPU/ud1TDWAawTuohqOej6p/+2THDEE8vob96pXcRw+7boSdmY0dn3nyewXybOtunv/RTaQ
qM/L/Vzv1aDe2zmqxQsWrGjF2akfmq3KN3hlnx81yzUPdVlxZTo+aDdobNfWy2ClT/HLQqHoh6T9
W9AdoyGE1neN9MmLH/T2EKTSx2+8NcqA7dMKoc2UtakhfOf9EQuDiJaEOS8M9LjSY54TCzo9h0v7
+561kOatmncw0gQHIoUwLoM9Z+tc7RXVEroTUaZTxNXAEE8WKdkASqe89cPK2jRY9eli76MvLyv2
a/jRU1nN7hLnR1sZgPmK6WzVRcDTN7xohw+DzXATLBsD8l6c6tiACAxrKsOBCu2sY1Z3RY76GcUe
SC1V2tzkoKiHER8Z+bU7TjbVCgpoFgl2WreYhl+X9cR0K3aQhTXsEdy+JlhtlY29GRx9UTBUpTAp
0uNUTJgHE9LTUaXDdAUpuq1ys/8zYr1u66iAla8iS1CbI5T/b8hubmjV62XyYeuy5fWub4Fu1MWq
dsun3FTykMV/dnW+sD0O7zKUgkQkiYntxdllMGrvGYSku3s71I5QPhL7cB//rmsWA59QLKs9Fuoo
GjiltoL2Vzsy9KicCtGmCbIM5VHDRkPo1i9zSSjSmyle1rcwlcaFArm8V8o8wsmfC2h/EaUq69QA
2s6N7CyobCkQLpQz+TS+mdZfW0NHiLvckxVDdA5B0s8MGoomIL+p/VERUSX9HF5NcL7f8BDg7T9m
CJu8ciz4cu/QikRok8ZUv3YQxIlx5v0URoV75cCeeAg5zC9QeYbmDhP59gs0mohmj7R0kSSib2U4
i3BHAOijDKcPzTLqkhXwTSrUXVzepEDqM1B6Dp9yIfOuz6tG8n1HJZ4+IWNuTo9OaiqvcmMXMZLV
npayvgIp1mrDYO+we8486k14GbQeNycAoJTNWCfJA+p0IDv6pDDfwy/wGI1Z1k/esr20JoEixE4K
n2NKDbRw+nS7yW2SIkyX54YQEE21MAEtykzHAN6xl7PGG71PXjEJppL8dInTzLlt0dQmI/oib6Md
KR1RHEwafXEbvFA+LvUAt2UIUH3+i5FhgK78Mx6C0bG9vi5MrxMyPOqj0ueFxP55fW2zdtEhTgE3
ZSFVHfD/T0R5RiuUyhd+8mtf8cbgqADChk/mMXmvdJWwS11fmhUQUqTcxrrsIqICTQDxMTlgeDY3
RaNpDhb7I/SIOhXxBOZ6UDRk9dFpxTd8h3RylIWcFshEtcYnsRwmPUazjG+/m1x9nb+u+BMn2Vck
EsIHn596AoQrFmTlDTXadvohCb+RkOkd+YM5ZgwYuSx3NIAx28eC+08QYdOquZ4ZsG2/fSsyA0KE
FRO3Y2sIFEvXS86TUlR8qUjuDuC+9pkQJQuOgNFGBx0/qMU/K2IQinu0tCcIg55jy3pXwgm9aUjT
hML2m6JkKMlQkWskEYb7YWiJwVh6w5lst6qkyidmFhaZZRTusieLox3fbpsP386gVlsEWj4jYybQ
ccjUPLMA45fczVuM3eKNkZcZuCnQ4nSK3FNUnnbGEtONAUh4dtCM02lZdQXjE+b+ZySyJ5jjnAVe
z1LYTH5W2XppbUJrl6tdn94ecLcV0C8DH8i6a0ediWaUTgrwrY0n4kElEfRnzFOv0Or0VgYqeOmt
hXaVMHyTcYp/QcYVELTQv4G6rFcZNN2Zf6c3fGWV9M92G4WsHQBFQKIpdhVEbBWbSiHvje9wfwCB
DZQ+286JydSwH2/j37fOsJyVIBTAltJ0RCjGCByUnlYt8oeFYYO0z9kBb85oTvwg3o/NsA3Sumf4
h1gvyNrrwx9zvJSwO1eMyctPbas+z1ghT7kmHSzla+/P50K3H0bzrnoHaL4+Kl16gIR5Xt6cEtOr
rif11O+Omyzlpyc6fVNKxT4MrOM4Oax7/u3hgBZGNgJchWpMKbUng7bmjn3jI5lAiIkP87udHT04
5LEBMy6TxjtrFWCXQG3Fb4tN9Exi2JVhI8KIpuC6uQGsVMQp4YQFvYra0DbNwSvYcwNlEB+x5rS0
nc/uGjgae7Y5po23xhwmdB8jh25b4vxWb2fPJhQxHaGWTnDmNEoLeS7AZ139ppj8SMrC5SiuJi8U
8bbRJAQrEyCZx6A9Nez+SJH/2Z5jteSWDILAq9PF6IVqsxI1u3W4y9eRrJDi+I2qP+XjJ/5cGtAR
ao8RFM3j4GSQCKFQ7cU87hQd3eU9Q6PYZ0D/mm5s7U4eZigwKHfFASeevqgNzxudz2oWCGuECnkj
M76sWd2ellM2yyF7BdunBz9h9SlvVCZu7A3YbxJa3I6y5VdcV+t2IUkUam6H7OJOCgKAg+dfTfnq
w4yC0Ad7Od53g3V3CeSYVP9N2QbBc/1zdPtrhn/og4eZ/r0qkiUQnWNwTdndCCw5Xw2OIT2502Wo
plP/q4RQWXFw4BlVdrH5Vs5iKhyFWVjHC4xSbfcJAMF+I+cEZOvHw9QJuVu2Ws4nqYy7MG40wqtr
UGQkPrzHshrDLn/C13oBrlsOCXjkRe2S3T8PQDfXMn+OWd9hXSZW0xKWQLEJCoHjFEm1eC847EP3
8zuwe5jsv6Zk5k2ZGqNkrOVoLsbMQwpfCBJ1/HZl0Bv9xioCnfZ2pi8o3eW1xat6WOz3Pe/gogy2
VMcKFoZr4DVz8LJroCCFlLQAEIHXCrss2grwdgb4q63Mjhh948OqqSe/Jz3T44wmJ+LnWkrTBPz2
+O04lpXMM70tjW3aHIZctZO8jI6ofH2I5/VIqcYKM0xxg1dFEJaBnMj2ysaLlnndMU5VqRVsuAgg
av7WhLetsy4n//Zc49jJqvIBxgOPVvffL4JFyNXcdVdRaaZQ3+08nvgZz1ocGntUk43kZKb3k51p
867Xx8vIKFQlu9KHkIdECPZ3IRasmLOVK1LLJx/XnhhObHe8FZ//ahyDlPZ0vLiM3dhDvWdlx/Xl
Qj24Rckj1aaZINVb++9f9TnC5hnoF3lyAZbRRTBd3KOI/CFniWxF7+8PLIKNk1cNtAqUlN2IZxb0
DpSM/almF1Mefunfyu4KQCKIUDz6hfKhCnSf6Pzb/5oEMnwz5ZHXggBIFhsIvEGD8z5RLFdHMwug
G5uf4m1lzxszfhsv8sWxlsbMnSe6ldVY7sxpmPqGSzIbe6IcQGbCvy0WikbSCH6eBb4XKyn2YLDx
Q2cLyF2uYS5f6DqacDi/PdVbHx+Nb5JbOaGiR21XxtLyck+JJXsNjn6sWghSft+9zlPtbuuIJL34
1ugLRsNvM3xlOWp74xdVk8wABac+MHOdHj0bGH+bK270aljYpQeTVs+nwVeAQXkiAROWw9tEwGTg
zlu1X0lNSf5LdMzwXG2uKZqa+223vdMBNPzlyTHxQR27Anv5Isnj5DL1ZONiW+Xd5IVkMT/vgf9U
Rdthdk3df/+Ag6onpykzy2E1VMzEpoi5WWQJfqqrdJR3a22NdKfdzAttrv867WFs08Ih4mCXfh3Q
uefcUH+AKvbRFYGihboa4c1RXOXljamJazWrGhExVecCdZ90mJ9B76ajc94DU32K0EMI6nuS6aps
nY/hFLLm7NbDDHCGR/U30xMyAzcTjv+RUzzKSHzWjZWP7FxIUs3j9bne2Xp9kWDIDnZxIXsbBxDm
5EmFsudaiZ4e4GKNTHDer4mjvvhqpfJXYL068mlYbkFsPsqWqTQDW3kx4Ee7E6SQTE0McCGsW7KD
skiSz9zxVCqpAYBpTlqBN3mwH+j1yW/i0HUPRqjYUPsZgl+tNwwLBUrleOAScpXIjaz1+mE3aciO
XYYRinbvH+yKDH99/lC7616CDVMWDUDtNxxfDPdFxWAplf+5hI3vnvUbwUXA/2gh4Hx0dtqhilLt
HrRa10lI+/7SSnnp2VxzqsQhUl+zBUPSnaee5LYrGAtz6uc4/cbIr+NR0jwww5zyJeTM6zBbRPMd
QBoUSEaHh0Id9aLlMnWSzqhV7oXtFomqtMV5nSIM+sSXpXMSBXB4wGxmyzWYLh36vsCWjyfgEhvs
K+1cmLFgsTRPMUNQqVh9x+jeLbFUDAolXsHx70ChCbFXVWDbgpBi0sd1bc6QPGSN3d6WP0aSlOhR
tPAGoUgNDLo9GUBfdubJTkhgsalGaeCID5GUmQ3nYx58ns4hQy6KjT4T2PB0SISvWz7xzM3XhOL8
DWhOZL8Vdxz8hCgIZaVyI7WLSpvC0NFJGygv7HRf6VPgB11wiqoKAX4LAQ33V8B2bkoB6cK8Di+k
031NIa9hq4aH4mgeszYJg8jSXiBQ7ys2diXIvWB9Y/2+e6VEajh0J7lrk3SSlJK/xEleWYY/IlUx
yH8xfQkUBo/egGi4z8zFjrKATTxk9PHNcbw7+alOQlXQKpAHvBINyog6v6Qu8EdYTCRa0DjkBCOm
TKaw0wn4UT8AzC1t2IJ9VNYUQz2ns0EUTvRmVyIIQcaKf+zYXmEvSaphBflYvO628HoAKHIj68Yp
woq5zhPzdETHR8gdFuTky94CS3sxqH28Joy/U+GSVJPU1y0Lygce92Z7ouyRFHsH2KtzkPeuyXwr
XRAcgsS47JYXMCwlpAUvAOd37dsaPVGbygogOHwrgCRntakAR2U7t1HHPd6u12zpF1MHdO7uDenQ
kvK7mGLVEujlufLpMbLp+gUCd8fhfV/sW2ccqXL7tmzNG5Q6HgCSiCIotLXQkrfC6a2cvWsT6/oE
v/+hhtp33qzZQiCpgsH66atrlz8xddbViiJf6gxctZ4uh1IBDFh5LRQGCfGAyG3LgI8ygS/dmWJl
w6Ug+TeRWDpTL5/LF8nWDd5Eg/a/bKe1m7wIYBjRqvsXMkrSxbgFh2c2YqxtmWf40P15sc9ED5Q6
q9w0tZpQbWjfkvQ33oQqUvr/w17ES999PxYGD/6ojKgKkyr59LvGXKpPPIlhbpcuL58PDpCIliz9
dooLXAMtWYPwJHickAM+xhA2U1DAltMHwm0dS1aGoZXUo6krkbLW40LYtFj3aky0cjPJIySoNjT8
xPNdQgHxvPsT41eREC3UWvAJG0msyWzo+C5OOow0o8YLEOTwQ60pfqkO7DWrF+f/VhG14cS7EqDG
ftD+0JBQdkXkTYsp8Faa7ZBka8bgxxSedKZMF57mDS4L9kfHrC2e6yqfnc/Xu108+UlYdq88RPD8
bbJ5fj8xBCqsp4ILH+JX5C9y5IfIepQQ+2/fd9c0arHfUoB5+K+2By05w59iSKjArOwF9FDtX2nB
oKrAVifE09FWFTBcUyC1F5Kd8GposfG3pOqi/+nX6w81WSCeVn08X6u+q26+meMUugEewTU9vU1q
8iLO3BX5DGvzvhpkBPk127MXTiYaTwACR5qlRf6jKbYur1HQVsWdarEsQODjTnvXH3wllebfZvGm
hkA6w1ojZCw7HAznL3E7AMhNimy++TsQOlPTHRgmGBtEqbb2l/swUklSz/w7yOgfo3eptSqnCKrT
9fcjSatbY/dy+2U7QTweeto0rSJ5qMiah2bn6eYlkr0mobmdImgDdJvhS9CGOJZREBlqFMAZZtGY
dzh3fqrnKbOZnpZQv+8HMcnDi+c/TZnnMCGUjptSUiCb1t3VqgaGjIm4STZ74MUbPHq8zitQWXxS
Qdy5X6RvrD2goFcVzkM7xLpKWtz0Nu58Jxku7d1jXwPZ7APZhY3mFzF8jSbW3qW94teeC+3/yr2/
3Jovo2wD6y/mYHLZw5T7B5zJLvbVjg4NApJHJr3E55PpbgQPYO+SISur64ysuazMzlNc+fPGIhrl
rDbsBw1YU4F/xyDBx46z//UbHY9w/npbLcspaG2Nxe1VyPOW3AdhKpt0uh+HuAqZqiYRBjKn8MGk
bhtVsYfkcyzVy8NevV9kXfMdMSFO95T1rcDWjlmnbyovHjJzrHH+wlUY0tx0HMzTiFuU0OPrX6uZ
1q9jDa6ntq5XC3THVYAM2qcc3Y2YxtSKWSRUdspW2JJ1jqs6IR2CKdbP6h+4fMomH8Rj8LIKpIVI
f1BP4BhisCmgAu6ZKY9gMY9c2HCiivVnd4LoVKkxATIzDXcJQe74+Ugh9WLr7x3OpcAwpZXEHq+7
Bbiezf7VF9DxgfS1qhg9To67q8f5cjB+DU3E5PZahRQLFZaq5Bj19DGSsfSCd8TGC0Blv7IhYO/z
2QTWheNguHSj6OEOVR34B4OsPrSWQsDDGFsSsU4JMdLAaZLQkNDb2zelNfqclEswDydr8iSbifks
aTO8z+l4wdB3ziZC9UQ3ffU8cy/NADGeY+yk36LFlRlgFLQD8YRAPX98xO6uhyP5P6XBQguA6ahY
6++r5gFx8CjpZwcyIeayJE1U9kzFlbt7MwM5O7V3EyNmAhvtEvv9LZd3jCm8a7j7dY54+o/oTzgg
E7pthPCfJckpRvqAzVoZdQoiHs/+o5PbGFDOZAfrF39BIkdvEwXuZN3ZjSKnm3ARebsAKM06+ldh
w9ObTb9uvvo+n9SZmiX6jLNFQbfq3pSx8OukNaf4Ul/pN80UFqKPtM5STfLmUijUwV9H9Z+BcWoy
zjsBofxL3XSMVi7ZgAeaZodjbG/MdX1ejVWDU3/2yWb5aai9Z9rso8ryb0aeZJzq4xIXFq/fwX0B
QEjuB3/yrnWu6LJDad5IdiePsHsXM7JNjA+QQGiYXs0N4/POvitpUgCDjFGwP9TZxZSe9JsTXUfY
diktKFk+y/pQkItCqoRQFXbAcECljJvOQzT+MO7aUy4Yerz1lamqcZcgYZ+p1Bi209kZFHPWMyI7
a/DTLf51t0zPBGvLZD974ySIf9PWroMbi+vAqGbdSB13MdRs5lLu++FuigFlYJNq4w3W0Pttruf0
AUdzPdSfB08KaOkmsNBsXOHn3jKo716XkJgF3e72VBgSCNkcXGAWyh/3byvekRvzZBv1R+c0ge6+
2n+FR9Th97qaECipXzJO9KriGgRF2ookbZ6qXNNSOFapjsf5FH73+dI/aVsRPUIldNeZtSTS+ZRc
Xip4sh7Icwj3LVLwMZm+ykfyHziS00+WusHpKp8qYhDHQ/XwHtEFVCuROk5q2+5hr7Q/rcUhIHHs
EyYoSPnVhw+FQgC/qYRpkbDakT7YSxqRCWTrfsirnpRi8Ajg6+tpOROVOdhxXYTtpmeiSJPMBLA9
OwD51coosDBFgTJfA1jTVo4LQfDi7uXcaqlYaVGV4TIlllh4pAfUUUzy8v1p8j3mE291PhoPRt82
WKb8M8kPADLL0lUtkU5h+g7GkMZzq5t/9p1o1LPz2LbIoQcrbOtK9m/yotUg8Xj5+aoZ4BbhxOY8
2MZ5DhutMoF31KFWlzVNU7bRjQ8qPxLBKquxUVvhhejtau2vfU6pz8zJMbkf9IZ7pdpIGTGyVHfZ
lH5nSxl5rXezsylm0X9B2zo5/S/gIPG+FTUh/pvOFOUniggyprRVju1cnsvWhAFg/Nk8cUzWNTNz
M2eRvfkn0p8sbRcTh3RlQeSNqfubM21sv2mc2vorEmE61zihYBnSGcVC52zKSENCp+M81t1f1dNI
O6/Q4nP2IO/eN/1bmJG7rExT2vPjN3Ucrb5oZ1qwGDUrXUKTigkfFEvgVM/zx42n0ZVjcxnkj+P7
+REKGwsPDSrUH6KmQCoX/1FMYoxU+NG+vt1UV/9nKzVhfV992MdciEAInYEAbFkrK6EbD/ZDIXsN
AlUiU3eyVxyZpYDIcCTCTgmdQEQ19o143hvtt1amaK+tdq9mTBOQjuOHVNug5fXoBF+ayHBMjL68
cCCmNX/5jiW8ubuLBh8/3KKmViKL5fWPnWhu30akWHwBwnY5QcoTEiP1Kd4GmhhmVW7G0+gCLO2v
xJUZFBo9zyzA98KYUYIdpoQKIYnnPZiJDQ59A2YKSMvBLBju24rkk+yYXx99vWCFCIEN6qggft1x
5gHi3jYgEfzNXkKG5JdfqsOVPxcfeIl2ukw30IoPrIhfZNazR6eWFA0nx7yjk/2amMZsxQE5xUh6
+GYP0w46ODa6ErhZKFUnXuYvc4x56+RdSe41nVFlKhWMRFI0k4nTqaGBGbdvFXR9Kf8jCFF4mTvg
BoQ4XnXPzu46AR52cawb8jHZee6+TvsYLZt3Y4BxsuqzZciMp5H5XTOb1EARyXw4yrUDJDDsSQ+3
lSErcGi0M9z4Zdy8B+wtbbVQgqFAUDWQYUID5qC6Kicu8e63ZruE+6WweEnqpAOMEAI72hGbKaGH
7yMsMum2XEbj73h5CBh6q+XQLnUnDrwFDPNjtVuWWT3676v0pwc8ZfRQBCOEAyyD3M2REyeFxkdY
lRb8a8fTJAzZmYZVNPjWA+14aZGyuuc2LFcRxcAfpuNR+UyBGS9t8bSeVfguSy5e7vMwE7XcetEf
MelqM+sBI/0ABXSRJMqAUjPlqn4CTC3VAWLYKw9NfsIAyAB3gH+0HaCfhCt/zA3CtIeYKUc5zp+2
RJhvemej39Ig/TBaeYNb8rocr4DpMUFua2jp+wJKIyl/WejA46n68rcFEEnd5qWn8HS1V/BLKWcV
/Ak4lYGgprffa/fOSynknlOCIRDM2gKhQwvs22pktGixS17+KZLaYRUmc6etZjZwl8qSnsArKr46
b95lXFlDgthDfm31MeLqWcsm1/LDzppzWyq9abHrOxSmZtBEsYzn25UAx5oRaG5446gcbhLYSF4l
/hQGJeLSK3G95z/Yp+MEhnhHaRt3VslmacNqo/rRjt0lb0KyBp+UBB8vN+csGfST1LTWsqp48G2N
QADCfAcOgH/2KD9VFisAydxCnTJPESQiX99Uf+XVhmpCY456TScqWKrdHYttHyeXuWv+d0QWJj+7
wYVRoCNk61sO87gmE8AfDSVmn14TzmfKHl62HOojClQxeQKxW3SRO/tceQs8dzTGa41r8lZyWlUk
wSBCPuJyL2eJl6CSPgH+E5tx5hAvTXYnprrGx4byQ65wA/GfYlQZERJ8YKeJGp+Lgg1DirIY19S5
7PpFY43tX1ITURNLPBfnNXtiTC8Ycm3S5S76GQnK65HllovCEeymbIeJagK9DOM3+9l15TInV7OK
CNH7nWwMSg1AZ89pQN3jTTtgvn5OZl5dpKk29BLeoeU56DDgHR4qlPicjjqf8UCTfdJUBpBbYL8g
ySjcJvNnS/l81G3l4PVylHapJ3C1bxZ8hu9Abrkd6arVU6xTzO1glFRKej89FEKGde4ozNznE34q
e3PQ+PzXR1i5JBksQhQ0fEANxN5uG1ks6e2g8iNRANYbC1CB29hYNDZDaff/NubSv6AjXviKfHND
6eq1lUgcF9creqv6o2HXTC+TWonE94NBOHFuklADvBroEP0SWH1cQwEo79zof47CwWnLgqQ80+0A
RSq8qpK0SJlkwXzXwWpIkj16FOOeh8SqSbH7sARz1SxOqOBvSMiuLNwJUOaeE3j7rGd1hT+hmyTJ
Qx8TFlkgRqVWI3UEkfbMG6MxRU6rTeTKtKCAU1dksCYQNlhQklBeVugSvlX13HMzk3SrKn0/HbLw
VsvZlU03PGdcLwHrqSSHs/LcyAmBm0RFMjP0UIUCqzzZnQxJZDy9N0qzNbXSDfsgaTuZ3ILMMX5Y
8uxNwSu6XD0VJp8l7XFeBeQA2GPuwquX9udTUfgHlac46AizGukNzoAKxAxjfvszg1pQrmPciqSN
e3lSNyh5Erm8ppF+uboyV6sIOGRFBGnfVB+invi0OqVocdYpLVCG5sAXQKE8uo8xNhZ8tektAo9k
xWGOTGo9gOAEXrv+871jZ9Hyafl7GqPQFJI9zdZ483opU1DgGyUHpwF8VyXr9W79I+QgIOfKxCi1
YW7AHsmnsAT72/UK2PEhYpdL53+b0y0aMQlGNRXilEvUzZkd7yY0z7XHrI5wTXh+OaJKrzSHOUyo
GRqIL70taYaGk/kdbiTaxq5A2roed6foj5GXdK86tXOlTDHnDSxuyXMQDekK0+3ROshIqRsfOvWy
4A2etspHLJPYkjk4XWuqzYCJGFV7gu3K+AElAvc934kY7NR0YrbP2+/V+kSoBiofRHn97hdDiPMA
jHQ8zztRjD9Bt8OExRJXr/mTh4/735uMooAWr4xQ8b2FmED0dW45I0h6utMBu/hvEe+11BU4m/uY
TnTge2z2rpcUXWrvy5VbKO3fYc5Ms4MFXvW8QeJZ7lvXBFjPnr1nI999LuV85iGn6n/SYzbEK/qR
WoByZI/JVD3xYObC+w/7+hh0O86NKQCKkDVvxWeJ17j3fq9F+RMsV6v2XGjWrkYITeU1dDkbGtuT
n09jjiAEkbQDSwJSttK+OYRTpLyMxU/1V/VH2mvAHfUUFTBpGbTrsNg3RpXhAB3q46XNQxuQ4NwQ
VO+Nuzl5n3yG0lFW1KcVsuCCNGb0E/uK9G6VnvxhuNzEIu9UeBsPbSTs+W2uldHYFCRxaa3ECIPN
v7nVpIwt32cXSHfPTE2m8FEhIHAko4RRjNMH4isCViKBx8MYLmTvRc64NlaniBAVrWHFxYSDqLQB
4TDuYd20Dlr+/ryQMN8WjmSIXBGPcS5vW7ut8ajHI/vPnYduyKt50ieL/bD/sUGYMgg2qvUaA1+3
D9lTb5/Vp9sIzJ2WafklaqyI/iNaKLJ4KI3urAgBjixK1TG8VlhEKbrUbId5Ur/RcQyd4fN8QUT4
bRN2qFG0Ug6asT03id+oT/DLhH7R0IfyRo8I+xM+3kqFVSED5CMqUVQGkOTZ5RjL9Vwej/meIxrb
8kxU9cnSixNmARTlZ/5BhET5/unhKYSZuhAcc9/jh/uq7mjoJu70ihRo0ALlgEPInwCOSweWH0FM
vge+Y3sgdc4MgLzOy3FInHStNGBbBOzD2daOWU64VeKiUwP+Aw1ezRFsA/xZ9ceRBAjY5ZYPLeRs
RV3WrslyblnWNV0DCb/XSpMtbMkiRkboNo29q20b1CYs0MZZgXif9v4KlAXLjemHAMW/x3vIQW6L
4ZDc7JytlKj0BDVsDFX7y1rPIHecOVesS00BhxqwcLqIYEgFA53kNy4gZGYmUloYvLT0/J/J4mP6
QaCeqq5tXOvPHzmJsCvFw3Yy8WdE3OSJy7o4kUgOREst/XVFHwFDubDZyFr69HvjaEZuG59Ig5ec
nJ4HHAPHqMeMRcKDWuI7oKFxVlqgcnAZP45SofC3iMZTdWZVJnbHaaYYk5qNMfyEN14AMpI7G2Fh
mjLIPenGa1cOaOcu0LSgasfnoUSMKcgRKm9QxWN/3xqCyokB1FAcfX2VUyb4Xr+mAJpH3PmB+pqo
NhWPWPtvzBHwM8gb30SLpU2ssjHXqld6IqaJM1YLsSKTe0KAulTywNp9HsvbxCqfERBLLcPbDcP0
2llOwwt0/0Rof5YFd1O3F8xHVjh81syGBZQS3FHsXr9LS6QDGtDuLMouPeMLy64NWf9nNrRETvQX
QwmcnygQMDauvIgrkhuc2jZ2Ijf1ilWqRyrWU1+dj2Gs9Gw5Q6YZoPXlr5IMyAdlTBlEuW6R1PvA
mHRSX103rqWAwlztgERE1cHCmWQhs93zqSOsvkmBPKoNnwvwbeDC8rJmsBOWBEFJJUM273FOtNhO
Dvxzd3A9Hn79BltsRybVaNtyssA7V/9Q7YgOYq/GK7mlaIudAKn5TBQ0Ltb3J+4nyIFa/zvWGkG9
45GO3wKEAiiSY1h9MH+kzSWQHnxnTU+pa9Qchswwukku63VvJ3pG2oUN0yEuGPA/f2m5dLklBMeY
s7XUXK5aXjUMNUf01eUl+dCbgzAMCFLhDhI9mjMG+dzIbZWaJUuf+F1nTVQhxIsJVBenfwiJEG9/
Jhn+Rg2ngJHPlArOjhUC8arUbfowClB90drbw1QMkXrhHrOeeMBnRYG0oVU8YsUb48qgblNyq0gO
gjGZwB7bPPERJ/lN2DnRwAPpeE/8Vpm47nG0sexQJ87ue7JtVlmZCU63WAjVaXJyEvdYGzYBkBbL
CwRj4orHV3idxZ6sbIZk2F9NTSrRX8L/1q5dqEmTKqZRk9Mcb0wyMUWahqCquxg7r0MDyxWwVzSo
tOreSt6DqmQTdUuErJZytLNwysOCIoArCnZYa4Mspza33ELwe/xDLPUXgFkwA3G1MaJs7KqnNsob
ejHm9FAmyePN4rJaBhycSnb7SEsLSyIfASd8GOjKfg1IPxOX/FwjswMChtv56EzjJvrZNASwg+Zi
vyqC3VZr49k4UDwNTkBaCQiDau+mqZ/OSsjl0fyyjIpvLlautN5eOP2+E6/liCcgEDgD9+LhGgNs
YVsx41y/jUMfjAOEvl/g4LHFixua2ElDzwq0FzacGyRCf9eAPGnmH0TCNN0+pqEV55ncQytaO15F
CBeo6oM7MsCVuq94X+q0J3vlWoEq0lV8ZZUnglACl4ZbGP3plMbdsJNP5OaH9FeQwcNUFK6cKNAo
BBLJgpgGT+QOWn7VptOJcjMHv9W1dJEt+qeKsxvsJGMpbJivo9xSNvnaoII8YaUrsiYshmZhTYzP
PsfMJjaa4q6LIc19O0clJPJW8aHOqSjtZ37ftQeP18PDgKw3pXbeMRZMWd2i+6qYiGpI7azFZws0
d4uYCPGW/JBqU+jbxy8BCRRAydWboU6XtJFLlFldO208LvyNlXHfFMpsyAthxYD2JKacTb1KYUBw
omyeOM8yk9oyB91K3gx87tnrYEbmk4bAUG+WEItPPtZIKS+j1/XgJYKlVfPI8IqytIA0dRX4hZxW
7EX/yaQuj8Bm/wyVGuvnZ0wK3oK3zham3+v6ViorNni7NcAcpyhqLxoElbW8+ibT2MX3GfxNPuY7
+gPN5TszT4gf1UOqtlj2BfmmuJ28V9qpkMTMA3GLN80hL81Uu17xH087VsXuG8AN7cbBp+TUYxDk
JkH7XzZ3Wrtxvw2FWYHgrPZGG6QQQecE29qtIOGqNS40gdXKO6s2HdT/Bb0Te5rSv+H5MFhb/av4
HHfjNoBEnX1sTAAd6Uy4YXObezS0aFKViNUN8QKYMUkof34nAWxGNu9VmggrLK2O7akffEkqQc2O
8yPjOcmVw25RqO8J5UhGCyMggzaz6Wol3rfQjq2r9bW1INLypjNHs5skqIckRmv+0lm1E7/xsgmn
Al9r4UFUc0TDhppKOo/Cl8w8qjMVq4FVVKouoj9A37NPQ4uCM7Mb1Fv6IELM+SWYmemaIKTO5vdv
wM0RGrcd+B829uOaRwMMPglmGHzTV62EaSPLBP/hC75iu78vTttgwVvTZ0RLXyKqP8Ulgm9ragQH
oOfr9PUdMrfkRWraxMhKTKV5MRRQktHJXA0F75onGGGUhEeBsWhQV2PykVX4GUrkgg+oORaOU+8J
ks8OVsVLX8PqhjsaySsUiw8YJKFmrDksgx6GEYiBf4f2hMjflXBfgQvx+D3sxOyw1IeDE0oFbjfv
OPqFmKKnHBy7fgkKe4wyRlIXC/SgzJR9VyqkdwxLHUojBxfjIpr4PaSUYU+uwHOaCQ9YikjdFMBO
TGcrIRJStGEX1nYGsP6B7KfTfPYuFgudM0ygvxOqSKfFLBgg6poDLGSBdOSMGtGAneRHubLaSNXt
7J+QoMLJwBuLKS351lHXXE8NM4toRkur5TzPeLhqok+NN/s5LLB7EQ5Jwo1ewaCNPbf4/DIxuwPM
RHBzNACxBQ47Hl7VaHjc+sWjIAP7Lgcohsv/YdZciEs3BPX8usCXLNZhUbBs6d0z6bOGbV7uswuM
X3v5I1hROS4nEEQP0nJiRSVqkNtvLrYqm1BqlDhUT9Xe2eYcZPV7zGutyf5hWlXYGYxeNCeejU+a
RdBNb6LWYHw9VYXP7NVzEGi8PxN2RYbQVr0Jnw7CauEdIGT2PFZH+TUFYPcaQmWTaa6hX08f9nTw
TuOQSEd2GpXSKOF8li2qXeqOWrluLv9CVjmwgCJrQTkzoNc4f8mrFAHmkVt8WJ3FoK+Oenhojmpg
hpMAKTRWH59AHsuI6gtWMdA5AShO/0Xlf3z/C2IgJa4xrMkl19TA3sSeNQMPU2Ig6CZ/jqAw+Txt
xfrNWzz7+rnXTsn3AKqN5K6gKFMnCCuEShLZcwfeNUDkn9vV+E5FT98xEhK7qQQSUHujr1f04a8z
EMXPpniZPJlGVKdHt+47qCv5Ee4ZvZCNpdPotUiRg5XEsUZdRmxqblo0m8TgYctCpqbCvdm4Aux4
SkgD16iZVX84D3crTUvHNKL2FkXDNneZ0gpbF01nutlCN5OVugiPFVJjwTDuBjHov/F78CfOPrcx
GzSV7KYU4qYIVH2U+2iDDXBWbqx0EdvWgE1iCNO+jdhmssqs4Uts7eQiVehmKXnFEe4SI+xqDVwv
coQ604I8Ie9qFXTpouea2vagy8ch7b9RXd3TIsRJtG/BOUgI1/Ur9RREE3PIOSSmL7JEV9aJm0PA
fOaYREjtZUi2sqd0vVVbn0oHtKAW6r084Fi7vgXwJm5CXr1NIfiG3UNedk5rhu2qRyi7nPyXegHj
eUA3a1NNVnUIjtEGdJndMinbHO783SQKCROwrQCvmpAbJk5mLLRGAu7oXTg9YGrB+ur+/YdJ/tDG
4p8gaRbgYD/qZIFZ15GVjoqnWygbp/lg7KcHwPa2LxaEOvr0zcwoL9sc/WTo7KBJsdTitUL1k13X
kov+GeQ+V/K1uSNlRgUYaKYEOiHLd1/Qug0FcxUIOojqJWya+bkinsXBg4sxmAUZQJ4YwixGe97w
Ud3tgnJ4uSaikGrmCs5XRJmBLmZUnE2ZIRI5j2i3MyMG1NwXDG424rzszXHMxMzX/lF5SttvJ4rs
SHaaTJYI2WgwS7cKTY95JoJJ7XkpoER+1ENxjgx+wIxTHROoWzhVi7pEp5TGKSLujqVED+l0T23H
cacu/GKkEblmx+G9WSnjtGMH9gl8rxPXcB54lAntCxqdVP6HYdcTlJRXa/wYzCXtVMt0aWqjtOWc
JkQ9TjyUiku2MPJI1vNbbu1XxfxR00HQsjLlKRqTutXVJavutE6ZUkE+yPTAQVdV9o16OMVr1u3D
FyiubOosejTbcLNOei62J3AFg7NFw6iu3YWqu7UUpNQu3ybbapWvYM4aYyUU1mWm12KM32f7cjOQ
o5/0gBAAKHxtIpcGzB4qx1vweKNL2u0As2/HtEeNLmdg7Xc5eBHZYGQ4EL8jQtVESy6XbUu4cEPr
M014ndMVLgrBVCuDW1uBHBCLf5E+MP69I+tpEza5NCR2beoLHcQ9iTtfkN4rvdUeAKUgi/Pw3wP6
jbeWLnsGtmApuONpdesn61qFr2CtII+4Sepff6xOH1n8xqT/YRgoDpuv3U2IikyXJJNW0K3SVqHe
Cm12HSVJkxZZ0TBayQ8SZBBSI2xjJVfwx79JTOM/ATHC14ZxoSwrWVPg0x43no+59ZLvzOkXrqqr
Fh6YHc731kNJUqukCoWw0YIs+1W0ln6sSPI6XCkzHF4OyzV1+aaqRgS6g8gjv8DLoq2idXMT65L0
kfky+v7wyRV5soV4O30k+AuEGLjCV8z18NE6zxMAN061mOCB3JJkc/R6Wdu2Njfr+LrBYpvRI9Kh
FxKKu9rCFMHEU9IkEQmZiBDqzw5LbWFKTCwNjv6E0OSo/IT1svi7ZlVfI/dEeSplYKppLuC7Q6p+
C7rbNc3c/0b6D1YZPZUXNEz95gs9lYdiZJGBqto1hLu42R5ReXkc+1Er+n+ku+oLWNGySSVo6R3j
hPiQ9nvSNPhRQc/slBKq/F9KAId5QlW5wm4gmFE+1OOuFQl0B85W/ag/Day4zhVmykWXSdHNHxEc
V5758mMciBgK8aSFER9GkHwyZ0wRY8CJj73pR4r3hEm4N9XOXAeUgBkQcdQreKqyU23A1oriG0E8
BIyJJNBnYhH7qTclAc+rohDJlQSnCS3J/s848z0ZXFdHC0oLBvZNwQzq3idMBMq/MMwP8g6ovruI
HAiCYzOpLEW4ADFQ/ZLbFxgzQRC71jtWA41tZaIMmLnFn2s2JQoeWjuidVs4bOz4z5ZGy+F2UFk3
vQrwUiDS9TSqP3aGXgVciqXH/5pwMAm6eJoIsh2mkcCToLwiZ4poqBUdWhEv7d8lLJrC43cw4GID
K3l68oIIqAc1QSD/jSqJrSmmHeK2AHBDkhK/x36xX9oHPAk2bfFg84f/5ZJVqJxM6v15cUQ43zrY
8bYujRn1DD347wq5Oe6tn/S4F8F/XrJU7EmHUv6+e0tO4JNd721fWZd39qWF6zP3YVbl7DfriwoI
nW+3ZFzIIDkN8ffXZHz3yrwzzsRLvzZylVgMYxs7eWVJeA9hfn6Cjxw7VQE4lGkbcy+rj1e+AeXA
8kWwzfUd6TbU4VoeY++3yLhvC6EF5mbgygXrLH25AzIvl8xiAbTbtKvL/PZmHCevc8zS23qLULJl
Q8ypkmhjvyHl8Wd9vcznsx4Dxrw4vkeGGYv+ULdplqQwa3dtdDWnOfp3uVYUGnSOqT2Zhqzgr5iH
K8lkS748e2tYfwJ1AyW7XaXMyB2SUNECV1oIEN6P6BcxR/BlA1Hg1lhZDN27eM5rUotdualssX1b
Ysvr/3vApBNvTJPkPXIxEZ/gtajAj/oYALEfLK32f31fBWNXjTBY2jExSbGQwopinKvnQUY9EbvY
sZgscZJC31xq07C5LmAIhHzd2HdpyEMjzA9I0uVB5Ln5TryCOBPZBW08b6v/GFSa/r4TSvvQODXu
rOaP43y3qJ5ZkwT6ELFZ6VS7TB/UaSuD+fYdvKTej9yqmP4RMeiJnt25Kuo5e51jeDk24+W5wRmV
hbChkNgpwzFtVoPwF5DXvDbllkGHUcBjHSsun1uqRL2a/DzYH3rTPqNjLBponnSGyDxcLBi4tePT
GwE+gAwVEEMptuU6BvExahkd0KteeHZczPpvy4zDau0A6r+mMgADNUW3uCAsfxhZ4xQBAHLDPEtz
KQLqwM5O2Mk+sMCe3fZdkBMcEJxa3PmVsjBDyoVVQ4fYGMpbx5d1Eh60XB76bxViFl7UDfGMkpeG
tWtMdFTSDLPv5oF6q8T7L3YpdOFeQIOHEVl7Vo07So4jrmRkQRo/RgytDid1x9gfSKk66IeRhxCN
hummLjGi6TTlekk8mRBbxfBfILBfnck/VRP9MBmtSjL82vcqA8APfcmIFaPi+QVYhQKsbrje2q6H
SwpMToqDccP5QwBuqT0ELgH1mMgfTAnnKGC59+3C/2Ig3pExnafk+9jS+EnpwzoKVBJvOxkoCaBO
Q+RuTSmm9Y56ePtyuQOSVh/7XtjxITExPtCPyCT/uOToc5b3u/BEhSSkf7hW0PRI5d0HyWmC7k0c
MYd04lGdb6nev5JUFtzgj3iltazjSiXl0Tos5byXHn3zBP6ZbqxHX5+pU/haaOM/ImdeVQ9MdviM
FFBjp75knxPfmHgREamCMAaS1gBcCjx6LXnVkwxhhRjrAo5qExDPcAHPgloyS73V/M0uKVb/8aXC
EsuP6c+JpuE9laYJVMywGkS4pXNFdTdmA6tdcAG30c6Dj7hk5wNP+YJldkLitofHmHTg6iOWU4p/
CjldAo2KpwPBZ22aXHFhVcWhyZnBkA1zDukJUmX5X5RqTPV7Y71foHLBEROLsqYseAxu1EJFrOgY
xSj3CQcl/Z1SY7SL484reKgqteRlyssApoY+eT/yKRpLla9ELxqpGu4JneHPGXSXcOOI/+iZTTxT
9c3GUVlR1nHLY9Y5P6iOzjYlgEHFzfy4C9pOJ9Uhg2o6CMI0enI7C6oiMYMjj4BoIW79FJO01d5m
Tow3pHFg4GPXwaMlPfaDDq/yOdyRGI0kQWHPdsYVLTQ0eNa5sJd03aFbMVqrq9DIDHAvtRymcAb0
JD69jSAE/5ahBOK4s6ql9N8NDi1s4FDgKhuks0+liAR0Uc4jVAGqMk+QYCePJROeGcV1NJgrzUot
ojw9brmUNKdXQPBSg9xNBFs0NW2JhJGZOJA4GTdZsKMGsFqeCHkif2bDjNAg26qB3mMKFo+F/Uzs
dkNn6FeqQAlax3tqHFZqFl6nmKSi61T1/oi1EpOUdvsFc4WC3jQe0leENT7dWAjwXEjTsO0JJSQq
W14rWSH0keOYhOvz5LDgEsTA1v5PO6HYFELpv2OKGMoHSzwDoR01ISiZY4dIV2x1Km6yAG68Ph16
pkZj3C3FwOmimgmzpUMTyDNCNNXTVbbJgpYhWSPiZzTllTv5uPWdGlmcrNv30aBJiy06rRwJRZj2
nSLd8+wTgQwusKx9ZjtNTAJlJXewbTZLzr5RUU3Ho95z3LJzFsIXMZVvZ97YzfSHSb7hxIg3ORDk
TL7h2+cXdfrg9KYAwE7hg/iB1rtuiyBmDXzG2kYVWsGLZ6NYEH37a6N+MCngE0J3vJWQdT0me19k
TO5vxG6JczoQexOMrcTA7WFBl5i8ZigwbD7FyfBNs1DWOSUP4Pt/JVHHRnhlJvysmFtV6JMy1LYo
R1a4aJ2Mlm6V6XlSAvAo6nKJfshpEB1JBv4yS3T0q56go/KEyyy73Jfngp99vWskUyZdUabRIpli
mmBjHFxkhLoI7QspQPCyzqPNg+/0GVnm0yixum6jBdvp50yoJPvDmDz7bORa1WgpRwVsVwg512HY
Zv5mjWdqPjqLpewP529rsjz7kK+jglzXayE2FDG89lxAV4YMLQENMxe3NYNYRNigGKQTL2GWC07G
jFBOi3Cnrq24qMl6a1+Fx2bBhp/xhiUqT6g8Q9/OByCAJT4I3iL5ffeNKQuIZuPJ+GTkzvlJY5kQ
Kv5auolTftEtfa/Hx1pNr/utfM8nRUPi+kvLO21TXpu/Z9r0X7nI4uUWJh8fvAIeXyniGcv1eCZN
Qw2clvWXDhhkMuzJfTA27hhtCDKF8h72/ez+OGl0C69GZbTcP1QoC4iy3U1I00gY+mkYtsYoFrEe
VDrOPqSuIu+NT33vg0RGFW8ceSBcc6W6B92V2/tEukAcxOL07/dGVwRpyZFzxk2lVKUJG6aZhyDg
FnkUY03s2NdX8PuXFgcy7wpzARvcMvhLPBzlGMqu9NDVgIupvDpn6IJlbZ/sPu0YOM+07AYrvlbF
2jA3uFBl510GEocVjZhwAKTmmI+u2MJqHYkrUOrjNAiiOT1mFYwum+hDpvytmDEzYAaOYClpxiIf
RILcQjDtGEtxcfIdyTa2MwJBY8ORWpRY+x/CLplQ3zTipaGcH03yIRPghsCD9wR4r+MqqnsIQSWs
FqZgrFqXoiv90i8xhYnX0jh8a2dqfxgLTbP6y6VFB4S8dXc32xKxOgT8hle4YNiLS9ukozB36Pid
lPB9tYhueEbpSm6vweXAFb48uBd21vns6UkuJYHJb7LLp/PIiMRQNaAIjPr8wZOvxOKkdbtOrtSp
1Eopvsk2bENRQ3lKYRoFB1ooHml80hcVllxW9k3zTIZpSfJx1a3myVBaSAv1T/kvuFmdry6i4dc+
yzXYQ7XfuY5h03Tm2GlDFSAj2Sa/B+Hls/AgoKMArCo9iD6jhK6C3/jIHPJkfi7l/TJMMQCvtapp
C73Z9X2IhLIbXOTFwkGM+d4EIuHti3sa2xgL9mw9kyoohnaeb/kQWzYw7sJR+HqWHJwtQTENrtj+
DqN8xYiADMXPAM7GFDvVYtdHNhh3vO/+TBBB2svn8nocmTzySioI7gLsDJDJHTgVhtQ7xoRRniLi
sCXEbTUavmK+dunYM4gOXACLBKQv7WZsFtUP4L5WK9beN3pH9Xuck/8HeRk1+I/ibw+Fpbm0v4B7
6hgAiMcCrbMKYHNws2AoFLlK7MF+lzVzY1POHPa7gJuaSPNxguVujSVrTDFK+1NTw5VB8G9DvpSd
esrATFtaGXEwNmdtOM6qY26vtRQUHQVTglQidzZ57wnhGbtj3XjA2LGrRW7RYTQHVO6cQwRNzVeO
xPlMOF/3bAIShftdinqJWIeI65JZknSwEps2NzXTPOfbZQT0cAPXS3czMp4OWtzfSaAPyoeFcbvE
Ec+jBZPeAVNH4KXbR3/sgcRVQU19gvTyVbBAd4cZk1Xc3U3Gu8eTTg4L0FdkQAhCeR7pb33f/Ps5
LjwGXctPFllYYDAa2ngQ2jiTrDuKhfz1WVYxhkvnk/qP28JVTHVVMlVHwHxGl+UYjpHkVQ/8k1iv
3HZuLp74rBieH5tzb5i1apl2zaw1RZEX1KEkKPQpmdgjS5I0k/CKS4iDtaY6R8FaIEAVOEMrSFJX
Zngo7KEnhPt1Bm6E8ZTU7CO0mphvDS8wCCerYB9vZN6NMTZbO+n9Ti6Pb7dOLnw9M6eWZq1FKxIZ
PF+77GYJ1L/H9W3XP1ME4DEmq7IHI93icYiOKpZuw6tcwp+yU5N89qjgKE6xBhAEsd9i4WEEYFh2
Rw6EaXUv3/GDv555hsl6K6cTVHdv/7tBahOm6WZx7c4ZBWcMKJCWtSk30Dn49Bm3nZrL/FacrQMe
InocFy9M5ZNvRlSCX27P/20mMI/ohRLtxPcIgUF+B8AH0XrlqaEbOWH87Z0i2LJWh8n7qAjw9uYD
V0RC6hjcJpeAO2FaxF2z6CdqVASQJZ8Q32r1p2OWcRzb1F2rH+nYaYEcVLzBN4Y1nvUh7IYp7EGq
T2g45eZ6fVctpZAle1M+yeCT6ND3J+1g6Ep/jjn65djb5GDX0RwjJYy19i1LjXoq4/Hzz6HYA1QC
uF+ycJXrYD0mwrEYHyq0BhIe7ksgEcGrWfti4ZMUkmymRZDSPteAJLdpQzNkJXdKbquLnWORd/Su
XWUoeR/bN7v+8goFpwQHCjAL8ZPILVYMYDFSyM50i/5NWs/TqPawLSqCRj0w64YVjd7az8YaVzX/
RJ7OhCQrcN3lpfX5SHLQqJbs1mFTmgQwlZQDeu7bmfaNaHCHg+spDuiBlMGo94pIdocNwNsQCAlc
YF9MgG2y++Dv9NjA3oB0USWJCaywRbONibH8+m+bSEZKW0IH6KiCfywPthvCwdW+R8k9JRgVsq3n
TGzNjAyE72YHjtCmGw2z9mGVGs1SJ6taUgyinjKu0bf1MO1n78Y/ycS6eOsYxs6EgQvEBTP58Be+
EUSGw+I7pcwKa26Erlb3fCcWOIxdiPkRLsERIpsCOnHpadN7usfFWpL0NjHILHFVIxWjbRhGS8v+
HZKKzfqkIfPkOd+gS0cE8UfyALyYIojPX0nTkOm2ODqGtVhbwZgpkeryQtxpc/B4vfMH1XC+ESwV
zI6sHHxqrTgQhWX7ZVBKb0FTd9C/R27FgUKsGYHDRxbgiuxMrAN63mBr8K8tp1+GWjoUihXev6Wo
HVtfPaec3dPuj5m/76DGhB4ajSlQ3KOGcVY0m9Q5kdgX+VR2FCBXrUjb1inhCFUim8K4Gk7N31Ho
RErmCLZj/ARPNAvxZn/3vCxnDUvbASuxLysUhribKZVw3QAW7wimNrs1QUOKL9VkpLQl4s4rQStx
ogfp65dhIzqM7wUoOomKO9erO2SAEslgJDuqJ3K8PBCbdg8M1OpRvcaMKBpweyy1uEzAkeVxkcXp
WIRzQg6qs1gLax8kNuGaCHGBv7Id1lD93JEsArpUntki49uYdl+qjxApx0TTiQG2KUvhgGufZnES
VOrWCtFKnztOkiC1S0K4XlLQowrHQEW2AY6OBSZ0Ks9j9WtAXjt3YAp/M3AwUnUjuZN37vw3J2vK
jl95VjK/z8lUH37ghbBECGPkTV5WtHYzIJHoF9wEQEL+SvG2xGfWp98OB92nou1xRRP7BGoZp3nd
CfNBWk/8Fgn/mcGORZe3IAvD2cjaTp7FWDSHrETq1i+ggmg1w96Ir+OfFYPUUwYmMk/aasI7OQfq
UuniOY0ESr2VNAMUuj/1wyh0zhiYSYH1FfvMwR9gCCVGsP7zDvyV3Al1Bj5eZeAVJN/mxxFiiQO3
UgkGBSU0PgHOgpbkWbpWpcTjEicnEkPnpFRzudbczxyj85+qpYu/ONSEU7W4FSDWyjDqJ6lLOYl7
FnFTR5mqo0V95WVyN9sE010x0kPcfxRkIYT/3X1W1ZqRFeM/SiF979jbZnKRI/ou3EtACczI4xay
jmixgM9SX1drpgDt53X7VDI/GLTWXnnPnZTswBSndPrHyP47RXoG8kAgWyF7lv4wr1sdHm1LQPzI
aqXsWGvTc85IfPxP71h/4wuDVxp7hFSeqmyJs6Owp2t7Hph4vD2CXqTV9pQ/CvLdncxX4YrNmJxB
3cYFm7l3LMSZJMNMKHbDCultjbnn9VIWetK4c6akeTBI7+EvJxvUBQWskUYXEQW1NI6+mNsqSeoN
cwYADo7/10nKTKootW0Rd1gb0vdU9OgVFOvM3pC5n8qFzKLDT/OmS9LNWrjDojZzL2q4EPpOcDY0
87sWugQWJt2HGiVqVvHOQaym+YvjbelFQJeFoQnHe483iqTWZgplfKEi1EwHnw3qrrgzwJPU2C54
FU4mFTLqHnfBjrH/2IeGd+4BBBkAu7QukL3LoztvErliDh7DCNUugeqLvbtN70a6/aKzRIu7yTGS
ULJaCuidne+whUDRtuY2Jcy3YgDb7MGaIghsevBVAhnoQB9UQeXjJQMRJ87BVYmpBuQxT33Gtfxh
Et2VIbM4RbOwtXw2T8Ft5dGT5GHi7VIwWlY5hHtV3srwZ2yQBg+vVfZA2jfoCDuAOrJCx5VKAApY
2skuPwZvRu0kpXbtt2JhZcY2ulR+ZuDmLl7mkQXsL8FDzSpjwYaFB93B4ahQcxFdIHDjxKhoo4gr
EmYcMO5fAvyvj7fbv2qwSPw0xQoc0jGcNSL+Bc79hJYSyyI1xJQ1bEhUtD3CxCFVS6HdSLDtgbVo
2HOi6GrtztQjaIpIiMySnQQXYuzBim1wae3t/bPnoHZvOvwjqs8FNOhR5jZd9j0ICL3xoJbLkG3V
w0P6UvC6z9SJcG1b94QJ+Iwo6/Jkhf+hd4qC+XdJZt0qITtJfC12vp5G4L/0kgQGy+SAFbnVt2AY
RF49x4BZPVyGF7TQ4+kOe/g54WSO0YM+QTGLod8VxjdhSOOSG+MB022RkJq3Dlo10uUL7dNL6I44
vKG9/9tLwKa3etCZYoWi0RcrS5Zm2/EVcXxZuwWPGo2gRssR4QqifrvUcC88+kel5z4gMEBnBQY8
VrvOgrf0jqQI5dA3YjMDfLIOLdP1D5+igAheaBk1WQr6lZ4iOHUE9Own7R/2cX+gCrjQbCRwMX3V
Jxo59Sv4wPW3laNb5cumcy3GRXXwx7JA9qDNnEWsuuMNhTKjcDKUCGQMUbEOs3pEt7yZOcBDYq11
cusF51GL7rFNul51Kv/bHt0avT/BhFiUISPYXzePrVNFgufZfr6jd6aH1kSfO1aF/UfqEJGZDD8M
mBBqGw7Lv2vRognqK0RiIqJKAU41vTvZxzIka/Ddu68J7UrUm8GvFCPpwzUidi7FmBsQvGBJmhhT
l229ReikACmQTHXmSHJ0w6Y5SN1rv7k1DG+3RxleT/ye0vbl10fv5bAOTBShLiiIdgoWd3wGSRRd
vKsLmmobAe+Q9KuKnvSLJ1qScokoj4wmJwpOvT0UXn+JyvnssDXCZswixxsLHU1dSGvB2YxnMbJS
tqaMj+Y4zQhr/jvSX8lGUnFbaCAZxZCUo3MLYO+ahJ1+10kaBK+XCFysdIqXMJ9pAzNmaxJjlKHt
4sEuKSCGUyRkTTd0FrdGdFaDi9wgKfq5Xv6C9MWwEJ0b0xGESaLjbUpBkfTMntvJNQ3bzpHL1wgs
tKelnh2+PxSpfZG6lFl6V4rv9xa1OAD8cU3ptmWMVJNGUKK4E7eJVkayXaYT19ZMXXvE10AwuZWE
EO1TnCfyr7sfqGt2OBxfLHsadpXIgBcri4FIr952UsvmQHPScwys93601jgzwUcJIF39CRlyOo2D
oC+PsFBL3N8HW9s5T9qmDgH8mGqxiYq6/pGKTHF8QkpOgWFsq0LwNB/3fRJgD9d/AEegh5Fr/YUf
qpD+z0eI3rt6un3oBGEJkYs2tGPtzt3MXEEIgVlyBEYw3aOH3HnXQF5biYiS6q2zdWnpbUjhzc49
s8VZYAouXNGS6mmllZaxxoc+zE9y+LV0CZcc9DaVirKu9oxqKkpy5jeE7lZ02sMDWSkaUzFFPhPl
ktItjgMSl3/aAXmvRWxNav5ojTlxCpx0Y4tL8S8a1ckUPTLhJAvGjYwIvUVBl71wOTLIlANr2K9t
ZRITfAcpAMjFLLzkhxYKGh2joKrNuDCvRUL7CjUzXeo5zBlPgqtS7iE953QMrb1D/TpmbSOUUK2t
q+Gl2wi3sjM29v9b+igdrqM2vMPVXKb0sn07eA43dvPkRjxLQNYyLzITTopT8n6DZLwem2PRVxtl
kXHoBJCIOtuDJxh55vGIlJeADNlQOUSvoDrWSoPyO4oO9ewenWEKYz4TnD14Zt8JxTDCUGsvWwT0
CNC2N/RYo4o4BwD2ocoGmxI5qNhQT8X6GLM3bC96p/j0R1mKa/sAEWTBZIPtxjQ6XUAFReAJqkZP
xUjNmdSh1+Fgo/2vNF+HgWgU0gYOjheNhxBDtDSqrhivJyfDnSl/tcYW8iIjGk3L5cFFcH2o+IvJ
bXICxhE/Jipd76izyGfAXqn4rZlTQyWqlIBjwkE7p4MkqQXelt16MRgjAKpu2qPMYCDx4rqxzDUW
5bLuygRecjpmPW4WKz4z1UvMudb9ViS9ABGqsLpqu4nFSUUPPT7LWT4Y993MfYlSnSW47bL9pxNN
D7Jw3W7KlR0R8oKwEBH0EOvk/AQVg79wMR2ZQQSe/r2DbcPZfNbjmSBW5ZjVYZeLy1G+IXycOs7R
IOzd2Fqzwuf1motMRf0PoM0zLxu7bQcpZHzz7iEyJsdSLQvWs8/yQQvRwMvXMaS2udptFnCILoRs
ABEatlpLFjr9Thn2MuRXHst2tHJLprsen+CQYtIfAgeNj0gLVyhVG2bYsnO+LHz4jILKjaVDr8yR
ne/fXTLC091sD0M2RsxwOqoU59Wdf/wn7TsyRSRkX3ZQLY4gtg0mzb9IZF0fqC/A04xDZVgV3n80
3PVefaTX4Lz+pdJZA/JQ8vyoou8hIwbisQCsvQZXVgE9f4e9O1jLYC+dXtuGSoIRF/GpguCT+3kQ
nVaJ+xti/1y6E9pzDpXBGWxmpGcv6go1gvQTeEV2CY86NiadXNWn+zEMNk2lRHvE7Se/o6PXu7nq
9KtPQ2rXIfQJI5Hl+QWE15FncXtlMFU2WrT3DGvfN85tRRszrRbLbfRnZkrfO6j94Wko/DVmDE00
KxMQQQDPqxbztmvL0reNJDqqA6b2aQk+i0HD7ZK5t+tw2waDlTLVDl+nNlcR+9IsJw6U6xwwK3K0
ipHlgPRZEAc/oDyGsE21kdrNUdFL/Ngf00wCShETz5Qc3ujYs++RCiLpHR8NWOCNU+0d32AYss4A
bRVDhGwTc54veBR8vNTpZZPscf1QbjorW6bKwb/Pv+y3OOv6ydR+cIwhWT0x/MIkQwD9JBmZVNgx
H7xof7EBV4PgORgvGt/wG3qshkx02HdjExRXaoEg9ZrMUkFAurB/3t9jBQEYw6t394te/gTPzl7g
og5m9fFHxj+mVjKq/paZTO2b+mNiLzGC521Ztft9CaCTNRhRr8z53VIKN0GiLR+dLudbTdjS/h2O
4Ds7vjt9C1wL3W1vPGKmMixUNdd8K4/+OXoUIyC4CkwUPtmXqnUhs7KFte+IPzbpctKyrRZq9CJl
zvjmtrbBCHnQKYS3fdlDig0t2k/bSHnz9Db1dxj5DVunHvD+2YSTzW5mtGtaliJnuF/ifGOCevGh
dQ2OP3ipUzwiUvAdNgmHZx4FepUObqE3VOZ3G54ALpGtOqhNgT9bbQ1i/GpPOPGRV3SqeCKdJv0Z
5Nf0/JmFyAXq/EIF3XRBqfAa5dttxiaYkQ+SpZTP5BxEZAjjfeUdiJu7P5pi/+EA3dfBNSrmEeye
tQpcDZXSSY9VeZQoewW0FT0onArch8gzTEvcNWbGfoYgb7yUnGd+MNkjRsgwo+ix4zMVvjHL0UzB
pszd08RTzRZP6VAMoa5t7FbLhhnrNKTaw6Hq8nSw7HrIZnjA6oGOQnxthTqtPX9k87GzL0Ip8YoV
l9GOVUEeRBY9Txq3MR2cJM7xLvTUmK+4ETe1cieSWtgveQKV7AHSeSozZqccGcDLMxWqc09HjzeB
B8PNAjRD8BGH3P7JZfRNCqjwnqjUmNP00g0ZMYLMhb2V+3Si2FqKdg6cDeqRacD+Z6lEcMGTpIhE
AG7zbTupz9LttKnQl8p4fV6p3xo1hXrQuyIeL5N6e0MeY6M1N95ohPxa0Tl/t3M9VRCKUNq/Ox4w
bdWozt+jO8i8dEJg/06A2mUKZLJOOEPXPDz6Ft41992uci0EVFhSCqp9vWYjd7Bd+NpjqI6YMo5p
d4HAlXERyPYdQMTLNGX7b8bkdew7ZnpA1FiU0zO303T7YixNSVrylJXoEvQSQI3VStCjGsnfyP5O
RSDtKT3YQZApBuq/ErRMsZwoEluvTjWIbfkGHiZkxrfLc8OLBVmCsr264di9piZ26TF7Saa+Z1oL
dm4D9ziRt3Z8THehAc/S19x+XPySgwXccLN/5BiWVBNZ19856x5NDr0bAWWVYd/JpBpTOgnszE46
kZYIWdK+ON+O+MuoatXBWAgcF5fX7cg4s7tOICVFVLSsgXOSz73xseA/NcEuDgNxfNn9yeZPb1yu
pcb9YpF5EEdb1AIIFtY2sH9l4P8vXhrps5YzXXYVW+3U6giPzCuVp6Y5fYf7I8Cdrx32jRnr0a6C
R//5pQd3b3lvrQi7lMr7wFMDzgNgMIY80+2r4k5ypf5PWDOScMQLr2MNg4kraWKBcc/K64j7BUpu
0/FnpqEHrjP34yU7RtQ/Ma9m/a+pD5nu5tdLi29+ceGGZrd/3WLmefNktmKoHYq2xMjYKfxpyy1j
YT8u46D7Iv8hv5Q/KPjkbfNozCM8ufYrhwQAab0hpwIAeIUFrfmMS9rTCXNVuprcdE5C9REhIo/u
x6tkxgm7gmPpwMrT1+8pQx7Jk01xwCc89cYlZctCpAV7V0GZObx4+eJTRhT3PwBM7I6hIpqtQASu
HNFEFJEEPN8ZYpt7W/PWXGwgNlnkc6uS6NVVgqTHh4JyufqADxlBstOdEphc3+BgkGj1NU340nSi
ngaVCRaXhZLLFu2wMk5GdShSO9nhW3lZBjjJXs5O3Ai+ncpkgi81gTwTIi/BCblpiLJjf0zihIoZ
AICSD6cRIHju6iXKGnxLHSk54kbBBcSTXLWkhjMd7IfJ/eeH1EguWkRXyL2ZPX17PyKa3tRbdiT+
vrsMib2FtABhsHoYjyTw+cXCL2YvHQgzv3cgSEI1uT+tHEESeYbxkK3oDyQlNFPEzSoxSCpip9R2
CwRxDF32qecqPsZ9fjOGDyEUi8+dBk6SnXpgr+Uw2PIGaeFH2yszlKjoNaNb+9I5/YvIhniRm2Qd
OC+x1Ki6oYsN6GnXugbw/uMT/lYwDE1NXiwOwMpeOpQu+faN0eqp0PhUGcynZU168X5JAGNbJDB5
aXBg9C54SPiLI5f4LtkOL7UZXu41pnhQLKkR42xVnUggnhMLmZAGTpahpKt9UwNq+cN2nuH0OM8z
lZ5f/fYaaifgrlX8eECs40fptzK1BLXZ5mos/uotOMpAzQvcNuFVB4oStQLzpSJWA88vm+PSSp/I
xih+EIDyru2nESpGkgGeAqpiqwbABwr3ipRHgH+D6dMLgr1wRZazRt4V/3YDfZ4oIaCA4/ZzV+Kl
LmN4VWS52i91oPmItccEvyO8dKnEvNx8rcSPpW/JqO6j234s7GibL1P+uZc0cBmUKvdXaZFPfcBF
1JDN+vP4NeewdzJ1T3sQEEIjNxxE9MUITeppwK4rimADUUhQdXra0IMq66gwehayUN7ORkjJEzWR
nR1+FfwuQ4rEUZM2C41pqNqysNa3gUxVTAv6uaZ25FingbleGVqoZPLN2cr68cgfvCfVYmM1K4P2
sTvHStt0dwE0aETMHrfLanLObZ6KLjNwQIRr8OtRF5gOJkCLO6cB6gndUtujx7U6RRIQdQbDkeXq
45LK95KWnZ0OL/lI5y4eOWe3b8fOFcy0s2ZoUnAmnLXAOmE1spnn5tIhmFUkBMMjfk8xJnOgHQKk
sEWgm/mbOUk4ze3IdpF2Jq0VaSnQZx6k6b3001EOCrvETSZrTPcn3O0DUpIGS8eUjLtihU5lQa1Y
sYtmlacvSuFubHUQNMhHYzNF6+zCqZ+2Ak8gI4ca3S+bpssF3B7NRDfoKe1f792Om+EY27ONKLtK
ZkSSFb4adHLgM5fTZQJcAv1hhJUp/zTl7jrPXH2asYWnXeg0HgkY4rAP4NZNrSy5a2pdmjxmec69
dJ9hV/JiEVsQz3I37SBnNk91faTkDF/HTPx0tabf7J+n8Dss+Zs6266r34062ZpZ3nKlP9hIJa31
St4R6Kyw5WRMB+6TvOHGlS0JeqqeAQk5mHFezDeVfYb2hPfRnyisbU8AC8BrrkR1Y0ohQ82Nz5RO
ClEggMjtQEydZXmBcz6+JELfmpFnTBwHD+zCS/EWNJrtaFBgbOUf2o67lSlK8IgEnmrYsgj9cUeV
M373pJpH0R8poaLNn5vEYq+PjRD4NG3HrJMAhrco2yOMSh21OWHEK3U0mJULivEcP1zMMGhKXb1n
ocsYr4JFFqdm3WcHQF7j+7c9563QYYBZFEjjaPavUDarzP+dXCwW2ZmlRYOapLgzvDe742cDcRvm
emPVl7FmXGYkhhsZrXZwsuuOc76yAm6KeJYGI+kXZeAlYShyB/twUO9yR5zWuOzhYQ5gBVl6sUtz
mk1wltm0frUtXKXNuZMGrIUG8lbLETKDVK26UxkRVMDG8mQbdmCNNIB4P/mEW7/rviwDh/JkNvSn
6ENrj99Xb2mgn+g4ky1IryrF4cRBxkD3i+20FKWhdmTMbRkSQkFV0t/IKYDmHWB97Et0SxpZB0P+
tk1mwJmJWFlN7I8OrCECPo2b6DOUHR8gn1KsVPGt+1UzCPWFxTmI4taxTNkLSrH8z7JYT9ykzDBj
nltnujVo2NgcI2urUdaP8chb2fB/zPwJmedLEkInNp4ameZa0Jq6I3C1i0LNgGHeBeWvoqfUJGNx
pgGe9lLJkA2MlU6KnRLp8M5/cX6qPMQnGFUJf336uviInEdVBpE4I6J2txswS/ReQO077EX1JA/L
Mi2iCFkmVKXM/BanoD9gh02gHahQljGOv3glDZ5iGodEACxdNHPP0zykmeId+nY0u3E1g9h9ratq
fljs6QqwS47rDnuPCmiUWjOno1P458pW9SxTFCpl6rmzq3SyqxBaRQs7hsjZd+rX2/dolGgp75/x
ggdcTWb1iWGRhsktj0Erz0ykoeo+GfZ6LaFCO+gFSR1UUc4C7Eym97BpjNDXPdCH9AYiMILvDvQ0
1gUQH9ASgUxXgdpDSBSQG6hWhvstLpm326xH+A4bHTmQ9/xNSXO08Y8poPhZjX8WbY3iLDDHQp69
T0wVp2wNzjZ1GnhMr+lDV5WvRs4JyaT7Su81ATs6UeB+R/UzLjLDri4IVhG3JuvtoXymVRttY67J
+N0VnKsqE/AGR+s04ncbpgaRa0UeyPt18Hvd5I4UlGScntYh9n8vZbviwolWgglXYzt48oy3Dv4l
12rQRSPv/oTXTn8H7bo2BesY1bmiNmIKhX0v2/Rqz3kRZne+lOH+SB4ONymQfyWm3O+cvKij4tFj
JznvxGxvzOGVjBvx5xQ0brbCxat1L/p1QigIw7jPna8Kc7/ljwEWP8F30mg72SeoFfMnhnxC1oWj
eOaDETiZfwGo+vtQmhzRK+KhahxzlO/k97uzJTbAaAqqOxDIuOTbpGmOsSSNtvpxDzHHBfEX67uO
R6w2PK79YLetgs5OKntfNSZLBwZLKgLoqqrWPhM1uusGYB77fwyuGGvlE1sTjQb+M8rHWLjmo/xy
VXV/DVmjw1YRVnDVF61tXnKezbn1cZ9DtAkRoFTgoMwXLhJNGe59eTqlb37r8vj+kcQxoyD5Kdir
ZFVhOsOWDPKOCD2FqALS9DnD/57Xb7Q5qsNoGdf1qrEoTckF7+VOI8U7QRtUUtOBJVI94bk6QEWF
iU0njEyD8cbRK07zccz3bp95gv/iIEO8kixgKBIdJoTv5BK3St8zjopGV7v892kYBTLzqYEpL3Lj
uwVy7NKagkgcq2fotYzSGvifiV1TWTxeMgL9q5yDr/kW79qD+l+weCFxynGDTgoaLihHCcfCDmVG
GP7Dzn+dNUZb2WVTMUYa+5bdoG641IzskfSgDsntGPSgOycm5ouLPh7GDYBVScfWziEavDDZw5hG
g2GTPLp5SKq345vdso79/bBJHC2EX/P0KOKKx53y1R/OFkB0N6MbxU7+XRyCC0/wO9E+pLMy18FP
uVObgoO2SyvoXRI8+Xtg/E7o5Ntlqxz0TykSaMhhHoI3HMeT+4UDnjiuMQXyMRrTl+GTtLM4BGfu
Ihc653231ZZnJEU3FTOYfIlYhzkE05H+BCjGMm88H2xSiOEwKp0sxuZVtbmAC4CW2VDy4a0Sr+zz
9cehdpsi76Qf3DPbs2D8TB84zP8uDq0Zqn9tHAW0mD6rLWr7aRfRszlD5kVWAKZ/Zk9OtfA+jWIv
WL3+ZCv6l02VFOWqXm0/ystEk0xMK4lpYjrphSfeW3FvdpUEeaa4SgeHvXHed7F0Za8gj1a+YjNI
GFBL4UwKDkLOCa9UUsEjAmqj3hheQi9Wn/40mT+NjTJhfDGHJCF+ZT1pJ/hGR0O2EQHMhmMgHT0+
AQG1URjzRjrrXB2lxWO/OIQDbkYE+InMx+g4GieSs7/lgXT8I2xHU8ji6r0+p1sCcSAXRmn0p2Sg
wvnthCu8NuMxh85Zhj3Zq+zQZZsorAAFNVwQ+wYjV2HCUPj/w++wZWIkwI+yC4ZshasBjkvwim/Q
+nozeCIAflzTdzD/W0bfNcYgyhjGknbHhNMwWu7rdw5U7xJGm6Nh9GTEvhx1w2Z1L7uKrzBSRQYF
9NJNngh99PPQ7I4nxbxtoApZ7T0SNILUDZKxvdtKHkO7Bv+wazgLNYmA8D+phRBojkPxdbfxI0sb
/N1WO8nPZQuuIkoudtf3PVmisbPmtJ9icP5Eqjvtw9/KE9mk3YkZINOAUcsvFx57SzIl2dKhpyJp
etvVwUQG0XyEJlqEFBGFtNvBKGjsoWW95dE/ckFkZOIfyVLOS64QC3LczZDgri4eXMrw4locnw6Y
EYs5WcQvpk+ucpLJ8WEzUA5UHW+lGGikdus7M9FthqFrv8Cuq4SlgweMCspDVUdo7UND7shEaOoA
EtTPNQ5GJmK0sfWBxWALalXlqhx3MMKhxMKbFpF3TKBOg0/5GfFeKlwJjSM/BhPbsywl/R/5HKkm
ePcEdjZuDTnEfIMcgd38o+aPlkabLdQvhZRnBev7sshiIU3cXdsPqPeIgVhu4aCDcXoxDTAi4hS8
G5wM+sa+GU0ESnFww7XNqDpFpXDPT2TgSwYxM26dbF6B19/UnR+HrU/AEZDhXrCRYhf4Tle4Zmzy
1Ps0R76VUENBnSmA2aLPVppJo3gF99HRXdYv8ESPzHSb03Hl4iuuqLf8ijXxkFR/u1626u/fUSac
Rh6CSMYzEJlwIGnuoxL2DdrmUKziddtzwO2qxmQdqI0BScc2bxVeDjyNqMxo48HGObXlwZnIzGdJ
+KSrfnZx+gDCyObtvsU/ptBkdoN76nO6kdHBMe6vPrortmwYI0W39MuDmPwBvDSgQ0+wBFuiGivw
uTdwq4sq48XfzjGDhi1hXttFVi9LwpdTQSrrL2sshm6Cn9bm5pt+Zr7ctrNIPSFHnvTcZt4JUmvx
DrwjIuETS7/wshGmv2u2y1y6DJP4UzqB1S0DxnBmcaDuCNJmAYMjqaT1IwWPuO6x0zELEUHxvpNx
XjhxJVT7gRzykdkl/tPHxaTzi6RdDT6rtw5xswwf9ZggKtM5dA4UH5qMnAEoqWiZ5H74rQjlY7HJ
xXADWNrkIWO7DGCeXkhDC+B3JloOPDDov4bj7EGm05Do6xbbksgXIUwzoqWug5fH28oMOZ8VA9Zk
6XMQMiEI4YVDX39d+BD31RNDegAx+hNVwk4OvVhT+D+E4wZcGQBLzvJSaAHSDEsMk7fS7SHZ3g5d
bozesyEWxKwREP6lFpubX02QYfWGOiHpcMthiP+UIWKQSZMajW8NfBNNV4vzGGsILh9RJK5D1V1j
uGtLFMLTiCVoRw6U86Bw9egYTud5f8UZx5oNmlgkT7BuavHOzrrmeL0v9AC5fljrYbq4vfIokHwR
+1l6QNKdJF9V5zfT4olA2vC7VZ1vWCur4weaGj3Slj/GhOTzjZ2JnkbBRCbiSCnOx91A6CupzBne
kewWgFsKo/9JUoyBFx3TEYA3eQd1P5SfVR5O2SQtf3GrkYTml51wyhNj9XySnp3yfHRE7xbxXgop
evJE7cULSxkpWL3yPN4Vp2WIJ777tuYFJ1Qtscnnj7q1tBqXqPey8rF4Br13ayRc8uwnk8wvoZUN
Daa5g6OTGBG0+VSanG8IK2rjowafjlxgTkReflvqRYixmmST0KIKpfktvaZR+8CYuHe23PJ0rBPd
P2vaelBfxohAykvqGwvUCl0U0kVm101ISzrgSbDldjSm+T98cT79wEHeQF8z5PYSJkVWGzZf0GC7
/w1hOc8l9rx9BUsjuNaxf07hrEfGejR06+6FWzAGYnnBWdRFjhfEvDvmqfV8drTdpQnhvrBE/VKP
/GLwjd1mdXSUBBKz5DwMhKVg4fVIfHPsjAQW9AU8H4V3ImXrhpPhyJtl326qwOjylxd+fIgZDw0I
rZf6z9Gdm9ukGktt7nlPKlsG6LUXe6BzXf4CGF20i7xwatP+UV83oP23pvpRlBxUWLr0f+HWO6E0
2f0aTzk1EuiL6TNvS3AIYz2k9Ngjxe+gtumyv5oMELgBl2ynBvdxa82TEImGFsfuyg4ntkQ/AKle
Dn/kewyDBKawj9osBsfAxo4BZd/N5rNrhdweKw7Rj7NpMH0eoOv47g1U2QlTtpm61wBjQ46NcYCJ
/R6/a7JmiCch+9vfK2FsM+8R+bQB+XasWK1KS6gafaBhRUSxX9AphuD06uiHD2SiBYyGT/TiXPoz
fFk78JoFuqSo2+iCw/donaO1vOwh9v252tw7OPKVEruMFYAfdXacbzUwct3A4DqPGQ0OByzpRz0I
3aEm5Pgnb+O/mqphtWOVV/XGuTBYQBBzyyRxj4tYgV9YozxqAvSeu/jiy43/uh73XxBMHzNmcKx3
+XokEOqK0zPQhA+4wQsqmAdEYtbS3pMZBsLvJkcD77qqtvhdaT1hlQds8rYVEi78plxG/dP7dsYK
zL0yjXMUo6exv6Tj0S2JA6nmj6vdAJY0s0avzLh6oq1fbQbbSOT9wpR2qyERTb7wvl3wP+94fevh
dI5RJWL1PG+Fd5H7c9BNXw9hkNj0iF1vX3ju/ePFdE3/U6NlwH+J42xb95lHribzU6XRTz/Pv5AZ
8gVzk/LLHsbVnjhuXIhtSVLAGL54rjS6h5KzC+jNp4/64sPhz43VPLDIAcEjToDn7TjQSfKXeYAd
ICWZjao5eyJJKTNH2+iGGeJnbGiU2LYcecbO7w0GyaM7DhAVfhk0TPa1lr4DgdeWrduivBsxJPUr
Az3gzzylmT6PPyzrhPG2xRg5kemWvEAOJ2LGrdep1GH80mzTOkWQw25XvYmejvTMmZbYBIqfBZYT
pJd2PRHFehzC5xE/8BYjlc7dlLiKJK3CAI1Jl9jY0192UMPmnCep3ABv/ebfHJz7lFf2a8DXLlGX
oJcXyYV8QMS5yckPrQNa5rJbHf3UoMTPewK2LpFb4r14J3WW+fbRKpGzLTbWKj5xCMqVqACQnYgT
xVcZTLMiFTyTuc2uLVbnmaO8DiqrENNzdYJbHeQHTU7Dm9s1ZGeLoNogotWzPlah0CNTTPMq2s9V
yYm0nxCpxEe9dZaHP41LF+ThfwDSu/c6mZMNPmY8NEZLCI2m8aP73qVCfyqFaHL0IMjBdESGWsAQ
gFxGQnHQEFCuICbM41YhG2Mp6OE5Xm804tmcLPMnDNInMpxDxiSbPfIcyw0wBnMOigTIj05mbcSD
AgGHYVJSb0MEx2KyzuIV43/3f2LUsRK5dXUnsPVTs2rCaavKxVYK/LIbCCwC9ubCm5NqA6Cd6WtK
l/+OqLUah+cAQyjAnjfCGctonMBl9+WAuNpEKcnNe0vESj4SCPGXDUdiZkbdS1acd2irKuIM5F40
ikJymyLs1tWHSZuH8hqDKMozRvNYMgsBYcaN4iN8GbGUKdlbp4k0p1WoxgqN+VL+ibjGX35GfeRO
VSaf5nnNc09EiHYv+g9+be+bbUgIJEBshCqNto+/r7tKnC+X2Z7+VV50rlnAModvIHaCk1UvpGCz
N2OYuF1jpttBpTHzJmaROIF72cQK/gZ+mt30+vE2BhFYD2yU111v46b/6HLHFzTLK48nE7Md7APS
eSAdKbDCyIzCxcEzoBny5Gm+uR4Q85Etmesb/OoWmWm0xW0VLyncGfcBx5cZmkisjYgZw+Dun7to
Wi45PWYy7IQG3+UULk7iRRbAVA30DOyPgsZI6obmlA7JXCKZPAT5Uc2ec0J4/aseqFCd94a8cs/q
6AS191gDlq6SdO9hIg1cghpHMT2A7bDsG/5SIZBfidNNof9JgF/DVuIiiyaWMLHTyhLO9jEdkVYy
9Cmr3ilrccgYtQPlGxtdJOE1sf9n70K1405A0q4+XiNO+tl7jjLC4uMg7rZcT1gh0AwTaB0nVi/R
0Dw9cUCdddrK5dmQ3oHU9jAyptouqpa+lSezbBcB2ov1FSZPbGKWamX0I+iGglkrM3Za4ABGN3mz
p1qMxItbeLD5gV/6nXFXUUxKhd/EqhmLvGxSRjl1fsXWpZY8SHxyznRf+M554bjvdGfCAcNxyC3b
9P00bkwLbPO0HseLgouc9N8M0vuZ41XdSHICwhCF2GoUQhAAAPw0/NCnfD4vHSiSQifktcAmLHZ4
ylzuq9pTBrJpBDSeTs/qhdQ9UtogEo2qbybubqUfHHGZPZ3xhyXYg6aB/vjMuLa10kLfeWW683Ar
U4BgCBbf+yh2vCs57pYevQz8p3zGsLOUyrwesyJoxwuIkdJzcFpa3G9T/k31SAN3PongNStigOwW
CnZa0cYWZpD0PoZFyzxMj7AErPuSiIxW82SsxGGlZaW0c22dPxDacN2Pbe/AqhIW3JiE3XH+33JS
fIUWLbpIO2tcGLoYdaj+RLyfYPMNBnYdx2AQKolufRyU8Xl3rbeT1BSKx2TBiQxm40mjH9orvMv4
XhcgSBbEVOGLierj6yN8QAd6k1veNxTzUkoeolREU1SWXORkOrVhFxfv9/yVNXI8irhhF55Y8sjw
c314d8Qefz+xJleP6wwUnNMFyJzHJ02nZ19kh2SSiPE/X5ud+G16W4GuV0XIhI3CHpGXNBlGrVVC
LbXKYMuJ7/H4hwKeGHU/OdUg6Qt5vOVfMwYYoQRCyX3XhhQK5F+9dYWiDMKm36FSnZPfavWkaVNA
fJh1lJDJQbEyuzbmNnupiCRod7DU1cmd4x9l584N1HgOJcS9/cLdT6kFjokRx42O8aWezVpa7Clg
+TqFtK5JUTrYcyuHD/ACFP32ZD0PUgyHaYWxcmQJ0U+mgO6PA42tOgq6zo9fHGblmYstZmpRaZqP
2Cnhdelh9r028olqzufXEbWkVcaCRDcuQB+EmoUhrTjXVSdD47pmhHU4jySXiUHmx6ZXs5fPkEwJ
yaAFxHBdtYBLxop8weXVtuEnMrhioNF9N0iUc1Sefrmh3sTGPvuS2IE66n5H7rGfTtG3oT0AftuR
ifFw3eHNMBD+UEt8FehrMukNeANyvILQs6SGBqHy6nCqu7HPK0F8Rp4NjjLm3QGzrunjuNSuexFi
KKlUjiSURD/+LJjArCq0H30/iCwWS1UigE1sPPWrs7dc7Sy/VmpkWnjb7NFffDWdF8NPyM3YFD/C
VaTa+lP8JQjdXxmbzI5PGDVJv+KlbcsZayxWGb/RP9UF4njhVnK7JnrVW2Ye6TwaOLTOgRTfTWdH
olfy+Gn+h+gBnSuqh6U6WxSET60pwNkYz9IJNReqrKZb/kKiBANeDBDKTLGHsUAm4m7UDp79E0S2
Nr9TadzJioZWlOea0n2a61SxDDgiCc9Falsr/XjG46fvpGnPxcWlEn6Or01AvVmqjwLMlafIc5d0
1kUqlzIHgXoAwsMZuCY99sra3wVqfAl6pk3QFhoiXBpOz44EiWODgRH5WW+rvgXVM2TUXxWHyg9T
vuzfoIeT3v6Bi/+rtLV7RM/w9U/xsy6FKQplzkHyao0PqKRiokdJJpfNEYIZaGq71OxiUR/FKXbB
50QGK4W8C302SLYhVMK/0dZY+oAJqDb8rFvv3r5eHgFDSh8+RHloDDjmPVTsgeUeM99BUfQSiBNb
x1V6OQE+SkohQwqkcmxH+ggFwH5ti3qp9de/gCHLXAF6rHg2jJrI6dnwKaWXJc/zrlRX1ZLa4Uzn
v8R8o+jTKGKY9ssnJ9ZVQEQ/msV1v+zUdw4vFSTbcechyiYBvQJtLYxF7ms8H1Cey51crznuwr45
SFlGxCkbYXSCUcOeLicvvRjLCnTnock534kvN/1Vv3JYVwN/4YMytbMqmldhjLaUBUCk47FfLxUK
jNgixcxm1DXis7pviUsnMOg8RDwyVGAQ/nE5zu8NQOtjetO4LHttpVh8KpaU4Oc3KLB7xs793RE8
nSSc6bL02SqKIqf1qv5DoTsHJ+bC0sSfi1xDDCQ/qkCWoQnWCTYzaV9ucadoQbcEpo7FQ5BwxEI4
Pgyj2BszWOrn6EWqNXXeRzk79Z/rj4crs6q9f8yVcFVVnR5nMYd8LphEfK9RO6SIoEhbQK+4RnFg
jPs0NamFi6HSOeIP3FilmHzkNRxtyeDDgyVO6oonxRzfrNOYPFXinsOoniFx2/FmBL/ezlK403cW
ODNLD2x4msOD18wtCTL3c7kX+BTummsRWcdA9oYKCwJI4Ttqy5iq7Du9K4T346LC0fn7jt2VOZ+i
XWBNvOaAhsB7rfp3Ko/5Qakvti+yxgy2kuJ8g8vS6i4ZNoXg6dXbwp4tgbjV3yqELAbd3QWK5dwY
Dw6lB6ECGBFUI4kYEE4qcIHFF1b+CryWAzPo1kdj6YZUkkKziA8UORK/F1aBBy5LCxdam4Xnja67
ILbL7uDrv6V5s+pcx2VgRR0OL4b2AbGUZ2yf5TRfJzAFEgngbtsQF2/xEVqdTlnyRmh+uZM8Swuh
i7s/dZnAUIcBBZ25LZ+ZQ0ZOdpjBPUvM5xWq9B47q7SfzyV5OVQUTRkPbONV5HJ39SDYifuXiHZa
h/a0lAFWYqqPX4vW0x6iRQ01GBX3EyL1TznQ8i6Q/xQyjXpdfmaOW18NdW6QKuM2fjTPOt5IvgnS
gvA8bzn9q+FDJCyNXaiJB7EG7bx1tipnJ9YO06jOwSgCPr/3Xpnj8Nu+4rCazKO9o/82eB1bJdnn
MkjX2/u+GyuqnGHXiCHb63YPjSWPkSE6CckBRcwRP6jwpRGX28KGp3BoSWIS49aa3lllEB45mBUq
LhPgKMtiCU0cSrQYreGHSbAamfYgGt3cl2/Ah0LrJ9VbIUWkZZzwUvVZFBUB5DiTpxyGhs4qt4qV
eVXAq39DJ6yeLv823CL3KExxbNqUfPYbyJ8MLnVu2adud26Hr757546cUIgqV8LulbobY+5lLW0N
DOQ9j/IPHImY3lzP0DzfqPDc8TGd8dO1B1u4pWXVjhlIOcd3D+ajM+70LzoXB+0kfsM0IihekVaE
i2oIl49OLJbpmgfTHxPPxefCn5fGAwxb4q5Ym/fdVrLEsHfowV2xV5qjzfyouDIVCfjv59BH1J+L
/OVv+Q9wOAkM+GhR8m3NOIO9HYYTjB79RtZKih1a+U2P1G71pAipds42a38KvoSRkOB+Yzv6aiZB
vgqcpwxGsVjaSdNXWPgpaICGBuIdM5KldDOahvZzm/5xaQX+00Kk8mA9JqB7U7wn9r/nl3ouQK+P
aVzrwM9uXkIcp01bQYKUMvoCsOq/RwPTbysOmhaGTew4mlSAmWO5pR2dmrD2qfFyDgY5lwyHDsNA
1BqLvefWwr9Rf+INB63Tp/q2PI5oPm/4JS26i/+fDG37MWl5Ryr0t8HVL8ypfwHG093CQ4rMtTqN
CqSZzR0sgMrFGSEJOklX6b017z8ZEaNyAzAYZqBgusPJtvpRRKeBOTz3bXew45ZBWTD59FRIAsoY
xZQPfRVpD+TQOp968rHG4mUTYlxtHhmSyKyzKfjrwdxBewR76VT+emBaftHH+xCHRp5bgmmFuMMx
usIjjx06dznvkOhkReT3xpEFaR3MhMzT0dXlZoCeubqdAPUe8nEfMPZFE6r89OlsvCTnWPZnrJrq
3XC2eU3XwGYhz7SN+4xjQyAPROcVGf0iqPy/IuJKp0FP8AHj8FPdxG1hucFDI2BPtst2aQPWjLI5
nwu5ZUIMIVWZ9yZuPTVkj74k1mgZ5PHX3MH0LbY0nu6LpB006dOQkFtlrl6QkgCiyyfO7C5Vac//
2erkpj5Tw1in6+hdlpumrMNcbQ16/+/TX4N6C0ffJONm7Nkwr077VyfkBdxWgi3rh1x1NFlz9YeF
2v4e3FLmpmcRjDA/CgOj1JYWRCHMBJCoNwS9+bEoAr3GIVCk3Alww0vfKDqCq2oBCd/7zuPA3wPg
DXlUD7bJ/AwK9q2bJycKrupkxh00z986wLJRU5RQMkh8RxFKFbhJp5pKoMraPswNUY87KvOBWlpB
CCNx//9TrLQHtSOzOoepnO8sN6M3PQpZuqE62XJVUdliuz6/2culv5cM2PkZc+lkz4FTo6s8bwG5
9tBqGYdRZLi+su64xdex/GbGubwMabahhhkZa0yCR1qOR6ngKmglHsIw9LHdQPal6I20v7P+RPZ7
RTZNAtFNuAD7nvzQdtaFS/egprHmQgNNvTFW9k9vVE5SsMy64A/8J5LymZT9xjf4mcWRVixufrU/
wPQXkTFAKb6saVbbwhpFExQZZOW4ULrNG/CHgXY99bjHmcSZHSdFs8PHCXQyXb3GSzruheWiIY0j
6rN9IfHpokTC13iFtWQxqOUQpEwA1pt8/zHVV8eI6corlnXNWTt4jS+TT+xIj/vmZANDC8xt7led
J9wTUPg1YebF1CFlCj08NX9kmVl/k+OJ0eKuIdN4aihGHRjlEnwiVD4VBcOiMImODrfTewUObyUi
48bEmKOmx15/zMLEh249zsRCwLs5Cx0V/cdUqCkKYOOvAohwN5Jr0+taRwBcxXwDtkQ3esbNqVTo
H7sxn6yHavy1n5c3sWvG0zDyVLp4Do7IO5yTeP+E++r7DdifN9GhcpNXYNDrkMV9JExJGuIQXnYb
LhIirHF0EyqlkswR3tVMNo1wfNJ+rLfKckBrFqpnh08/phRTBvD6y4dTRbSde3O80AnbYBxU0w5h
hD9ryc9cW98bsogWE8gN7AHqYmL/rjbUJYAt6Mkd1pSpE4PAoMzf9IjXjF5VaP8WzgOMr5RfKjCZ
aflzn4MumkYdZz3/DrxY0zCCgCFkNGC09F71AkPEmzBvcLUge5+9Fy2xk6XojNx98OAsmF9cfXDN
Etq7/K7UK2U8wnwODcdzf+8KMPidJtWlshIhpLa0TzI/CT7yknioKOSY1XKBF0fULRqqnc4NTX5X
ouYw/75C+BfGCCJPiNyhK5m6pVZw5z/at4raj+U7iII5ansoD6Mnm0r36hdDF4Dm+7iYRDaCSQ0J
OSIIKPB5R32+KDE8Zz8yd0vjvO1oLtPZUWhruO+mfosxPQmWOXMmKztw5cX9MMUWxk+ShNqYuPvh
snrrrXz0ebEMzMfK/CjQ8ohzf4AM+Yw7/J86NTGDz0Qu349uyJpyyv7azj5nmB36qY1puZweGHh0
kHB0Npx+MvntzwTlrjXncWhL2xdRwkAVykRLPjiTxXZ7Z8x+fDJ9qTL1tpb/3Y8gLsnHnPAo1Rrh
MnpI+697/CXpNMKy8y/IE/GnehkbERPtkaBYVypY8HTVsyr9fTGllPsx8XgUt4kCnYqpflPO5YQw
noYsRIC7lDyQ2sVXZE6pnobFchuNaLymqpGPf0LpdZTdjzvR0W3DXdTg+tXpRUrIHVjz48TXaVWM
FdWHEDWFA4tIFm7WveTBDmBWb4pDdsiUAenKR3oPWjO1WMmEqR7Hr4qqwzc+pbXBfmSJbRZtXXWH
XPtW/GG/sxX/mBozx4ffZOoQthqwQ9ItM+EojCP7qX161kJongGKetPwfDFZoeJ6cyaAb4EbLcSQ
ai5zI/WLXb7Ck/bk66SB9pgwxVM+wJtlTg3WLkeManFSm40RDgQKWuOJYpcY1FAT2YH+WJu6uabl
k0bY/0Ce+QSbBR9YWQATcVwSaNZxhKBTTpJZn0eTdcLV6M/Rx+Ff02/KQX6fihvtuS0Ruzwca+LJ
iCrDFwI8R2JV0RkLm474a+Uc08i8uBDKRYhCOwxJvSf2DeipxZqbC4rLnMjtJ69L5NCzTalZHK87
BNiLu+NZKwhhneIgeo26LzxMojQByHkB33qFop52IBRzAQuNw0yqAsPszSVZ3A83GLdiuxfuOI/6
L0Pe76f5EBxGlpKmQ4/Msd9By3M0S6uSTR5xXtjj+WLfSf+E10eaScePoGNbqyGfQGetXQTqR+JP
GYqxXPPzSSTGf2Xfa65vBQ5e+UmP69N0DW/cUuQWoT3h2iCQ+NCT6BW7ZD+SbvjRquMn5X0xFTqq
h2EZOYvuqHRbS5WHUynJ2FJ4/yS/yqfjPEbdmMMcLfUT0UdYZTWgq5D12CSeK12sAyzqGYheaSHN
vRnz83P/BNRZ0Zt7F4nziPULixKRJ9vkDFV9pj5qudRJQDVi4y/gUm6VZlfGmRylncHDVZs2CmYc
5OyIfolgD7CisVcit7rqGzSDtVtM55901gY8tPLA/SWhj3zDok37p61f8b6UqUuKeSj9F0irypgp
I1LJdXrv4iQdWYdiX/qbAOtgXNLOsTlyPIfGnPNKWDHLRzwKWpkxL/LupXe2kTPOTUWlmJUy3r7l
5eAoUpKT47FoLcl1v/xRS+BwLNgCcxeUCvg9C5NEZ1LvdbZOKKJWZ6JxC8H6rv0eWI3BJGb8+PMm
gLosRe2OMnbaSTLaurxHfYeYXVCJh+s5D3X9ySaLFx3UihJxQUAbq41tMVBHvpb/pSm0Rdj94QGq
siIu+B6vjermRIeQM9Q3rw6qoWnwwfQ6LTnKGPbDFOvwSJwYg22knvDM4TwetAvhSophvAwtuC0g
Yo6+v+MywBsmnLStanz1/wqSWa7epgf5GMsyw+ra41NnxPAVRp4Z3lp/gYhjzPs050AQLG/Q9u0b
USCs8q7qrdSeXxL0pE64cUgDS/eEE5pgDjnr4cYF/ysHHU+7R17LA4ErZevhUeNZgbfIL5CF+gSJ
IEHJAAm+sGXWgAt9XdtrTztN2TJ3uLKB2XwfZ943r1t6yTEHazlsaPzF8g1q/WQs5VF69w4/4+6c
zXG+pdmfvtKbp+VmEzWR6pxHB+yJisOZDejlRrvemqWY+Fe0ZxKLTxhL9QTRc0JKxMUeM6QHGqGE
KfoyvdURc6o1CoXb0k8amk7IgjE1/Agy6QpsmgLsRhOVQIArod+0NQxUUoSR8UJnT+7Zu8j1lD6Y
UhmztJzU7a9wqzlcmbgPnn2MzgW72nb2dueISA8E4s3/XQncwWsmI+uGtYdVidqAPKJvLaUBZri4
NJEq6+Hs3YX+1MhsSTlsXI6uwRpnk/eqfEe6uktpTPp+L2TJSQ+G8W9ovQzo0QhcvJ56BvdBZcsK
fDmphOhmbT9ojqXeB+9uaOmBiQFQNIEDMdHKr5oRmlZKD/lTV0qWzU0vBXntd69Dyv5CuO5bK1Jz
XJlJnFk07QtrfsQV5Wy3ZOIqTrkUSI1XTMbZ9BFmzD68SBttK2Mt1SE680IlBEJpqdM6+XLIOVbB
I5ADcxYmwV9U74A438/oMGjs3iQ6Nm+S2umkNuRayFGSF7KCq03O+sWUMDmpwEr5VoCrg414bytt
89iW35PnJfc/XHETjQGAehkbrJSnDBGxtnfmlRSNJ6Vh/PeayYVC0pq3jK5mI85e0mpAhnektT/b
1+bOpcb2sarPC5TvHY+eZdD0yfHU+Z+scttlBtTvHTgIiGpk5MCDbpoveJLyjrGXW+13cRBwbcbm
AeWrttl94ZR4UAOPCeEB+v/aIoGdz2uZIvHDzi4sTQozqYn48gIjulexXtAfvXD/g/VpDOoWTJ+f
EUbRLZC3QcYaCU3q9zxNySaaOcKiSb8GpdcMKqtQpB1e7fFVDltsIaJusswCNr4WNW6x1hxbQYiz
c7ic3CQLraJXA52F5f44DDSMDtnOf5gWxr1tZWNOt7QxlhqzTLujOayEYLYwv5yqU8ebCAhIz5j4
89sPKhqCm3Lavy4iHmBhMvQqa5j1WVZwEKouNP1uuj8YDfdW8pAt5NZ+MJg/kiSGFUizwJMNXPU3
nRNbg6sSJE1zZOmfIlemgEpciUseOUHUz0LLDUeSmAqEFAALrZtD14l7WQE7awQ6XxNCi8VncCT6
UEmz2CQbZs0eIthV7wPdYJT+ZS0OpLTNkqnE+iDuRSdPpwVMAw/tBy0yJoY0BLWmw/W73FB01jiw
BzrYyZ3gqwEDu70r1rsOawnMoI/ECrk23vWlHKlOu2JSluHP1hxojGwlnyzm1irRh8Ni3SCWeRQD
Cj2IzbHGritVdj7R0/he+cyRtd/eyscQzXODJlyZy4OewRFeZA0cHBPKTZjDHxUakKLMAdSs7yAL
PVGsOI4LmKfBic1R2iqqnod10S4ydjrpRyLVr3IBmW3A5enrQ/I7qLCUMgH0lNGHH6MeS4LNh9jS
yOA+RdtvdYwX0F5EL/aSBOJyxUsrO6u3NT1jkl1INDwLtypq8Aum+T2SDOJwuJ+INlvC1vp7M30P
tFLqggDgc+IfULChpCgSit4XYZ94hmTgapA37NHFnaHfUSwhTvdhfKJ0z8WBt63L8DeA4rancGIo
Qlv4qqrBbIpYS7MI4u5HAQo+ESrIdms7wTpHQiwvY/97b/FQGRGZqhfJtCH8q1u127/+2UIlf4En
/IsFtQL+2EquzeMNFUyoRsHq2hNIj/Y7dr1O6BTgDxXwITf/CuEpSVUB6wVaWoc9XGJMO843bSfj
7gKUB+KnEHELPKLDuqAkiMmSH9CG6Oup66WPvPJjVqCtEdSKK3h6iPcZLFkyrK4D8BhuZ/g9th2b
DtEpZmED4q96CEe7VdCpWuLzQiiUkPJ06YNlWQpvyHfYWRD2Mt2OIQbSdnH81wQMJHGvwvKT8VIV
RJ/nOw2acB3oWFTO2rPB22L/kJiO+VqYLY4sOmjUF73wvPMr1of6ZzKGfkTar0hdyTGvhf/xuTAz
CWEWB8j+XGvNsOvJJCUljV+hnblvcyCaxFMlSY3o8BfZVpYnqNAASZIyUxSktA39kgRcVWKULKF3
rzYH0rtc9O8iYGFvGJ+UkhjZpabzpyFvEvlVc5L6qNV3kQfN05+RkB2rIi2x5i1n7eehbUBO6DnB
wmJbEkOiLw0ioRRJiyEIfH4xsekZ92AeHDT6bOjhpJPA24U/PY7AY7ThbOUo2O/imhGUivIIXr6M
otgrjIJmd0x9NVdvOewQKlcyRcZ1WEOBUXqYt5iEgMIR45WJPILgPOglWb5dsDAthRhnHE3bK1b/
tuWlE8tJXD9vE1CcxfqVQemGYCbcpKq7kZ9qbKG0Hr68M4gN2ISpDC1szklcIQinnLI14CyZV06W
iJJMU+QGGt8wXE2SrHSZQ1g3mrlxgZT15FPtbQycbfzP7+gCnbaRO1yVsoWjfKYlwgYO0VAoFcNP
b58ts5qVm9o3QQ/rWEoWyyBkbLaLsNvUZPpEFSe3s7sG8hna3MMcZqtGw1QhuIZWS7WN3m/Gn5OC
ytclotXKzUeg8Y0X8YYQotYkkvojMbPmG/26Y7SWm8yZ/L33bm8MXMxrSwrjGR6+0i2ndH62u6zk
VZXtm0C43QkEyq35oVJ7wQO8rfD+LIXOU4E0YXrOeV9kfF86/ieF1J+tB+/Pg1zFVaGJ3pTgHRCi
5o6eXIiY0tp1tiAEl9vFAT84iVFRmnTSxfbe6Ce5vNbmKMqNvuxUnLpXCBumnctvfP56Cu6XUz7J
gZy43HUUnGLxox/2q3+Q0Kse98FTZLnBITBwO/mIDQJs7w9BhN5LLeAYDriynmobvy6+s8giMZNs
NIjrP9BKR/RPdDe74fggM4KRpUq7fVPaa5OD3m8Bggx/uMsdPMtILNEmqWP9T9KcFIwenOXNJVN6
bQD0/ZsZY46XPr4Y2PRALnlmyW8Biyz/w2EX7VkMinuIDzl8JJrFMp9AFSMT9urbKy9NySnCnXsR
SZ9H6V0gYyeacy9kkaoOw2kmkfxiSayQ7DWnqRbRwYzLbbbB04cn5tI4kXP648oKpBTpJ+QxO+Ri
eOF4NFQAKq4/UnL/Kk7A3IOtBwOE/Erf5CaxvPpM9pr5ytWz9eJnu1Xr2MYfZXcQr0Adv7Ynq6YE
QYQdziEbj27W17O+r15N88LOZ4cRDlZx97X+kg2vb95hJqu4nbKcfHHrQ2fkm+edu/sOJV6lhMtc
OsuXxt/WTfrCyr8xYHNv9misPHtNzQcDOZjcv+Fq5UlTzlBCtUfb3rKVfjVAATyfj0RVgTnzLhl1
qN3kPHFnf5uu0jb9KZgf1YzXnTdsqHLVENNLIUwvbZM8e4Ds7CfIPKo+pg7RRl4mLKstjp5jY/PM
N8ttG20wcmb2wPC+b8cr0nzk8xACc1J7hmTxF629zL6bHDtCrj3WBHEsOTQFk8BgRP/HU2pnF99D
DZxniUQCMcmhAMZAaPbJR0t2z6YlMJLEzTIIzQFR90EdvNad889a22dBhr6xucnBeJ+yP7Wy1gm4
cU2VXV8EqYgMFPMoIG4ctTWXHbb7zXKNSyn6Ia+Cmnk475Q90p96COBl1uBK75uQG49o8eOyj4/c
8UTJhxJj5YEHuzOFeM01mdhViYOZUfB9StTOq+Tjmexwpf+Vk+U53XLGkhvyooRM8cd4rUNe1D2j
Y3g+kozWXUAquWVoscs67t0N/RnisGf0Nqrx8YG8av2/g8SmqLMchKh/jvM3C4Y0vYHOt9WPNAQg
xLJERl0kVAEx6xl1OegwBFQXzpP9ksCjNvD60PzzuW+dqLHzV2RCcbqipDunAE+u5qVGN3aTI6Jd
yz6ABGtMBxxOIvDKUeHeopiDavxjyLgxvmj8vlfRvHgaw6r94DourC3fcPqExAtawyO1jkJ73R+D
1uIQpi47S/N9y/FLYcdgu9VqhsD+GLjWhJeLIHDQ7Dl8VTjZASoGc5AqR+pzIHDiqGLa+f6UYfcH
6VrcSpLqQvXph52ELYrFb6nTIXwrrzcui5E7tTYG19i6hwTeGF0w/pkTTUw6TGre0TqD3lVNP8Nd
mT4GgUAUy036FEjHSHeog/LiGQK7tx74H9InZa4HWKPtOaJ3QeuNtXEWYiGz6Tl+YPs6y9GbtRpt
Y+bTqmdmWrasNEhLkFN7ZCR+5mVsAYFKu45pur0E3A2n95TVqsPWLapXee6mIFGA5g3OTnh2d9At
IQ0xVfA68JK+8KPe0c+ZXs52I7dA1OjzQvmzNFxAFCgL0z2tVs4U9sYQQIU3ieBFPb7aFeJNoFux
gKXYK6tjnxYRayDNnIgpRanB+Umhy7oihidh6S3SsdI1K+Xmb/AJoUdqA/E1mKf5xcSWIe3Vo+YJ
NqpNyaDIVWsloNNZOZhZyc3TwQh9QGfymbLy4zKtxiLTqqU5DhCF5zqQKx12lr50B8DKGO0a4WRh
UBtxS258Z6nhYq7fO6osNMm6shk1mJhgT88QfS8+LJ1LLve3kbn7eZI9f3g+YdLLJ0BYKci3H8Qf
qj66MwpskOPT79WCNujw3A8X11bRIYXWYR/VHKBnoYBwME0dkMSx5coMSPFMVyxPLzj+QsIbSBgD
6LHR3Sn8pEOxjLD5FITfFORWwm0W/nW0Cg5X/2VJf83XJ28zVzlXSkPGC1YVwm/nPNUF2SLL6FuU
TUkJSttI/iYWox3PK+4QotUfRuIFxxpnnOeiDgd+RlI4PdthTDOy0Nxj8SzaJ9/fu2OH6cyviFDO
EIm7H3mxrl+mFQws1ThwzzQRTOVzNPMCeaffyP1asmziUR5eAd/CJSjQNGUwMFErjY2xMgORHbhT
jnVsM0eS5GCrFIltxRe6S4IMVON2hJ7pAcCCHjYp7M4XgzRVdJY8wS2v6WBIr+yFGQQDdx2x8FH9
lQHJ2KGDUVOOEAYqJZs+NvHysArnXIkN4ku5NTlCAQCkKEG5vucLLeMRnYwx3co+2XzhAIaOEo3o
gy8TGgA/fu6pl+5FXn85RpIi2MBSlHHTioeWnEwALSqAGGORpRfQHc1Lbw3tP4EpPY2v3qzFJ7wb
OYVykqEv3H+six2/ORN6dPhnYGQm1D4t0BR/ib8Eap951af2xi/nqfYiiAMFA640NEhzBP5D7Abt
5lQIG/y88uendkgD+Afe/tmhhgYNg9linSohS7+Fl2wX8gEwDfNtUNyzoyBmd/EwQjm06GcJIJb0
KXXkAbhNy3CgqYvrDhYK/56THdGKEI+LllL6sXnGW0C7W0oXjymw+hAmCYBU0sUmkonyi3d3PcPe
ZM8IFmaF0UP4k3n4bGQk2CjAtUllk3J90Pc2oWH/WwvfEqLBSRyph5SkxF9x5vnuH6xBhP2sPLh4
KjLB5a+B+Eff8ar8y42btaQ6dwZgUEZJHJCa407L28KotqmriS6LOfPUO/OlV3J8+14J79J4NxX6
EsP0kyg6dzJUdNRRNEOti/KkSDFB7TrixLr8aleJ4TK/hf9pFV4f/RE6ZU1+O5aOQiVq/hJC5A8d
H4h5HwbFLL94l8LXk+U+gkuboLrR5XROdEdmR4S7ujh/3XDspvXQvAiAHl6wyeDddZy2Uezhr9QJ
HnCEBv4bM0sa+uj3uzzzamkkorPCCpJUodUkGURpNs/VV/p82LVcXSC3+o5nFunqsZhWQDpbI6hd
9qB6voeRd6jZo23KKXqYT9Pa3ruIKaz8KZmSLtDDeezxFf4Ap9iMvNHyVmwBrjfz1AX0j+PiOhWY
DYw+V8j2hNeIGpjNSgKvkvXny8xrTg8vnrgWfceHELeGZzZM7m18HQDydVHMLFwPe50UXtB+p/6v
XPfywq10e9rkQ5fOIFmiORTWgE+xHE25+h1Uz+/1bNo3znb/7aD6WaywRW6HkSV911znlgQ+UvNB
A6YUBGJrjLYpO9JEA3iqDY8S5gd21Icd0YgTMTLS1S++SmIEyhlIeEC0kVCaHgT3qqEXaJ2E7HoY
9Q860D4upVyqjXSvnTcGZLre4jcg0bwTOwkhuuwMhRkdk4gVCrLijK32lWZz3b0xqIucfcCXM+/n
0FTEqa4inYJcreCjs/CbWoRvIp6bqL9W5kadRBxTaBCrLogemTizv+etoSBGwIwdyCnpCMh3Ljf8
9wvqbF4PbAMpCNH/zTUjGMp0GNncuDk4lDVAR3aCAqSbODiSGwa5/FrhMOuEEZREEYBgVtwPCIqJ
lkk3DPbfm8sgok1T8FDnWOHzvdsOo9mXNLELi50RYiDXVpEpjtayCR9XpjvthY0p+mo91walCEFb
9li7RZpn5KRS4YZv9SNLY1jxYg1HCsTOWAkd/OytrleavIBWij3Gw7sFRmgO9+1ZXON9P3fu2gEF
WZEA+xDRUTN/wv+wRXQCJlNXR3zJgLEnTnWPuj77m5Ph4hxgDtjLUW9w1/+NBJBfR+j2wUpYV7ND
Enb/jmcSTfb0M+OJ7JF3/aSVFl5v561BT/MH3M1MwH9TEtOC+VG4GJfAIdrrh+78AMheSX11ogzf
OyfulETOfnJhCbZmorYWiW41BNMXC2ic5gsbunF38LxaNdyclc3vj/pdxJdVB+QHnjwhl2JoDqc0
AYWUoORftV98LKorOY1Z8RioTXLkvsZQut7gLg4EXUypvbfzdVfGS2O8Ns9VlJ0wON9MCxuYAnRh
qtZYcQM968LJe+gJXG4+yl28rhHbOZqBMoamRiEzUQFCMo49Hn3ik7PHuRlIJ5cmxsHAvAYD44+f
aca5U66Di407OCG+arlDIVlt2A6pDtbAPwK8SQgpcI2bh71SKQTluV9UqSYdSKpsh8TjclEq6Rkf
iL+fuevw+URrOSp4vrb+GzgB72FEnDCt9RFDs2r/QLWfBveYUtbPKPy+6ao1WETNu/jPkTUX+AZ5
Kqk7CwPCvMTZCnb585zUgL4tSyWLmnrRAsedx78IqQj91vdLni0Pze/FrUs6XLFo/0a+c/VaOdiR
lBj3m74OKfaTbvzuwpoU8AfkVEkRGtFM7AAEVxQPUaowPAIYa/HORmalmmnnWxT+7142En4v7GGZ
myll7sQzuBbrqfnFwdvlT8wFSvNFN+B6vVbx378LAMeJKmrDnvks4ATDb7qxtljfY/njB5BtDf7W
kO7MK17I78NlMQP4i6nAkOVrBkZqQ7rGqk0pq8enA0LMMqr3KLv5cVAlsk5q0ujKfvLWtBRXM3Y8
CnA0j8KsBWxp7nUzl8LjcTwbJxQAzrtPcDocfooSp0KoevxvL8xF+M8Y3KNawJXEHMlQ2dsr7f8t
u2WaA3gkET2SJmtOp5OOeCujrU27O073ecEZABQMFN6Pc0sZyZOkvwJqqnSe/7kAimo21VIV1Ldm
lE/zbwUhE6mObixEka4xs6250zOFMNZjzSGV1bSy0Pk7tD4j6k3zCuNOz/NPSiJY4X5pqsO0HHSj
D6Wxei9xaaTTE4arbhXtVXHFlW0qDEc7cF8y8gqTT/nksm3m2XTP07QldH8taaZNw7gFkKUSd/Oe
hDRFW9uecygrBbuZM9nHitVM6ZGliR4qBcVA1lr/YUy64aA1Luf2YzaZcrMma3s8YG0ebkZDwSOa
UfodutR0rS4q1KJ6yyJ2Ashm14Yk2NsfBi6svMJeHNpsQzS5cJ1TisNANtKFp+mCMBWkp0EunpiC
U0mQAX633trq4pKrdE5mjJjg+ClBfNBf18v2A8P1SyOcHZYirDVRR4P75po3jvykTaSYr8IeOwb1
Jpl6ZjCWkZmAXcJjNmLjD7Fx3mXI00DLDH04GqmXGF6f0wtOU7/cXssarh3SoTS9qEIEuKj1znFS
Af7fll7Env4CnhSY8ox255n+i3TeEZBjLPX2YJWgKrxqVZ/9I2hqNJ7eb1nzyCXb9giuhZLvCO66
yEpBvN9PY8dBVZ32yVyweIoLZiyUcpkj7IzKLjkMRUb65Qrk27WpZ7bBCGv5iFVuUJvbNn9g0sPb
u/Ulr3rNZ7B6G5S4/fAcmHTutUsHPf7Six5cwA13u4oWR7OYhqpNGTjjbmFLnHaKW4i6AMd/X5I6
V4jei6UyZ6FFWSKWE0hxIe6uxFJnzBjWaUyQZbkJHwF6EsfKu8JP2xunVv5HVNKjExWNk3aUIEB1
2kmCWmSFmuGnx0sYL6By2Izp927CuDZd7oy+WWo9vqaINJ98G+yhCz9KH0n5O+hYE7g0IW0/WsyJ
jeUWlR51R7h2G+//+ZZzgPxJ9lkPyrE1l4iQnCGAE/kncDtC/TeD4up/62MITL/XMgF/e5fyQYyH
9Cqs/G7rLYzJc5vhIcdamOYg+tERHsGYh8eqH6Z5Ry6VrrPhC4etO6oFQUhjaSKkjwZw53E1Aa3w
Vwwlsmc3TIC6ZnMBtfB/Pbpi6jdf81U0p6oFmn6zidfijKSkpi2YU0rWsUmx4/LsExu1TaAQNA6G
IZCfGkzR5Po0le4gUW+OhkB57TRXzN14kYhNoGXBHtCX1zEvT8vW4dbunMp7p6oJPhSk2b1THdyr
i2H7dIHRHOaptrusBxVkSeAkRjwCnyXfZbZyrVTmIR1IA5M3+s2ElmLemEukxAognVugoUT2TXeS
GtID9fRhpM2PwnJ4PWg5jauRT10tDddCBt7jtkyQNK6zFs4M0NUiftD9Z4NJyY/I/NXqJxwbdwXd
AyyKAIB8U2wn1rfpC5IFn9VtBKD+4kmPHtLXHx9RopGv7bLYsMl9qoxTgCA61ZnJnTonVvWj2nx5
bsrkh2AVSRgqyTBwIsCbeB8B+ToEHmsaj8znt+aKFYQITSNxPMZF8F7Ce2yZTGz71rMVH8kHPIZK
vh1GayflU5agIUaf7idHBvTbqvPhV7uJT6MjlPWAHSqrckREEc2HbI5745DXaOZZNTP23BsBBusU
hGgxLuDVxRObhFiF1slTtq6uVpSyKMBIB9CJjGkkspJ2ac8zdGofMeBSuErPM97ThkfleUdt1/zJ
ttPxcGxkJTYkFxqsEbgMl0VHPLo3/2RbBwLfpM3GaCuZVqLeQRvm0TWpvsWscp4kEWFc8NKY4cI9
z8coM6yD0EWMpZbQIIKd2/RoBYrOU4BuTdnFDSYFBUWcdDsaofQCzESRf9EVyLsRpKW0tGWwgdty
YImlVAyPdsoMJEPJhrgvIOhFabsSrr7V5KaXYwW/+iGHAjtCn6IYUX5cAen6MZU9/XL6Ze8GwJJ7
M4Clb7G5kQRQUAEW/JcQu/S1SA18yanFK7+IGqXU1Z4XHGN1iaPbYNty5+OPmyNSN6t+MEIMa/yx
FKOxw9z0wPEDY1oq6zMlDTwbtthRsZhIjRLm2Yi5pGHgZBKk/po5hAJtnw2NgmLOLzsxa82+wO7c
8hERC+9moxXv9crqwQ83cQa23BOaRN/HjZI1L+NeTsLaHMOYOt6XuAMv1pDB03lqGSi03/MRmszK
sQnJ38lbiOBXoYzUzygwVFXGdg25l/H4iwF9Q4Gp3JxTWFhUyV44vMvHIwVFF493iE5BnqaMJgPV
sfnLfqTPs+WBKi/r51Mv8mKPIv8efQsQuoLuMO8Ix2cN4hQWI0h1ae6I5Ao7+/SCYJdrfc0dNjDx
B3fos0VHmtyKUpulpUuEgag8w0lVmYSwh4n7ytmbs79Q/CIfp7K9G23okpBO4gPWFnZDKLG3Pj5E
lvdlN8YmcTru55kecZxemHvG5ppszmtXCmcLCigyVQWZ8sAylgY8DqvuGldGi+hZjin+kyBlPhP3
8jegoUuUF9VRn+3X8C3UgJP7/NlYgpkEzEldPmU3Swi9CQN05ngUp2T1CfHOwJMtBtuDwiHWmDRD
MKcxs+qxW7W5Priz+EioutjldnGMwynCXTHMoVXasZjgF/BE0XpdZkCD+z1FTGRgjiN4MxGcxrhh
GChmkdQxOFbswFfgXAyWgvCi6/ubB6t4y0SZq7HyLvnS8AA+T1E41rmmDuUtXg2GkduvHFvtKtB9
ibAXJxUCF8FXlHfAMsGrBN/uWCzFglnXCQBFYs/Mu4SoeP/Jncm+0ikaFMJXoyNLJjLj5jydG33N
qiiF91u6tHF4YIGIjO83MzTi8P+VFERxBfgFdasISOl4q855Y/a85QXbQJwv+fodnW4oSoccn6bC
A/tIojqYU+/8gdPF5z9fCQlk8iIbkUa01kG9lAU5+SQVn6k3p/Nh6rV/r+BRA+R9YMXXMOMaWbXB
RUz0FG3vFm+KGxEFifEdJYAYE9upIajFhwooIKkkpJzn/p+jy9f4kvrrefBspIzu3SMaOOAL7gm2
/SY6ojUneRUlslDirAyijA5QluMPoc3EFjdIj/29k/unb9yqF9v2pl8+NG1IPzNu18t4zbL1STNT
9SPw93SPHzwxfS0JOyAhF0YoHPq7+I1Fh8tuUUF2KHoAJh0Cnvpcx+qq3IFf03plHcqTeYzH7qIr
qhQMPa34WmndSTgb43WmRi3BhGCSs7Fk24JujHYGu31jvINc/N+noGeFcNIkKr1CujsOf+Fz7AdO
Hqz1TRKSkIFKln11M9By3xXVEXP4kK+QP1bJe3Umd8AKDtvFDZ9H769NPVxWiu7gnTb+Wlxl2Y24
5wekQiaGsYB7cCCAgmXSI3D19Laxq/x3C+135SMpXAv/WpquaJYR1nIo0jH7qTChw3uNSraFwSZS
CLfqXNQU3ZgSQwaLir4vqnY4GnyRKAMUXJ+aSwtS1b3pUUXnqDC5cxXCtvKGZArz8tTVYcMjkeLS
WRe7NqKQTntGGbvgJZl8IdHwX2qdqS4OfaEOyfSud8XXRdXlDhp/czqpiSWsCR0MirVwtCAi+9vj
FB9M/EMlM5OXcZEo4hUfh7gvbT3G3HU6j14gkhWpgdCtGqCwTc3Jc/5fiEElTOcCz4xO+wuFy7dj
jCcepNTfL+5ZqeZnn96gojTB1eh/b6cMZ+/MXTLwqdK7duiXYfbkpahnYzY9G90jRgwCi7uPsRxd
YB7FS/WWqCb9qIX1DWb8vRaWFp7tBUv6hdeObTe7LZ5jbSdZDFUjOFLdDN2DV5H8WDr0Ys2q16yq
YUFQs4V+Fbmw0jXvhR47C7UvEkBCduq+BH3hZc/Y8KCof82NeacnGgdmMhInd8t0cHs5rd998Lh9
RPm4OU04lu316Ff2RUZ07plRTITOheEZHSp9hTDaHA9s6xjl9CksU32XrB362iN+XtZhVk1bCIA+
s8EZ6BQfn5P+vBJ18mqUfes/2v4w6ejVGclaZikrb8A9OLLiZtRy4xtrsbCGTs9VzOAykTjSWyUE
4Jq3nQwBQtAcs6Z3Fjf2EvoaLHXPMalwLQiv2HnmX2TUU5L2gIu7J0RKRTEZ4p0LarIjHjYesm0e
gmpmh18ryzn9G79vjktptnUAUQqRK2bwXr+yRSLRIFPQBEcgalhySmtn434eHfXsap3jYcdZ3jKa
lZShYeKfPeF3fFHQsMvZbqXJ8FcGREg2rsx3H8EtB+d1D60qynOjepdECCcC60LInM0VF6rW8oex
3yIowwcuM4cHFvmE1TEsCh3kpT+aFGKg2N6yd3wEsN7x/zmUnsHymVqjkXkGTiDF5zC90IMCMo+F
92l9IMUpBm1/6OaEjYrGMKDHHhLLnBwziwFYgrLUvZc0P1U46dkwSvmhtMVEhM8ifuPMFyCBuV/y
W2+hZJrknMLUrRWg2UPamhuVPJTQHWwixtyY5v7lrtLj4z47kGVuzVHhkxyt5S5WDcIRDlH6EUS7
jiVMscrEPf1iZnyeZ8VWr6OwN3M+aonz4h4d/XlIQuabo6LcUFvugucr2gog/mngjv40aKZ1zX0n
ncOApilXi7UQhc9kQX0CeV1u3+MuvZdD6FvmnqdWmOzWEGqBCkoADyYd1YpKRWYejwYBq3/80kUZ
lkE7OU5DGB1O2uGhkmk4wTeG1n04s0LEXKLegKy7Wk4T2Me14Z3ky45U49Nozg9JM/VYarO7DgcF
8JhvGfa3zfhKQmG/W5qfBw541OyBKR6/FC4Se3+wqgVKx0aXddQzBBuzz0QNhbD+uijSQ5IhFEvu
2CKA98eB2imB3AaoA69inXOnXxLqaSgOM8YAC1sS0GpcrUlsIqbKC5G1rfH2Mni9N2K/Gpr5A5hv
szO/HZsVmt3V2FQsoKwWZUuNSR8/xyIGyNZ3bE1h1jqxdwiv/JSe7rZHZePfKr7E00ZiBcvn1dr9
KBKe/Rzq7kTWmbQZgk4HFa1+kvX4ABOaWElWMJV8XI3hO/7uERROte+xOZqCbZkShicmm9CfSJNq
Nu5ChaduelKXjS87qUFyuPxAYJwvenCpNkP2vgPIIWUGLUmaBPhijUBdZA1M9FwYVAPj9kOOoKSu
LVDbKNWqEXDHHrmZRfVsrFWHXVP4GgygLHERAka8vSvElospvcu0430ZNT8gr+EsiPESHTsIAWTp
AzzyYF7iYtEhQTvZt3ZA6Vt+XaH3Ho4tB4CN3Vaejq3wS0mIgPMXzz+4i9q5jzVEicj/WMTmySCe
rd9pPqjjE3JQRpwqk/aR7Yyyb36TpqMf7hsxbVITR1Y9smDNGFFHyDfWuA23n0D+5jMy4LmNawxC
YrY0IAALOQLICQsZgQZxqKc5CBP62niMy8uwzn5da/rk4IE0SfGLfSeLIzdVhgKf5txOEiPaUmRh
5JMGFFsjk7+Hi/3p244BLtUsvbtq1zHCYFyJ1KzEWfElQfaYzrTbCh0NUzYbUzP0jf86qlGBjNM/
zp3mKq/0dc4Zi6fnmYuiWlhrn5nh79YpOVevwHGeGuJ66Ne1QRJEVaZB5wd9DDts5Eh+RplN7esG
ZHB6b2APkzmBPcCFP+iKM7b3bWzsSJg4k5/3XLs8BJjzBF66VG4WmOtlE7rNmkWflL4t0Ir5EKQ7
i57a8wqScZp8YmtamSudCUOsUxPCQryOAL8vK8l+oCszUw1dbPIZ630WtXTpv4+p+tM0BZw+BDH6
Lzs6yTJMrDvvmD4273KgacDszCAkNn6avOUE1kIlaHNMTBnekVXrnl++/WUEBxNxSwhflZ6mzlXQ
a2PtFJKbcVbs3Ct1GQs400/Rodq9fwvS9Zzyq+YwCSWjnJ3jcJGN2yHwTXWLsmNAjeEahvMi4zu3
wYmjcvZ90mnEi4gtklvgJcjAJ7qI7dOD1d6Nzw/aM487Ri0tu6/ILIbV9c8E72eB94eq9HtMFs7d
swHJQtuRqWB7WgDPjBYcMBKf0BfgS5WaRFx9MniJt+ddgaH+1tLTywJD//pmFHi4Ffz5U+AULuPJ
Dn+tUzAxVZCZsTOGa0dIbDbQYmoRTVxOsZtPfQq20CUfmHxclnGo1Am6UEklp8xxmYR6IkJOrwQb
+pcTC4tzqS9172pzsYJjWWVtXNU2LwdMXgtCN76xl0JD22jHsNuOixP+PCzA24YEhZgDq7rvXfW7
wy2ZqqH12RnT2i+1+c7o6kdg2B/M5khj0T2FjHVzfUAXT0urf0MY3sHbI1Neeor1gqdbMrgia43K
w8UmBEe+XDbuwcfDTbwLBJhC9AEa+qWDBlAh6pmc30TJKxwz4t57buhYSdAv+wCeBBVf5jVG7P/o
VxiNKru11ihMzoqGpFGwJkwtS+inAxbPNgqUAQYwzbI5CjmM+3XGH6FqRhIRNjJRnAeak+Mr237P
v79VaapiD6Yf7TJLIGNjeiDfpuzpIj8Wv3uJuFNkjOUWwWzW24/lAlWVItgMY6z7oLoLznJIAYl+
a53G9f9pxBuKKRlIij+PMaMGRZ8w65sA4R0iQFT4rb73X+CnM5ILSgEiltptYWQxiABPh8IynDH8
I0BuTXZ3LZys5OmNa7LgVCRh3OgGK7kStuDX9f21hbBMVwhVxfbfGjMJoMSspjmfGvVz1JxTzGAD
Q271kWLh5eOwp6CmpVVkXFxVjMTYdHiTZQG+3edXF4juJcStbVNMyjs2JwAnTGwUwGXeC7mBY/Gr
UgMa3EcHKoSMYwR5n8slckg5TFUbJaW/o9FIWD1iuFiEx4Oohug+lPqMiZH/5twnVVjGuYwhYCfw
3zN+Zq9NOLEnIBqFHaxpLpsr5334TYD0Lm6fc6x32l1QMwwNfAp8uEs+/lhqhjfsXBJUlrIQBYu/
kWtZqyXiw9T0yb9SH9yTRWN0FrkXy4cKm0QJzGgapb+q//CMQjoh212ViuBJZoB0t+vvJ4ek+KWW
BTOXlrTfRp3kfj++cKU3QLz3cKDRY//RFgnCNRkm2us2PZ8T0MPXeZ19F1ScvHTyRb/vRUXa1yAq
dSoQvEt3Nh8ZJDYvhPhSMZwCvNu4O+skosBU+IqSVZxFdf+Yx7NFd3UqA19ibWrVAqDi06hbNkLi
EEM+/ztyDV6N8/n0VnkrRoTVVVLj6+K/N39JK6EBdZ2uUu739aMaMu42lfqt/kAZfzmRCyb46Ugw
bYIiZ5KkSK95TfDyCayt9PY4x+79ZDqR4CchhL0t+pmFUXy+mRqp3nm99VdK9RSDpw7Wzp/BYgwI
0/mtkcdIYV6Zxp2PBS2iwdQw3iwtDgVi0E721siBRms2Bo/8uQFxVzbizanQboqEXgePkYb4PYzF
NPgEVAfCKsQ+5sx5m6SbsQ0Jg8KsBZCtLTDGBBdcq5wZna5MWoukVulJ4Oou7D1PMFP24FF0Xhdx
2egMlQ5gymSBxYTXVzN9HnG+b//v8/2jP9SKVxrpm+wJvq8S1zhQE7SUmEQOjrNrej6lsSektO0u
gRPeax8Yke025fy8+O+omS1paQ6nVqKv6xqcPGFdlYUFRUC/PgeO48AyVAV80hTvgD1aPAtUbiKq
5sMGkjSYSnQfTfmbNXhgYJSzHBdfDO0ZptLHMUFWkJ79QJZqhYR9TEg8R3ZEs0IznKHHCF3xfm5p
jyIhxsueKBgtDcZgCrrQmN1mZ3edRQcHOM/w/MNqtBXuNEImgJZuMdTz/f15mjHV7H4DU/7t7J7b
G5fzcSJFvri9xLNhCq0p4M0qjASKyO/j2PHjC1HuUCONZKAN308RcR0GOm8cR1dxVcw8Gydt4HU3
shfDXTYw004OZPLiDrtry4aE/SmUfJI/y2N4ZRvocic/R0flB/2XfhXprZAVEG04iK81tn30bVqg
HR96CR77Ln7qsLuMvvOUqK9dzrS3lf8DGqVEgiiWT9k6KDWfLXgOkiS0YhVeuTYJlxWN9SexLDTI
Od8MR3rkMpC6vg4P18iPEX/WpzdIy9osJuBxq7AOPwqRt5SeFGW3CaOING+/HyK2NUPvMMo6YXPE
Hdgagcolldqrys1VpM/BQoKVzHTcljuUC5Bttw/7gWtqA6LDABxxI09GSzjlQ2fHHkIEFEAOiw+S
8Sj2LGR/C3Jg2ZKwWbpRo6cAPaVe1chOQMULTsc6OymTVLcRB9AdhpPqq6bG1y6MnP30sRhoKmZ9
O0Hxv9368Tk5vSmjiM7Z6CwveJTtJySLAPa+u1AWAaAszvIV6khM3GB2qSpkJ6KhYwPKSIbpO6Y4
cV/q5EBX1ZolCZn5qPoEby2+I4zTYqvOxDoK2m21JabtUfHH2GateBIV+7yRTLI6C/1RNcrrZO7B
y22wN2ssfsDhubcwE1D5BfvHPwcgu5JkAUaoQU8pPHdfloHPnvb+FEQkRfuW5JHEw3idK3Eepmkl
+BUV1BBKe3wms0NrHBlKe57iopDkVcPhftMACI9lYWg7jI3s9YAdul9giEDH3sVsvdpc9xRZVph1
8LMWfGC+wgslgiFx9AXE8XmwVDbN9Q4TsjhQ8Q3wujFIaaNgu+LuCYn2AJCZgwDPkKP5/fap86jZ
+Mt3AkC10mBgq0/BAsh1TQM2TOrl/F57tOMxr7Bfn38R+AhJNF0CUkV9BJuUtgCi0g8ix6lT42AT
UhsdYluT+x44fgXujnGmsdqbyo5pEApvhTKLFQAQ4xr5gkaQQkpAz+yOi8BTGjy+1mNmXSaZC7X1
TiI610zxQRcZbQ+rrEYq0231IZ9qvaK8eXwts3qjJKLsut0w9ouPHW/l2Dtjf+KhwOcibshsOEO/
58ERreEmxQGfzv3SGOdYTnwWXrh+TzSNeJXSQUcKap1JwdI36c8BQrEa2RWONc/pfpjSlh3v6KEv
x9t1TppjFuKHKEnqOOqy7MENUUsHaCDeabSaq4fYbvmohLEpZDU20lUmHjOOdWS+cofRSfi3hE5u
xAE58B6wCi5xoomYpCUbkcBTWUTCr4etF+XSkThrPH9rI9xkwXVppKeFh8lVHT4h/LA/bvsxEswh
T8ecFjY4knAz/psloQXvM7nIMzE9zRTMOq99TAFt8JsArnLLwHofPiUH6faULWUL5a4vk5Pz9hBR
fDR1JchYx7megzEHUB3n0Wa9dGsFqz5B+kOAVe2d+RILddvSkEur2b7Si5+vddr3dUYuaSqh+o2U
F/cvun6isQFo9EjcJLelwsSVO/tdvz2ShQ3v46Um7U5PEAdtktsrRwprDM4JWLqdHiBvfz7PFzKd
rp288VPBagLLupG19lQ/C8EQasAUDp5MNqw54NwvHRGKJzVfsPAKx9VhNwes+3ux0Ua/SQrt+q5Y
O+g+HpjT2IaVhqHlBglzEFDaJIzU6EqOLngx09eQKnvIHMAGaleWgWrUhIAhEBQNctuo53lGq4QC
p4RdoEGzQl2AKaZL8e6u2uhBMMDUTYUkHREY4Fneo+GKsph2BxzI68+tlPyhXUl9gZhc4dDj9eiT
vsg6dte9GxUNFeLE0uJMuVHoajaXt45w/LYs5tFGZz7H68xOv0wQk1hjCRFc3xPxP9LTMNzy3KA2
XfDeKkn2bgFF8Q/2NXLSr2EFgMVcJCLT0eD+WUmBGBW2wIDKlb9il9ExdMal/xJT7/q/YyC75LIA
Fycg1IRjphKUkXSrV6aGPHVshnYOCz6cf/96wc+u9CLXM3VAjZ8TAlOzJFWHNP0727IxSyAfoIIm
tH9gd8I1DyaRcL0NFrEYgVK3oFcfPZzEzkfTp/KkRSU9QBNXXBbkIvUnd/0Gzw/DUURPpG1FJkor
0SgcKn/SH8yQEmzCoZaaazP6HNz82A2LmN/mBjxfSxcLjC2syrL+QGYD+Uq4QKKnAdrxmQeQkrQ3
qr1aD8WY9nJQpecRHqLhff6U7LqpwM0nNFmCEurGN/1J63MnAwFLZ9W4GLSrPwE7XW4rCeDBCNoV
iKo2fvqFeAPz7m85ESXYr29vACdgCmzLyOJxUpYXmk+n44sgC4fUmzTo56Gzx5TcKewfEt8swupI
ixwW3PEt5r6tzv6z3xItJZ6b8+5ilcZQ/QlTKbd9M7QqgXFonYwDIVlmztZPKvCvptv4s4d73l9F
VbX0jFZi8SCl6EqHsNXdaE3hGdULMs530J60ugrUL+dHsQtgwKT+D76U13u/Q+9g49x3NJzBemyo
g8crAcT+DGYcTAt5fBW3nPT1IQZT0FkrU3qyDzBunoL7QbXnDnebmtu//NQKDWY7kPV4/whN4j4U
xm8mrVQiUsgLfSfGCEl8Ox/cNzSPH/ZssmvP+GoZO2tfhurrr4UNgE2H2O3LNpMp0RaBViNLuSQS
jQ27Vyieokx+uAErywfKHF49VTriXeTyhKOfadGOe1zq+h58FT5J+XxWmeUVqG0ufKvmPvYBU31R
Q6vEhk9Fo8kG32TehiYuf9gxtzHlPSnBnA3OLWW6hhB+3S4EeDmBCFaZwxYRvjI+DD6GwolacmYN
9meZCMpVWjhRUrYHMA8ln0heFHc9hGoxA3+uLPn2NdoHLH88aVNhvHB1g0qKUKVE6ludVY/TQlXt
5Gux6u4msSd71AynRKm0/PoyZf4GsnY4pW4Ma8k8bGMlyXt8Gi6bvbq2aw/e+RNe1MhWYXSqQxhe
O9AHwLzTov7lLfvTN5p+N4+fQRX27Kkjn8DnaRE3XqO748gxReKE2vzdgSe4eJzywpe2PmOIBFgC
AfpaO6ShjRB7zncZ8DC21njcNKA4GGnSv8aSg+TZLutX+GYp4AHV7C/Xd3xbbOQABBCb3bSIzOsz
f0rq2B1vD1MukGUV6Wpdpvsh1Bs9YPcI4Ko47hBnZaPQlGjtZOZfqVEVDwgOG2RA3ahUNCY4b4on
YhWiIkeibwZ9owbIQxsJ5BlPVZqet0I30b0Bjm3Tvo2VLz4eAJ8CwB1pFSQpQ5moMQXHbpieo22+
s1dCnZ6SLIfuVSkqJXhxidQf7zX2JN5jpHoT4pRI0+/nSb0MCvu25vw3XY6+qTAxwCAsahl1wGHt
yN3Pi0QxdZR+kkO/MhgvMqKyYswEzt4pYBboerd8ckKOg3c/AxtoFM6eyaHmsf0xNOug2nbM4+uc
6APlsHO/BQUWjsJEOcWV9u5hnBiXUdGyJpUaAWutbBZwzhDfHDzv78ZSJcgpRA6uKbWPNGBG3IZ+
mXzhYJmy+IeX9u5gYDmUlid+5PbpyGeWUG6INqvFNBfVq0vKe0R+sQwCpJfpBY1eh6yEgZpdOW6G
y+8BNrLmCa7U15gEbNoZwNt7+BQnDNDby5vHvyfJoNx63Pj1xYlps2/3AwUV5c406X/M3WtbAiNz
5a6HDwpCut243mD/8ipA/nz1L+prGR/acLs8Pyos5ah4QiChQBP4ihaIzIxDqwhpS85NeDtPrBs4
gt3RKP1Mb6cEaZEXcWAVZGHefx0w2lAQlu293RUMw3v18iR8/GkTG+zJuW/DpkTXxA0G7Srn8G8L
iMuuLdfqoL4EmBsNkcfAMQQQqCQjHcQ9SBkWpTbGc4hVf51Lqvw7zz5D4h1SbC6JiAZ5tGcofpZH
MAXXNVl9Bo9syz5uo0egDdevHHehfNF+feg9j+/ASK5NJnF5wQjOvgLyI1Y9MBC41ZKlGq6fU1ZP
a18M6CBgFtAYQVZRh8tCx2XpBx0KGrIu3OCiKgj9gg3c7K5ssQ+OnHvi4RrJrH7er9UpVWTEctV7
pmsdZvJldMQPWK/aSziq+qP6GF/ytSkfsNJYs9sWgT61OTpZidW/onsWRD1TWxFEFspWO6fRva1D
qYZZF9BThuUk/7BO8oDaW+tJvy9HWzTyb0hU10IEJ+17AKtepON2cp34n6Q8JuhQYcLPGSeYL8F5
phvHKFN+4vEkfhoMxb4hOzw+TdTxSXoAm2g0IlzAI1g5CuhZNKgt1tpASRBiULPv8rGI47p3wRtP
28vfevyorn3xKeKG7W+8HzFMVAwetm1r2MlH4VErIWjAmdvIz259K8IWAE0LKr+Y4TAiTR/rHYGV
Kde5MDlE9Kodm9B43qbuBpZIdvwjUxWnLkKrJgy0Q2ykUhNuAzeVtwZlJC7zanH0F5aiMA4lkU4h
gV09bQFyA/vudFrcKHwya5hxHkxnxDFh3Mt06EZd4aaglo2Zq3cbkk6dLQC9ivmqPXZhytzkUplG
r1TvOFmbInstojf8dyAakJw3Rx1qU82F4XUlW2WmxSCFqCUhudTvn8MI8kG6rsILF9eqSjtcvycu
ok1su/jXO4Z8t2zhi25DtlMFcGfsVn5zdCTAf0a9LksRTbU+62usZ6AWEcXYtR9M71TO4D3GnNJu
XxfyZjk7YdagZeMGHFdAw0o5YwMRm/oXFKfo9t3G29xZDcOcpNeorAeRxtMjQ9CiXHZqGr95XbLy
tKSmdcpnlUkevhbSVhl8lD0BV1I1lUSPonGrzBrCjrqO+ZIxZuBAcR0AjczkHIRLtLYfI9Ub8Q6P
VoSixjNbqg/5Xxa9o6pwL8BN80lFluOWzg7pUll+IrfgkLPNb1gINP8Vxix1O6TH6SUPN/ofpl6q
+a83k++v6WcRFQvLHQr/cBBruszW/7cp9XEaFtSE6C5Ad2CVbSlE1E29vIvm3qaZ6fjvLavwtlvC
1eSdA9vj1iH3CHDs7pV6o9hivqsR1NaPGRvAKHNLKnEF6wslyZ/ouWCiBkHmNt5QUpg65PTmij7M
d/RJ1eH6pEGUyW8inZsp+bDsIGOz1slf1kvZuFtJscZWWEH7Ug/lETVm+kQCC6sJRhvWspmuuk1S
/pbanid9jAKjt3bbkWrS2C9z4vFwmlXO6E7X5GqftRJEX6o/tv1HfVpBUPOQCXhvsNd8gdPnuWZt
sDivuKOF/qWyWcI4z+4YClEb1NCl+RJzCrDGOUK4OqqRowOjeTY3cq6ub380XWIiWZgUdcAn+okv
zDM66BYY8jpOhdRoqTNtL1QXQ99wuIQLjua/KLHWhTsTMdPTjGzGldeA9WJdVrhPNPvbSgMFAAPc
zl8HSMuooK4eCCtWAeNXXMaxIDgO82A63B3387s6Y63izl8sHW79taqlQ0slnTV3bRrZP4oVBoAr
Nw//ijdMVY8d70733ieDuA4PGS7Jx4bAor3hcZ1tBRvbhZwSW/Y7PQjKurQyMmwrTmTlydVNW5BK
+rsqgAGrDtp0SEeLMOXIWzauSsqH74kXYZwodPcPktcnsPKfC6vOykkJEk0eqUYDzgI0Oy83gqy7
oUDFLjlGDIzpKuqE56ARttjPqoZVxWG6jiroD9zQhE9mjZAUy/+zNwr/u7eJfdvoPZDIpMmDeeYE
fgd5bEfsXt3BZngIGuWgt1dQQF3wxkrZFrkLc7F8vGCoghRGnzFyDOMtQjc6AHckw5qSy0/LWFQs
jegozmw3uYQq9fxyWkFZ+n9yemDbphoY/gJMxA+BpzRQX3yaWiDaa9SrbUYKsNVXvWwL+1dBqzYB
FJL9RNSXpH2FPrR7YDGvNCbB0bhj6YBaPjWdIIjDTAG8BwS8x++e4NaaolqfbJzjZVbidicdGlhc
fIn6lGC/fZ+ZRVMJ0ZG8lfJMjCBC7P5s/1kcVuaaW8KxvJ+HjfjcGTbDa05wvdRQoKIGV6gUHh+x
mx1kvJ/rKCldIbdocZnZ60ZQSP+MhI+PZA5QXKLIURWMr+H7y4RY2eii3FMvVBq5gBtFmJpbvA3i
g/Whowdl7A57ENt8x+L21JvZF6sD7xMCOVucjNCg3j4qhyktCAJUSAdExurubF12exS/x2T3DDDl
etWVBODbTCoJlMaIpb4p1afdKbYLpA8SunosqVXwDODyrgCWJB1etRRXBrsoldVx0DOMfsgnjfK2
iUsILN4gYXOghoysRHKIJqtfWLCf+0E74Iq7LJuO0eGgmMDVxETvzHrr6VCQ/sl7Z/EYA6FQ9FW1
q52ARp18t9XLHx6A8c/agxTGbxosPaih+TYIWxXp6gUXIOTBqbxnbfg3YPw/6jKNo527T4XxA93y
Dxr4vb6HimpTh29aBMeMlO/hIyPYLnt+OYGQGDKnLhWo5X4AkwVjmco+EEX2dLVZlt6aQ4c/6WyW
C+l1VzkmM1ewW29D79oJFPEG9WS0ySsf9HlnaqvAuF0/2R94LZUmT742Wo76pdmSKB8tpChhcIBr
qgkv3VT3wM1NeiQQk2WkLte5NmLRNIJas4Uz01tOX9RjwHWmkIFLZKiIgh8kSK0M299eHE7hRiHU
6LwrAXLve3L6V0xJT20GVFMUzbxC8mWpHQVUi9xMankWoJ+itFZjp9uW+m4STwcWhGn6EkCL6lUu
OkHjCOLSwIb/Wfq7Es/cxY4kZGvj2/L1to6Slshx7jbP2WMvf3xsnV93EKwhdhLSNLPmrVrLyEUF
xa1u/ReIzNvDO/uQW0306RPDZLCz7WaTBdz3wIGtMrH1lNybgoWgspORMyB6DXXsLKBAalPFDjBN
fn3gKY7uYxfEIvq9uXdQz90g8ASL6FWymyMYuGRl12tMKoaxaD/ShmKTN7gCzdwuq+f2ua0im2sb
i7Vlmdye3KOe6McB6BQQoPU2gjTRIrXvT32n8LgafSCh1s+9RXjl7wKe8dJqrsuz3dtlIzlzbMqy
uNY+BwPXqdiYyVxsH+QPdEPZtOvJwAOLxsEusm7BYrIKjkWFKa/JQgLjvuLDnixgQphkNfsihWmj
zU+XSFSWKO5+m3Y4oPHi50g+AeBrugSSEaCoHOORJeZxMLFa6Dbz3Yyv2bu/Mcec05XAqXGCINna
PtcUL0RInybc9qOzzJGWfFltJVZlbBClwritIqs6Vi9D8JJZFS9x9yR33rJFR2PjgZFmQnmwiKCD
joMQBg/W/FrdGOXJ7U7ghNyVkceXT/TylXEERMuhNQht8jze6t6nbFR/dUkYwBpZCq9BLCnQEsrU
m7KJsU0WQtIhWDUVvWfMaIZk5PDMAIwR92kgc81e2jNv1Qc8H3Bh+WhTrgPG2a6a5DXU4CoHmC2h
ns8dgI7rulE1OYg671h/MTRLnUfy1KaEA2WbKN2d6a5TS5NdUzsEoaxX/IZxOseo0VLT6xy+12yw
w/J1wHfdrIY1JtdQiJ/c9evAGhBlxhpbq0hdX3RyBqLSKvSllX07Zqd9Tofa+ub1pShP0yZvWp7L
VTC6Ei8CN/5U8eLOUIL8PKi5au3CEHnZClzJ7w+w55LnweotHktZzapiueDSLdmWG7ZY8cHEmOSO
BzBSShz3NN3xhyavS7MIV3+UHB4RhjRLPWGeYrtYFL8vinWib7HjYKOUG0/v1AzyVqp9VwuZyuXW
IYVW8lkmN50C6e2HzN5Ytg6H5e1iyVtdY1dk2P3FiBjCiJj+IHloCqRMgOKypTKsh1gB6lqQKY3A
Rnlg7U3LefOIDnzfzdiepZg5BTZ7lslLN23XEsUhP0cJXuEiKIFLcI1E4q4sxCm6jGj33ynmE7Qa
6QWeMMEKddHTmDvqluZpJ0rjyHUFNSYSjCYiKfn3OMcrVhfg3BMHeUXGcr31DI3UCzJKw3sL9yZZ
JQdAaCtEFg1AKEisZLbpofqzRwnAYdpCcfxjhUoaZS0c9Vc9POnZ2SojgFb3r/cWQ7WLBxxi2KJL
YIGmq0bSNkItYzETIHEU4FEGdSeM2byXv8Uxtphfo4068e7Y4A4J4cmMzKz/OZPogdU6FESPAni1
VI89n11BDzy4gXWRl8TMaKei7Tm6+E/3aFJlRXzi+GKwcxDOR9CAatnpnf60yeL2O22zn3akaBv/
WYGhH9y7TSecWmzUOa7cfMdn8uCRK4BT3SZuy5ABDPSZ54NoOyPk4goIQA/sqkhltEfSfRthXJfP
wE84X0apsxTF35dD7jetesHPmHDK3UzB8OU/V3YMHibd0/+OcXfNDhf3ZKJ83TyiYeEIA/RdinXt
4n44XUCcVNrcPNdgGOusoX+FcNA1Q1X3UBpMVWskAndbcwWgvfB7nObT0ll3F0W3EDkoEnFWZbee
Rr7jJ7sZtexGnJro+DIGRo5xmakaS+T9NbCa/cFDT7SFFOTqBm9Sg8pZ0JZlv1hfOBOKdCpcFd8a
K4/vr6KjGWpypOA9XW1SLy0wNKnvU+IBiaDr/vOHud0NGGDUimZvtwW8tKi7eoHHpBsuzjrhLXI3
P2U0Jvx5fXVcoSXDVrk+WprDgR8iOEh8Tstp781tEnZnssoWB2tzrfMwUlz99didQ4DW+AlOKt2P
2JgWLQzDcsbWRGIpYeru0tCoD5nQDyTZf2aEZP2NZ2pgCLtB8KAAFHIIjddhCtrTYCbQVm6BKJ/r
YlCe+KCS7br5imzNcb3DJ7m2XXc+v3hnLfYQZ3Ut6tp+sYQkaMCUvQTmnmI7PCLYfV61mmaTbjcH
G97Wm5veTKu1Cb2jUxbvsC4nlJ43fi8Vm3jtpYf6Kn+lhb0RXnxIKohKTizC4QFVKvJwUN3/buWn
qCxsXK59ATDZGAz7A3mpW4LFfJQSc6C5VjPOWWm/rTgZ5APbhK5Q0R9JpgXX0lxRHxZL77pFDotD
YUBDjHKH4hsxytZavf5Dl9Qn335IuDVNgbIcvk6qAje5ucH9j79QRmO+0hI3ZdCnfH3UAnv5tbvJ
scFnbOdZcxL7FCPSJB8rK2QLCQ1wW6rVCV7+yKt7tqlXgcPz6MxrHllYbRY3cEX1u+DhqHulRovB
myj0nac/c+dZApx2xpw4Y9xlPhVhcab3KUu+IsTgN+EtNiH/A7Aeq9WsJ0ZXgCtpoItlJ0Ntsyo4
Z0Czv3E51+uJGxWpJUH1fCAqbCTgpXa/ic9aptcSUI0iVf8576SUz+865VidQnHbjQbDvkXhujby
FgLM5YZFxZgAiZ4EMUz7F3JIvai1K40wxTEh71Xjlxd8r6pFsz+vlKAQ3UOpLJMa930sygWGeU/A
fRynDH+C6bpwLGvDz0mIme5ERGe4m+ANatSi+0dwE9Tfpl3FMrQ1JRdjl3fry7dCvseidhDGMnKO
PSr0gA1xa3IOq66RpMIFYMjXo46Ld8ZUqsNiqtK4pYaWAovhArWGNUV16wN7i4OLU0OVDE52WS6D
n9nbr48xML4jlPFmlde2APSH32Xx0AOOg1IGAtwxbeX45Il9ZvMRxaRO50fMoS1PaACxuuBmoTkD
1jIP6fkCBmggY3h0v7FsFsk4EjQFaoVFq6UQJCgEfrdRlY3Ny8k5ZyBonm3Oc/0M9BBu6rP/4Rdq
fpYU729l5bTaxdlGxsYfmy7p5p+Kdj1rg+NgSxR+gcYBoQGglFIdVrQDNddKgnoMPtozbJRkDE+S
w5Yi1b0I1xSHVVsOhgFqTpgBmsaB6O9XGThza3yMUT9YyZU4KtBl55l4MZB7tSz/CHroGldVWRwD
34FMmoV6G0v/bnfpdzoc0hqzgbDGg7kESZ0ppXxJSna/EomJLsSUJ+0oTmZqhKKgwpypJyrN8nLl
1cNl9wNsCh8xHlxrCSnWZjuxvPxFB5IhkzpvPE+WUNfMJWLFCqSq71eRn3unBdIUhEmeyY7niobQ
uMNPJYPeRSI1+EAFwmkUBLDdXZyPGN6ttNfeaP3bEwvrdWPnBEbIUBd9AWO/VdidpZ9l0PqD/sL/
K5oxYUY/1j5e9LQtxgZMXKfJV6B/IMXz+vFTupV6zQ0nULFBBIDVupil2S3pX0vErVW9OdYa8RLn
uMMd33AAMgh2IexME1O+BsufGIEbJd0OpeR69FRgAwxO1O8vFFhPihupg70uGJF0bNYomp3Fwtmx
JzUw6lQze8XsnG+R1OCcTjnFwXbki8Jv0470YUh1l4HkKN1ClCQbMt8DKQXgCHbn4C9otE1rrUyi
k5zRgJxj9H9F5Ko1ACOlk5qGiAlLqCFXbwLR1R/3hx/KA75X214ik3JV6uJZ6XpiGxzgAs8whcN7
2XyE13bUmKQv3lnzovY+BDMq+9DZD5doR8ZCvqitWMyCtWduO1b6ig1QfjOlLde8UMsW7IFMhGtM
5Q7m+y8TRldE939haHKCVH0j92kMkeWHgiJFoiZ7CefxIi65dhd5d9o03uG6KxCXKN/nDRNtGQzC
rxFpwgKd7p6p+ArTXm/AejX5d4osyY+ORhtnDLfXLiH9gHy5zoCj9zNdYPNcNgOvZ+IoEXglksN3
xQ5wOUtjyH/QKO3Mx57jq8TwbJjMTGDuWRcaFvcg9OSfcYzwgSt82lZ5KdeG4eTQwujtO7v15dcl
d0ZYNfEw0/KuqZnQGGGKAhYwvd3mKOG+eGBX96yKmBjL5YOUpLaE7gCzTQ0ufM6IzhPsTc8mPD9G
HkElfzujl0NmlPEob3+ZDPo2+I2lemu0Rlm2G2+D8bKUooavespdjONxDq08kPWXshqXG2fUxguW
hbnDj65Gkt1yQw/00CTvNhFU/jeUye9erKwfjGI/M6FuEKGGgndnLsMUaZt30a6jFLCIhpVZTChL
lFU//JlT8CiEvZo2OXDcmLd8ko1sQ2h01H/IdAyafxK9I6ZcdmpgPCOyGo2Wp5MURDAU7D7X+yhy
pRVfc/a2Cw4HcMIgso+Yi+oayzi9tyRCLFGLhPD1yj+1+A1UV95fr5Ko5tNQ3lhC4zmtwqLjX3nb
czPqHonolIrSnL08KbQ3G8aJRmNSA7si/23svaf80AmDQZeGiOrlILIJtU3DG9bl7jPLabIREpwQ
+QNNw/Z6yncjj4u2fOXOgh83x4k0aqYQz2v6q1nqQKsetpB0Ny0F+8qioKBGQPo91ZrVefbzgBdJ
0foGNJFCgdk+FcSouRY/9tBMy9dgQyyxoURd/XNy4UY35WbXDS29O6GgsSkysiFs0RZWBg2viaLd
ncBRQPFAthRPwfTP2je2qVB/fTkhMx75YKWV9RfgE6cwTe4KxiEG0GTcdlQSTHiVjeay0OUYk4ZR
xWP7PDUFZZREOfWRW4i3PdcloMdCLGhxJd1//NnQMp/qjeq5AQiolt24C93qEzLHZPn2gAR+mRF1
vfx/YsPA/Q6YIMwYnZehmfER17R+PHRNDudaK4GEk9d24/tpOaFU2QzEbsC4bfoGyNocT9W8i/AP
/lByL77Lghjct2ItZQJQzttw8L125cQv1DtskBtZHM4GXtO4UU9G8bjVYKZbZLKOteHPiw9JiVbY
yZB0WljF5eMZcINw2eAUAphYgCWCzGJZ7MVDFODeAK6d2oxONHxXAxfKBYb7jLRMMkShd4RpEwL0
V9phgww+4sJOSXHpuLgwfYoRDF0unvW/CZ0pHlViD9rK/NbhgKPQqlFM/cEDYReoUi0fsqaOJZUu
QD9y0gY7gomDzi992V/c9IyTkCiKe08XTRD7NIyqZ57Tmrnc+foEI3hk2Wa/16Bh0FxZv7jWyqjy
VQHYlGoVslw3mBnbWJwGXLYP7xmZ6dKcs2nPiqGszr7GSXvGdfMyaLhCzz6NWWU9G/z/EODYaq0v
y2sKKe9PcPB2+OS9Bh0ZJb8XenOt2HmLPj81nqKL4BeaGzDcXN2PMi+xG24XucrcFI+4ebpmCzuF
cIczJvszO+KTLE3Du9f6L5gqLhoOMiuPIspx3jAaH50k1cT0WMxEQPToZ6A1OAsFSG214ELkLmd6
GXnliS5Hc9ZbY9n5R+1ntnoGOfbcktPXBW1OKrHh1KBJZbtRxrStNXgwGvusRrZ7g0aEKzJOPftc
4CASv3ZOzQHgqlLmRLJpgDvPnsvRt8fgGgFF7obwDZX7nD8bfdMG+s95HiQiNY3hiZj1PFmEj4x/
ad6qMjf202V/l0uYIEK+x591AY70ycvaN7CoQJMAaPn3L69fsABHQdIL4+vSnbW+9YE0iormQqF/
GWWlau/0PYMAeWcke46bZa4W0iayPz7jOjSfE/faQ1Rjx1HOwonuZAc0YuXJ23JKP/e5LP9QadN8
f0YM5sTZlbcMKtd/l4hEetOcpxYj7sXG0/qGiV/e339wuTx4h62ne8fRybk3nPA127RdeQJ93oer
bZsa+z2KwklBtRb3zwPyOm5Np6VE/EqUO8zOBOzR/z46HYnHnltDL2Z1W6VgLnl9n3CRqZDkJtXG
OvO/SoJ8QjIPkk3Mj0vU2FhJtRW/qrHlD5Vv7hvn4SCrYKINnnzuWeC79mDd84fCdSK0VWxUWeoc
ljFG4ZrSLBTkJ8XecHk0y1gl00e3aRKbmvw4HmFfTUs7X2xEkZ7sdur6qR4lYRywVFi1DSEfHfZn
Ha4dzz7sXnQ85OpethU+5k9lKKquEp3/VpXHKUGYmd1ESNJ/zeiKtAK8H0nGIeDJnzvCy5y22sLA
3BZQxCFVXThYEuAkWvlB0WXYCt5qZI8S9DBu1wSOxjBoI2dpDG9IN/kHD4DQ1BcONcuZUkSNMVm8
cqmjtEqfAnQFxiqVOPHhQaAe5YGyrOxDapyhWCeA/98bYPvNJzdwZ4XhILfuYAcJfb4Nfn6bcyn5
7lx8WgOXRxfMKiqMtxVwD99qXdasFY6vIrsLaK6Y5/JtHWKgx+Ei9/Fp0mAnARZqn1Po/kTqCGtm
R8gcs6KaLydQDibjboM/VgsSO6Kz9vrKCJJfZ+zE5Nc8VKa7oWPpbdHN4g2y0PfnbsuhZLPlaMef
79nJB90qiCIdW0q6lOMOoPiMj2IWEU/Lte7rNkqemj20yVohxYOO6M2u1Q0oGwEhiw+9CyWW/VE7
ZNJjDvH9y6tcvYBMnib1f+ynQVt+Jh1cfYctGrx4xsLMZd0i7RGFsJCMsrMNGu1Oczqp+YeTiCIA
1lRDeB2s8Bqy1Ic5LVuOZxMnJ0gkYVAqi0PppEfpegkXxlOieVJzA7rH35/w2r6x2VZdfC7S0Ht9
8/YKwoMr8b3XEvK5GpMpukPxddy+YOBoDjPun9efq5B9usMp60f3tNLw0q2nMos/STiMWZEPM4NS
/CL+SwjFTe8xqnC0nCP2qwmAZw9LqwCiQmuRZMNS0Sb8cr0bZlb6FXSX95R+eagIlkx8Tt04kd/S
UPshTrDmmipaZmSTa9wr8/mzPuj1E2OzAVeiI0UK+CU5TI/Fx9DQh7+KzJ06Vps5k3K7ievZPZLg
p+3AwCP+tQTNvOgdp1q9YgqZs0FFMQXYGlcsNF/ntyQJHL3Ld4h/LlMWUlPekcim5sHUZ9AKgZZv
osbANQ5pweNSPpHhb78jTcCgv/8O79ucWri2ITKV+Ia/9WJYRSkNNbEZ5pWVz++gDm6FrxPHXUxm
Pcx3MPMrWoPPJiyOse8W6m/Aw/n1JzWDyaU2tSkTJ6FPj9K3KfPIIDMnWFRwv3U3jqbejEekuETm
EctB32zgzA7P/jsMDa/Zr0pZ9NNU5IxSyZp3w1+NaejoRPFDD0Qja8+WCeR+S5EAphNzwK0lqPzI
+slGxNYJKRAZgRafbJgk/qe3Q76bYKqz2JAF+sWOaQ1X3AXsjDAQY8cFD62X2+iF17aWrvhCT6WL
POjYnkXwqK2/skcFri2awdpDpBYKOXp6g0Zq1R4k+mNhD3sYtg4F5mc1to6tWynx8t9KXWZIJ0ZX
xCOaw+OLXnUu+cNtJaRmAAuBP8GGDRpAXbFOd6XISdRHWL+NTtzvBi6/Yf29CPqGvDS608qAIz6w
CQwWXZ/7AegHaaUP1v9yVGeXhjNeU2bERzelIadq+RfX/MTddwFN6ojL49u49e2ptYQjV9Quivxl
ofanRfDG8712FJbAK7BgPHWDGmeJOMQio8AdjhsE8nK/BAS7mIRHc2NjT6a/tv2VZENY1+3XDN16
GVKGiEFzWwX54ODlLWGVpGw3MYXmxdvbdltF+Uatc0Ilq1iIye1XZGnVi5Gk5zR/GspcQmfR9iln
eOfr8zXGTiBdvuR0EEz/RY85vWLyBsLE08FXFGRas+7S49EJI8Q+ttY6iTrOc4qagj8j265tea+M
/i75/RxUULLBXkJSSawDFbL2vHonr7435GOpt8wE8ub0a0Ai75hh7/BiTrUvQfyD+o6iqln8+91C
+gEDxkUnwHnm4C5kqW7pySJ58RzJ7VNYDNranrf9r2nZI0uuuFQ201zS54gwUUEDcfSzggnupB0q
7meFNphprS4Vx39bFCWh7gHU+lhPbhjlwhrUqadILMltH1buhTIoKqNsL+NC14mSawbbX5Fk9oY3
N18QXjlB7fp+HxWEnq1DyKZ33gmC3kiUh3vDlgYWf3ONr9GtR9fsdcyBUDFNQHaOGiDUC36DTmdF
UevtOb1A6AzEDnWkIxbihrZQNY+AMbjs4avy11moGo0i8cB7kFV4fVlkXkXbd23aqjn39JVo55sg
v0wusJ1H63m2bC6BnKNRZX+yoaqJ2OohKeQOnO506Qi9hzHEpaLolOLtswbDSQKyqExKoAgUGTM1
4/zK8s4InVpI1s3J6OjjAhqZTtkzLVs9TxuPeUfVdZhzKDMZ4v+00DYMnokkSvZWdf51joD+f7nO
qizercPviFr3nRqspSLLNCbsC/m89Zn+GfEVQEjpu9mCtGmF2z/zpAllPOLzrVJy0JKRuO6Os1tQ
Uo+SWVOB4lzPh/DkFQ+pGvCRevdejbgS/iop1wPOukhTqPTWN3lCjmg/HE0XJf+TGmZgBmrbKWKY
1Q8C9WX2bEqJs6IBVyBh5chv+gynGwv7wGbEndSuz0BZGWrL9I8VoFNB+R8pmT2jrp8SpS6taN8O
S0bjvr5XF1Sa/cVjUmCyulcRo43h+hBmWAshPFOsYAd5Z6RI6I0CgTo22+gkw6rZjjYuFbEc85A9
5xqgriQ93LLZQwy2GtQo+Khcvf+JZCz+kN+T8l3ZzmR2BAA58I38XQDAL/vfyBt8hYhHoiCuf0d5
9neUDCbMlUuUkwssqMDNs8elG1smWP5r/7OXK+485Pv2B+j2gV3AfZCORHvWPLxTixOG4LEVqVSf
6a4jhp0DVwtPdCY88gIe218PefiKaQ0H1xg1jIKzfVaV3YRR4w1P5gcpD5KjQVp73qFEpxhD3sne
cYXGIc/KwgYPjpu4f0qbQIEJjfh8Rcqz3JvmTz5fkUnvaPUZBYypm9aMj8t34CEY/BfNK8KNHMCY
LrX7+Ocf0uP9MojhyAxaYpoCiaUKffqOr0dxXvHUXFGH1TETHSdtYwnYZGNqwPBAWymuN18DSkZF
Ppk72QocwNGe7O8h9h0SNd/tRVMfmOhRoBohWzigQjXEN4FG6wpPVoGJHJ55rOJU+WO+8NSvxIPP
4dVHkAkfgi73HjMi42H38WlUqCNfUw7IpzKgt6js4hB9VhS66Sgu9QlAnYTCCOQ17jUudas10NVD
QbGhG6I/uKrX664APSwf4hylEo9+k/r+lbpd4OJxh+tRDOK394J+dZNEYtrmwvUyz4C7KGBXYwzI
HPAugexU68u+nXfyWI9d7SRV0KYc/P7fpZSzDhNl7QTmxZjf+StkDHhlKufjDGh8nKoNEO0wSdqn
ekGsnFPLNcaEjFwDOjYGP/qjF1WvvMAwEdV1h7jjbaQXJ7FHPj5i9mqfIxbqS1zQlOtSBc5Z4jhx
ZkdrNOecFla3l20Qs1spq5r02qtCcrqmOiEnGwYM8KbnYor0tUlNYVP5U61lKcfaCywkk+EtAp7B
Eupxl/binBtaj015++KOdLxZA3DvJkhCWD/GdFf0FxSCJLWWOeXWhT/XdC+J2K0uLa2heppw8n9n
neAYsTc4c0tDs8Dox8sEakOCpv/Xdfe0x2LpwX/0cMwhJDF+RhFvu+jsYwsrLcsM7vE0UZt4QGk8
5pTx1sy5nGP1WFx0sl0ZQcOswytEpELp6HORV+EvsMbP/4TC73o8kPGyC0miI6WDy698ucUO8Ac9
hjjcVa3F/9/MrarS0jDHZ5NNN7KzoJLCVCkq7RE/fpQzciXWfF6LRMxHvkGvdVgqiJSAp6h+Ukab
f0fdhFIWwuQmiCf4+bZRB9i97WAaTRYCdFLUyP99SgTSt+gJrIJ8dJNATTxP07wNf/bJIaZlP+nq
gUPM69WQ6Qol/fCLbduAixHRxLvQRY6WUakXzH+xdjm6TntQXSrWIbtxcp2MbJgXsQlSHf6BQM0s
afxbbNKCq8x43lYQbHDRANDYAkTfpqWLgwWG5xQ9fVzo9XUWiZ01iJNu2bku17Ab37GAm+oemykw
2Phq0qJIkfVh8QIVi/Xn8cY/492LheLcZtDm6iqIcvxPY7pTJ5r7jG4zVrmj6S/Efj7xaYwV1EGK
nUV8CMk8HkrgYkZdJ6hVw3Nr5hJn51Pz9fs7Ah2EuFT5yFvI1V1lIMl0oD7sBYwIuBijcXywYGG2
MDahz1XgGEB7YZHSCx2h/WogwY8fubzBHHUHzk5bRhje6CXNAqRRDgnkeJJnlk1p+dswx5bkcxs5
zqtTL/xxE+aT/+C4we4DfK7NQDjph21+jmYaO+MOw+7VLFGVZulD+Q1HCs/69fXPE6ymc5T5BUSp
dVkVrGwi2XVaZ3Z9+IcVyTyAypHZCzKoLWGu5jmjjQfOjJ7A4H4uPaEjvH8ANuOsnjwt6Lif3ZUU
uQokM+KyZerqjr4EmVoRMDBNoN6Cz9yUtfB9aBLUzIKfRx3u4QNF6X5fGonArxafrQv2bzIqu7gZ
UrO0G9OkPU2sF/5QvWZKE3h15+ww4VZ9Vgs3uxp/Cw9iRwlKPmPgBvWAV5dUQrGmzfFIHyESq9o3
w4Y9B7wsRB7tzUYOQ1xRar/jcT3YoZzVONrcWUKgjpQdamuoK/1jMzD4OirqfJFb3pyPEiZLJU1z
URvN/dH5EEqVJMnEM1Nco9RGjjk1BoQePWqhLYy7Eb1hbZbMUBEdU2dRSHuTl/xqC4v1NCfriRtP
w8RZf5vLi1VSuXwhQtyi3z8N722eH5QxfhMQntDYPGgt+5I9xDLGUWbXQyxwo0Tgt7VnWBLUR9vx
qU99Cgx3XFhbBNKCGv6KR9sH5Fl0jFnBClNf5L91VPRKtsyZuE8misLuFqYE0lTkS0K5YJ/PBILv
amatBzzDhoROuv11YBZrJhBeuozeb55TPKUhuv72UmSlnAS0T0OWeQvSM6MI3IERC99e02Zi1i7a
eYdOdHR15Fq45feOQaFKwq3n9kLQJm0ifPgf+HC3WZPt4mUu44yduQaDxG8cSvHiwWMWuaP9ZIgD
b84VuUeNj+Aavxfh5BV5/9Us21GlyGLeg+btz6mCEnOA3IVS+DH5Gw3U/ttYupFhFmLlPsCqLTIE
+a9Gp0T48GgEAJSLAw9JTb5WhNH7ndkOnNuvKq70NXAJzjHLDNVeX6oqg/fc9/WGzC5Uk/d0hA0a
FWTKtbxX2HF2U0jpI5HJ2vjxGr+8DCjO6YrIeYO42N1v5WmacPBzgyiPwQ8HcMbs/I8E+aFVzFo7
GwQ7Bp+ZO2pmJfWbcEqhiwV9wblgOCo1olaqAHpdSYyegqdc1eTRQRGnAI/Ao7lp5IYktIYdgu8+
rX6GHRqRwFAOnw0hmNmbldI1k7Lkzwi2I1hORhWbuFaQJcNHwud51GaTzFW8KqqPRDbM2byekvKm
8eps8pCmsJDj3fhl8vcRQpucbD0S6vsYEf49Dhbs6zQSSZH85dx/uMa05K2odFF2ID5/5FIHPT/d
5ZV6APTbIpC/HhgW/agD7ynxxigDd8uCjocvo82ApXBQl3r/Etodptc0AbzJPmQgDPzSTY6Optrf
84ITeekO/W/yOZbb9a42USrmDMhDe94OSaG0icEPW73sRzkG+BN2gCYae0afrXY8erS4KUOgeNPr
3ZoHHC39QqVBRweMpGH+oeVlhbbuM55Sr+kEoUK9cHr/PaCsj9YlP3GzW8566oRFtpVSfUAGv0JA
/yA/DKKzrKpVz/heVN2bCrOHwNvW9ycYTlFPI9kSRP8GcCoKYTk4Fog1ZmDlnyEB//sLuZCZwbI+
29dxUKOmyLR6w7L1jup09e+/RhrFhs36DV2uqvJUS1NADa+QmGqTpGkdWwnaUHJ+9Gn6rQDHmFjQ
oIMvSX/Q0577/hcNalfBHPnB7JQnszJpwzeXvHNJ9rsWCo3rbKQCg3S8dc1Hhdx4eHonTKePTZUZ
ln+nyrmiluptzr6SVSOciT2rdhVpY9WxOp/i75mSOLHC9IKVyZ7U1WpLbzsjW4FTPx4dkgXl0+BM
wad5mcAYkDb2paKUHhf0Gcirbcui4qB5r6BMGE2EWxxZWD8m1uq023v8QGdijz5ASBtBLJM3WmH8
y1bSHF/yYtzVyym4Us43tPYOPWjNUlIakVnKTQtgnpCME0mrlOmGZnoetz5qBjASglBzydHRtH2j
m/MuA9jBMfzN8eLnQNRVhMjO3bEv4jo2R0P7QyXw6mkRN/ieaVJO/lzg4bLhDCFhACHD5Q//m0uY
rhtpaHaxoUqFc7sijCn2SvFMe5nOBRBb45U8RmaOzab3tBHHY16cnLYRCdsz5FFSYKXNtyEGAZVI
ED5xGCqDTCmkKz2YCZ1bnDZaigaEt3V/1/chP66x7s7p0+r1nwfNBFVjgdWIevbP0gsnjqYTrxwv
mQdv/0IOt32jMu6TZV2dcjPbPKi+pPb7400keJFaexXD1HlIVzikD5gq+cyzEUHB2AgJYs7mzMUJ
Pg62xRiNM4AsQw6p9pxsjd7dqMFJXb94QBkDE2Ew1rDlzQ7EV0vCXnewj8NT+mYg/1lVk9xGXrxs
fLZOU69DAj5iHxsokUeXmeZnrauVLUqXYLycUG2J+pCVMJpapRe9XQpB5cZRblg2VhysUUdOu5e8
rO2OYlVRZbJzjQ+Ix5wMbksb1puSlrVCUecEQpwVJ56mP+4X2eTLSk+JfBVor7VATJI4zND7NM3M
WLsWHcDo7CqxD8ivCpTm5pKZQo1vfJ0nIt/AU+GmQ+Tsqb7gKXed7ns/pm+6497uS+U6fwwUywHr
xem2XyX7jhlUGyIxVHEjmZzNHYDewaXL77VOZt+5PJ12nMnTfQZEmB88x9sfs1T14vqP1ZOZQ8JB
tT2E9f4gmeXkY/sLdXvOs92x5NprisvWF9QpKg/IvDbLNrgu8MM1uW5lJdaZF6E5j3gGhsebNggp
fgUO3lYkMDdrJe8I/xXCoVPfTactwJV30Cbh4X2vq0wvUemlj1AbSSqJz99PeaIoBSObvVNN8oPW
MF8jDp5bqt6Ns5v0Uf2or3cEqfigUkGSrIahLHsqkW1lrIs3SSNRIQqLVSqcUftbFtkURkCdjhOf
PalHgyD+32j652A7PoZRSY9VfLJerIz6LI4LQIkDpWSyMxXmZb9aZSFIwRkLRknyBFF+7lU9TuAl
LJYsLfnvFZGgVM0mqipx97X/lNEdRhIa5hSldPDqtTYD8B5vKz/KlpHyOgtdJEnXRo3kDGUCoPI3
kHN1tZToIqqBJupthRzQYsQL14kkKkiJX1CbdrIi55GYyzebJy3iiZOsFqTI7+R4oow0u8Qj9V87
4iYCA6ezJ5DPCiwlbmr21tiAjf982l5Qgg/REoQpJzQ1G1PNa1nWM0vPQ66Bzr1VuBf1+PMGOTdp
QFa2fpUzHpY09qLDfY3B62ZBPRQxdzPj2bDaK+8bPAlRJCFNJViy/+f0y78qCLT1cWs14ja4bdF3
yH112IhJbDLTAYfARDwdpFIjEB4uEq8UAkQJ/UNNAyrRSjofQ2MDJ+abg0j47cmbNh9g+Yb0adoG
bCN9Z/EUoul9wCsevR7+bjFICaROEjXB8OMVIYvNU/Vmy7ol3IXojb0Y63PKvv/nlPfGntNfFm9M
YrJijqs1AbzeMo5b7NHK10extY++4Qu20UbBCvnxu+dPsoseIhFvBEH4UJEYtG1GThAEzRn90uIP
vmoe23WsPM5syLDxgt0jtDvQHSoVMx+iopYt3RsUdT+0JjYI1N4/R9QvWYVWVPcbdOtJKri5Y09Z
vldkbVN/A/1m6diS21Yox4Z9+cIQ+LEdq4VEeKTMkqW9posFaW61Nx/lI29j17dIOrL58Vk/Acmq
XHln5KbPYkj8JE9SVjfTroDxZePoXznWxZJpKthMFR/oeo3CyYbxLofRn1Nad48ee1xjOjh1VBSV
IV2PEXNBtrfksFyoQx4/3TaDcmE76jFN/66kPZisQXl5fKJILLd2n4ySgEeIPLRcCHVrkB3gH5zb
z2cxOoqYsvmHZySofkYYo7pHF78sDd7ZV9sFqKk9CouS6AKwsxUbhh+qR8V9wfugcKA7npO46eKV
29ohBnTr9rwS9dWfNzEE2rFlCn6RfFQ+U7wdSy3H10Rju98RHIL9RfhELA0mq8C7pROFOGRKvYBF
yTy8fh64kWeMOBU/vsg4VGrijKVbgUCr5Xqx7nQDaHGa/xVGp82KqLVhDYOTG2ldTy0SXpFEzEUV
q56D+74mtjFhsUwEb8vlwom74QlKEbdJ/UG3v6LQT6GX7js1maH5jXBDRJa74zGWRxBf+pY7/jgy
QMS0sMYVTLK7b4fzr1kQt+kt/wktvcbwngpV9q/yvNbnAOTHwHPHsCN7ws5B9Ptd4f74rBcR2w6G
mqa0M/6phsjbZQQ07/v+lv7QegfbCxBNKl+jIEQwTgrvoPoOUcO2RrY9m2PwSM4PXsj+Rkr/cWem
UngmEuaZtetkxbiHicttx5k/siGs7KBwUFdrBCZ4q3Xf9uTMtgJV1rNviL7WqJA/tUNwkjgavbjf
SCNo4TEU9UR0g65D/VTXDrtCoaMsoBSyJwRHiRtOmg8r6Oqy+pWYL88u3X6rJVr8kGNAcuMzlCIi
8ztc+CuaC5CVytMqArIHG1L1wRs1ca5E0Ylwv0uElNqo7sxbvyzllMQW2+dFzk9vk1+gVsJhEYz5
CzUoc88hWsBBEGgHqFpb9Ka33n9e+3U/cwiAZgMv8mOnYTydQCRfx64e5r8og57mj83+fQciwhKA
Q5z1ZZ/8fAR6++4TassYjQvsjBo705Zmt/Koi78VDZNoBKnCEY20mBEgpj+9XDQ7MmNVzOb9HyjC
xPTGdPxB0oKKD5UC7Xr/jzLcH1+nvUs8QzNQsDndQNrEq43nB42yiZ0Dl25UBWD/2xL1PLWAum0z
veuFC5Y+oYZWd5o4nRwo/DYHH3Gm/N+XLQ1UeS1sb1NpkZARH0N08Jw6XFIE4VK4pfS6o5BswYkP
gZRZM+oIVsqq0A3CEekpb84O4+N1WYaxNic9ZfmF01eomSzFLKjWpiaAaZNB1dkYwuCXJgsVckXt
swk1Uo2jUyqTbksrhwcXiTSylyGOYV3VXaG3JOQxuwbSEPTiaKtMh4bXqsMVnmXLzI4hU1sgWO3t
RhhEXUZ/PUz3GVO4N/2/RTGt1X/DVAq+1v/Aufu5c1oC9X2wsm8nvNJij4NOTNAMXgoRvewfVxNh
8KR6LnD+/YJVUsooa+68lCL0OcgZSIqcDLXtTr344RqRktzC5fo7uyL5QogZ38ZGLaXZGkCutgy7
SnwrbsuYDr6zT3/cq2wrvdRGuG9jZNt/s1+urhh4AB6RyYqefuw7fbplCvZ3Bcmp1q9Sf7wHLDvi
lIePzgJHMFz68pdeQdMN7ObfQWT+gezeFY7DFwcR/qvBa5uIrGmPiytVP2s4SSLCrluKkpS33tmn
BZ7eqEue1xoRw+wCWACQcrzE9hyNQxuYe4/+7QtWV63hOVMM9NP7DoY7RyblIF/2Il1skBQNs3WN
002UGqWhQL9H++mTq2TrbqAIVNW8jHHG7nWZ6v+a/3swt51Xbcx0BbYUcGOkBerHGEHRL9uOgmz5
aBzqjltSOBK0cJxqmGHV+QB0D3y29aGqhDZsFXBYNwCOWeHS+/tS9Mg8ORFlgkp9L5kdVs4z12zO
ROdCu/KHJoqzXDMQl6wZj29IdSUlwCbA5UPWYR48rp4BTgB/Cn6dAd87/B8IacWRTx76Rs4CliaG
wOcobZtHQCHR4qyJbFaumx6z3D8HqH/E0GqNXa/gRc/pmu5f8ikAQBtatE7+Aep6nbQ98dLJOjwT
wP5mQuxZqXtlarzgp/ooY9eTU4M8YQJbG72mONmRYiK9LOGY+KIzSppapleUTImO0BhXWzeYUwoZ
DUTIMIDDXYO1yXM2bNJ1ZnkweObOgCYlyFvLziBYVv29KnvZbGiF1XinOn7O6W1dN0s1c6pV7rPA
sJF7qwI5hfCDhgqdP+1Je5i+z/tt4GP+5ESDqGUsy1dmwv7d+/0nn0MjLR5c2zrVCReYjqyNsbwc
IEvkFJ6v+ExOHXGfh9FyaqG0pAHIdRxo6nHVOZK/2tdSpbQAcymJ1Z7VtPlW5L/WF1fKMsnVS5UH
0FdUY4jP+HBWGstY39vvNC9iLT9Ouu6q/ZZb0B5RsTDIybzR6RYA6P/ssVX/yT9cNatg9hedccut
O3TKojsqRAcAUCgu3VPKGEegbYug9Z3CWkt852pxqmNGwrmVS6mOSQZwoGGNyhSEnk7kIScoDtXw
eLkLcPXrbE0+iWEDS/kpsiYWFYFH0apFam2bQuycKbU/aYRxWj72M+0p+ByZ0IJcKPh1fjzm+FDZ
KxiBgm65yWnmVKDLpU323GrYHPGkzACpR+GeNHLcYakmCVuJ+q2L0SJ0n2/4GjKeNr+p0gQnIfGr
jgbo4dA1LQC8lPW0/5W/Xmd6ft/AIurRWJjaOVJfn2uRh5L0H7AJ/tSQKGZYul+whQxmbbGlm5Jj
85SuofN/ASzPP1mby9mM+uUUk71xeVCYOJG0n+Y9BV78DMu6LKBRZxo1yMLjpgFN6P4m5DAnptzc
S6Bgc0h1Vb0wgaFtApPh1zJQuiJJa9x3ogA+qlrc2XV5P9JlEoWdIampVP+37poEaOtOv6o3S9jj
L9hQiAQ3M6xHONJlzOdtd2h42Pl5U8ya43dRvj+GuqEdCe9qZ/l4u22BcUV4MK8g9W/8kd/C9Yr9
EYsIiikHXopuk5x/zDkbbdPrrPFVPUH8IiCTcTzOUlOZJXL6AOEWu0XvnSNzWjMXKtlmRt7uhR5o
7GQUze3AHZ9Mx0fa63wq6ouaOqNu2jDN+8E99toRm+qhqv47ylWSOoh3FhcYh00eQDYilUjmOZvS
N7pG4NQOOErK/Wg3D4OhTxp8bvYmVJ2JenAO069QGRtmJT5UDQgsuhepERamDsFg2FHcc2xwOnlA
4W3w3s1BdmsZREeW5mKfapAQd0SvWfUGAas1eonSDJFa85zBUrLpyt0E6SqPpIX1/c43YZ82wlKd
2SNEoZeBNVTlnMg8XnzQIEvoFhaMoMBx6ZUtFzyDai5Wu2qR9kf14dBThXdLcZi0SabNo/eg1J2I
E8Z1AjO/5MZS/bF9B9ga0gVfksTR9DuEby9U24IGr/ENLLvTCHpAlOUDl9LWlkQRA+j/d/GwTGCa
r3B2383SjM5hAQf+vjk8JtxdXS7ADUY3/fF02oiLyIB9hMP1qxq/Qm/SH7SOwFSFP6fiJjVRo44o
qv6loXvo+F2YbdpFhETuiN7udUbEZwPlb4RTPORlirlo9bqMih/BD93STHxjuAo/3dzySrF7uMYa
mBMsX8Bf/4yfAgaqB46pmFX0M580gT6hZmMeCtHAXdKc4Tgpc/Kj9EugHD6Xw56Vd6FK7Ipc+zE+
637N2beowFQTBrjjbrQgwkikQzRviUrYvSwnHCEyrgpyaAIg5wKc/gTR5EmHQ10/2ruhO80hUr/F
hMg6JjTjioiZXQRO83vlCgStQRIIcGDnRfCzFErv2BYEXGxljpzSLZrOAU1zAKGpbM2mjWIzB82z
Bimv0yy24hEy7JkvgwMcKiBZNva2yw+VUxoCagMpNf1zB7+qXEsnKV1lJtipIWJc82bz/PHbru0A
9Rp3O2Z4iRfkKxAiAivN26aYF/9Z+ReydmxECmKkphVUCU1xqV8oVOqnn35v5YSXzX7ZxiUSL5UR
7WtIw7IGxoYS2I0GJ+XyVDUnbWIYCmpIln1vCw3MVpHK76OQsaK71q4el8oy3LsMXmlZHfdT1OSF
T2arZuEmNN3S5H70yv96NwnHWjunsV1NW9ICA/CzWyhIUOihM8Hb5ZA2nDHxnxHesPwWb3zSDuHB
Hyn0bVqg3pdcTS+vx3vZsMnkeIaYu2lac/lETmg3FzUvwGVWFC6ni/tn/JrWrNLC6Zgf8Jyn+6aP
tDmlZ77rFWM7fzDvrtq1uPT0WLnWYMYstqIKzMLWkHMva0KqRywN1zFjWzQFi7Q8I9jO3x8NydYn
SIfuuFdIKzhw7UXovgRVZFJ/7XFSBC3lLs5qvmIt4Qkc6jtUBYboYZRMNC4/fAYpZzQxni7kUVEN
VB/eEo1E3AjEyiqEIVOVk5f2s0y4hxM+hPqbemnxBGzmSsSxdo4v9ax06/5p2av7820diJ1mKpJp
hts1CDxEN4tf17tptOyFc/FtebZbJsCV5573A/sQL5RWoM5tKk0jT8Ec+aIuqoSoLR3pv2e+t+2U
PUprzRt5Y7Gg1Fjlj601b1KxGEO+mFKgNB8ph64fyDsCRDGijm6Hq9ORiA0hnwYzZAas1kV6ny1N
WhZKHgMk6DzsMX10Iqawg3JMo5LGXovzIMmlbm7az6gS/XQ/RTXEvouPxhezTynKcwksUnuqIjBx
ll9E8tfC6qJBukJFiusUjezEHe38xlgGnqx8QeH+PWzydDQ9ru2BHPNqlGdaZTzsA9/kXUk/a7pL
MDimSwqnoY+MOY7YqcmDGOs9MktWUydbDe3/mlJYp17BLRXPfxrEoIJ64ugr31y80w0ev4XiKGQP
uon3QADZ8rVMPo5Ko6IjtbmHpL8JZGPbceVl/Q52h/v62MYTrkytJHhj6IHq7rGhh+vxlsWrY1ND
OxgRx2zHwbcpoGieaQ2hZf7FxoUJ9iDcVwXZKU3afZCIqc4y4Qlg0ALEMt6Rh+GPeSL+fctrLtWj
JfJozSxWPqyRhywTIqgIpezZlh5voQqz37hckZwaYQQQEfVNqYQSbotdAsVKYN4O1hMj/BK3ZE1D
NCz2OS7h7bRSr3/4KBb94YBMUUpefjLobEtYSndl8LacFqfFcexcVNrJQJ/TXeLDX9BV+Prx7A7L
KFJ67vF4Y2sFuErRm4PSbMnxGQfpcYwPA7DliNIbEWd5Eue6/M0OqxrU1JEqwrwSRqLx77ehoT7S
0ISzVFQ3+TtrEirpowtrr29+MCZ9XM1P6Gx+3QllXEkBnR4aQqwVlQzwNn4R6mUD7bU0qQNJVWLV
aCu22lWl5xiAfaYH7Cr6/LwGQSo9zRcYXKoRQfRtxsmnq/8wh4Cz7DZA6oJPw2lfhIppXLqvrHS6
9Dr7ZawakJtgARhj7H5lO/7rIwKvuHNF/4vAR1S+sFS5KpocS+hGegoEINuNTXSn7F1AXbVBVvUT
6R3zZUDmEbKx8qPJFnV8CE3psUyNpf82grpxWPT6wjfnyFLNCrWPaoHfngWqb/Qd3hpoUzzSvHmk
VRgxPayei0JMP/qQxrnk1jlPdFZ/622U9CATgU3KrdJllxd1Eew/QiB7jpayiL8TCWhlIGYOtfaf
/u40kIHfGAfCr65P+d5MCbwRQVxKLd68PXyiflvrRfHS6JQo1wFFr1lgbO8/b0KSI6CruFb+uP7T
FE3TyBZJppSPt76dwOoQ+HWM7U2wQU0+/Ut/6FlW244GYe9H8D4wo4XyZG++TYnoB+v50xxv2oeM
abx8TkLM6LQ5Tc4FB8Jl4enuq8V9Ulcxll6099WMrBYprHrAryuiTB1PiByIEgVQhtnm1s9p4dzI
K/EGgHwbA8OuClw3REDY0RXoHbqXJ0FH+KthqqrmSOHxa+1w6pyDae6flojpKPrpyRzdaIVW3SGk
/KDLpRJbaaTOa+fVgwIepHvJlENvLqWc/h/ffep5QcK6j5n6WjwwdSQzBrwA+TkqqHiuGA8tblfh
pMj2Cfbfk+tNnuCoDU1EVnEGsHaGxewkjA3d908JwVQQU2IAZCrxQxKaYm+lrxMbaenlDj5SesOo
Qpyp/hwtl3IELpkRwY2P+x6ySnVoJ5RrBFsMNr3566kK28WCW7/13E0lHO1se1VrW/l3qMqRVWpq
LzONUpAKSLM3wMguBef3c08foIG9KiGVej4sgQ69vipqtf4KGcUwqnNwu7UesxhZpA0c5VqhVOF8
1C2h6uk47L9OukTzCkktXEE2l3SuO9sBbHriUhNaKVH3eKVm4OpAAH6ExpTY9IlVCegjFwDqGpPb
51rRwBFfjI/Td711DLw0DC82+D7GnDeVK0q6jh8p9cXguKZg9W8QPzyGGAriP3pYm0sjjxopxN3X
7PM/gKCjK2xWUwqrgO4VPTYy5fqya5gNttBjUNYUZIfCGpErXOs9JklOVmS5l2lrKc1Qm12n5YOV
qAH9rdULJjct68H+FDMLZY4nozEDGMWwL6LAWwuFblgzy7Qcm5YzFyaxK4q/GGtEzgD+OMQ7LnFf
x+ChhW5mUgUqTbH5EvbTUCJ2Gdghx8GG2SHLdVnqlYeM/uzF3/EAUDdZsOoy74/aJUULChLVxPj0
6/azjkl6LdRPtLSIJseMB6hI4HuzXrgc42mrtnh+ZtGA8jPzEPX7outv2Cc9ufQr0nYxnoLhM5+x
OwmKv8xBjcDtjIJ2CPeZJJc07Dil+MlYMSvWOqk4KzLUalP7UAZZgxGEGGvO3NiQFY3lBd6MHklh
a8Edjq9QJFB0tFLE1pJ7fHkdOFLKT0gVTAfQbAYZmbPgczOafy8AJiJ5xXkPyAefOG/AMLIvUVBg
GHLye2Ku1/+bdBNB3B2CLVFqAeECTYFvLqI+xtc464MTuYIJxh0IvAvQWrgem8FJf/ftC9/8t8cB
cOaMa4uj4CspEWnZu9XVw/0CmkoDZ6LWs9NH5iTpOhuA/lsESh9q3jwGhsFC+Y/UrN9PXo0k/Ljc
vJaDEctH1KhZrS/PeZuBcBEi0YHcRssifSK6xyIiN6R+oPxaAV3I8KlXPpQc8HM22XItzPagSzZH
2Ea8EkRyWH0JJstQtMWVllPvwv2imvICZTIlqIOXW8nhFgdYubhfgegiRQBtW44BpJmdx581yNNH
mqeO1zgjc1XIa6bXY7c5h36LavbvHGLAl+B0DSzvoTKFAZ21zXWKRQA+F/1Y7ip10cvOANo09Lv5
tqeWhHxYtjh01tYEY6gZEEwTl4NJkt40FSKbN5jySIfUCzxtFdisX+AI2K3Pq0BOHJultd0Gogzz
kXcKyoYWzS3CM2jPgJ8m6kHC4VQFHvzel1HphmHkVQDdN1N+0a/QMwhC9Ea3fQgUlAb1wQ8NrzU4
3ZkqcAzhOtnu2w1dp+Zmf27AGrpR0dCpstC/rzMdV6HIte/2a5+Pf9OKGxzz0CcwqF7PnLxg9MWd
ilbUWBJVOHnpqcF4xvTGZQylwQDpWtnWGb9dWIaBcctlRBZJNUSmavof5B357T/sDkOEeqJu8LMd
G7223VHLP0ESsTPnRd3xv1Njjqfvj9e+3NK5o8gMinS5cGbCP6vVxLqVMdfOW+ablD/AQKBIENMy
3V/dTe+3b7rh5aplpJNZ5Mq77pyTTEdQ9jPEtosi5IKuPoxlvVtxt8OCfU4yMKB2RwTllc4NZRl7
ScbNyMyTYUGub9I9WzYTNGBRZfmzJOdNc9lrmgTsF56hbZx1uYyypTIh28JxgARDzEUbVWdTMcFE
gMrmSi0p732nCfbDNOWMiwfWjOhPvOMS1MvlOyXERmPE5cermWYY2jGqx436bNjXgcDznotLlNVC
mukm+duXjGWa4KZpKFOvIrFnfxbdzc1VBAI1vqNEp7WwTORXT09CMhYVqyDs84eA8dsOR3ZdarY4
GvBhb4VJHRmecbFdkim700in1xNYmBI3oXZyPYmDOXYDym8nJUZP5aCgw0/OCL4ai7xgjnJAA/Tb
JXC4dQ50B3obGuR4MdWWLZP4pcE6+qVG+HoQ0fuTuE4vPBlbmmY7nwAeK+QARi8jbB0CIeWNdmph
J6+anEuBW+Jc4dIle6emQnJ6kX9jj+WLOD3dmyr7CQlgOXhbdiFTnuxUJPuzThSeOuJfGST5o5Ru
btQQVzBAnSMlqVjtHzT7Z8BzbO22iQBWXB/Ruovj0H7Rqf8soHfOQlcdPBRrOinwkI1XhWUVjuDj
PtvbbX/3JFNMIGkSeyqCO9910W0ZSoXIHetZAQhEC6T12cpMPZnXpdoUkkBIEEg9Ntv/2cgPBqdj
K42RA2C54FHswvde4wey5ed4QaZpmxW1QWlMBbzrbOeZ0CZDptIggwzwJuOBSoNRjN2nuiM9Nhwk
RuRoh4IMm1BvkcUlUuW9oRsTIuKCoNRsej/Dh8m77CHx9jk4dWE3Yxo1k/ThNfZfuCNmx9Df/Fy9
xz1Gjw2+MM4wIxMFBhZ36mo7NBM5CAG6T7SNFysgzU8ekv+OiQHvyt+qC5BYMOJPNkWN/P8yX4ZA
Sa85A63cZPDO8xpVG7SajFNK3nGo+e5jYrKgngK7ZrfzR3hH2FJc/4oiznbcX2EaomoPt4r/Nsik
4uJN8ahPDy6dV9zuqjpl6LWH3ZZul8YxQ+4IG2IudzDYzuKTpAzMnz5rhX0li7fC7CVqWIiHC5U7
y6sjVj40gysMFoDIykBF4gjr1x0J2xIBl9aoXLOT1KFMY/f/lG54Idb9rsnjWuoJSCmzr09X6AcH
hVmlWBsnatPnQRxEp5CWe2Us/sk3UYmouHdHG9Nl9wiUDr2LvFjasVHv+IvThuqtg1cOJDjF3578
kc2QFqjWfiyuUJ7r88wyxJT8Ccii3XrRdHxZxEJAuW6P0jj0DJOxT42YeN7WFHbwBThIMfOLiU+D
OnxZsEPCcm5bwGv7wevKDvPJ0/GqyfJ3hb74B9AA59pMEpDyPNY45CBO6DVjs/2UERdBf4tVhx0G
z8B0BLPy3Yl6rghuJ2JWI38BrM/crRRDF95ONrzDeHVvReAPkObxJSRuXJQSPU+p5El31qF+0zMD
Cw9PIHqUUwenT4nm8WQPIcusolfINUtjFb9DT4bKNSD79bH2P34FEBYsV1THIz2flKsNLxNXvEzX
VRbx0TNCJ8RVR5R2VeHuHHs4RfNkqmHX/c8tiMDr7wi6/Js2+2ApISCfg79o81JyCdQvgRvu/nLp
+J3DnL3cDj5PEI4306/8z3vB+PBxqx/Q+WuRLveGKs4xRt3F/4QYsyKCY+nbK5lXfU0lGaTl9gnj
P9XmeWrKb3LRQo6z4uVwHf/FUpXmGb7ed3h0Clza/4aZFRkgx7p8TgqbEtUCrhxAXfpK8L2/fgez
3dg5CBzr+2nN4kRi44UFvKU83NLI4U12ydLW60D+RKh+dG5CRqAhWY4HOIo9WhVoAgL7RI4mGEjF
HIjxoVxoDBoiqQtpEQwpsUpeemu/AIOxREElwLZqsmkNPMIQ2E6mS9cXFTRrtiTA5hGYairnuXYr
g6ADx7uGljbruJpSa2YxkU79xVrDn1WtDGt6DJw/KAcWjV0IelT5bZhpXgLewzGjRtDxVUxnbYGx
nrNeUOCUrrKsEyZvW4e2cbTeIBadxkk3pvP0woGkVzdDXMRFIT8sy9q3nN5DLKKQ8y4Xs0SUdIvX
9GA2XyV8lVeyVDjAg/4ix6uj5BLNSqBOGSEe3px9+YqhTORVUrSM4NkPj1dDQ6yJonEksUOY5aeO
2Kb06WURqOyx6A2ezwae3agYym7sP/14sLo0zbz/Z5qMHiyd7eFppNBiQcum/5O9etEwD6V7A2TH
NNKIdMF+kkh41HNx9p4XDuiJ/yXUhun4JYLeg/vPvXEuAU6AEEyXN+cVDUpL0pdsIr5eI6eS3G7F
EZqWnl7YBeDnoJ+SJ2xct8NL429T9+v4lUB9FqeTQ8e28n7fQUc5JrGH9uF7C58KmAZbn4mKJUZG
pFaYPUVZwWZAgG3nlNypk+/A8KD4tx6wQPtFJuz13AMUbx5Ec+qxoh6HcwSFeeGB1InEMv/+/sYW
5bUmZ2XEaPBGZxhbycmLWOTclnreN3AbVk6N3vApr87TN0mgGy6pd1Zx0QTNJj1H9MRF79pOgWBE
qKSyh4U7lIKUhVLcPyQYL0zUtliOzhSvPitVmu8w2CQYx73AY0mElz/A7KfWDA6ORsX4lFDXCzKM
xk0EdW/NECi7WsK5yNrSq0tP+Mn9N4sNY29nmwX6VexG8hKH3rSPHxFarTM93sMQYo40VAbGbWXZ
5n6lzwqi8w6Y2lUVF8O81l6wWJitWcucZtmyJyju3QpareE3psQK0U1vTUF2AuWihSSQvOZvTcJt
PJJESXt07EJ2xvnYPNx87ZPJF5NSwp4BToeGEtne4LEoHc+GkyT+s0hIS9+DoMpFL0lXDUP0AZNX
6v/TY8Y/MPU9DXBBOFbZgMOXu+fO/7SdMU5SSAZdcmU3yAWyEv0UjmYyPbPtwpBaxmWeLV72Wa+6
11mlSgVdbHVZvTalcFDTKUm4SISIff3md/Kq0lwxM75A1p6xxFEhurIwux0GNQyEm34dJYhU6MPK
c2B4EV3M84muJTfCgSPmsvztZNzbCwCOQLrOVkS4cNu69m2TiYV/0pkRA7ZI9gyTMG/dUCixFTdV
1OVVD4uK0FN4DR3Ws4CU8Qz9fmYoeBv6R6hpLbfYFfwrdIVklqpG7Rai6FjeJ/ZzBoAr96ucLqc3
t3CEuQIul3u0p+LN5MDwqprb0olQaD/pBxaqYA1C5FtPahJAJyXIRaMiy1FYW7CQ23BX4PQpZPXc
kz2v1r0H1uJhK2uvPrr1NHM4D3hG5S6+wpZK8kKJHsyxg+c6Ckpk460cCAJtDcYlt+Ed8vR6q8ze
cD3yb8bhCJOVJq0c8IJhuNCa21O1u2mRltu//MowZJGcCIPIoOuaijQeziD4jP/CwrSSX+ZOs5dC
Y1mF4T+3yvT/4IEEjvBZdC0Q+CwpkiDMUYBuuynEDwVthw5tvAyqpfKbPkq3FSeM6q7Z7lQfoqDa
11tz/uP3mZHMYDtGE+xhoRtyTLz/bo1HN+OseLWnzaa7Ov5bQSqB5DQULXHcJ9+miJK0YtB8C3Gj
SO+gJhGMHMvce/9hyZAZjBZMUsE329hvv/X895Gb/Ldp3p+1vyacE/g1ce+8DwKP475vnWThDKuc
u+hFNWw9tUtAJbl7n1B/2KQVFz2Gek19hggnoxGhw37xwL9OYahBp57eMquto/OgOkmcCZYzooqW
8iix2s2Hj78sAn27kR7gnPLDifyEjGG3zH2i/P3BAds2kt/AC0ls+rGVuO4aWOpLsC4J7uo7AEB0
Db2xI5jjIvhy+YKA26Sr2wjtl6Om267du/2IvtvIXdYyPQcqY4WobjK+aBxvNUJlVCDtPfKSfr7Q
8A8rBEViNMmi/9vql25h28kbU1GVvgruefZjCeO4oJl4uVlZTFeP2LEfo+r79x0Fc9bfH259LfqC
/HAVOSvVllFDwmDGvCyv7rGiKv/G7j8t/vxNuDKMnOjUevn6XeKuTcLK0HZpjOVjL/AFzDyD0I7s
Q5157tgnFgn32RPJkmpC5lu7aPENgzCVVLJS1xR3+4rVZiQ+XWfiqJ8Ri5UDBI+rNXI8zXo791IO
aqXBUJPnfnh3Z/Vf1XfGWcupYXaBFynKb05qsPy6TJEKU+DbjtN3ihVP8I240H+w356UYpN7rTly
SWGmmQySYG12smB+0yRF2m1nmVbUbxeKpfgKqSThF8o/jFW/QbZnvfAGN0VDPRbhYLuxpHIq1CiJ
ChhS2BEzv19cSNfWLuSVNh52Sp8rALQFXpiWKhqfEzKnALf6ygw761RPoZ7VdGhtPSp/Z0P5364F
nZMM+j/oWmfmMVb1yuogfY6p2db7SVPWiOxDk7IKp3i9ISOqwI0XRig5ZtZHSMHUuhKwjO7baxKr
qKw3CDJRhRPnNgA41wQ0EBYo8DLHnEc/Imd0WbvoXqqlN5emW7XhW7PalEPAQEhTW5lVIMTQnrx6
nt/mj8g7cQuy5eI8Clsx2ta1xDcWuNjzUtSeGeyeftkkR2o6tJuK20cCKPgRWlAKPNcWz/xbz9fK
liudAtiuKciHrz0sRm1qWPwV3aenznbmhsMCKsq1Y6EhWPdPovAxHOezRzpXgWm9KiB1CtRutESA
3XDJ5LBE/pEPVfbdhkHqvjGBz99IuD+C0Dh3eOc9j5HKwc4JIuxCpdV4AynyEzUxn0kndKYOyFvb
Hpl/w5JjCqUHulo3mtSbPXThOkBlr5AMfS8Gi6LZyV1wzfsLw1FZQfyTb73wrm56LY6N5Spo6fhQ
LF1408cN7E/c0/90sk9qNJTFt23wkgM0vhciNStWZjVyVLCF49DXwy6WK52R+C9mlnGfq/WM+Byo
Te9DaAaSkbUF8ZuSTo2STKDm6ZVcCo3/ePlpo60Z6UQkIWdnocUG6qQZ1e67+yoXpYxthCfSLw8h
AcUlQqDgtEJco9osds9c1EtTAKUcazNpxAOVlFb7idiqXirbsrDEQefGsSj1TC4s0opaQryI608/
L9gaqxAa89f81/wKoyGlq8++OMeYmF5Y+5zUqDlHgCOcOZ6Y8dK/nqxTh82HF3EKO7Lk7KirOw8f
QCqbO0qO2Gv53lxIYaiyuXmZcG/mRzsM++O/n3ij5EmA8kk2CKG6T0q+/kzUTmfE7+fq0Yo+wypI
ZK/LtFQQdRjMu25Q8NUM54DCwIbqLtUCtw0/xM4Fnb7K+Bjv2uGwmhIsouw/dABoQFI3LGxuBgx+
aK+FZpYSBmH+ojEmF935tw4rsKjQ5+igGAYcSpgCFyPyLm/DICZbMSI/vUeVZuHpzTUWvPEXfLzm
pSOGErGYNQYfBX5zWscMP+mfw+kzXlOk1q7zqoTA7vO+cY5BWUns/saLd05H44W9FZtZNx6AgSB+
xtBxp79f7r7SUQNRTCyXbcmeMW2RhSzkB3BIsHB4Y3h55nM0l+JgGEvEN0z6IQ1ZOq1MiRD+1iAZ
I50xpFO2bOo3S4EK4whETOa740YrcdcjNUiyZOqxq0ouv1t0sTWM01nsd8oaKXiFvCV8q/IAChjT
olssIH0HA6slsY6jWlUYr6cFw2ROJVH2ouTxmTG11M6VlrYGj3j13kkFXA1R5Vx9UMgTZsR6//8O
SNwZbtkieMh45hFvVRKdE1FVME1L5fFObmpBKMbw49qYMlaktPIIEi/DnrKJ6e/OjTuF8qjsBDqC
Br1mcnfLq+comeF4OZkyuIht3PnyoV71svZkUz+THurMrvi2QcFZqw7b3hgjJSOUYMZdwlBFHzkP
rRMdHCXQwUrgDSl+C3KCxOJkeMQ0poXVmMU/qZ9YOLtzWkMsOVRYdV9spp+yv+hIC1V11ygfEEpS
uboCCF01ZTGVHqbACfq79ADk8dQ5WbXeqD6f4ktAX5PKINF7NJKkm7RSN2QVlEh0KOYfK3DQj6C+
hhQxdLWo7IQXYGYgGTzGxEix05qmGxtS1XEs/xF0VcLwRgm4gIpz2zJaf+Y337OhVw5Bzojg82Bf
SDYzaaQabT915WsJqheCpIvUh59lB5RnSlL5aXqVInCK5GqeAqZVO2vAsl/dNb1f7l7IM9hyL+qu
nj6vLB+NNfW6CPLdFXydA6lKl3Gs9doa2n5ti7kmPY96cEzhWKrQlUXeHjxSv00b7+rxbwODAHkm
wlP9ME0Jf5Uqyht0q5tANH33GHb8q7pD9PNlR3ZVGeCufVFxgtdoE2qlX4bEkEu01Lw1mpiXobac
FaCS1ualLajiVb6fRC2Bc3lDHj5vg8MP65ZVo2RNKUl2kmU7kCSmwFzuWNKQ8xZvgVbMOReO+4wA
1Vzx9bwM1mqzKVSoIfHtmxQVV87szHy4WKCOOO+/aUuh8eVvmvx4zeTqaAQUKrhRRtudZ3qTJNsw
yotBuJ36eG/Dn9azBz+vrIFg3F/BSIn5Zh4PLZ0MoDAv51OsA77cof5fynckfvQ1vj6nziOq9qBy
PYdxo5u7nFBPdOsXc88wMV29NP/b8nP+O/JWoDVZaEgvCM++9Uw0gH6TOJ48Nh2ALfjm25By3evM
YkYaDuYwpzmtZ1BwhRQHwrPSNXPCnfHEN8BaH8XxoSn90QigEIDIO/QaIaomJxRj9Pka479+qvH9
T5rV1Kooe0QKsXARv2JdtzdA6hOs9sy6PdkusXj4MCpeKwDbbnNx9I1FQ7KD+veZjDSo2XOAPerJ
X5d4KOxK4sif3nzqwbcO8qnkG6HwCmItQ0M/Mt+6VD5Yk69b5UCwmEkY4iV2Ni1K9LyeO12ghx+6
PBIQkY0kmW/myAcFYuwICIkqZyqZfWDVFGk7RaQi6QPvCtq6hIB/MUED2XTqgBummUP0RLpTlx/T
AcaV1Jd/TGJAQvez86n+rCwvDZ9V/1xKpmyZI8KlrxZ7N9RbaNO6r8cglVgBartohKYJ0mBJvFSE
/Q1mf8COSZehMgkX8cG1vHXG9fzzo5VJZPrDHUnsbsvbJrWRfQzvoMkpvwIw986JhHpik3/lkB+8
h9uloHi/Nv2oXKJeOVOXLt+0J5wqlWM+51p3DaDaIymhlEMssM7q3v+Y3yWK+oNjKV1sRT4I/uXu
Tn65nsSgBabaFfc5XESkB1E7pWnR902rM7Qw3l74D515TM7D2K/OCWCieRs3xE1FCqfG1eD009KV
yCM+pTctauz5gb137DtWcn9N2EYK0U7C236L5J/FjeHNN/vBiLdFGLo/17NFj+9unBndlttGfnpZ
2ghK4aKZNlnMHuLKntGC6FClIfmTajiTBvIu7DZW7rQ1he6yIB00wV2tKLN0jTqLCNzd28kuCTy6
/U8RT8G4KLSWbBXIdOxbYme1J4TM0c6npQ5cAUTZjgl59uLXePieo/l31L77J4GvR4fPLm1LGoAt
kYqxKkGdwPJkmAN52ru0tZRzWzwQhbFaL79btYIggE8ho/hFzkaLqnsV09NKOc5XFbuWz4RyQx8K
yvnvF8kbUZe5FM9DHl7xrU9B0gFlBzoGYitsrHBuhWvnVGO7X4JiBFbytTFlc3h79fdeWH+8oVoL
S1kZc3RAzvfKsvaZT5thrRdxFACvJUIA+ZJ8xrIYdGM+tnS4PiLMUNZ37I1iPDe4aJ3rV92I4Zah
WIgsMJ1m8NfQRSBx5lCH+w6DsVzKohe3qkkMSErtqLqeBbPxznGMnpLmsvsvfi04t7LpJvUou8O2
k+vIrB0hQXQg/5UInEHymGNdJzK0qnIfTrPYKUo5HO447y0IFI2jFmNtWc0eFocNbRJlS80WTzC3
poFCOkYQWO2jqYaXHgLPdHz/XYcpkMPKjaA9ZeD3s86mI894XP8Wu9Tybme9jU2rRbKFm1pDN2sg
UDSTm85n/RVsM0I7tLoS7dD74UA4aJTocg/O45O8tik8kt34mu/rQfU5svVmSLPMtrZYs3N+OZbC
51/PPCtLcXFU0cjxz5SiVf/trXgEVpJK/gaJlmOlmVo5Mbo1BWffBDF6ydvbJ9WtrJ4cVni4dQgC
eDFGqdy2VECT5UmX2yPR2+O+bKvCpvp68n/vh9VbrNIFphPRQQBUmDd+T1Fbev7XtM9GC06DkSLi
iTFchhriRi8wsoVpimR1GpGHHnbmRFhuISQFr0W3DbcwT/rgfHE7FzVOuWCEI//TzdUIT0q8G9+P
qu/d4tyYLP/MAvWfNZoH7897wj+A+cekdoa+Gem61eZ8NCfzrRnDIM0Kyy/kk4Vtc1IqO9j8oPwC
Qy/nzCgMwUXvL7aPx5NEIpta2dYucE0kqfuib2O2HfH3vt9ffkmSDj5f59syQAwP/4fMlxAyYuqY
ui+bL1ow9hEFA0BRrmITwgLfBfCfclB2iG/dp1P+wRB4SSubb1g86CUjqk4UJDhzJ2tSgPr2qvMW
thX6Kpln7bL8NM+KRZSIhGriTEtKgqaJ64i59E4DmvjrU7r/6jYqPfBf+3suL6ohyizVMl2tpWfz
8f6TmQV97C6I+jRQQ7KKTWx6iznZzA+ElpvOleBRpYMAi68uYu9UpLzBX+rYbjXZgVZ8bZD7ZFi7
X8N/g7x2x+xyXK+eUj7xCSpK9xyMo+d+xFo32qUNA3Sj17bDeZCgBh2xv+sJAwoOOLQOp8vJrzMU
DTmJRU+onSjwRxIWyw0SF3d04qkwdIfk7kCg+MJ4sKndSjjv7RUE6G5XgCJLGFp16G5bO11saRrj
HoKzIKtI8pz+jEk8s1ntEBbFu4tha5zQAZCRj/tCzTUh9P3fTcdOXn8Tz3ACnK04jDiwGZM63cY8
hIPAZYYOr0CIalpXnVLHJ5FIYmKzpdeQsd/f+1bY50erv40W/FMvuQFlmaKJw46AjpAV44hOtdPu
+qmc76mhXpHWn0m1UJ7m6vAVyaXnmt8Dzzsez1WzV4aQqWi7HyO9BPqxV/1+a6OCx2H3AsAwx89l
KD4JoXLSQsbKwtZYX9a9t8jVACzpGLtfhjqAZ1oBXoeES8tCsmwtB2XZ5BcbckSEtgHv8kIZSoz1
2eGIZxc8elJs1GBm8S5eI/5Gb5abamRBo4ug0W50uL7iuD0DKKalgAssjhaxYGGWgdaC5eTytVjm
kyTeGZuArdsEvI+0YZPPkBGp5AGgoUdtWaG31ectQy14I66WKe7AaR9tk8hzIiIEZxh2iHAY0rzW
RBlwkvDSENRHMrZcoVKALZj0suu8W+llo/J1u1gsX25tD0B1YE1CJ2geucE84SHn2gvBqU5iJMML
x/sHGszqj7fElnW3TO7HslTC1dSmF7JdQW82iW9EpNRKXJ24utu3wbvvV0E2TZFnaW65985M4eyH
RBs82KR8MinqMGnAfshCgJmGMQmaoaNKhgscx+qOTXSNbfrsdH79TLyQvvezFO3yjguQl1VTqgE5
6wUiGLototv/QulVBZMQ0uQpVVVzcEYSdKfr0hNInQssEDa3kuY8s6SQuTkZ6ywpFPN7kZLGu7A5
BKkqIvkh6o789Bwg3b/K05hL0QNVppbJmFmVozcS2Pi5cxJVpDC/YuxRnhQpQGqip4ZQpBB9EQfV
z8nMyf/wSuQQvLH5iNvKlYV/Fjc4q8Qg32TSqguDVvztcbeTnXphJ0bdRpKuStIQaIfXqeBR+5BI
qurF9ssPk34tKHH8eS0QiHNqhLdh1BYksfkWZ6bQJhCuinkMENRmXHjj9avNm/QkOVjTfGNSs1n5
bouWqu6dO6ZvL6zho6iZFvQ1D1i4uPplmDvh7bn/a6V5euGOxMPQiWqYGYu9MPs+xrT0F2K5uXFn
ExcUlvK1C89ZuHGFTcmNGVjiQAOD9RfIJJGyueDMDozWlSqErdPo3lCePkz6hQcdZ01JYZ8YZvBF
FZ8kZTjIcLy0ZVOwhy7apAajbw2GHmVpUK/9WCpEv2shzchc35rHqt7Y0hTqGzK9G28k+9JPmDzw
mo0k/808YVOVa4HVAXp3HrM4JzL3ymBmAZByOyZud62d0P+VJIVTmdemOuer549FK17DSX3nsQ7O
55w2Bzhdvz5emRCWZC8tl8UTsuvtP8qnbIehT2nzBDAnWDUmBQ7koncT59Q32HLALphS8u0N7bWk
3IWv/Ao3B/FKAQr6iPW2sWGz+Z2LGcPEuDl05h8qWcpfE3QnGBppPGNriKUoPcmB/8QzgoN6fzh/
Ql4Hd/8Jj3X02BS605EWC1yTvEnF6XPFjDZPWp5tiSxy17UkTsA3r5QuAymfzv16KmfZhwi/kSiS
QgVdfUfsXiKOJiY7MxTu9AhXkLBtOKn3J3vX6wV9GrW1AdheRlXcrWrtLoPN0Ypssoo22V7qNWSU
Ed8V2aqfR12f4Ue3aS8CIm8zA4OSrkpN3Iv67bbcOmTorFVo50GYUfFvJhnwmzNZMxUoH3zPvnt+
Ogt7llPc7DfKQCxaimSrj9vRFRR5+kL6S+fdD6DAaNo8Xe2V790zsZvOR5TkOHl4vgOcwxE5cQCb
31ctwwEmsB4K35p8sBOzl98yTQGZ/+nIpi24SIDzD2FA+CfFy8YLllInXjUKrQViTotGDax5WVHH
mPBROUPny+MJeOcYHU67Bk9H9kvUIRiHOspym25F9EMbPEUg5U7pmYyRqVHxI6xexzC5d+IWTajJ
hdTEYZ2g1SpUATHV79Lb0bB+IuNfnb80KCeZcNoJjbOat7H5UhTXQ4Axnu8otdtWTuqLjWDnh0S6
wthoPuupuWAjhKAFwUtpmu13R5djHeRE6SmYn4I7uIRCg7ta/Mmfs76ZuDn2cQ42UJ4QUnQ6UCUS
3ETeHYR3fdiP+3XbJLSQ7Y6Vl0mqWNcgYNAy41LzT3ZciuJVqWdTqg7s5Bj8wzDiW6Kq1p17SDfU
/woJFiJzSxAJ7vb5dfdV36kfhvLn6+GfaR/m/yjuAgX8BzMdwKxDI4gdg6EL5Ph5Bhd8gGLI64bM
TqUoz/TA/t2+aVaJVS+n02QX0xW+PwSgeVtjVDuNmPOfNeddK6MWK01nq9wNPh+c2YbDcgYxhE+r
X7F2CT4ehdi2j/KqH6T/lQuK1ITfc5cSCUAtdyiM85WJQKgJyLZr5C2t+GV+PTaEBUWcss8ZPPFO
9HPkdhXchZn7kCLvlwXOpNmRZ7gqDk+XJ4fY3s27HI7oNV/779uc9egr1+zWDsnPF+8gIR8E2NBo
KvMmqWCHxlew39dVRpSE4DnGKtzlgkwpThUP3HbZc/MyTuR+oo/Xhi89r5bfx7PAucNmTXcgpv8A
1WcmUg7JVm4qEL50xsnT7hjZBWRr5cvcpohVqiNIGhkPOkC+4pmJ96ZjGyfZL/gUwSqWvloY0hV0
MvBIvZkNBdp9a3xoDA27xDe5NwPwRccDshwVTSvff4FEmJsPHXs3gyGnbOm4xOryVWHKEOdhG378
NJgAicFEAY/40eAAEp5pt/BC1tZyx6NKdKT/HT5CQBjBzGhOD4X45C5mUEKDnaJ+bFPcWwd2Esk1
T4toNgPJcM/HeUr7E3+rXSIQaNkQ6UJOGmCzbcoYFcQaz1GwJj56sSXVnFlur3icZsthZV8pcgqK
hW8Q5mVx4viBF8fh/hWRjQ+yfKjb5U23h7OrmIONivIUkNCLbL/JcfgE7lyvDiWC+pL1Qb/1Vncf
gTo7fjZ3/UsWvHr2kENS09qJlBrIhH/FBV8+XZG2oyebUz3hATVnVM/H8i6jyHFbMxtgHv4qi7i2
0vaDuvinkPcidScfkNtTtdudvUyR8xLjRwooz1AUjbrPnSNox4E3+DPhPb/J/kVRUp6UCYQosdo/
MM9+H4ebxv2VY2Dd1EbcBrtAUrltYVwO64EJuExoL9C1LYxfnls4h5wJG9XWJ9OZ+K/HAztvzJtt
QA1oJWxceN7gAoDpXuKmji2iPph/6bpBcLqSls6KZzweWtRRGnTjRzbJWa4GaOu0jxuCLcmdDUAg
9/PuVmpBj8pncjg4vt+SI5PFA0DTL0PveToG0UoUf7tClL3GfdRmZSJZKLThd0UBD7bnD6vVKkhm
2LhgrpsBO24bbDiYjmM2A+8Z/pc8XK9ue3GXM5T+CjXDwxQu4t8MzMUqdfU6+ajSiMVGtgMJt/ji
jo4+E6ejcYLqohPKcIsgSMp6bY3VyiGH0snOjNFMxAIKwXH7YbTrrujp1MSwPznGIeBfmC5QXWuo
cBm08XSnXS0NlKS0U9dp0y21iVH631dSLmgrvF5IxW0Yb/eiE2rVFdDoGXb57sLIxIWzGRvj4ITP
US/Z2vbS7QnGooeXLcddBAPK5rLlN7oVtmfC5hc3FDFMaiR/7zOfBcBIi4l+CPOf8KXoIgTM+f9M
emMlVMGGP5buhWhdu5NWDjfYpR/bmRgLtUQpnWf5VysfttyUCXw7Z/p12UR1BEA+hjaobB1dsmWN
jMlqRnyGYJZFcwJphCjY9xrmTAIZnzFeiP6efTG0na0DOF0u8MCab64QctUYySjmlpZiqb0FQmEm
vSLkdCnE/fr56m+m4LvHtEsSwXcsjY1B4FioeUMX3712Iu+hUTLTYECWKQDMTEPF0nj+CvyfE/ZB
lA6Pcq/Gc9QstbarCJARYstbWH4faJihM/9lCK+H+9SflgiemlMtGS7s3pOUur0bOQqD/bD4jbOl
dsMkUr8SHpc57/sOW7VqL4rGiY4v8nFm3wn9Mv9xPMPGYR4FCIYb9j/ZIJVQJUIcIDN4X5t/Hd1v
6N0ae97NbdTbxzN68y8SENc45PZQLFzEk0LaPOce7/u/xpWQHNr5/nBp4tpZXXqtzL3aZhXmeBxB
ZPnFWmXAcVyqL6SYOFrVx32g5foHVoIVMO5XoMr7VJXdK5oVju9Pg2rWOe2koCz5O8ROqaxho5Mw
wdEaTR/8AyqyWEyRFMpdepPkhOc5+S94RvlZXpFvRm9fCheWE6+KyKNAPaKsc6Huj5za/jOSVeUV
VUaLDmVYJbiaL+kLGrESj2soBNT+Q9/hOEDrnc1qDafDxi+RnOZ6mRUVLiKNeu6uB7nl2foq8n++
hlKHIVr0WV21TJLA3tTFx9d+PBIKsgXHaJ5zwMNDx+QZ36CnGZyrQRqSd2AhRdqv4SvPn1NBIsX7
WRkhYPPk8iq4gZ7kfv4T/PwRnY5T266b+n75iffFz/uUPH5CnBBMfj//BP/Au/ZTRdawTHMJZPmN
SV36MAwmWPuOBkoPaeO1CkocWDhDllEqAPz5rIn3ZX1O4su5Eymx3hIe3ZyMdDFMGNZBP2ei1WtI
iIcYIbua1Z/Qvs4LcI+s6/qVTV5nu9o/fCc9keWKLS+M4IMM13slq9qaixL5Pw04CFGQppK1By8T
keFTs4/Urvk+U79Lj11InfXWmKtAc56Ym1ZiyeoY8CR6CpC5wpEpPZ8hsOaZZpfWG6BjPzoZEO5L
hauh16wtKQjOC+VvVB4L/BU/sZQHnAX7M10E94vglhQ6C3Mp6KIJMqvRoKMRrd7wwbujeZA5zrX5
q87LOF3VyX5fNnWCXBc6x1zovQHuhsBg8sDjW1Omlu39P2moxy5ic30L6CBlmVcal+t7oisjFB2o
7h0tWB9yjsKldDM0X6rV3AKgZugSGZQZGiK4+QkJme9twPLvw/BnmYerg5YWL8IeDCZ03MimEtPw
KCsJnJ8PfjgUIB6BwbrMLiT3e4DDKq3nnMqhZOFayjiH6t0LBzQtU2ByXhJfE3/WQEtsz9tnKASW
Bs+j/67Wd+oFnRQ5jTXmJs8ad0UjswXMA4zYdXbjl9QUnj9IHDm9IOSI9FeaQJQWgdFFdAgEFfYg
u6g5j3Ozp04cCwuX6wrUX45ZirXMH95smYwkV7e1GIBCeFnfvoRhw+UWXADUqr3aaj73F8+R0P5J
sL52UcoJBTwH/r6Um+4sxJZ3Bv9GdnbH3CcuMED6+gjRYYgPC2dSxAAOsb4jHrNMraabapbLnULD
wqEDEyga7csPIROSjsVDAtbGRp2G4dGM4fcXjehNcEMd5bz1tpGvaQsvxvNE+YD3IEW075g80mnL
GAD/Vwywh1ni/xvWia3FtKFIU7NFIHvaSeElmZP93Gl8fnYc98z4P59mg5DL9uYrfjhccsB8pPBv
QkHPwge/A1RV78A3rPh/7VjHOamI3kQaWlJKCSr2kSiBayIXxf8/fkmk1MSN/+MtWyPW+aK867la
kdHaL0kDSTMEP2XX00MyeucCxkmIMvqXhAw1AZaAJvIYyJeOY7AmdQ2OaX3O2k8ZYgW/L96OprL+
VhQuD5o43ZyL1OmmWe/0n4jd0CRxFpcanWTwGUKbTHhQmAypilBBualROs2gyEGrLDyo3rMVyPp+
EoTA9m09uzcSnFryC+ntG+XE0/0GqRKqWWU75gnG0RJuKGAEsxxYlVnI5a3bzM7Jp+C3+lK5m0hU
ehrVz1NFJGC/4d15huECIyorQjyDL2eh4xAczQGky3fDkGC7z/Z6K8KPUPJgUa6euaVoatx4EHHg
/u1/U0z+tJTAspiyMCbiMI8wDn7Li3sS6yxBUaz6jI90M+psBTaY9LUYoog9TfP32oTBYeR8/NzZ
XhfoERUNKPb+XXdHMImrl4+jUVvhXgR9M/RNE3NxvCQ7zdwe9K+cu5kTHev8oUuW2IvGL/Kb4udX
Hi6L25LKd2dVBGqvn7vGPA7gxGKHcCaKQWWh0euj6scSxp7hPckE9/lbmfEycBRcWt1eCUDEbx8w
1P1tSZ4I1ucm/zRPqVGBOxjxsVMB4+Pz37foErMrj7sPRSYsCa/CINY6VnqlD7yQs5I4st8rLzTj
/cUGtttzTGK/OssI5y2msJsByWcHhYdvJ37DqZo6MWngYX/mAp+CdU/9/F3yemUSQQ8DQ76DnXZk
fU09mU8Z7TWGGsThBL6iE1KlRWYaCvWMyJIFO4B03TiS2F0iuewyuVN8BwO7+XTadu99Sge8Z0PH
xcogIQlNmeMaxc1nXZyveONJBcojrU05vav65/RxJy59UZvdc8hQHc0miBUMDwg90YTW94Tsmogi
LhP8Yv8kYbp9I7qdFUit7UPwmhP9EiBIVna++lEr4Jdh2zfRomk/pBWSEwY2DPpKdA4cNFqy++37
oEl8Y9ba1vNCRaezNIYGe9CyjTcJhqx+lAl0sW4vgg6u18JD1fEtcLT6NcWm+f8KGXJyXd++RBKx
8XdmDmdLvH5BygaoSGKNhx/bjrA6YXXNd0HyVK8VGc+luwG50RmnLWYafOp8VEE8wOLieBw6vi8m
J7HeKqvjcI7JrpGHYviXmzM9h+F9t5R39cVx5MP5NmkPbbmefMM678duWWFNPcZVqtTk34Yizf0y
6BY2agu2Qk5q4jrvCS60YYbjqmKdh/WHKq8tf6DOhFwj+7YbH9x2qoryP/mw9Xj52WgL661tCCqJ
B6xtvkc2GnYVkOLFDAdyszCZ55jiBc75GVIWgGIMttxJhm7mGKIEBBoyWJckfFUFHDFkN7m+yOP0
fopattXj2kVRqBrwYOX1lk6Ec+zHgFQdLvABS3e6dQ4QlisHg3QPJmPfNJs+YdCRV8ztDz7/422O
NLAGcD9n+5ST89tSS1Yue5Jl90PdzT3BZ9HLa/APKmY3hk2Rjt4MpcMGNyH3U3VeyX+us9ge+TCj
wlj1vR8AbOVcSwHIrKd6A0i19Kea5My/y0C+T1Yhv8Bpj57bJjJ7cQi+8DrAxHANDgyAJd1skr9s
SSD6cVnE5c2+gcJFVbaOBqJsGV4zHJOFUviPSHlJnwzCh3xwz3qqsE8gOjUACLSTWmyOZuN05Gfg
QiAxQs6Ot8FZ4UX5AZuzYg1EiEy2dcE+nQ1plINgPdpvaB7WXOMqW/o272pvvEkMlgAzMqEQ+VD6
1eJb7+C/lhdhAtrfUJJuq7CpKTU7yhhyjlfObNVk3qlvgbyqXrRBlx+zrU3aNk8QjmsZwWhVJvEX
IxKpgJkWdzuQ6OezeIuCObcwVprqYwffwUYBRHh0217+1jtbM+/4jOBDuzg7qAF7bapVUfEt+EKN
lQzqfEbUEHE1C4KIdUG81IrmzD+sNcoUpoVHePJuoL7iWjzbSUONrf9nBBiCtlL8BB9GfxTIwRNY
0ipSIwwdSArUbqspYgh1M9fF6JFvoWviq0CpPkp9ueinbSBoK6GqLGiilf0kBoJerNl99oayFrpr
K6YrBXiV2VuQh6lau2i7G0gcqQ7swS4nrsD9kTwINwf6BvLaCQ0F8eylW7UBqKuCLoKOsv3ndAuW
IsG8h6QETy/9JIHyLghiq4RFeVQkHncet7F3o/7IYHyPcBC5uqHBKKag3NBAzeEoyQVPVMZyuiP9
pYQzOcfddANo5mV+oO3UBQs6APs351ju8hG6UyGFZrmuy7nLurkvMHH22/F7OlC+/lWVFEZnKEXd
LCv1owGKDGVAxARg6OBm0H0ZeBaR7Tw+8h238PeXRIKHqLrAjBKpaK8YIhw2acdZhdE+J/fzpwrS
COb4LOBZyQ+gGu/zWhfMitVbQK0fOCZsV84W9RuVYn5fJC0qoKln0vDd+BYXGBhYi9aRtm+b/j3V
8bdK8c2V9hfsu5CCqsZ64qRLuoDYzaJ78PbW2gzh7ggautVdCKcPZhgign5bn8FO6R9jWkXw6bbf
/RNYLeQVU1UUYquOCRmnCg3C5kUYt9z84qo02SCTPjA0G9GZBMLWoXCh+A3Hni7oIB2AHhDTSZm2
Mc/UACX+bwZVMUzJdBpvlnB4Ego8S9s5z+GSo0lMxF78K7sD16iSgsv1ibm/Xpsg2KO35tYcIXCi
L0ddLXrs8D5XanyOtcbJBynzDBVIljj+fCP6QeKOAlDsGA49lN+bQoY3i0Ws4JL7SlFaSyWLCnPx
H8wIydknuFLcIgF2B7SxVt4vKqIStLjwvHxZZ6EnKS09GdQo7rHCQ2Amvmrf7q7XGDcW5xWFtF35
sgzy08jZESCDlkjKPPXP5x2ZaeakGuvespdQJLKztVstxV27hznktk9wRczJcPPL6VzGTAIbKE/i
D1nzD/Bh9K0epo537hJSn3k301yDh//NyEWQYxkJHE/ZgPrqfUMBvPpdAxhqCAhxk5S+n0BBe+4y
zuQkcDUFioYilvs8IfRplmncnna2GS/0PdBMUdLGMNnlicp+VCnDR88V9X0rFvvGWRB7GvLzIAat
arRONQEwsW2oYpraemqOgk8aGZs1oJaAkMKa3jKX0Xr5nisUnNM2Dz0exsQ/j4+8JIZqVpbJT3mJ
Ln/zKoAUNQnGOTp/M3dFL/wNJwjg6Hq01b//QgiDlONBF6/HeClzSqli8cbJeCfd6xJKldkVLxFa
CLK0M/HE8bNJu9uojVQb06P4higZ07c1VQNiQo81IjSit55dUuF35jrjRB5Ans4EM3ltPkeW5N2J
qzB00EBZqEz9+5khYBox9hB4E1cXxjCu+OCKsvB7EhD/6P8pkhPCS5kG3u+KdoVsQ8O1KQIIN15Q
C3tRHJzIcKklYn9MVgJ25nG8uNyawDSGScAk8sJiBKxH18cNaUJvNtyGsRO3zgMRveK1Nzb+M0bd
7J880pMs9Mb3r9WQg/f2/+lBMbQzd+3cxNKguPMlLXT9cInOMQVBSSQIqQwRuVmkvc5aVSxowJc5
Tgtv+iopbtuIXqHPYcGQSzmFmYUGVSvdwkXijjtW4knccuRYF9tUoE2f2qbT+E6F7zxjbocbCL+C
3WOd2vFRU17ST51URG9qaXN1p8LL/PQwWvOWBe11ZGZvWXLITr52op+mcGHHpw8DF/poYtcDROvl
J6RT5r5bavmemreDQVyjdBbHGY3h5tsDZV/ToFt8l3qth6AgpsRHcjWzMWkpe+ouiTzWlAGDy6WM
vsbdk2b7pZYidVNBBTHPELfFMiaSq3cBZL+7aJefylFD56amqZEZ+kG8DKWwTYM3aeyYlmPXYY1a
Cfq5xnsXlSjWXHySKCr/i1Jz6HZEd8H86L5An3OpWJWMd0RPAKx+8HqqBw1gkyVvuY7BYWrk7Cce
4WRsdhIdA/GT3FrSzXAR9PA73bs9AzeOMwtHyq//dzqkDgCSPdsYl+SP9ZsX8FZYCjzbGOzK6lIU
SbPFVowg1FI1Ly5VEmaNtqfJ33UW3+40ywHY/8vxZZA3tUQdGac3q310PJ2c82auc1W74+l/RnJM
zhSJcAWs5Sa1niDth/cIIfjslzUZGUVDdiP6h/RXZr+hiH9VnDbGBQDyBEC0C4nwlTXnaNrWSEkA
zvXh2qoC6G4B0y0RI9J1QC3JORB2O24Kqe/uhs7qRzWLqhHshgmhwkBL/RQkKBhdhprQaXlsubgC
zVDkfJPHGXT5MyV5cp8/5yJ9zZh0N8acjx+mCxmskJokDWXeErd21mjM00haiK3XMbAcQSpBn5IC
5n+OUVjLXVlo5CQ3pZGxa0mqJiYAv2iCcV0x9KPhmakcK3ZcWD/RKL9VM3bGodCDBk+Azz7RJK0p
agHgOx3qAYmWXA1tWP6rNuQmeI2s4vTQTK6wjzO4Ay48UAYre07GGsLsnjo+pNHCHq4QRkUYvwu3
/qn3E6ksjk/mmMSYoL4244/K9fimVoR/DSU+yfW6AY1HZlrsC+OdDeG1N0giKsQbCx+vfP61KWzi
DQRSTu2AGBCVYOC47H6TbVrGEimlh3//dVH18twBlK8yYxuAKZHbMXhcahXjDyIfnGL0X9jhUwS4
4IcCH29kVpv7okZY+h/jbEhCCA5R0n5YD6VivIH78SPI9FvIEFf8K5EEv7Xd1MFgBYFoTWlRGtKc
oTlphReaMNWmUX0CmMn7tt9qCrfYWNCE9ASEJS4oN+dU/sUkZhg/Sw/YZAozsFs8aPU/7WmGT5cs
awWuxWbf28gxgyqHOipCq8mBLkQVwFF7zQXp7n3sk1ovp6FvX85Kxa0oNPmskkKtYQiAgAYnSUiI
RQj+wfbo8MhpUC8+w0u38CM2ORvHfL9OYReIw+HmKnyuceE+95Mgd9cIXYWJoLMPxU+ZQehp5pdV
ZU0l4/vmv0Hnzu4XbbiKc8AQhG/N1/oVX6NRwcYo7mKOHwb66dz1Ytf/RsZ4OPm7yFhBW+rLM5MQ
8oCm7gHLCAFI1O5wmaWNbod7iVmsdiabEAeAz1YcuOFve1y5/ekpdwItj1NyvRgIiRBbxoRPwg9A
a91TZ67+5x7xrjXP74VCBlshIOcKv2sXUrjGZSPJItZug7VDWrlEsCA9bUFfRbIB3KtoJIjf9YjH
8+vcrduV/Sru+sUwYL1DEHwR76ESMiRENxxDmUAqrQRa9cWjtJjXoa6d//ZroNkmTe8HYtm6rwer
hdrETc5jTToT2fRlgZxI/rRkBygfLu0llUvYn6AxEBAJW5mTIIfOIs6d/WDJbTn00fPD2t4DZmmM
DiZLdCesVCi8esQjHSj+SSxzB73Q4fw5RlBq29gGDeOQtVAg4snmGEaRRvf+610NFTH0RRxko1as
QmbtrZzkbsnH7UKYUqniGkJfu7cbwt0nAvEN2Zlj4Cb2mqNd2DMErUBDk7oOJiSu3NEMdXquxqQ3
wPQ21zCBEyBoyhPh/2ms+vQkETnasoQCE6/xCVg/0E/E7Bz1eR7ofKFu95hVelkFvvU+TB2kvAaR
CAStNP6YGiNPvrvq3iTPgoxYHzMlSImttYd4ylw2I1YfxQqbdqOwW/gQ8QZn6HOQHCGVLjfzd7YO
RSawCajz9C652x5XPBa70Bp/5d15SZtcx5R5BWkefzk06L1AisL8E6nf+KuBlhKBthkyF0UEALdd
MT7eLbA3x/FmorVK1ibtxH+dbGgJqAyNqrjt/vHDrGi5oQTxRkdcGEwp/lfQD4eYLv8zelvD2Wxw
dZRhDU/Wlq5Y5h7AgTHtKNjLLIeDgUdGbNqm7vYPoIm+nAG1sT7+frbRwJJfLMLCB1uvzAiZUtOD
bXYyq2f/iKMG7OBffYbGYi0rdYJULyODhzAyjwoPA3qb3hZmFTqZeCqdqtVUsQmr4bVi7ULws336
JN+zYfCHfHThFxMo1hkeoK1jRjQGkGjKmmK2QUou+sU3upkhBmrkRzvrRT3p9b/d6M20dVfNTXUn
MJjrkbClvtryD5cczKFfGz1mzaxX7ql4Jwp9exq1B94gLGYeCD7N7A02Ig2Sd08TZmChpgDkQAD9
4EnFHA5ahRMFK02m2KOLi/m4/QS/3BzbtCMkdPr9zAyC/NfeqgIKe7/mMzPxvvK28L+uGxskP4hM
q0jFdYtYGX9hgt5Asqei8HyobDn7xPd/fSzd8zylU0kHhU2T8KI71Ej1hWxPYIXv8S4t2K7dvp/e
Ufdq5flygPfWwu/XIsuywNuUgXzun1RC458SkMr63CIGU4EFZewg31Iaz78/k8jK+pVrqMjKodhV
xhd95mqWy0rA/A6jV9SKFSyj6uGY3NAty44uKAZj1GiCcHy3SoGc1sRZiIo5gCaKZMeKUKndi2BD
N5/+pHc+UmQRrjOwIbMjCNdmppX9nXyGgAdzYsXiZ+YiVU5wIMbNTE9w+hcyvZ0sQjrZFZUWRxkV
hyWlO/ukI+CSSk1b00aPFQZrLpyjxkX9zCx5WkSs8xg8lMqWW8kNdn6zvYcYNRPwQ2eQ2DotjDSo
eyU9gHCs9XD/qo//6mZZCqiW2uKe7as0QKlFt3uWHoBpC9jEGT9iYXRfk+RjzNLuDqe8yiCmfiwp
PHCgCxmBhsQJxtfpah1iVcDM6KRqjQ1/ybK8+1uPQx4j39P/EOv9x32n2nFN8Y65SXCuO9a2i+yX
YPrbvbw4ygccqa3QeZugcp0NkeAxugYCppc5nR2dleSJL5bmdjywNDeuOtmfYNaI3vsXXT2V64eY
pZ19Gw1yFXXkboj0aOZT2kt441Jn2R2GjCTx0FvnOLVBvQ4dbV1Tl7/wuBeN4c2kkg7SzVuI6Co+
H7gu8ySxQjBdW/7/KDdUDNhc4UMzRuXCwPqnJM178/9+pBQULZGeJWSaliDDl6KaYSEZCTEaYcMo
nNy0paEinsr7bVhfe0OUy12ocFrG2VOZjDGygoMiuzNVuwBVDGbn3VGciGyya4RKo91T6NTG/2wf
K+drxAiLYSzUZPLAjJbQ9MbT0qQ/McTPmWl8tITvU+zc/9v/WrW7cEUcVe9YlBDytQW+hJtAT2+S
+sE3xFkdtJTjKM121X11mTYLLw94wKVhzE+uzrmLwfDjVc/5yz3LhXfCdglmoCXSNLwt42aakrWT
tHzxxGMlXADFoCCHF6zklLUWWsJYMQ37h2DVqJGl9W86BrMJr8xJRN1z73us2kDrtxZRToMN+B+r
XwCm+45l+a2sbv62F+H5stM6inP693cMHDKGCmqEs6T4qpLnID3hA/1akS75AhpwV1nY3Qumfz3l
eqb+/djMAMRAC3UmzeHXFmu4Z44nOi7/yRPKFT011cs2SB1SN6opOofiR1jF+LAWhIg/CMhcEb1s
weAx2wq6gJNW6qWmZ00I/lkp//4aMWt75q/UXlVml5q5pnU1RbF7QV4CH+EwOpVDLTguZk33p87L
6QpfReGchj403ALb9PZsycCrMdbhgfTWUwCYpIdsgKUBpTf8Gef50PuTHL6R0IDjqogDfcspNJoS
Srvx5nE8Ir5QNbWsswLHizoH+iCShQ4b82JZPVh4CR6x9y8q+gp0AwlLBnTHOryoStol8nDlSbD5
EGcNHPZpadln6qV4v5G+IUNfWJHtYjm+O95IJfz8incJzPz88PbTcbObK8byeEutiZUnMPWwi7iF
hPBcFHtg+57gPlUFHaURCJHUZaj6tbKvB/N6R51RbSE2LOAi49OhFRaQEo4fOosUMq2u60wJpOCs
NY3FlQkZEdpU6Qwv2cS7pP+J5Yr8I+uecJj9sUVJgiCN5djv5uduZUPcW1aGkUwmqQaa6m45rCAm
GqCk1l7giMLynr0R3fO75nJfjP5wgn9m3asDlp+QLNibVWsfuLNtMfeRhjzMHPfDZE5ihEKz+BFY
EXBHql47ySCunSo2kKfwtq3C9WEguLcNVUJYqzRv+bMipG0Z8XnXZv0/2tsQCnY6oNPr67GSLUXW
fFhfCOp/IYItE1eQeBigu4M4SYGVKLNeHH5ozRVTL/Q+dNT8E+qAkIhXFUd64EipeP74wP0580La
qIqDADfYL1dwqU9z/AjzzFNiBxXtu6F2yLi03dFExQu8H9AcQSV4W8kQ0o+UvrxdbzzKN6Oiug1z
sFh7UlUWigpUA2MPufnkqUNpeoL5gOtusEpUY9JLAOGFLj8sqGiR5oiK5RH12/xWJFeM6+usMYje
UBB12TUOnbio1/TKfh3/lJmY0vscGtFt4ZAIGQSlKJ/7jcPSpKcm9cE3ounVJ+p6UUbq5a67z5P4
Bgox7G521jHf4KEh2yeUbkwSkSzvIm0AlLSwM2NdiekGA2TsHuggUSUklpXP4ONwYjdlfpoCqr/e
HoxQUdDYz9uxylh6kvXriE/dQY2AZBkR9AGD9Lhqwx06IkNExS5+FXdIXllUQHQFbgWMFi3T8ZA/
DX7FVEVGAjWrYFz/lEPCaFrfqQ9cD4GHN1gN0YU7wU0/fZ0PaCDPZW/gXmE/LYTvvZHvw317fEfo
U4FOp9gUaPqyNk/2/ebjq0i4JK2jXFo30EqQ3tLyJvf67hcMEBP28CeDJjOMD+PcLVn6AdYox1sY
JsBdoiAm9L2myBcqv46aIu1p06HrSu881foyqhUCfV7MxWcNT7gb1ns9Nzux5+hrfavLlAQFjHLV
InsPKixzbgzP0vbMZNrVXI/kYhv4dGuy4nXUkxxBqPAKDGx0RufR1orHB81u4PO+kBtWYVnDmNfi
/dagDiG9lrDQ5GK1NkR33+gQlzecYISR7RXKEV3lKiF/lTvVf+aJ00Bfw4uSY/ribtacUQox0XvM
FFVI4Yr5jMe+MyYp9WAcB2iFuOjK6TZpT133FxtxJ6ZvsTLu3EBBLHdI0i43mzb771GrvxOGUNyY
P7Fzcx0Qw8Nj9/CSGcKTe9EafW8cFSOawBAIcszkUMZcloMG4GZOdNffw6VFaMNNl+nScj4Dn8+T
fDR+xb1F1VEHC4Wvu7stDpJpoQzDJLVqm/WHdAIbIbYq7Wq+daxZQ9rFgTYRSNlNW8ugj6qfXjNJ
JdhAibXvAYwNUn1F503XuBFm6SOAUHpq0qpcDRBuR0yhSPAWyTojLJ7xcs3eSIuzbfSQhgy8su3Y
teKPmdxEsKGA2iuThZbJfxNiq5LYdLTnWBDi1twElVQe4UizhAunAcznglshYFxJBlIQyJOePF41
HP6agwjz2NSfvrcm4UusPJnBuMTf+P2sVoJpYy8qIuQSYsc6WU6GOInkT6NSMLGb6KRvOxHwQx19
4Pr3M5DojEXL9V4+5mc7U9AEzwDKBbwH23R3bDb2WTVwCkYH6areWNVj3/JsiUd+ekMOiqsPXYY7
ltYDsnBwNZcL07YcVU9ZQ5q7X8QTK+LrVtMa0g4+4UpXoRII8ydM2Rkl5K2En19Kl/I2kQrcvnMN
qfLiRqAdrAxZENfHlPXZtbR9HQTB490RokOixqNCn3XhAV7d2Obif0pMi67gqqVYkpPGQjTn7sGW
nZwVAn4MBhM9SjgiADGYYE4Fhts93DsTAYthsCDzeQlftyfuyumikMjL1I2Jm8Z8ON+tlp6HSadm
h/ViWc64sd4l5UiwMlw4c/eBrTnn43V2BbAgeA55EX/7fzLu6ZBwmKPJMCg8HELk2MEkHPpLUtQa
qvs4pZFHi3nd/b3uFaNp+hsly62xA0hlLUI/f+YYSS/NDDV76bydnMMnIyf9fl4mRE9EdTm7/vH5
ZUeTmiLGXOl6Pf0ZwUmDOiPyWYupSoxPtwD4uakuZ3OI8dC7bMIbV1UrP6JjLk65V7cVRP6huf1o
8Y8ZYazbfr0lhJERxLP4LD8U5peG6/LN7GYIzC6JzQaueWUm4VNa3QwjjSUJcMtbFsiUHonKQJnb
UOhE/rBCRa2mKQ7A4e3fQBD8fjlWAvQnKVA6HGoJa4YGg32I8K2xBBGbV9nnYf2jHNlAyVxiluxf
50+GyItqoCXWxrnY017KCpvwCmLStWIYSigF8/yGo+MUi7XZyOBjfQTLOeH6ufKkzWReQovZdcyA
KJdJ4/mDrhTBluZdXKEjzv+S/ittJOkoASiOu4aPy70ZIoxPkSsxecxq1e+5Ry0K0CxZHqu1z8Nq
y+mIDE64IoHdvBKANaercqSvZXujHHlzsWvzCsey01AGqFLd/knc7/6mLxPjxT77AIne3/OYYveE
UFR6lW5PAY+Lyr3TZ6HPyIJSzCx6hGDdcKWpCveY2PczwICnT6LSe36/Rrb7F6OR+ZlqApU1rWik
88u9umUANQdpKWgvNQDrBVkNvfoCM3CqmXyYgaeaBlzxkic+71ttlq8PmFd1dH0Wx74fIt64Xv8l
E4hH5prMfOeDGqa9W/XYp/yU+oZegrksz5FTa1ZZyNs2HAotRhl1u7dO+8MxHq2okQyIA1dKUeDN
vQCQfOehYcXxwCJktKQ2CQW708MOP2tzeQfTq04ctx/tBWhJ1sCSeoDLMe4SVxEATPzPCiwofOQ6
PaVCP7Y0cL5o447c54pgWwL5SAZSX2wFzm1hDAZ8zbwCqv+tVuu2PT/1WzyfBX+j3bSkZ3gLvALl
qfaFaMBkJcnBYxlNQH+/xMlseeaFNLO6YpZ6n4Zj03KXf6c2JPuvHBoz+8yHR+vtbKQ5uIdpwPS4
Pi17o3Lbn9ykIH7PJBaqjSQKesCQsQ6mCefGVpfa5KKQlWrBd2BHVuzaphk9ELrIgSkKbx+eqUQg
c/MlZ8Xwe6twUBdcTBFDOjhLEEMLXBmXEB3mp/hvfgFoLV9ccion7LLp6hmt+clnq15RYhWoHkQX
qebRSojP243aXwBcKxQ0uFLAnHoib9SftmuQgCpt4XqEyrxPy0RSdbYPoRvEKVmeWQ6UwDXNSv/k
SUrHHjWUGqzP548svo3rVaUzxkCBjn6Lfe/k5SvnS8X6Vu+oGjr6ffjDu4JjlXZxYlI04yAYgyqc
t1CFRGsY4c0OAgrzCXPJa9dyfIXv97lB4EftZgQCf9F0Y4SSE59OMHr+yRzBOeCTVbcTj4k90Ff8
J6I3T+Scze+sY8UGgneMKZeaFQTEqEZjcTQVrgQNg94gxgVLxoQ3hIyUM/K65+M+0mtxCwqaDqGX
MF9zJJW8a98xyI8OSrTHHcOMc4HrAjw/dQzvO31RAVgbw1Q42qNaeZ8o4NQ/F191KcgUj16O+ZiK
jVK19J8o3twQu59qePC37QB8cBhIJ9FCD3vp0KJIP7IO43jz3qhYkNflBKKfrY4Eg1Cc0Jv0Gv1R
2DivEKagU0cGdgwYnBNtxUFa8j8XTDiQoXjRBJ8n66S7KV0rHZMOOyD1+QjMlj6TijLyzUnzyWml
6rCk4p1pvLEnolc73oCnz1AxMGQCyf4y4dyEM//OPYDMVAOkoqbeYXCmdRTp4m/CSnVPStcAfvtQ
RuGWZCwxpb4idDBo1p6fk/YwNAs6uQj6/fCa4+dbaVxCIUQ11fPnCYDAQCSwwKLzCYJ6t6TWcxIL
pxZiooz3uXyw4dYuqY9ZMwh/kwLgBAzs09gW0+Ft84TAdp0ucGeRYYIwURSbSbgdkaYgb/JLKLls
Iib2lmyozE98GocjWqi0BIKT5rq1+4A3EbFZiDi0NCvo5v343ZFGhLm6gYSsNa0I9amZQkfezk+R
RC9zzrjfAELc1uBmOlNjuL5fORxn/JljfD/rqdKvSPV9/Fn5He5UKfpXjIJmXQbt2pgGaQUUfjHi
BXh8LLF9PSBy8KwX04Qs2HLm/3cFaI6E0P1CLEiK8LdWej1dzgTCI+6t4ljEul6vm25ERGBEAESG
B+FFo4hrmNusl+WA76Kv13rLdswlBEwcW/Fcl2eeXziHTiCtdYONXXS/9R7VPpYbXBG8oJA2HqyA
MgN+2zAynidBEMBroy/k9kzI+/ZwvMzSVAATb0eba8wqbBL7WpTtGnrtKEoX/gCm2cKLxjdeUTX3
XHeZ2Bc/uYtOXqzBfHdqV7MLwmurhy+C1sbUAnxHUwRn5RGPRn85EMRWT3BerzouDXTltiZ9uNhe
JvZhzqojedzDVbIItgJakH60y5OwvTPZs87TCwSXgyXK9APU1sGRCXgsf/H3drtVjZJA2VSehDj0
qsg58PBb6nzMXKLEWuSo4bRJPWRsCnw6NSQK/hnHTyIOPF8Chg8lIONCNC9KDvhbwnUu8Ztdxxdo
mDzVWNBctR5QoIre6HQJyKSt8VHYar56h/rmftL8TjnM1hWdDIyy6eM36HTQ1rr4vaM1C+4qNZEA
FAsjnaXIpOsgoK7KZU0vLvo6Ik8/5fJPpoGDzAtEswHgyrIRzE7rKtgioKGa9+VXEE17UCZj4gzv
i3Uk+/gsWV8pLPEzrKzDyLI0vBfqrv9qhhICMP09VAZ7IJskk5SFvsqsUzeq1EvM36oyH8UiwDiY
UZPK3AnYDgGvq6fmDuXpgLsAugSobcJc50fYhpNhqxYjYIQ360ufoAk8R9BL+Zk1RRRhjVLQoQ/8
WhCdsKT78C8LOBZpCIH2JeeBlI+2E6N5WyUBZlMuV69U1tzAHk6QPt2ujjacahEB3MRzqCo5cDPM
EP1pak1lrc1Ot5EKIiamDw1S5vx4OadQKC9auRL8YHIy5wYs7ZbQCOlSme9JGUffRSdohuL0zefN
i5E9/X3tutDcT228ogN5KlGQwNXyC5Wj2k3frp3Rcc4DAAwPf8tky2Ndv+ysBJKXvgEtxxZQ2I9U
6I25qBpJzwgB7JLnO/2gJviOQwBgM2ptPJyiKCNFEsgyeoIAwSbXSuLHlmuJIhVr7wOpfyTQ1Tz4
Bg1ZAu9iPTKJzdRMC6fdTr9d0T99mEapwWZSBBIfl9icoZKxsgp5mSNlJKkP2Vdw496a/IkCTsi8
+px0EOSfakGxxBcrY+jTedNdI0WoNvvpAohMGzt6F9wZCPFK6Pg5HoR0y/1kEYWk7r/j5MeW7xEx
0HfVrNrdU3DjA1kUtlaVdODOzk2wjt5x2+FFFUZ2E4xe2yR0n308vj/SAj9cALxJ4TCSeOtY9sYN
hwmKfyUKSS5hEiksBDD4sAaNhr1sC0B7e6zFB0TvZKrsvA+rooT8rXIEco7Dlmv0AY41O/HBoXT7
H76D/pGXPEloe8cFB5MUSQYdNuuyYoGtxjwFczZ8RRx05g7oJnLN5XJV3UT8RZFM+aT6Q0iyL7tv
CpF5k5ncWNu+oXAoF8SlNSJH/fZIdA5lSMh3U9tfyoFOt3JpGvyL4npyhwhhVJ9ol8SgENw0tNVZ
V2u4mbVR5iLSbrxivFfQnKUXwMNc2jWzIpLNvv5ruSBK60uNvgbiPGHP8M1hydgbaBfoTwFcWneU
GtV9ZYCPnmh8TAv8Fn3b0mAQ973hjn3v0+i1BmFkvLCZWb22GfWOnVacH8CLstP7fgqjKAgl67+M
cDIji9kAnR96KT+e1YuZnlR5dJPPQa5xdmNHBbxYaATbaR3/ktl1FfxGBl9gKO++Od1ftj4P3S3l
qoDg2Vjmvl3uiW6aoXWI8i7TYzVv3+9i2dHSS+VbMp+c0HjoU9K4idW6B5Y+4q7l0U6qCWLDg/G+
9tlWgElWDdLs8BT/Iwm2jlVlaI5hil0ehXxXKUzBvyolk6UQyWsfY6Zs3OpBhDFLsC27K43pFwTo
fhQGxzJuQC9IckG3yeChn5dd6I6HhYzSyMQTOb5HEfwQzbG0GD4EfpKyyGrevtlQGkc0tG0wkIMN
twJ7Yz3Sffb7/bhUIoJJV/29OfxcOXhinuVd7XMGoW5TqNdnb/1DE33UXgGxRD90XfBV3gnTooSQ
PpVX5gS3GeGZKpXAtVUk/iSQgST3jz0SP+85Xj7GGbwFzPurgcXTvf2Cv4oTETytvSroDovGaqqh
m5W1Z/50lft1vpSHMreDjh0YT+bFKNkmck39RraQ0eUljQ6zH2qK5z9blkcWjXYNe61pBpfvWlxb
/E324W7UbKQLbweYoBBgbpwN0M6i3rYEKGXRaDPKUefX/3c2TMDWOBfK9W4ZD+Lo+EvGiCynep0V
g7dCgSNMbtkQPHEndBpkddqTFEwmDwYmD6mZqS68OXnUEmi2QwBcrU5BoivJBESQlX1jXl0tsADZ
zjhVXvfORymgrZU0z6+30CkXDuG8JBuOZCV9sGXMExh+WLJA6lqvHXgXxFPW2pBB2MDsyVmkgA6H
mCKueP3J05auPbxRrb2+H+VAW8AA8x6PXZb+hEk99In4L6NCjmusZe45dFfhYbUPOZbB9el8yOYy
MwPPmCnZ/5/wIEbHb72MZuV0J/+v7oDsk7SJQO4oHRtif7LZiNbR+L17SKCZQfcuSUeA2WgbHXTq
s6T4tkjfijSpLBZ7W3QmQygcKIdp86o++tnxEjVApWzVn4TLGaUXZ+kLXY5SN/urZb8sYiMTcXm3
XETIFeP1Y+BVljrWovBNbOdobiQB7ZDnIV6nHvqY8MJpZMvmI4Nrqf26pMiY5e3nW/rXGprZQ3rf
ngdyc/uTmnHXeSdW2bnXjh0sVwLDhjvU5XrdS4ufL/8UACCaiFD31+LvnGrLtL8sXM91NpLbuq2p
ehQG5yFeZ+4aotKqKodl03T5KZ2vIG0g+1XHq7qMDh3xH/2uf4xKEeHs0r4pJpJlJL4vm3GJ22Ox
H+A2pW6G/VvvhAVLVtisE5PnULD2/HNCjWeCIw4FPAWvpxQ7h5NAek5LCsU4bh6QVpEpUK3r5s+U
0JhtTGUjaB6kR7hqE+Ne+gL0cm4vD8Y3hybrwcty/cBGB+cPUaws3B+4eBiHnNtt4nwec2lEGQ+C
w0gpfogxVa5qOjP4UJkVTycVHIAO3L1l08sH09FjipGMuRPPSdU57WFDLr4WPXJ/O9Ki56JAQbaQ
vK2bj07yoiUSZRj2MFghvXI2J9xLGtIpi3nK0QPo3ypv8sjXHyfDQ826Q3yNeKd1EMH+U7Du6+dt
dftMy5IzsqaCmDLLb7bBf7sZzcEimIKM0/aQgqupjxfqfHbzTNzSuT3DIaLaEqKjnNbFZnO9IeWm
1UM5g1n/n7dWjiJ5S1dl7mlqrSupMeCt1uPtwCxc5vj9shJxXxUgKFdFrRCoLuxjRM+Vmo8RdlEu
xnZ62iF5WIwlRzWmt47hRv036tGWcqnzIrcQxqhNgTrcKkT7d4Glze6dy+Wiv8MfD1JAokWiSdEJ
BBNAXmcBke1MpzzAaHbmnlD0ua//pJNSA3IV+kGwZjIDifeGae2R7cXEKol+xdFhzeHimaFsP/Mp
b8EHSfK1Abv4F15tKXQK+aZoHPKss+m4hVkYjgv6MC+5fIrfQWhyEbBwolOvAxsOrnYyT6dwVMvo
Msp03TSMUEodg5p5nlXI4GcVJXBKhJHCD5o4hZFyVRh4aGSttZm+YDMqYpkWXKvjC6u6s23uMsTR
0o0pkSpMS9R/VcCoIGT2E6wrEiZC0prsGSQUYulfUyTCDsnls27ve0RY2mQ/Rd6n1LIbObouxNmP
9nzpofdKZx85otPpRlc+wBxnnU8DeaDafzj8XAqltfIllupHHhJYUP9lIC1wVrtpKfcsdeogt8Q5
27SG5IuUg6GV/lB/UmEq/7B+KSnixcISLKWLdEFVJqzYB3yWTe6bZI19fETCmg8wfyDnzLnucHNc
SQaicZTnrpCcmR3NNEt7ojAvdhn2hh2tnuqJx1mqfCezrDey3AXwq4yNCW1AXPLsgz7+Q/OsQHjl
5e/YL79AflKz23Az2+4XtLluASkxtDhWM6KvKY8AssowXl/NuQrlgySl7fDfbSanMjjGBi3C9Z/j
PnjOTQ614Fe46VUvJFkDvt83FvlIcScz+uIUq9pHt9tAA/M/5CmdUKtW2Bfafprin6tBKHDVNvTm
oDX1NJGkyMZSfhm1ieUJpGSAH3BKg2Pn3molhlcIvNEVe6GxdInhBZG2odWGbV3KV5iiGI44s0DX
dvFbFseWols3Z3gi7ex5oFIXyQfJiqH9qRgr3BDtWzd1j5JKWGlk7lkL5HaOhhApgJdJJrLLTNSu
lOELa2YSHU3l/SoIHfBO16kOj4Mg4DZyLNdLvyZ2wK9zCWW12IW2be9o2oItlPtlUNoL92HbjRye
/tsVFFXFnXzu/l1D6AZIPHcXxbwx8lOL24PHAD1s0dj5rkzDlTJxROUT4o6Wai1UAF5zB/IzTXvu
KC/2ihXzywTVdwLdBhcxypWB8+vcpOnYYBhV9nR5kHyfeSEqYa2w3J8GuezlsLeRV3jHJ1L5PMhz
uvVkKeZ4XDx4WuUNTbaSb2eUfqZccp2RLapHrpeC+gn2V1539qifhXSY3ZWZM//WcEI8ND1VRMpB
Um1iCPEjhxZVIzETrkqrzbXmaEa1HSZ5yY3D+/fcQYbD+ilvH54RybdnQby4Tc+AiRAsDyawlpZE
PQudqUFPLEeJzlNnMz/qoFSFIwgN48obHugKfkag+QwlXlommedjox4g8BXyfdFKrOlaHr8laGwX
3ivblpStKsUD7qNNfA8U+PQyq+CNRBHxfuuGxv7taYg3rO4z1QXodpQFVV56Rc5l6krv7hV+CPLP
V5JITZkax5JwuWMACXHRiLXpD585VFjLxzFuDqFcNkegc7BHAp/4UhOI8BFYEDuyLIzBDC/9/hs+
trOtvgNAPhmTn7+loQU0ReDn6bxrHOzHNVEISsmLjYKcnwJIElHcDyPzHg6pe47D0xoqjDS+f+kM
Zf3U2mUnvANo7DRancpECfHRFUHe9AR3h+5XE2JzG/Mm2NAHgBXjkD/4C256dO8y36EFy7K1qkdf
3WRd8dar+P7Ynfv2NPjRaCDFrmkOHvbfuc7205pL4YuZtBx8AGL3d4p5jv9+6nzjT8MzTTa+J4If
dlZco+hvcdt/+KINY5a6+l+Yb5C3W+C3zRho9FSB0k1AQnaF4CESHwG2Ur8X+dVhj3vEmgSWaUYf
2BMvueGwH2EOr6tJvqLPyMvdksrLoy1OuwLHcH0XhwpUCRN7S/BgxypPEF8luvTQStl6EbAXcmCA
tFvuQTl1SO0JG5yc3hHudmiv8UF56mMN7Tbn0CRLqFjM7jeBZNaD0+YHiEV+dNaBfiyNVOgtua1W
f34wGdvad1pqlAh/YZpb/uergZil6zczpNbnXbs9CoE0upzFgFiCONHbXR8YcOd0qRczWmlTIUxC
L/LIlViORpmK3MgrfZIy4CWEvK8dEl7F3ybFDtPeRD4Tf8Ylg6KLqkby/dJTVKacVj9k8hVLI/A9
YqkchQu6P1XqMm7ELw2gwFYdDQ7JnxCxPPJqaz8U+p4bOwse5e0f+ESTywbULy3oT+vL0PbasG60
JeELdYuAjfZmo9yBo2rBuv/7cZMMsJwPSpIPN9R/ZgvEFQV3pbdN0xV08uBeAqGbv43gxvBjsqoQ
4/bjhUDwbkV2jvNq5F/yLlnqBX5au4BwLQyyOQ72UaF49Pj08fBSB07qiIgmzmlmxaoDDWc43nRV
eWXad5LzWQrzX1za5rwSUKTlS4wjwkXEMI/2LjXhUM/MhQ8nAY/VOT6gxWGawypPS/9cZmMH1FDc
0D8ZX40cqoivPNlv31zKgQpuVyEl+bYeFimC5Pwi4ENHiE0gOubVcYhpGZIH5QRHkupgns9TLEwP
70vpaepnNnZduqXiGU6aTYpHGasGbdRroW+JDP1sabOrk3AFCdBmElAVq5jIh6AFgZQol2CnmdZR
meUBiPhMmJepPtLVES5v6aRyVpm73mELLg/PIErWa2Gc9rdRDE9IVzohD8w51JilMRznIpO+JH7z
pHOewfH+5GUCA3BYted1/g27T1CZUB1NQw6kGtMbtql8oWegXk/6sZT4qt/Nwxn+nlrTL8XLh+Bu
wSuXPwhvCD5x+SGVkA0yZqBCLf8dilVPLdBNlbxAgEoiYA6lr7YRYZFYinJ9p4Dmz1/YovK5YtKT
ms30C4cU4Q9V1Rkn4e5z36h6rM/PM5U7+E7azvOT04VcKvaVHQgn7SIxZwWOhk2VLxnLYFIEdNHT
3w3pV1akXqg18Z0Ipqe6aQ9IS83tPYdjxzTNj2cPWi3oB8DPpaexO7QmEmwhONsfDUSeeGny8et1
P20jew3MgzNVYSjWin3q2McXZ1kJaZCGPban5iS6uXzRSn/1ayOvTceKeCjTvDLH4uRTC9niJtoM
RKiuPbXqo9Ak71HILrJ7zNRt+SLC310xC35iRQ/wbG8PoQyKvRt7VW4/UPcrqK2A/Sb5SjcEaDW+
xvSlby4Ut8AYEvi+3V3uR3HBhnA+fPdJomJY+eIfj9bB4IvmVtKvLFlmlxDaE7FAuNKa+1LJy9P7
d8AtM9FxsoggLkJOqSG2OeX2Q8qbUD0Z2Xz90jCdcUWb3SFGw+roSwWhhgoCsw3sBnEgTEwBB47q
khuRZpnlA+8QG7fNqFmLyvYzggttchPWGfAk5xosSbaxgIQ2Sfb6ukteWYozTEo/qZFNzITINb6G
uLLd7y3ikVSIHAWvBag9WFMV8DBYzdJOxkyxM3h97NDZYw8ZX8OVDGCwWLOXeYvSjkqvFH2RD5BY
RGwd3hZyAEeEo4cuuXPTsHmMKvTJnu+MlFi2MhhRK5MvV3quf4YY/Q8K4yeYB9cCUr7K/cfM72eE
N71udvgxBOotKIWLUSIOQcSDsvRwDQSHroNp+ohb3bEM18+qcM/vfZyrmKvW/pL6g2nSFg2rmazS
Z1SDAOIGQ6TOZao5oL5mcnESjPeLWRCMarDDFHoD9L8roknG4abe9EkRdtY71Ag/EB8b/EU1GRJv
ANoiMnCauDxfZkrPuLjr2eDJlol4X8G/ZbXWK+qiD+YmA5FenxXnWEGX3xbLJnMrtSZo6cxWrUM7
/3JKSxRVVyXjuEgx1jIv3Mgte+k+spxhmoKYlL7fMpcqTlqwNI5BU0ryVeNYUxpehKoDIab+Z+Zn
ODO21LmJ3tfiCjdzRAnHXFhUxd3VJliURDakCiEuBX6mQUh1N/8bSKGRzs9fg1aEnVTg0wIbtMEl
8F7+luPSLZpfmgHFhs58cju4S2AuRoYZQz/3a/OwVwBSc+7v/VXq57oUau5fCFEUp2cDPJ6ObKoP
zCYL/NFD51AC5S5kw1iDExmaiVplyO9T2Lpk9+Ape4HEPDxAjUvcLSLJhMM1Qy2LrGSx/7X/B8rO
g+J+td4n8btgZRrACIR2SsnVqTPn50ReMNmFKmdYSnQgl154OcVokVNsNyVuKcu2avo6cB8r70Yd
9kfVg/LJuYVmXvs7tdBzYfFhh8r6SMCPeVsgcLhMK2rDlZ1atiHxnQNYAURiZFojo4oB9FbGHWFI
ojRgC/eGvkMNT9pCwAvRGRu/+rihBZzJ47JeHbFeKfUw3RPples389aq6p9hr3yxId+xJeXEKawh
wqWntMsg2QatQQ5zUGzqBgVUBzR1dwkohcTJoiJW5z5EQkkdHkeqCXEFZcbSVvNhDnlTg+8ppni0
afcOHGOSMDOvx3rWyhvDAklaBwU4AOt5us19NOKr/OGSkYF3PmSZQxUJkbBx3GhVxAJlh0SH/hsg
4kkPLljzrgTgVEl+fXJus3hSLQQaFx3IqaLN6zW5+467x1mOwoWBMCpHi19u81VyNJ1R/7cb21b0
i7Ml237GuRUfeFnl42wbOlbmSZU4XQISK6tlNS28X5b92xITPDjcqCriHVNY3iOtDweo8gyBjSCw
huNCuoGrZ1dY6MoqG7HI/e62QUcldtC5fuYVJevesvKoC+ykQY3LlMnvuALpQH+wqxSkvlaQqDU8
qX26T/G57T3rpeYIxThqrOZuvik75DtyToXKj+r5hTBYdYwfEbJam3ef4ZCHASu0v4czjUV1/te6
mzMhxWBzN5md7didPKE8QOZz8QA1uqv01n9M0dG5jU5+DW7ogN8A9493l30Nt/c8mfGKdHr307bx
Sb2pacgn7+b0rt9V6e78PCKTwkEYjcCJx5tXqPPTfh5xbFQ7xYP2Vb79vY5gk3PyFVJZrFMzTzqD
rGEFTgE/vKCbq8siW3D1IioieV6C3YC2UaCsVtdR93yQEMS18yv6G+Zq5liDFB+r3HAT9gvnT2vc
bLQFHQVY9tsew/2GGvua4tL7pyPO0Mry+uIxHTRlOmSFLzcizi41ZRV2cDG9KJ7Xu3iNepUr+AEA
SmxUyuCNgem+FGUNyE2/zzjCfRQUbZgyjXps3wVqBBvnHoOLkK+r6IpPeTc5J/FBpVSyhDruc6NN
KpJ6qO0bOBpSyo720G2QJjY0No771+raDg3N43WrX32ZmVcWL8j5blsChDAEhvus5quCVZlR3Ikm
1utaoJ6pms0BW0MqXRRSy9HJTwtcRfT4+tjiA8ZvGOYrzTpJiWeV1ptFy6Ibqp99uB66i64T951E
F/13wSWZRttkLogMi08NTHChAVBgQxtYHCMmD6CDbuC3nuOzz5isKGHvoskXAHLCt9bUyKpffX8u
yhhgG9d5mxLaaqEigt94tGMKdYO2x4nAaxBjh3gN6QX9TlxbZ1UxsA8hFlWniJQjyoNiyq5R3N+r
n1QNUNTVz1lGlCb9jFIshAAXgRTDYJQaK3tTluOqJVUMieF5gD/t0DJjgMA+lpqyUmRZxJyFnuJS
4hT7+J3WKs2XOJw0D3f1oXQJTp0gq7SJ+cf+ANuiX8Yb3+0qMXc8GzgL+8XAwcmV5Jnrax7R9rgv
iQtO7PbAQ8sg3eiwBWow8DJdTKUXPdDmhXmCHwdVHtVLIJ2BdsPWN3VIAySR1x7NkRqB827l5y4r
IrqrCvEjELRL0v0MGR6taNQMV/ps6u6Ge61rEPyFMZOG4QUsWBPRMZn4reguaznCR2VmhRerBoMD
AFM7G5MMjkNM74V46uJwPuIqqfVcoLMX9nt39lVsO+V7xSAcKQiWe9r1sCrofWskYkgm82wGLoVL
lnE1QVvLcinkDEh2S19Tu6kcBiCxAYVpmz+EEA12VZx9XTAKopKGdwAr9JNKBUcse7jP0hsHoKf+
IUFoiKZlnpL/U7WB+3XXaE/WIc7bgRfoNfy0nQgoXu4ondE9GlLEYHYYvnC7WBhW9kSw1zA1csw9
y4GXS/8YtJWIDafY07TnLosw1oVoq/jw20C6onxkrHaJyMjG3RsCaaAVhlA06lp3vbcrUCImR1GQ
kE8v+21jAnppUM+w37xQsqXgEx4lNBYMuB49K/EHBGNEUzq25nUGa60rpBQ1X9OFfp/x3WgfjuxZ
1RcCF0ng+zhGblHFibtOcvkb2Jaxx8YS0un84ECObbZyMHkQuF/Eu0a4IKs/b3TedPLUL9SqE5RM
Gi//VU7vZ8FWK3XALaf13ryHQYHQqIFKr23K3RHlF8tEpd5GXOm51U2bOgBdZwg2dNrhwt5GWFy9
otWcIj4vQ8IT+M6tBgmNQI6Ur3voBvSL5hCshYUt7YHmkyQHCxf5CrQ2I1ejMWTSil0oektnxqg9
WuncCE0EF4bcMbr7kXPJ46epSOtJJQsgStJOj2G22Zdr2B5ami4T4LVaUSJmWf4A29AcJGL2d1QT
V7UnSoYuMw7hPREdzAkKPOiLE0dufoDGH3iJxoNeYnvxpoVF4ZCtUd+npIrwo9rC7puStLvxW4EN
drq77oW10CQOVJGH0iQrl+2+XjGcAEZvt7xX8k6K/wAv0w8FCPDpsL4DRFYQQyywFZYqP+hegayq
zxDk41Dsd/khUT2DwFGi1QYWgF7/1tUTtatV25AWDn7pN0R35TmQMxzhboBUevepliHV3HiRzCzy
uEqmPu6550EStUTB6HEWZDSN+G4bLvQiFphdO9tq8TjYcX0SWIfZzjNR0L2fKdEgGtiRp/LqbVR8
hEkwpeFQtxENfB8SA3KJJ7sLKraIFl50mLV/W/fwgEepCf1RwL0bkYrbZe6w8zgQcCTVtNndco29
KnM0DYrWw6iHn2ROaxxgPdtE6NbPrqNqodTwPIgF03YbWePrPFdI26Z5BISjO+5/q3s4toNB1U5Y
cXn5eSqj/bPnzp6pUaLMIK0nbWdtC8cJanj61XydMsDAhfAsY47wFtFb5YRVpwIQ5k1/uO1gEMbz
iA04Ay+7J0SX9Q3w/bly7pg2ypl8566imtuw+ZbazhN5Klo7D9YXEmz+I2GYdSZ9vgfpAryHcWYl
IH27PEpbBmI2iNd4ynlHtcEGG2F6UcrC9OUlE09IJMjipb4NpuJ+mcmtjH+YFd+ff+c1nxEJRSAo
OiSBLM8duXpaFQyJGt2mzC72TRRoVsllLRnE7jPfPpaNi4WRetzpv4lvVWRiKxPeCXO1BYwC6BTp
YKUN9bVP7WwBUC0UiXLbvEf0ITrwItX9hRWSqALsVVtXlRFe3S3Tk1wJSAS7sb157Wzb8yLXdgWL
X44FaY6zQBwg3PGGcKFTQ9dpGI3b4GaYpdH3o79IA/5rOpYpaaDaDEsSE7LbGumVrvm27WK4satt
ErvH/LwQGohfzPhlyz8MQ2lwBUUo5HfRY2ige62Eve4wZKag2kqhFCi6emyUu3+FPsSaWE7qBs3G
itz0xwNEAN0Q4RnNr7mmfUgxrdo8Cvb0n+W7K1ZgCKVDlei0gxDupBUZ9Vyv5tP7GfJk7SQImAOu
3Vn5YnJ80suN9RwKtuQWpvSiw68VlvZk08GYpwY8WfJcuLM3+hziODddZ5VTxn+RD5eULANxe8CK
g6aKhzyMOYvJPcvbZWJLCxwCXiI5mb0o0TlsPydy2JC6Gsg749urpLWQdAfrcSCTwzjyVC5D1s0W
riiGwPWblVXabd8gdiLn8xCk9jMQaks2Xla/8p4+cvF/vwom4wU2omm6X/v12CZcEtcHuqcPkyu8
hbkPc1xOusLDMMyS0vqs6Btlh0bG0P0bEh6b4a5TxqVg0iqtmEV9pDHygZ8OLXHfBAF/ovXl1smU
9dw8vvs/dFNk5sb4Z8/EylXAloa4x+0Z+gDoL51IeMVgv++4CanADZNpeYiJDx/sOFOuYQPVUOhe
kjAd3E3b0FD1h86M+fj7Xfjmkl4WlceqzQ0WZgwLZkTM6wNlmzkvXC4iVpKnyZa5E8K0/F7NeutO
tXkJD0hGeBg8PDxhV610LQYB2xstfiXKFZ0zoBmnNPnEthj0+mNhM+tNcRr7Ow0SsEZTgoHzRqnV
amS3rf00pYJQXPIvr6S66zIzp6c/sFGXAolMrYpIi8zs0R5Ru41nvB7MAg/o5ON2irq3T1BGBoB8
V5x3fbdzTEQOtBCtOZ/GYJv7E6JQCNa6I5kfODEGiXeHEcSDna+HSbQVh4uJ2rWyQW4M8IN/ZmH8
mmO8fOaKG9s9PWthLRUhBB5vXA1q8zHK/tVSzfixaKpvVSOJmJjEA0+KHTlkvHQNI3v1ja69yhXV
gqfmXCS7Sp6N9uyh+9uuHtt2HSvsm5GoYoHPsmoLGBSnNKjt9iPzaoe5yPy3cxIyLieK1X5XfsRh
kya7E6ojqhAc0zR/srw9Fu/kmAXRhxnyCBMUSpd+rvFvivlu5MrUOn4h6C6fCjqlepee5ePoiGnU
PVOhNL17Ar1rPo7aO6GWUKCeEedT8WZG+jhfZfwwYo6YLEMJdrpMc7I/cw5Grye/dCr6VgWXIbZj
XWOCbCcQjcm9nY3wMSUBwBaD8oxQSb9cniC031ZzycTjhFTHEstOTY9i0+p8wJSFg2rjqzMv+4LV
1drfFzTfSnvmvD14l1wmr1ti53UvqxNiG9fjNCrIFnmOtlGrJkaIojAEg265LCD6Pjkc2UHg91YB
uMy18AEXGn8GxAR2RfO5zQZJIOkkh57mC9stzMytxc0zBPhfGRDO54MOpD8Tv6OEuSyLRaeU1PHX
9MW484343BgtQeKix0yGhneOGIuvPX70DZ+HoEtvleiNw8d8z14dwK0RBziptOkP/oWzLgZgzCL7
3WC6Mrb+u4gzyzMmNsVJ+RpzXWv1Ejc/IeC3Deiz51dtlEOLdCBs2KMA/qNQ9QiRtImI/n0QojNO
nD1SLAszUcCzjMsoojss3SxY3CnRNSYm5mCt5XBdG7AL5oCZIzIxdvpQs4s8XxUhnVFIugwZIDRk
msGIHK9hvUzVp0cMcaniKTH+uCQfRm0dn6xha2I1PtwVXRee3J37h5c1i1jSFSvTzjf2cr5R2T4K
gKnq2XBJNYhbGsfXTa/zzgMpPwfo/w/SmDg+edMpQfOowRZRBHsq2jIVZ+ZZgvYFq88vMHBv/Lj6
VGvNWxtxN2o8GmzU8HgMnb83jy3UUskC0MjA29rbebCnHC5c+tgEe8ZMcJ4f+0bm2nxRynrrbKJ0
VBmkfZIbn2a8THuPXDenQD7sb09HEUSx+XCg/y7hbvrVZbmfyKiiZFLMkvKukEBWiFX0ccAeUxjU
2hYKXw6cLCajeQWFOjUu2btEhQYcwzwVwnURLl4xINl8iCHBAOhKzhhm5S4ngIq6vv5QVLNZatOA
xF1Ngo1HfuXLXFs+WLPv4iIhP0pKRnFX4bWfRrJxD2TQJT+5IKknyDPtl4T1CS7SIuxHMb7jmOMZ
POsefz7HK/DZOzoQTsKFEII3sTOTqrLPqBEZz5bvw83VgzmwDEzSBgqafGhj2U1muBnGAt9Qe7Gr
gzjj03VFiWLRRd7r0s9CKLpFdXjNqe+8HgqOF53g53Q4XlCnZEbt7QBTAioOIVZgot63l0hT8di4
EK7PR1jUISLnMvkw6GWxhPhN6eU5SlLe04n/20aedgm8HUeEnvWFRa2gSI9HvtdGG8TZp1u7mrmj
0TCnj/ut/E2puAXheX9tD34qUCBEJLcnwAT+bth3zROnabGn9wKFKhxPqcs36USKh4BOGUL/FEXK
/LycjswhgimID+QK4sXU8VdDjdn+SwZQe0vsGBq75aQA7/Is+Z6SciuM7pSX7E/KMTrWE5uSP9hd
APiGdW5qzyZMtS1xv/bQN8Oau0mAZp1ujClJwJ2in85Vq8neCYwINLWWAPBZY8xs1jnXK2ApTpGc
UCwVOiqG48n8kQENylofgC3cP0LrRiV/ob0uC8bP9+zRhB4KlgIi8W4rxuvG2VMmu/qQNZ/jSsXq
kYQutkNgA087qvLBkXYOvp/vWVN3h6EIMe6ttBqfCSbb6jxsz8iucB+IcYgzAker68uXOW3oXDXM
3so8VeRA8TtoF3ENwdExnK+6TP4W/7Lf26T8DoVoGmxcJGBp4UZjYn6o53LxNixCM2aLeafUNpFO
+w/Z5tY6JDri0+/mCleRrZa7+toZDHPvIW8HVioWqdcakRUl0G7OAIg9Kft0KvyvwqxjOw+DOT/F
e3GrfhsnwNek+m5iDZUhRRVIZVgaajH74wtqE1DruXQg52flTIC+3Mv/LNcLoCW8ciFseyBq2TXK
NBLDQ4F/GLx/XwUTZFNFrqcrMhH83YknUTTmPvpYbCMdm1uSiNjVZxH6eJt8RUd0t6D3RwlHTNV7
n47lk/FbqNd6EhjfA/A2DWt0fJO2EfWlpbtDMsfXHjXS2yCoNc7xWguiILa0VsUlvpharoMXvxla
nScE8EizO5YdzkmOgMpria0ma3/Ns1htV50JyEyTkYmlyLjU+Z0U9SZ4vkbUB4oYDnadaZbmSBur
6uRBfWojqFDh1naVuoH/QgiEMU6YvW4Yl/hTonP9RoMrPBEwUzGijIZpnJBn/CoxbVzzmary4PeX
dRCGZOdXZxEDE66kCBMOM9uk+OxGRnA+Q3sP5VZCiN4Yv7pXWika+lkUFAgBS0I3T1aCTLQFrY+m
ndKf68Bt87U87LQHqQEb5jetXI+q4Fv1zBsphzi10BRUR3L0mMBeONCVxFyWI1vlHX9Q9mnPL3+b
JQwfQ2wn3cY+brKgg5zxmGolZbVZaQaI3725H4xChRfV2hO5A2XA6GkpLCN6+1nXI60RwbMDRTc6
tjjnX+0Frf0PTr6wpbNka6GQo866tDsHdkXHu33CzXCCbMdfKWUjbxiqhL9jxA1jCZn2K1iVtVj2
LGc9zx400NrnMGxdxuflV3gvbG0tDXZy/0nlUXb1Wp0XqG00A5LtBO8GZso7TWq6WJFSe0YNCEls
9sAelo+VkaZQgqUIPHqdl7nCsYPX7V1K9duDDW0WU6Qxl/T2lGLrcBEBLnMyQ8AG/7cwG1ZKoRIf
ew4iyCPyAgTKca0wo6IKLuBkBBKOBI+CGHP35ptDIIwQbRDrDRJe7EU03Ffooyx2mPvoXGhz2HrH
/jwJSgma2rr4w6FTPfDJD7vwoiA23MzmrxicIDmC7PSVFynlvLL8mgzoC5Hx7wKj5DU4L48gbVx/
H09mk6OgoIuMXBalyM/l6vT0IwiTqaAJaGh2QWAgGF9N2eFXczuThi7CJaEI0iXp88I56AK6TytL
vYYXYWX5V2On9quEIdPJReKp/XCPf/zWbPNVYQSVJnRpP3aja3+3ee/HZDWRHRS8j9ET8Kt8pMYw
9hF5b7VivcUMljJrCwBRXlyfuTamFXAjO4HwKDDqmcHnnWzkKIINDGU+S2y0nz3fHupN5pItzv+Y
vl5Bb0BAngCeqnf1AxD2iNBl59Ruf/w/AymCdJoCCb8lM6hNeuCz7iXo9BYaYeepAGt1s0IjHYL7
wyUtK2yPXZkDRgy9eFezN6CCUU4YNxB5vZYyOPvhn2RMFpQ0nbt+3FqED2IMtGID4NiM+0Rqd6qB
U/eLKn0CnQxf7060Qe4PV4J7NHTjDvFU9mj3IQNtBqvJwASpqYkLdpssAoxz039l+vNaEXCRNhW4
Tm5z/DL3dUhL97Tf7aH795b76wU8CD0jGSJXoLuCq6kQAqZV8d+yjMILmFba3p8hUv79VJe13+pC
TdpfZxhvdBrLjMzHIoN6eiaG0HuJFcntAIf57PfhyfxPlQu7rzjht7IYlPtMfPWnQSqkWj+WLFor
TMy/vvac9J7yRSP2Wr3+n17h5RUeGirNfGA4yqEnF2BugjVdKFopDhhBnOCmBTNo4ureMuwkQACw
IOTAbkBQ5s4hf7POVfnEF/LfDXQMrQ+niGzgEhSl0sYwYoQRkPJ9GKryQgQtcDQOLN/mk87Kkucr
YtEf9HiSZkLaBk2FsMFxizrpOns3jRvV1BgUOpwKR3mS/Oqx8EJ2I9aVad60sEmU4XzeJvHRq/3H
dp7kRRKuQdRfdZ9NI0gS1Br4ESJ9gpAejoRCc9U4T2tSSA5AFELP8gcPL3QqbkAR1prbUb9YRyP2
i57jcM6fO+T47IDzHF/GSUGLP2VArcUQOA1qZyll9Vg7tLRI0DSgNdYQmjfpXWmAF+Tyj7uUry7i
kUU/kmvWxA+cCXg6sD0FqNxzFhTk0Z10NKxIUdOfCAN9hPPyRHxrsTicg9j6LQ5FG04yINuTWAKL
r3xALM59ZLCpp0BNUFJuZSfHinBIAG7SQPt9IF+Q5kZYgTMFQP4PJxcsxMjaFMW0lMWObmcnpTKi
Z6hVN3wFhkypEyqiI4wpnduFNACdB/G7h8+Wuf+ISjwpnE722LBAywtOHX3O7P0BLB1q2PjaFt1k
giteunnlOvcLIhaZ/860Hf2U2UoeraTWrKlnf2xj2/Ux09zxYgJFhxRB1XRKbuiKFFfGbBfPmq9I
fViEmTLX+XkbWNmfkA4OYRMR+NzfAfec+RS4b1rFsM+p5JNs4QYhTfJGcBoSf87rp70AIx9zrVKM
dwnw2uPpPyuneB3YEx2mqOhnn6m4emsLK1t70z2xJQh+Ck+AsFQZ66t+njUWwjCvzJJb/hw/FR6Q
lRxbo+wEAb2nwBbjhiCjXgmbrQPYve28fvErwQKtog+IVJEnpAqIkmbdjp2dBc/6Phau/h91HvSk
BRM7Sl5Dmcsp/t26tqJ3edtNOJc/t9dgZMd6CJi7L89NhlrkQO4MMO3PQIyeBiyP59ufH8Gfl04H
h8Ije3CdSHZe9iJQj6rzUVdayN47g7CsrF3rutweGN8yQVB7wT1Zy6LxxEaSzoZhrayQetVlTLn4
oBzplg21HKcMX//73b1+AgIrXwefEvpQDAn5HAjbrRJxFwZWntKoS76YOxUimqnh6gFD9UfAdHwm
LJueVH211rJkUNBQ+vMeGW10jlLVU2pco1W91DZoo7nMOeIyF0P1rVbd8VZ6zUPheVRlYd4s6VNa
GmmMefSMpNC/QZYA+LZiNzOU4aXffN+HLTywBjUCrqj7DWR5VYpskTb+ylThilTxPEsMzGJoyx5B
cuGKu5AkFYUlU862MMobFkVJ1pccOwgwdo2Dq8/OyTWGtG3I/z0XCrwHb4dQ0FET78CnDdciV8Zw
yEJV8ccW9c/MElNcA+TI6KzomPf6XLYCVt7XGVAD8YsTQgxZ4Ewp++Bhmsoyn8mxmgwzBnpPnEiO
68uBCkwha388QzIYTEInFeKDHUzRZCL1myuf+SNmA1tmtSn+UFLppmKh7fwIsbmFU4T7p64O46qe
k2d8j9Mgn/TovepPjZFLAoor9cOQJUccyK7uNZ5m1OpY958FNoISiTF0cDdg65QBQ2vppzAKgasz
i9vGIB1sbZIE4ZIMOpoRhn4ba+OByuQ1o3fIlMifDNagA2V9pKiBamFkur/2LIBPngUlSrE50NeA
TwFXzRsakSGnrGbH1C1JJ1nUFngELnBkQpUDBf9BGFIr4V+FpdiBNqfiAO9X9v0MeJyL1oqpTpRt
KEyM/IlS17nBesrbu+6fAUTgdFiYsCfygnUt4l4NADS0UzpkZ/aDA/wN3aeDjbnZWoniJAJ0qLu4
d1bJCCfM6+wfj8wja+OhhA2NMXYzShxj8elEYpAnB9w3wtIo/Hhu74AMEUkGe1X04rHT8f7Ncv/n
9WRAM2Gm506JZj1M4BN1Z5r6gTtqh1VDTq/BCwx2vdvUmFw2xVTpiclCr0EbGZPfSrf8+x8qD5am
U6TFtiC0kWPuzhmJ8C4KBHRFEzOPeBTTRwRHMy53a0ExUfq30uvdV8TWAsEBR4c8ZGdEUTtV2m3P
3L+T6QSEruDPsuYVIDABgfAw4uFidaGKIf43b7ny2zyHf3eJNntm4Ey2GFSQduSpZhzvCWxX88qc
NrLOdIz1Xc3Kn8hFRNsLGkhkFPb/ycyrgJ6QkhqPhnkIYj67RCiwESdiiS1Hfid85fLhNRMRuzhp
ICddHJe/5cozTvVLcSQ1WWePSmEZsdn1EmBPu5jDfdgHyWCSQ6vPfjSsZ7x5uqluiB/DR9rn6ffw
tljS8E3AhNERbcZwYMQ4l3J1b2AKJDVRxNbWd40Vt8hn+2pkuL49y5R9yVt5O4+qT+5kU6EDNxlB
KXsLe53H13mLQEu9Jmd34aRTULd79JME0zLELG8t+CzcANjlgIu2qCBNHQeSHknD8r/6EY6N5Zy0
sfQ598S16jZcPT90zpQIGCgFxavpMf/I9XTFpqNSo3HeQsyV5nYv43IVjQ9nGkFmzcZJCff2k2hT
JE0rIA/04QpBhFwsXdimH6jhNNK6bBMulYCmLeK4ZbIf1cOgXtRd6FElpO95Ub2MUG+KrRxREUUT
txA9v0zYmoz4Ml8Tnsry26LrtmGQNQ+fF4s1ylAVzK7lHJ03aWj/SFkRysxBjP3h00wjvp5BDgx0
FHYuXOlPQo+/HwDfqX7sR58HBMeo5QeNYuCCXOZRjR6YMQ9g2ouPGWDPk0aHvZqxr/d+tFbf3ktM
0AmFGxfxTS/zGn0VAXLEWiWiYE5W663MIUcWsfI3deFFmgfcUyJVwIQIERUDweefuHzbUXMnBVCl
ePjlCLXAvV2w2SNPkomF1dvSrYhoyJfVGrhRf4O4+SlEp4Xkc80vMj/a4lqMQQ4Zpg9+gUfkVDFp
QqrUrBmSnDaaSIvanP8u24szVdXUBdTKuZIBKAhXFMy5ZmTEyBITsfxgp39XQcZV6rMyybrmYMrw
PhDmHD/a5MR+diqMuMR7vz++1hlwv9xT+lIT6tVEFLnwgGOzPxsDxnmzP5W+IJYU8CVzE2tRu9mV
9bnh8wtMbnmka11edoByDIbsgAmm6V4LOsq5B8wZvCRvBs74J2ehLe3OjfpaHGzUbVFa/BWirSP+
D5b9SsX7a05TjY+NcY/6i5LWFLdnE6AXXCDbw0PVkMFLc4QLOHqDLPxxAey31VA86SJ/SRuUQPD5
bAqPUA5tD7YIGetHv5EVpTOPwGtEFvkqjsipjIb1KWDbryEXDxV2JUhSuBPgBwg2Vpk13wNnUjHb
dMqaTvKjLipc+wY1tqdpPIyR4FPF4UVZF75DDRudHiK/rItRU0f6FQQRjxF1VCzURDJfa8P0Wvle
ExJcXJp5E9nieVGawx92/CyasDMYNiuEqISg86NgcAKVoh5pPQ0/PGzrhxXnZfKT9iX2BbG5U2DA
upm8bmA+rsG8VH+dP43P5jH852tJkrtDRhF2Aod7uaFDaVn7Ok9Rl7CxJXztlf43+lbwKthUfx+q
9lgfgtty0/YUNWj43HRBdPvRJzwvUT/m7z0k0cESnBhQ54CB34tPij9xqMCH81piWcBBF1HnOqPW
Ml6ntzAa/Zu/CKVbk/psvYJ4xGrfrlkkPA2NADnuYz6rBDBX3l5liGtXZiGLMPaZZFO4mZlRMhPf
tZHoMlOBJHFz32N/QXPAZxVoNR6WLQvbkbUW6TxQ73mecWD/59nvC3Tmop5FB5/HISm++RiEA0pK
ma5JhguDtDR0Nmv3i3B30Yl4xEZtfq2WFwFi26AZGQ4NB1ZNb7fhzPIdfeQh8Ju/Vqrq5CKSenuy
TwbGUi8UehrulHDFqmHzZdoq2IP73djWuY/0JUdbjfB5qDZ0KFfPQ1PCPCxY9II5VscK4YLjrolr
5TqC5f2TPnaGZicw1qeQaQzi+13Oeu5oB/uN6c6aIuGoLFKYLAskTRIJYEXhpY33QFrcwT4qrhfU
p1vSE4WQxyiHB3s/0vYUPbELpovMnHzGjm1NSudxHiv4+bHwp5GObWpdmJUKx5QX6+Vh5FBdnXvG
bjoUHLkC4lkB2KwARPub/h5kFD/ksA6L0tMMtX9rNoHHyg0d5/O4qOWmcZmfo3QU5xFx4Dvlko3/
RCXQVT8QTONIbmGyl467DHRfaNdOFHwEJ0FMLc1rUDuo8ZEs/sXrst8FqlBr0zBQN9ULXZfipWVv
6Kooq13Rm1UiqjSakFl2P1JZXx6RuiLfJiBIUu/TsUo6G6eHRzcBY0tXcbaoDOKs4R5Mybn2Cv2S
uybdRf0gOSLjQJe8S5RiOYo4b2WDAvih8I2Q5ltCtpc8+Rp1Q60De4VZZQZ937+Tzn1nU28uBSir
kDHopeYhZbsOFASFk6GcTHBh32ys9tiOk/blV8ITDj6K59R5OkcmtFboqyiXF5bhhoIIb8/BYqVE
R3l7DClOCjAQe/Jx6upAbSQkdiWXWswQh46l15RAJcxKyB86fo0pJN/750yBkY9jm3YVkWZ/RgQ0
Ua+XBJ7HjflUZu4TNVi4FwC7UODZ/d7C/6xHUbSm8Cg5QM17O0TiFdiwooaob6HsF/AHnOvU3hzp
cUZz1vR+4Oc7CwVlViwpKDDTBGByQdgV5RhzCzn+8PT1oWcq6w2Zjq0T/n1Ka3cf+CrJpDopQFQ1
bVbvCYE/DvrfhW9mNkU68RyIbAVn0ZbAl9BmdkkApzusNx3pDZyMf1scFgQhaNYvEatuuMes0++p
vN7ppEbw/6kp37uh+rSjW0pmmFQHYbyGsXFZNYysr+fZkJle6KvGvKv4WLFFZXiuRcmMqT8coQAG
trVYo9ow3YF/CUzo8t3TPnyy1CEWpvnyEXewxCWudC19lauOgjNf7M9Uf4TXDz/VMkMMD3gSKqRn
FsJs3N9ssSISzFUB/lb0E05DT2kzokXOjmpKVadG8MPGCuRJctjwttDNIRog83VeE4MQqcwU3O7A
f9LxFzu8weL5NMpK2LkZ5vynj+qcDeaS9XkoRXJO2rzgX6QISaysjv38e3q+a2HDQYONkHgbCFvD
cG8Kkt4foStD3YMypQqH++0ArzBDI5brAhVCUeA6lKK19DuFOfcrUGbu+2pMLVI9sl5bsKX9PbIa
JJfibGJP2pQamCCUcvX4+KNz3SCT305U/nzzECs2c7lCZeiCQq1a6H08A9Y2DraaPvyMo2ScagO7
FgEMfxMl/UUf8ilQwZWRt5OijCbu+TqeHauvHIkEhJmfcaZS0vIkqmgLtAI9RWMhFBbUScAplbOK
dByBNc1Tt2Q+XxdEcl/FhVbQIaBo6eTB5GloU+4oCgUMtlj6lCura2eovyFT0lnrlJ5nWA/PnZy6
X0nx57u8iJJ32S9tk4XSzK/KcqeS1BeDbYIZOtvdHlShVPA+J8YLxVdQ2NxBODZofMw5rFzUUIL4
TQTHhEL8YGNobBb2V/E8lZ09WJ6kkYJYQt8XQuToP3P2Q2/U5daAZ+26XLt702FOkFvdBR5Y8ldX
3Bju7EIVO1JDKDqFcmaHoBqDH3XN7VdBJkdxxs2fsBrvIW3uUZ07czMUANeySeAPYB58FLGyb7R+
Xy1pQUmNBvvbbiGwNj22PmISggAgSlPL2KE7x5BEXBeXjGlrNGRGittucHEq1yGNhbUQXLyTKane
WV0cL8afVKwAnlVfvLQtNX9C3p8NyAWed3dMabdCtgkpt7UG6q0nRbWXrkvKtErlaqlemAF2Bypd
8v0di60jpDms+Nd9nJdj52nD3HuVmF6n1Qq5qbApzsD2MfVcvLXfzjWs8k3Hdhb0Qp+c3wIifjOc
kkpN6bEqhGTHfxgqzZr/jwd0HyVmmVi/URpKEbiSvHldT2SNIiV0ZMdVOm2zzGoheskBCnd0aKXF
6Qdi+z73UFx/6kO9fsAUwlW6g+WplfTudgho8I7SUWDp12YSqftfti5xGifq/kHyCOYynp/j18zW
rlOKukQOMX7+LxARsaxeiqtiyr/IjvMJs3QvdzKLZY9vRgDYtQ+lLLFZ9FYOoop4dT6pTl+g/2XT
gwgHpNYvkKrahekw0DRhKsHDPE0eQV9CZeXE+4UyU4Yr44wb6+0LgLftkER8U1SAXGvB4vXNquTS
cDF9tvUBWmi4EScvdgwvsf+GfdG4qHmvJl0O257mxkyoZglCuBZRdcqc+yDpF3iOYu6M49Sw9BH0
jMtT8nuK+0gXgIhjUHk8qTyZCAmMaul2M5tofqwHDvGMZUwQlxmsiThgxMQ1zeSRm5IOf+nyh+RB
AjaDyvH2sWi2LKEQ1kg/tpMn2Hzvmglfc/uXGNa7Tu2h7k/UcuGJTALqeC4Fj6nc8xHGuzuaIe7b
4nG0jQrRWYtQBDXS//YsuAaM8al7FsIVjr2qZKs5ZS07gN8gTGr0qw3zOtqsOIS1o69Zx5dbeiRi
F5VS/13dpzkaPfXVM97LgfzQo3ASpJftS9sFeaPWQqbP01BhhsuJ2lwVTBTQICu3nT8pv2f3FBgP
2PBlGKQbDiY6fUbcTCO52iSuBE3GXyOgdum3RiWNM5tA5BpCegfmppOFe6CylnCrjB8G60G/QjG9
MlhgtvLXNIIljme+7WDaNLeha8sUGOSE45xTSqD8Ur77BkvEvPssGtdRcYZsheb+fr0KZ7MYNKah
WvOSNBzt5F5v6UDpCSGGs2ur+4IrRgJS1h5n7+rXFC0rphc47b8uSJchgmU6zeNeAu/wSaPBozZn
/1INoGSxLjnT7fhD6M8mBi87VoTR9/CPjBGZcucoVOQl27hA8GLFSXn7xvLDcKFiUmH12cBpjZwD
Uf7bmhkkICOnOMe8XW5j8llYJZwWx176w0qNEgZWaKrxqhXkP+DdjFkp+Un5FNvS4nyjCfDFHiU3
ugb04mm34Rr8nE26iikEoQvpUAOWfs5MiqhuxjoMMfey+msZfdpnvHr05WkDT2njsBRakOojzFue
iXww7Q4Y0yXXVSem3+2TEEz2VaKQQbGJy6jrxx8IzvhEtr0ik7rcDNhVyYTn2Cxr5V6ooYCWpw8i
4PoegF3aVj34uQdPV3bW8952uJ/DLPKKVKLlYOYIMO90toF5o+rQ12YXsgGg/+0BWqM3BwDPvuFl
bkQmdUJvRlg5NARftKP33vht/94b8nZff125Z6HJJQfMsZsC1jGp3OBe0AndX21ft8vcoj9Nvw/M
xsi7fcjyaxBa237gpYizUOMewHKbhFHWDEQ2hsMgJOy+MeTd3taYYMN+cg3o/1ifk0mrHz1yEAx7
KArtTi3XsSubq5a3Nzq8woNHDTARJ997QcNSRjm3SmGJR9JUAgvqwSrid1j5cjRhCivL56jZmpLd
mN5t10EFTqP0T12v8EhZ7FIotomD6ynPjcoqWT2qZs3vESeSIxWSvfbNOHxSje97umWH8PNGbwlZ
oEs3BoPPCTnhx3unceL2Fo3VkKX7ZGuv1POkM94rrKQoEC2ZN0bomnhGiSyVXKp8UcAJxB+LDKSb
uLKf9g38+IaYVbH7jImB0SPwD8Yd447VP/i7jR2uWRcyjQla6fXe1JOtOV8ThKRfawRfXhPSyHlz
8lDotH005kodxPZniFjfnHyxiAlx+7e22gUj0xOh0IUzrBI8gIsAtyEttFAsyG6ZR6DbzxjnR88B
HkUwde0meSnwo82GoUKPuF/YA1nh5FY8nNCH6L/jwNXA4uKv7f2V9HlO3NCQZDXX1McYuVQHAvn7
0huUZltd+Zj6vhNquyZGJHg2IvNWLZ70dbdsLm9Cmcx65LTqy/BiBk06hzQPEL/LWgJIsiSojDMf
qv6iTYj0w4pE1buQTcKozWVreA0PbQx5t6levKab3N4IjPFDSCLuXjYC9Z199iyqQhj5BBrA2uOL
32dmzXlbyV9wmmnrK3FrICeSF8CM9BEujUElF5BOfpDJ5DZKAaeazYDYUK3Fg/FNYJ5r9qRBDfcB
bFj9v5V4sxeZ1VjDYLSlUjA37zHhVKDuEenivHZR7auTEfEp4p7/1UPILkrULZTcGfLcZwNJcdMX
rlyiyehEiHZN9B4IAY2HYNV67bxNlxdS5lopQ+7s4dIZpT4g8AFmdksREMP95sDtFwJUZxkKxcXn
P9tcdSROL17X3Nsntz4ebPpwzxPbuyS+5mUvt3P+TfOSTYQDXKXeVX4VO3pVpwHpxHk9UeaxpHA1
zhHXLX7CLDaeyWX+wo7tOj+YYT6x/nS86uPzQoyoSpuWhr7PzfQ6aqzmbM2BXsg8bdaB+Z9NDxSX
gjd5YeZolwjWJtZCTK/oST/+ans+l+tirDgXOw9mSzmIV5oFIa/4IWKEbFQcw95X5D9Bl8fBPeel
BiOVjisWQ1xIoZEiQ2IhRvxJoY8fIkHcImTbZw5bhdoFSMIMKRbZjX5VMlItCirgrDTZbTxAlspL
0KxX1NeQqkVuO/yB8FOAsV457ASl6kpp6KjlGS9YidsWWNYkxiuGyox4rptXUz3Du8Hklt8RBUk/
AtGxIP5AS29Pa4hLHL5WswkyWcIHE7IezOWC1Bye4qxys/XLJwkTSiHGQhKlJPtC6vxYkmzkGtsZ
3EgQEVBDn0ak0/xXEx/Ykr+wZVG+IZXQQB24ZJRJA8vXdICkxvHRgVWkneuBUUr/3iHmOiUUJFr9
AqlCnOeds7rr65ghQQ0hTXMsSCIwUYIJ7UEykvgkuZe6So+4KE5DKCgAc/tmDKDaswrC2h3tuBjK
UmszwmltsTOZUIlcB04Jivcjm0NFsGflHXjHJ4Z9cXhs892s45ZU31t2yeGIvzyi5gc3Ba0tWYCp
/SZNutbikL4DnV+CI24sRKJ+x/vUEf8Kdb0/6+V2Y4grAYEXqI9It1HX0nZS29qmAWTwyOD4r4qw
kMGsyhBpC+bu2fMneb/rhNrdeW+NA6IYclhiB4FGW9elm6Zjg+dmP+dWES1X9MxgzHx9/W3Un0WG
E2wBOBIPw/BSqaC0QnMx4XE9ZqIeSWXZsAIP+wq/pG1yEIqjsaThhAqskYc80XFCtCScDdfNqEmC
dB4y6bE53l/7eT3TplQSARxwDGjbnkArmZj3QkBP67lnz+skyO4FvmqYU0SoH/ILTwhYqMQQN1AC
Jk6OtBBN9B7eRBBqzltMmo2/qSmdPn2Oq6gsq6Dq+PKv9vz0imPGnjqBHn37s6cvlc7eVDMPA/xg
dDCnQsbJnSLnhkvQU94Wm6NsKBxT4S9nKOM8++vu+r3dqs6q3t77p8cpV+Df3MxqkwuYVUN2o6GY
hS8jgo92vegKS6/0Z7bj+SCs6Nw8PXlm18OcSplmKY6vvJC5pkT/fBvzsXkt5Ak6cbl6mjHWh5iX
3aEMMxJ+ydVIvRRW1dbp/8pkorpCbCSu6XRko3MgFguD1kaWz8eWao02TWoUjYgQxOiEQg5CVl/L
Shm3WS5hkoHy6I+3RiYwghXQc5roF3lW2WPT3WrpTt4AQncPIX94qnUmYY1Wom+oM7Hu+D6IqmWD
2xF1FaPHeRlwA8YaCTynimxNm93UcgSE/tmqne2SiIGc+zbxAxhTFRG7CsxhHaIrfbWFiWD6LWMS
h3vU1njvmK7Epb0kDQanhhyYcORwr6vmmZC5v/MTu81xGa5gnKB5zyVbyutLZD5sBcAU/4GP12DX
U8FgCpS/Gl1sZjGcBeq7S6xruh80Ynw7ibQl3L8Do5nmLycrSq2gdOxrv9iMp7PTFQPsY00Skwil
1p5ElFAm797GjMkBvtpkp+byG/9dswOkFBrTD3am360HxGwFnJHrMGSvuQv/XmkSMvJGqPhFjy7U
70UWk6UY4S1+zvrZzdg0ZLKJEoMQIHQ0kOaaGiyJj+G9IEO4skDZWMxE7SDUBYT7z+1Ks6SL8wMF
AbmCe1kZ9jrJ3f2vwZNhMolB7YHb57ytV+Rf5Y57m5OpvLrbLJtAQqsL8gpcuZPLv52MLXaFaCZl
Rl0k32h8JRNQZI1pvMwAM/h/oq0owxNfkwZ5cMsnyA733QlSBvMnJqvy+dltEik2Tcwdd3WsN91g
elKadJpXEFTZyPS0Pf4w7Xc18UPpu9a8qbhbVnGde6ARlE2rGeWK33z5TFS/VWmNWM+jT8ppibV4
D7qvrHB3w+XRXWrapLE1qQVXRYl2sVd6AnEEZ2mUHtfHBf1WW6JWWK5umLokaidqCDjrwL4xqaS3
cdfU556QQiq1vQQXI8fNoAUcADS2XS6raiZk/srMhb1wnxbyLtfO2T2CkEH+Msl65w7Idh2ju54s
sE9i/92dMO5SYE6q39Vs3rOR0N+vrNr2MGDOerBEddMECKHLfoI+TrBot+Y2thtX/SA/XLzmKkfi
HO75c10n7wXNASqw8fcqFl7baFAUs/YScgRQ0mkGiytn2cJzQo9IdYBV9I7G9pvcZ1zoQ3PG3aMv
LA1UKGZ0Ah0wVA/NXi8bQuvtaOf06sbHwDJQ7gLkcfLi63/vprwCY+D/6O0Le8Zt8fziWOkXSXZC
CDLt0ccDc6nuUWzfTKCSPplNJfvXr53SYNl3Si6tzAGLHbrBvVPwjvspeqbtlgvylDQo2X4FWDWP
VEX0bbaqQDQT9XzuScR9dvJQNsm0MGPHnZJ/rTsVcfHd0xpEEdlXKaOC9/d+LuwNFA1jDSlMJDT0
qFOj+Iwz+gA/ApeyMFbMfA4TP9VZKHU1FU9Y4WmrYO+lz0hoDJQGTwFiwSiZw2H/vY5eNgW6kG/G
9nNluToXDZ5lPtwfIb9fiSJhYL3XWVNVE55Zv0VMAAjfs7czDhwgXG+p0hGkZZYE+mYtaovJlTbS
cp6MSGdHDXoLyQ4bsII6pJEB6Zbaz8Q+F+GRNSz9OW2qZ4vvjDVPkUPub2I5ExN4SP1fBG38mV3a
pdshPqZ+slM0JkxMVTDMaV/bKkBtaQs3rPXFFcIwSDTqezUJf1NkewKVJ8RaDZZds2a9XG2D6Ix9
QQUvTR74Ubx2TrhOj4gtscRnBRapCzjjzFC9teO25CGe9rbpvk9PHYEEH172YYCe0PQDZuVFjdPT
5/6oWuXdSzcbSseI1jmZjDN6Nx27io1BvJF8dZElaltUvzI7OcWbtCceDa9VEXdeM3jGhty9bRPo
gU4FMc+1dRn0gB4DLMS4VA4+s1Gl7vhu8JUrl+RoU/+rxU3nziMYtEzs2ReQAfGF5pmi+6PhHzdK
wQlXRa9DPCb83aiGqjWJFRD4NVC6ngox44PRXzzHW9OFHwURFNJMfi3S2sJmREO9RWoCeMorg+fd
sTZfJcClSpXWKofv2j2D8Xzkiy3rr4EeTj0gsgsKqj2HvjodUP5XqCeOiMl5FWmVgmtlz8Lmn7pf
hLTJmobhFj/Bk/dx8hTFjrQ7FsTYyDY9UTRO22ayU1wo4VBHqaJpsgkpelBgmxbU4sJ8ZOwnjwqT
+Zu0ZdJ2XqI2B2nxCPZxmitbLcQJ4QyR7YtqDPlGERhaTq/dRiRk8AVKNsNqkSOJCaecMgTB57Sq
RJQE/3Ky33oncX/CQjHBm2C0vFHBz9XJXT8Dt1VAOjj/Lch2/fmJdfG/ZWszMQRH6+qoS+PF2fVf
kig21vcB7a0qqnGCPwrKcINp0XBImCv/X7m9WYi46CoPvyGm/24USRpyaEAbXJxuFlEmk5SF9WVp
zB3jvYmMzyNA0EY+jlC4N966PK6qX+97EJTRbCqPPtyYY/iHO79yjjAdmIJKaDRmGyoeL9OE1rpJ
qgyX7ynfbzLhJ7/6k7vkgUg3UXcTcmirqQG+qLh/ryhXQdvOiaLMk0vMCe934hzxBcsP0oKzjWYo
9ztK5N4cdp1h0GRo9/C/L8eYwFJ3KS9d2yBl7YB3vWe5nuozSWGwF0zkfitK3KZLBIqxEn7iY7Nh
diUxbm/9AtdDH+qOCCTl9bbvOAkG2YlvXLQieV3ryQ5qS/AY2igrjOHTnbfhtbCSAGPJA0e2Ff8Q
3GQ/lLLdrAtVM9N2StydwJa56QVKTVG6dEWWzDXoM3VRvDI5VBOwkoLNc9OdE0KwPtN7AhiYtHkO
LdPfAJ5rgX3m4Yy9sZ2zyL+Ns92ln0V6S+wVwQzwdqlb9BwmlOAIdVhxllQvGUsakjZZkQtebr9D
hPUvRxzS3GQxwpfedeb3Yy5CC3EMhdAugX0+OMWY9VVQO35H9Kj0i91MjRdlicXSmrONLHAgTr7y
t92tnFECIbECNPnvj2dGnAbzf4qovclCWgnKXHj7wuTA+d5ydKll1c+l8wkZL3PYE2Ks6PwWqaFA
VLYO4Ibv3f4O78mkWP4yZ+kNrnQTCrDoBexgu3+WjTojE/pQTdjBkFDZBwPeYDan6HDNTDj55XKK
3TlnnnW56VZpLbAWzBP9LeF0vQuX+I2FtupahGX3d3sgvmPdvRCzee4uJHCAgifPUbxX9vPm/bne
UNGt82rMzggDkjxmUEWnNxPZe233FEvaNTu//n/GOAEnPqT41Bxs9qdGNrd7RAmdJxWHs5rDjMkX
hGUSowiXsU1HXdxujr4h7IZHrn9XhS4eQa63LX6rCOmMMNqHdCczXQSD0kMGMLxidNPAkCBWkqPZ
7PGy6rOFLHJIP+CDHyvgO4VZz3gm2N+4NUF5zDSFVXXWQc/ojNPjLN09KRA/Szy7lUtHU5gf5bwf
ysFpAXP7s+A4vWfvlDC6ekZREMBYywlwm+jPhiOX/Lbnw4JHpjpclEtEf/yzKjo/MqNCRIdkw5bx
HYz9BeNXOBCsxBxHJrp2ZhSaEVrVdWlgG1mwYlDGcbCdd9gO8JinCapKMGo5W2gozrY87Me+Bexo
OFB8gH+50Ue6eZj9EIwrt7J6pJnCKt7p0zaRvbxQvIw+Bs6YIuxQadMft4N+ePWolNilSkt8HuDb
rYOLcGy8plvRKGo8Z2H/IpNAf30L230iYWcnFAIV8LicRXPDB56CQtM9/uTHbhleLhSeWeqSD9ou
P1V92fI3+uGO73hpxR7vQQ4bMqIzIgxI9y5WxaFw1VA88iXox3jWmC/2YavjauwMP2MbSOV4N47Y
w+dVzrUoG4VKbYYW5YufgPRMeXNvUjzKLAwnH/7JmBAglqwtyV1Sgl+YMdtV2Rf6W8kMfr8NMz2L
yTwocXVcvIY3z4kb19fNEWRdfIyTznIC4VWddsBhG0LFt3RaAe4sIoNJ4NSxvtqBGZWPUmBJZYfi
E0iihnYhosQdXkdYBTZcSEsiNvNL4Kr3m1HevM0B1VlpgYnM1YZk3vwP11wP2DSD/uIPmzJMD8qO
87emqnt5PkEJaelNdOk3AsZ6cyrEdhmwsRLulNAJiu8kFd9zL+B/LcHpWb25Q3xFDzxzur/eTOV6
Y+AVHEpDvDsP4J1uQ7J0N0A9azGFcK27AJcIi/goSiCncVSCRhI6OBtk+mx3mD3BU2TsksiU21fJ
iyIeAA+BbyW9W1K7vlyjcJcNoYVf/AK9CvrxAmbaMhGki5iEDrydJBd2XrgUEA313r+I+ZbaAXWJ
PDuadRewO93RMOWxz5VbOrbwTzba/D76kdgVqVrr99TR/M88Qp0fV8gNkGoY+51KBa8tKmICV4QM
6ghT0kAyQ7FqHc481+1zRSW1HIQNHSv3VSf6youwTNKdgXgvLTsVgw2tk/5Ow4NsmJAptL6CmlIC
pOVJWvRknGXEdgOYmdVngLPx5/PDecBtora2oyky0V1fCl9WButeO1FPAjvLyWTanFxULAdjC45p
nfXms5QgkFxniw7rju/y5BgFSAi3M0RcuDGUFUhSdarpQkR8fi22osUJ7n8vs90UYS/PnptsujTG
+wIef7FNPpd3v3jAYwNAW0xrLo+Ua8N+e8UZT1kPLk+8o2i/8tYstx/CyX9xi8sLeHm9LsU/Itwr
P6LSxO0ITc5ODUs46b7DBEfjyTfMlDgFuVnK+gXYF2bqYftO/VfL4NcwH1PMvRat/n5XAmrY+E9e
eInI6brvsNsJQ9vfnXdn9E2XbsCUujGoTu4je50TdatE2//fcQnLq9pNF/uvAdW+JYzWQiggaF4j
z4pvjWNgL7VnS5FPhyBzRBBk8aKuCYvitk5juaRTNkn0ZnkQQ61D/ZtvayhLMZ/OyNTZQBjAXOmV
GEpMue4lYIwGEcKpvYEeolTUJG8xiBJb5EtUa/f248zix88eh1v3nZRMwj2oyN1VRvK7aA0b9U4d
ojU3tRpmIEb3latbbVW4K52BYqntc2Tb0v3Zfh9SNRIg9z4awbHGtT7RYAafqWTgqjInQNv9+UFc
StBj/Cpy9ZTs/a06zQfcrULRcoZEd7DEYUVVvwI+WWXgXDw0Mn1wQ0i+EJH59vwH/pu+2Wufg5NB
sLpAvSLE66jqi/TdqKA6zwK+ilnv/CcdVXKmZXLKRfzn2HSijPT+hvZEqA1VQJ/IbqpMLQV6qL7c
5NEwoFG12BuDcRn2Ii9VEhQ7avcdhKO+AKULinYZWyQmi8RbkEgnVaMHHWvmEOOQKPBYck/qdb1j
8e35jjr9L/2YV+tJWxXFlgCfmdvtOHvI9vIvWC3l8/dDGFvBihasnHzJVoVuMgqsrnuM6Cm05+dl
9dYgFjbotW5Pm4lYk5XHfhb8QlOE2jcSiEdzdBf0pTFU+qn1fHNYel8rCxFAfI5EBiWKqfmk0Ajm
Ao68AZdaeyMS1tfiMgj9AcWEMYQAC0zpyLa0kBNEYkv14icjkj96Yjdh/eWO9RmmNU/qVyUgIsTU
gq6EFO14KNt7YQiFNNsyJi3AN78UdS3huDQJixZyJzTvuO5+evsZ+7WefTKkDwfF+rNy9FznUQke
3CYnI/2v7YFDNZRv6Df4fevTMxIhas6g+FtUot+uxFbriCMh0uv+B6Ot+aVVwC5oEmWImIlNQ1Mp
JzqINLNNzjQKOBei5iODMgD8NgNq6xxviSO2U9ffuhFwY5CWi32Lgo6vVYoJsbifi/lKWRjHb2lL
AORgeHVSHmyvrwJkzBVOIOUiiSDCznORacLBNq3JH4rZpXIvnUkMMlDqLdOMQwfmycL6CPKnIQYK
kZHPz1H6f3BIhqhWnbIXybarygBV5gv1YwJD9StreBTL7xvDckRmzntlLIgXAYuCv2dz/p/o26q8
YC9Px4Z6B8+8JRjg9C28DZAjdOEOz7GM5ho/ac+bmrgJXPRDQwJFBlPUyOIEBFuYF7ciiITmjBJX
Lxa64AF3sYw6pp8/tJ/QPy3CpVfeAF13spOy3UxlDczlF15mN+IMQKRUjfFLpLj9HZ95a+Ro++YB
q3NzKaMynuM8UzZsosvGEt7OpzaZuiBEEz9rg2M3ll9Yv7DlVCuPhbbuZIP1t0tDDV4jNfzavK80
p3PzEKmYE1oyD/ImOH0kpoWG20veFNaMWhFK83DFrJT9Nzj2z5w9Tbs8k0+bY3S8jPan8TfgGdtj
A3AyG+ot9PqBEH3UiaqQk6dMppujxMzm/97zGkQQb2Z2kfAeY/xEVRmvLec5FRQSGcmBmlqtk2EI
ucnair46rZyUsO23XXDDS+kIrHt3QyU414Ss2Ht2Ei2/xVmQEG3sjHGQK1TU1mppELINiM21WwCx
iafjbMYIoAEAXz3vIyEzdVsIJ7CsJz0NP4OJ0Q3o99m/jjqXnLaC2UJft/nlwRyqTwg+oIaDeTxH
pRd1/8jOvWH7x+iiCyvAUwf1+nbNpNcOG2SxNHgPleZMoJ1qEC3vzoNhB2W/h0RKx2UwnPhM1Baq
F/v6/AVCQzIdpcvOZ+wNCT6HKah2LOGKo5eBl4irTB6X+l3ZqU9f7gynf/toAtyij+9G/Xd/Eb0e
EQCXNJs3qudTtieUz0Fb85xw7p0aSFe+w7+lwycNuqqE6I5uEMnRMciJWgJ9yj4QXbL8rx7ofAHk
bMWr/SgQMMHkqYjO+c8FPG9PgEAaOpHT7IvFpORYnWwgjUht7r/L0cGb5UYMCgaRQ8rKOo1+TUuu
UrHSDbYVqX7rgafFohQ095zVg6s/SBiRt28cPup1oulDxpgiuqm35NWnIM/U4rfSZbITH/P8iF+e
/ZL7pCYWveuOUL/ygqeas3MFzEyNLVTky6f0vBX7f6E4HFySp/isOYi86eRTICTcHZJNK9VMUtmi
bEe8QMjljkTqU8AiC3+T3ChOQkLT94oUshWB8sdbQYSFSbw+SKbbyW2SAxwmy8ZYql5oI/E7+20+
gQk4QA/Kr5tqDf4HQpb/dX0NF5zHmzi+YkcFG54Z+d8qyPQNCRQMOEM+SrzbQN2WPSvTnMExBQJb
xbGFY9WXDn4RzryQsVh4B1/XIMLdUHWolonGuJLAKKrtG6bqV+kFcPXqR31EdE4Nr7dSF8K9NTa4
CqNFzZEVJaTMfwtFxx4Ui4AdyTFRfXf5oViIzOfp7hMsDt2wE6z45ZUc0swzPXTMUhRD0C5urnpH
jKw5YXD9T1YwGFXp6ohK3hpTJ0ny62QRPTI69TZih1G3mwZeBE3c7bb5Wrg18kj4TLbs9TPXflKm
EaoDI2q3vfdQU8+V5ZwACNbsuNAX1ZA11eycJF/QZZZ5VqHhFs93HtUjilkdABMs4Vysw87WXvpz
VFq4+jl3XjjIk1L7EZts3dZcb6iQkdHfqiJbwK7h3fn94SLZ1tle2JKEVVmHCesR4OdSihfz+NCF
m6s9c+Kxim1EBO1+4Rzdx15xQWBvJQW0yScvysTdDVzgXHMmQVoqSYmgbsZwihmbJ90Pyrz5jgVV
shvlI/VHtNAy3wDxemE/aqa7z9Qoa86SsaakqVkF/YBKQiEBCktNVSqXspBaeMraiK02+LcgmCsm
iI4BJokXmxqKzoAplrwsVfSU1CNGh6l0F4If/baYJmEcM3I+EQZBJ+nxsp02DFJV3mjhuDvxz32I
3TSXqh42kfVW8mK/RJT50pOb6mvSYEa3gyp81sDePwRRAne+RnbrV+jv4jGkkaRbJMZfx1Tt3UJm
pFxjJLME6msngYaJq7fc8TNt1thpDspjb0R7yKpD20H0ZqaI2heur6h92gIbEwzkAkrIixzTn0IX
A1R+FOAbDpGRwIBJ/BV4IshLlNGV9jweVHm+F4jJnfSSlHzwOGDeRtWDz+vs4Gp849Fxxykn7smO
cj6LON6P1Z4fO4QShBAneBynzes+5UyNoLRlidPJxJ2Z6ApQSd2hrnihosLkkujsWg/S6e9WAP8g
HqXYUiWaDFKa5ExscEd35vuM3JLe1uZ0XN82sNK4YjDEyLvQ7GYD4AUxQynFy+6F+3CJt9oGybLy
ywKYd7v0J4WMRSvxD8i2E/L9TmwKUAzb07Ujo35/b3qrPXxL6SwKxecyX2gG+Ktg1ZL3fm1ZicHK
UyadZ+iJaXfum/d1jWaLnEnMT/MW+E7ZatTKbgHd5vdPP0VKN5bIZNBnt0/5dygnH5m7fPCA/uk6
HP8WCKllQEODNPiEbpVgCS3valvonvNF/cs+xWiSbN+fuXSY84aQUMZhEMtUX7hfijG+zlz+KHJX
zhaov2vfcNW2sSq/BHwPlHS42FhndOuVju1jFJM6a9FthewB2bTAuU87icllRh7YBdAgUw2TZoYZ
IBvmvhvNTRjzM9s2wJvunPssRNpXJdCMhNTtFGFq0KoNgtfVYVnAw9kYULcV+aCw0mr2FSbQP0xm
i3Y+02CvJVOY3J0gtYDnIFJhQj2E4h3lEUsLnvNipn16vTIGmMGF2EMesJJqvY70z64v0SSb8Vvq
LYDndXv4PcAhzMhs5L2npxBwU+23feaUa4xVglCGns8EFcXJvXGRySgyMU4fPkbWmYbFUpJhiqLn
We1ukMFdcflAM9zZFlAmaGz7oYsYFiw6IXDeFTcCd3mq3th1YZqepBBcFdVUdsDjUSn44p986MlG
w2Rl/Qo/pgLB7P2/ge3OYL/yBMf9rtWiXIoGcm/LKQ6f2e9cRy9hFxvdS/byodDxW3Q7mer8Dkxx
blUxnYLmj23MYBRuq8910zX7O/uhYHLl03Jxb0SidNoDX9cf/0KAadDV0I6o6N8gdOAAeayLshUu
NmSRhgfSed7CEZUlizwumCgPIAiGGxVPVp73o12Gy4bDC15YvrkOJXWz9aCPS9jBm3srPIwgm/qq
TKD6d0sK2DqlkF+FFsVurPy3KkRwvEHvuUP86itLCv/Rwz9izYr3eCxJAz/lGdr7ZpeSM9Stc7zP
XVDUcvF61zE05sZE84JFydl2gujEsvA2oDlQXFBwwUmzIYMGaBIOVhN5uKR3Jlxo1nT56mDYol2e
2baCMdnKMSItMMHpYlBNGEIlP8hilBVC8xQeo9A9nmpkT4rJZeocywM2XlriTwqoUTeeNB/MlMm4
9EXN5NqlqbOUvLkrqRv8YU+FUDPe9h6vVd+O9aq2rXg0V0T/ghzkJgtqHs8+SmqaBSSiv2zvyVsw
4Cjo4q2FYxsALiaDD+2JU2liC14/O/nn4s5zoHRCs+DhszDHJbMJwtKGLkopw8ZWZfmL7rv6nOXg
EBFYWOrKYBfYNows/LjXP/Id6XLA5Kh0ruSq8qjCL2X9xilxh1Crj+mlnMJ7wf+TYUmg6P6P7zOa
TdO1rQGA1jIW48PZcqWGfVAvC/i+DC7st+sOa1PUYzcfVU+EEu5LJ+VidwGHmyG/LvBclm6GaQXc
jKTy08gUChR1yFKcoxZpYJHvoc555xpAQDB0t6/D2fvi7lnjLjxQhsZ02vN7mgLlyoM64T0N8cyj
5j4jiM6G7mtQClgLs7cvayU6n6hd6pIpKvGW63gf3nnloorTMs/jk5FhoITCRdd3hfW/c6dInGUS
99YPQbiCs/FubNB36xm2BEUicDbF9WRWFf7v6OS3osp8B1SVypMX2jNiNjs/TNVGjyumZlHMAtZW
0Z582OKG72D2XvX6GTg+CdgWKafnz8ttc9cYuQB7fN2agaSs0qW1Ag2VRdKMQQ1PKULr7XTdUJ5n
+yrP9hCU5HaR68dKzSBJTAhI7ZIiVD4JoYB+dKg8AKdJ4ZrOGu5l2RRVGBBwWSTJD+Mh0fSKCkjT
u9br46oBFyXjfljyfhGXrhqRGOqTWEqc7nbvH7GDglfYjKnHWYuhSOhtmc8LOikZf9AyXyOWb0sp
IlWF5S9DOFHWaBcHxL/I4pDrLIzZ9CCoZbWmumvziIkk2OGAJL1+4g8CNtYwuNcUS+xCHV3+Id5F
oao3/yOlHcITv21ASxuilyWrmnC6SO9YtQNJSlSjR9VmU5Ywe/Ub1wxxslbHwS3Pf3U02+BaQRuw
2PL50FPs9sfNVK21zp/HqxQXOJ/Ak1STSp3+yYNWFvD4wH9cupCAmgDYBLlDDoUJxFAzcsuIg99w
1gxZ3uwVS+c2Gx269SG04VkgvBlh31zkIAfpVV/qeu2Atq5jzVGl7NP1IeCrH95fLUuO1OLpCNZH
qlWH/Qq/Sv2nS+qyUP6FOU7YmfvKHDDuI/u388xKjIf5qvIxmRqjSert+38C4W/xLU3M2QzGsRI6
COvyCutoDWabedhnYTo1am6oipWUPfP7DuEZ3mNfAjLwXhdBz86OFobWu2J8sKmn6amWqlC1qNih
OKfRiOeV8Z+OEKWV+8LwkLPLK1nJnjoRCxl7mZ+k65MPPtS+iL/ZdCTvSOHj55KyUmAUyjP7XWrO
NYcwAQtVDBLDVsUKQNtb7kfJIys71Qw5DHMOWqWOe++e67sVkKX/ul30C/6MIXsaVDp7KRV9z5fe
du8E4HJbBF0ca8/YFnbkyRiloxBq5SPbswG2uhvKx0rW1HnTxVL6rcXswj5mqyf9f6EYyQaBX4hX
fdOGgJSitxFiVQOIbkcwZCkDojYFw1iicAtMeT5lzUX8NURDW8xhq1970S9JohxuC22oE9C7v6Mo
gRFeHUHBqLAygAqbOaKagqPmU6lJdWgFSc2LFsisVaJkT/I8IKo7qcMQYOuq+v1sisGNgEw8+Tw/
lr8So5QGaOOtTpN07JHHJo8iibmxEjy0A6a+P3mzTlQPtfrzzCnAZtiF8qHP1egYu7hjv+bSeKFY
fWHIv6kJM5Pj2JV0APpL0pKRwD+1QYW40pfBggVKqHuHzUHS0YYyyfdt/Lg6msH6QByD8LzIzJQH
tpjuWyOP4tVvIdy/2K/XuBqz8Ro2mwjQhshL7jz1kwj+jcBAJY3ywSpUey5SAgVnY1ten3omgD7V
QpPgflkc/+cXTsINe+6RfdJo2D8zrlgmyDsLcyY4kvDLIUrQ0NjC0QeyqVwhwmD9DNti5v/+aKH9
+B6Xn2Kn4byM38KX87Cqk8u19BZjlqiXQsAXfJINlT3gEzDJHkzmOPuBJleRFtLalt6uUNX0dSdM
L3PD1cloqaMe2U+nyOXPtQm3/7ZxiluakIuhZxzprYr3jqh0ZX6eucteRoBlekMcBcou2QQX8s6o
RUXFIlfU6vP11fz1DNNspKf/uwZWwD1Wtlbtljjhf/2bSeTSj6Lfk0yxDKWexGLrVglsLBi3JR9v
9aFoutE38W12xt/guMEQ+C+7SFl8MP+athjNAVjXxer++dvKPBcal5OXKjNVQDFBJ3+wP8ua9QYP
yv3kTX4Iz8MLdnYXdmkPr731P/hAAtTLLenA/0sjs6RYYaxBe1qZalQp+Psj4B3rNCl5nCe+AohU
ejoW46dxuwlmelwO06OJg5e3ktf52LwY9+DuyBF8Xtir5JtB5t5glI4ozug6j2mXJiiVoRy3CshO
hKIG8dfheKX3TVO5VqfdqypPdjyqQS2YXTxNDhcSOtF1lcCVrbnHZIpI7I2DxVEYe+gcdoecwAlo
ft4bY09En0FR0MyaXtzaZrdOm9cg3lAvBcevVddK9YfqXRQMzZerzEM5eNrzoi69P0HPpb8I+uM5
hHqjzOfTiAomuvcTxIWuqMw7IOggvMdULcS9O1RepVz20UHXxysaxiF0lUiLNfVU2hOf6aiwmWgm
Ige4Lmqk/hW4cvMoyPLabTsxU0FCI2Q9RDyggqxGymRkM5JbGqPrMcjkBt++dgqpDRpVjT5tzgM8
cKCFsuSnv7/JSnxbpK+RKCoKIw3oZ6/g5VuE8mQWjXiSWYTA/eeFDs3rtv0T+ImtSRHeDJVMMPqt
aLMC3CH64ZnY5oaAZw1RzOrFL0N75aIM41uTGY1i+7xa5UrhigNkkPIWU964dWdFgiTogD3IBW/1
PJGfyND1Lq/BGB/HqW0WC3sXx2592hLD/eL70pQlHP6xhhgMQ6HjK+NWKDAFDZ2qwE09V+yQuGBn
oFHXZ4S6zwK9x7NbxdprYMUckX6myvVPU84s6sUGfpRz+ftPuVh05+gj6Wr/7iXsJjvdM4mnegXI
YAQN5HamdEf5Zd1PV25WjRcUvs6hvfIFkJZnd7JkQrwZ/7qtZYGtLLEk0mVCl35qiA1wwUhPHGwd
WT5ygnk/AqQxzptITIZBQELUSkhRRR+OHu3zd1RMXrEJ64tAtoDDvPBc8jr4LxNhjXMRscGbiBzZ
lc1yL/QVMkvNBjEC4HE3lD7UTfRqS8pFSoOmX8ZckKSvYwmVk25v+ZX4KaRR1EGosUMPxXmm9MLr
uQfc/5kUew9+dnGxAFDg2dkP4OF24Eyhr35g1j+qETJP4FVMWreZ3uYLQggpxUZYziv2JJnUVt97
YGDzwmV6f04n/Ulz3CMQ9L2wE+Q/E+H8q8KMk57qCwQlGQK7CY8jTTWaBRFHuL4haGe7fi8r42wZ
eYX3cikoFv5JdRwErG9h4TU+W1gsqmlj/5NDPOJmdvcfYD+u2q/E8s8JC7e7buOTUkUgI09VcT9d
N3cy+yRYrsZbBt5S3vKBPLVInsPHA3t2sfNJ37+N5vOEUWGgPQb8HTWVCqmKsqFIZWcSjrsw+i5R
vqJqdYKPBhCkB1U3W0WcmoYA0hzezMNojPP+jxd6f7lG3gcSQe9QDePPIh71MJV5FjT+OIB7hAPa
b4r2KXbbP/ZxQE+pdZoOdihsamyIPGkHonZpsmMiiUsceOvcbHbB1IGGXz4sio4dPkGz/hvYMj/t
V6+VaN5d87/9WFC7WFiW9UijHrRD83RYTLaLcev0oraU2+vH1gerlAYzTT5BV1NBB179RNfTKE+M
EtADpolfQzARQWwN4+TgCDrgZqjKd+VbhcXV1KrDajE15N8W4lsFhmqlVDl0oO9enC/1LIwhYggg
xE5iYQ/i1lInwA5XI4UWJvIoyR/ldyoPYCRVS1V7w3s1/5pglH2gl9ebfn5gZzYbO4uxiDX3Dgtt
0aICFEt8ed+K7lEmVLF53MbsR0Zn6gVfpuUCJiueh5rsB3z8SImRT9tRrgJPc4aIpnEBJz5b3fJv
GrHLkWw9ZOkLEOgoRs0re2hTTQPKLn0lX+uWn4M2Eb80HfXCrU4Z1hQB/SQe+rW+GARtSDIxNa/8
cYjZRQgW3gM2evJfhEw92MY442y1Df2Bi0LRyAGsaaHt3iUJ1qaoiaFbtZC0rvco52NMUGQvt0Ta
IrSKjOjxa+om0q9nvxxI4AtYMi3uaKYd4MT/QdFpKjA8he/dWJFIleq0RI4TlYwbpfjKoVMeypkM
Eoi4Set6IXV8ha8QxDQq/rjxReUHP7SxzN5glXQ/BM4fqFXsgJ2/RaE9BbnXH2cpX15ejmlLglll
tCXIDZxAWu+BuqqYNDgSLg7RRZsGkcn3kY7xGfKbFQ5Z+PH6gItUkwUT/a6w7XaXQQoIX7uQvUCp
6sR9QrGfDQuxF31HmNeR6ntMFtOZK1MQyFfF3ZiXGgTdySCmP+PaO7sMgYjLGOnjGAbArPLVJ6a9
ZQS6Zt5dk759ad23tBzKvo2Z31u1RDTvUug3klx9FQJKnIDqYMOXEfOH+L3hoSbEe0RTakqhQJZh
4pvcsRjxaZKnWVTEWjukr+t7RZnZQWBDr5YgBp6M4bQYC76sGEzsryUpibmV1Y/Z+Z9fn7f/71IK
WWWYcvw8YwTTkwiAiQxruNnXJlQlwtAGrM5usG4YQ1sZLKLsyjJ4NEfpL2S2cPqgSb68NSJY7KJK
BNPBR8bao2b9zJ4CM9hb8VxjhDSdhiFkitbQ2ab8YFnQQOidVsktplQs3wv7FJonHcVQk79sSWwf
85XKRI/mBnHYE0Sucb/FkayKskxVrNG1lIDA6IRH8WAFL/nhyyhAEEe9chIC9O6SPtTUKAAolqyg
SXMJIvPrY/nJRmXfxz27EOC7Y4vJ3/nS4wwSDuG0RzU+ubv0aoMxa2Z39AgBdP4g+krW7SkqKM+Y
sVO+QeXBmFEqwXtfBpPvpng8i4CCWdoqDe0Y92moc8KBdTO45ZxZlIe091JnPb0o5ljCbqvJIinl
BXJnEk/ehePJh4lnT8vtLTWQoTiQk+dwjl/swyQoBL3863tx8g2/AjP3UNQsy12jjgqMzbPDO64D
p3gfmgTVCO2avkUr74PRcgPtA50mCoegQMKMkb1T3m02YxPCmYShm0oPSpKF5pL7dopnG0Ahs0QL
kBM9ezGZAKTPHg2J66DDhJ9vUhtjqAXUliJwcV1nymfsXbwKgG5/FTCxmxCluL7A0eyUKt+RoPz+
QB2gCluhu/gids5UfYaRxqUAZVIgZ6mizNf1bcajgdhMu7q6BR5uRM1Arhbd/LdwI3Do3JMH/jwM
xBGdtyP5fZ+87IiKVd023G3YaFg5bXZHlTrJQcLoSF7MSTUGdxnSDt5fLqucPpG28L/RSrslhisT
bIVng20//LWxjSKyHDztLnyuw30VMWPWjXoCUWBaiwgJOcVmoyz+GFTpVXJusOL33kK6FrgpZh6b
V+emzkW/woZlTE4NTD/2qPPyh9Rwj47Ksvn1z0jUs3p7QWMb5BjNDwf5u/lqB0KK96iU3+jtW9GL
+QOYMTfb7qgQ4/4hKjg9bW6XsJ7cTtIhxZ929BU2pdDU9A9ryPZbzLmb9i9dCcek3x4QQi3L51gc
R9Qpu81OxDhRNtUiK69kSIbb5JsNoU9oKqZns6L8+EAyPuzt9tA2oGwpRyodqfoEYGh8oTcF/VJj
TI7xwHLcuqqEbtWS3X/xMXcd6qjihdMUgLBUinVLtzUtJygRbAR2+t8yLPCxC23LWyCGHgj3ssii
iRkIZ4ezD/En4AmlYvN7hW0QjzfysCvMf46Y2VR6wIXVIjFcFwpCWcg/BbDBalo74iLvMLfv/tIS
YZdVISJWB0JStEFQ9bIf3rEXX1lXbSBJdP4/MhPHHXlmlpQ+qwT9ODnNXVC/+a7Ub40HLbFnVKQ2
+G4K1IFZXwnRpwqpIhI4OGPjHeVvJsrMlmHYbHTsJ8YvbLccN1v6SwPlo9aX9aOwc306b5paNJBO
hQFqZ4UVvUfc1Kzi2NDEHKg6ZidZs8+Q8vvZmsyd65T9XS4xR20uE+M9khX3GvhIJPdukFdtghab
aFYU7Uv0U1XhzqyPDUL6e19ivYEjPwX92OBtof4+IPSLFG+erFhHh7GuwOIWkpaMrWkTLCrbWlGJ
+5NRdIvgWx8qUtjwWlz9mQRsa/bXHRLe5dCxHehPsGEmxnndfDiAvWcn0p/X5+mzYkIaOLyz1TYq
puzi3vg+ghGCduGfuR2/Iq2/hDBBSvvvVExmq9Du96oIBwzbxDuhS9AGThod39dG6eF6WX+8l3L9
FebrWe25p6/OkcVm1A+UwoUoccZLia99kg2Yh0yf8EBSO952h7hxxVfcVzdZm+/R5tKjvB8sHCPz
b/7GOYwm5xxUsd1z9d3afe9aVslZEyt2LvHbiXcH1A6jXCfPgpGKebh8QisI8y1LcHh99n6nvN9m
gLb2EIkWcO25ppnyBNK+KDoao9NPq3aqCT1+xK1K36Ah3Zlk+MtCKbD9x23xkjWrhNJWunfAth+g
UWznf2R8X/3KfaPLxVxGBNrtyO1qsSNhL//ONL8Iwnyeqtuqzy/5GvgO0ynJOccv898T75R1+65Y
3CyT1H+9knyBT1ukM/7le/47oVLrTnK7rqUznFz8gJ6w/5UQM+74JzHayiwlGTIHgTqXhRcDjpb+
q2UukzVlAXiIX67Pjo7NpfZneK//d1y1OKhD/gCMeRZdJk7ZQcGeAImVrlH8d7YCDlWYwLkxNrih
HOr4tB6t+8luGpkiWX6ydDRp+DY2VQCsXMpFtY6hkdLCAHSivThae0Hs/Ip5VKXG3ZhRrQJmDPkW
zIglOTARRQqjnJBPCX8Irhlu4jNE9gWvfSERRC4ZoSdwgS4SuncHYVwxUv2tAD0bYyCeyhvXWkO6
4W6B9UeR9u3NYWO7xBiRlt1HDQm1b1qf13ynoQYqpnzxsRR9EdExONJwKcFgGcCh/q79AOCJ0o7z
v+r9TtMFm+b1fB8WzWQ0qGYDxeTJtu70rShvqk91DOFdNfQEp6iz0FAtabm1BdXz5oNExasoryap
5GnCQ+dyUmwLPrJxh/BKdBsadlCq1YRL110bkNi3TLeE1ERmbowfuM7OLFtjddeyzEeBEMUvD+6o
aMqBiXmh/aUtnd8RRKA2hoWYp2dVpC1ynTvwWpkvl6srylGrDuTlJMxL+xbTCKHwR/Hjz/hBtnk+
/ymKISiSw2pzPK5hgWyzrURj8AQPmN7NelKlGnlJjyKEoXQ/yMKsT5slrO7jEPW9H3TJExxbrKL7
KcU3XFuCabPuMhciliHPFwZW8PAs2NCwI5GPQPc9xDbTYw6nDY/mAbtLIr1VUBfOZu0Ascs4GZq1
+TDjPzqvxqqQFHHiMmg3anU6vOyx6cBl03+YEE7qSukS+aPeNEpVYuxOsM67qr+uWF+7GehH7bzY
GbpeorCGroefxrMQKl0/d6F7GVRRR4kRWxl42TDquQomCb1/byRY5W5Eb8HlRv3JwEEO3o+oETx2
oGjjaVs8UApvRX4y21acrwYe+dtSCmhwY7Sj/MQEAoTzGtjEJgCytuMsePcnpPuNvAI7W+TQPhfX
Gf2vFrtKEE8pDXQTJxeI+xcm0cbDtLgmCECCUdBhlCR2SYnnb/uWWemxFOli8FrDYeAmxwPDetB7
yMSfOKBwvwya+4vjgtFac3AVwP5+l6jNuR59CUHjBTCVT2GHW0cAYxNKz0NkT20+CZTrtvcbAobE
57RZCBxvUawUvjFC4UQTuaaIX9gKYhZu1jIxHASVA7D7QL4QZr8CxK3KgVWTN0b+hO2VNpi940uu
mrM3JRWZNzh9qmedHoPy2au4xuxK4kX87rUGMmD0Bgyev+O3qczs6GbGwowRKihWgNDD+VSA+voJ
Ea+QdR4rZ9bxE1lKMKJNzZar5gwe2b2veHrHIRKL9T94ZKYgEVIk5lUjsI2KmMPNgebOOjMOQDr7
j3y3eZaddpdt/+0/TBoQZmy/wL/0U5VZFhtZxw6uicxBXUs52a8vhHRz6tmK1NdA9zG2mvXP/dGF
UTVW4lgmEVRxaGjc4CP5qpBF5ISTIEhRBBrtbie0rRy1iSMJOgo8RaxF/I2LIqbFTfGFX+EhBz/u
COp0xwj1pEByOnHGZGMkbw2PT3stiqBFjSPvliPcOqgy8G1PHUFkzfMVEY3zXRbRXXItuU6bJTOD
kdXGb+t23AO64/CZJ1VxubgWI85CwIT9QNY0Hvj8Z1wZgMwNmSt8f2ua315bA7j4VJlidx12+AlV
vY1emL/YqQGFBEc/f6TjBZH4ODo09GXxeTKRvV25o962DZ2r4pFhOGO6NkDw0TFij+2NEYQiTBeM
zYCXEDRtTyjtaddZ2uMtDkHAU8cFlzqR/95kkpVZfJMOENubeuRCanCMGOQd3yT6k5njwsW4izXc
ObI2nMDfkQr7nXra41dwiP6Pf5dK7RI3q2hqUABUQxCn/eFblYYUIsCYM0We4GYFdfrBiDrN5yUZ
c7jevV+/qvKzK/zqTubvVPcqitIECmSIVAUSYDkYFDzgC8KVoqTiKlu589t/zJiHsyrcYdRjO2/d
192dXG5z8YbUy9HZOCSbbMK1kVXGpp2D8ksKo/PZHgRnNS9e5WvE5rD016QMuL5a/L2bQgvjdl6+
A+t+L78rQlNSDTHUsw9xwGLwJKVHH0NkU+CsyQIZzlYabqKKewL/77HV+s0LJQWU8Us5e9eHu9kA
usQVFAtnN+HnobPjgermJUnU/ifey97sejtrdqV/3Bdm9HLbUkVnOU1+GFZ8NU1iBppMe3Pw4/fb
USFZkYIVZxO0jMUjF6KE0EciRP95wGiDOnEoGB/8v39tZCoUN1sazXsONquAopoVAK6a0cxiKOko
Qt/LxFwRawWKLyqvGvzjzIIFaq1VEwXAryzlIAKlSs/I+H+oXU/snJqKcIeb2Q2XtYrusW0JcXnT
CLpQ/B0tsf48anSkk9sIPRQR5r4Ue040Kq5SuN99No008sWLqMGwiRdgWdkjxY5dMqErcAI2vzIa
RHCTq1v1wQ12JRZKB0M8cTQWXsoc5cU2eYMj4+LCJGiK/ScPtpm/4V8XsAnf2mfhfphg8yP5cph2
ZmthIHtdHZv1O09TPSmd4ZKuN/vdgLs1udmNm5L/tNADox/1M1BMSkkT6DAjNYy2trq4phvbRPAh
Z8wZKmsL4wEnT5mK3P/Zewalr4Oodtb5oYOS9ahzHI/dNbOh6gtKzGkRjr5Fds4+Pt7S+4RUXFXW
i1vV8ZXHXNKqggoQ8ERYgqv1OxDAN/iKeJoMr5KAPgTmX0cfAJMUFfc2D5aNL0bkRlwiwewekHlL
T4//wDM186qwQAuuBluMcLAWsVpzZqtAHlt5ZdUkEa3Pyr15gwFLqSb4hGfQ152vUV80dd3Hzup1
JZhD10VxKKoDkl3MYhGu0QBkxBmJey5YVvAFBg/kIgxlBwDqWnnO6wOahqalf3EfC7tsS7PRG+kb
Smon3TGRMntE6C3FztqmUy3dbCor5rqyf/542DhctZ7Y7d5t3z6DVHC9pwimOWOsnX4eWj8d6IR8
eQQjyg3rNnB7GQ3qmt5cqf7GYjxSKiPv+Cuu2WXnc4nCVkqWRs0RvqPS2RbE8i7w1azyxzFYG2s3
lb25DCa9LLQuiPJ5HZszoQUNMKq40o/sCpBOi5HfIO/fguy/7cWqJS6KPYN+iT2n4FFPm3JZ3xCy
X5F/Vm1woahN74osOlCF2+BwSd5PWr9ZS3tU+EjOA6bBetB9YSwDkGG0Bk0gMJFbvcPzhX+C9AS3
OUhnR3KfYkRDPT7fEu6eyC35QHAqOLLjvTmvr3eTlJG1FaF1mlzFmCVQFzVDT5AqRHa21XJCEiCz
+H5Gt0LNqfPUyr/Mm6nLfjVvCDaoJ0sWwrsFEySqbScAC50aBclJxNPd0nkEza55K9ktN6l9TwXn
50Bg7/kh9GhYgcMhMjCcdC2aDA6LRxzAzO2vguNZ1SwhMtKkBVRiUSlwTwFrwHNIftIEH5p25cki
hCGjYi5/0WC2QBhjBZkJ3d8zwdtVggNcNQAuYXd4fDdatv2kwc2H+zQERAiQY6l8vxfXt52RYu6Q
M0Q0kl+XXfvR3PuH8ZOsSiJuGcysJMzmHn2puM9FO1Y2/EOQ6HgDk0jzB3+M9f0B6xn3eHfG2jBd
t9K0TiHQFRii3N9Zh3eEuHN9kYLTJhTduKV/dkhSkY3me2nYmy2DiYtBKT/6IdTxmoRtIjtUhLeJ
08OWqsqRawaOHeX3rqXHnLONAjrIQFhhZMJjziIjY6rYNSUq5MZxfcXwzqdO6I2CkhY+YUt+Vbuv
GbqONESGtmiKI23PYmUxUUyg5n1eHwJ9iWd/OQ4ZF29/OHF3hAjcu7S3CxFlzFFdkKn92eKwDo7L
sjdahDoOng/oyRbONq4g9Q1R8XLDkJL5Rh3YcT+yyeexzhqkr/TzE1DAgA8NaCHqJ9Y9vkJQGim2
NegCQNnK6lq8kngfCij5cpZJ82HrZcX/fEB8m5bk05+XF7b5MmXGDlbCrpmy5Af7gq9dnxqgWY5E
yBbWecNU5/TsLIoQ741vkINSW6Nqukhbcge2VLisbkKRjERKoCL8USyen+D49AL8Cn6Tyy7FYIzL
96g5Ct12w+EJEeTOKXpM0KOYhId1cwwn+d4VWoqM1pCqvKjrFfJ14tN/6DroDc2fN9jtGgXt4W+q
IH7NNAatkXgK5XfWs5lGO5LTcHg/6jHDT6ouJdpB6YdLU2fx/M3yGYPRJmYZXG/N6GBkQRPuqX2o
1Lmbskh2UMHSE5i7PHCcK4e1SYrPg5E6cISLUEmE+WwceV/+K2SNgIuzfI8/Ltr4BNkkhdwfi+WE
Wa+oAJ9+O8xC1/QVtMX4rcsBUAgIh4ljXyajUFrKMjketnbWbT5XCsCSgkweVu1WmBRw+T1eaDQj
/C3akYH6gWxU4EGtK6fDjXTsIV+kM5yW2HdlwRO/w46kcLe1YSG8tsLNrzNuYcWQ7e9NUtWhW2KE
gbxpTPBIHDnfayA+/tQ/n3KY8t4U3+OONe6tkHjH/CyqMxPXrVfTr3Zu3g9rKHTwCjYHSg/6yxID
DmUUbXOy5cCTiX0td7pmRcMenu+SkINwDlGxa5r2FtX0nVtI8DwsaYUGZm+EzuiEPcTwqhHKghy6
1DlmMbj8LhMsH9H0Ux7Tdk3i14x5P7qx4BoPkLBOX/ewWf4cuOsFCdnNXnqIhQhYoj1nRWvyY6ET
j4/jvSszIWNZcZ8DyDS8Nmz7s08RST0B9opO2P7XRTIP543QWoe+re2cfN2qDieb/+Y7gs6PO5Q3
r29jJFf7gd070VQcvSKlbwpiHl8+bw8ypAsmxIwlB5CbfR87Ni/ciMLDtNaIfOKKhLqQk2dpcJws
CB3xUHE+/QuxuIg4aLDmnFMOUuXK6Krh+PA3Dslj+iGFpiY57zoxoKwrGiK8bA/djfQaldfpaoWO
zpSjKse6pGqas82bLNRxekP87Te9o6Q808NVTj+F08bG70423irBCUx1+xaWYUyym31fRAnLm0Ol
lYNtST0T2lrkvBYTTRsYqA6uyMM2yMbwxIIiUxgGs9j1tlBrc/2j7SQdYAWxQduDqVhrq72z0Q7h
YZiKE47Ct4+d50a18aoCK/tjO8z7HEkucPE4OKJGaWdpy5kH2mMSt9MljbNjS68GGsNZN6mOgykt
q8Ad30hC0ev38kSyWw1J5UCVEjCpk7vAWZn4IZx8XedkscJTADZfTciRbJOriAfeP4AxLkHfpsbg
m2//LRCWOnVSvNTp6Ms31xoWYQVJXatl+EVwB8BfzwjbxtmB8Zi6V47xkouzYHfpvJmaB71d+r1z
AnS8h6lzZqpBYB4xUrH2gxUS8WCtq+9kJAF+s6YfzQSCi2vA/v/yZzIXdpX7OudhA0+lDouX73fu
Qbz5qVL7jGo+maKea+PKncMWzAY5tqxOOVsV8tmTod5NYKYY+qyxUq0erm9aNyK3ktDwO63cUBUw
eCdh58rzpiLAKdTzAyFme/21LRoWCcd7xU3TS3cFTqjD0NDEVynKB27JqgCOm0Jn+31BhmiEhru+
iNclrlSzNCHiWPjo0AY7rqtGw9o0U5n5jk34WE0ynDJwHdUYB2GC0XVSO0Y1ECMxKhv9u4i5dqaM
t6txs6FgUKvVPIE4cOD5wsB2+No3C3KO0F+f6cUuYeO7K9YDtWjep5a9FUBc5z9Mjno6UX6Fjamw
/ATd+TafEVctwlDpqUY3qjrSwmXUdLLbWPlO6N6eVKQJ3pg1FUhrElM3V91Z7bLq8M5kAop0Uhfa
lKMBgNwvQx0GGCHajX71+sBNAVGk8oSBtqPSb3opUAVX+aENwc5cSo/U065IkYQA/a703HR/gamn
mRR/20y8RS7ee8KtjeLAp44x1oyvxNfi3BoW3piRVEWi59qQDz9T3cGPaVJO6cGqnx5Iqy8zW2xA
Zj5Ke2J/BzxZXmB+uMH3cLEw243mZsbE8eSCjZnHscpDLah5Zm8Nfcd/lrfJhu83drSaZQLJLFcq
cF5kbPJ4IBzPlxS4ThqyK3S4FkWvcw7L5Tju7pzltBYc4X0tYfVXRVmh6NZMiZblpbzOcAHVzorY
YrwUkbqgJx09aWjgRHpLAL2I/S0hDGzBTCaBwDRdWHQGgOknMxnJvwUDDJ13G0DR7k5sVPrdLU0j
AGrIfGs0MdoQwJTiNATaj/uOA/6hTU3OTZbv+qkJpVIPO2lehdeOCJ2vK+SucN/Iswb4qKRgeC9q
n0Y6NmLngphOuIOhx42x2y6VivaAbo0AM9fhKF4nWaZZRybFKcaNfYjGkbt2AdVik2nqOXt1UpNi
OuzjL0jHtJmAE7WlLUWEEWNkklYQJWyII2+rZ8F2750Xn4dmKMeMjDdKRY5h9lztuqbQAGLxBp9e
rOExohtzN1azmL2v1AFnZeMy+k1OuDtYuUie6dvRV6Auf5rEphfTYnUeTDuzRuoNiOz0/foLUlsb
5/5yVUoip5FxSzeJxWi60KZFx0KhZZg5vh5DTozV7uPjvLxgXsmScbBW525y5wA/m9213VvE4xyO
TbF14TF1Nm06LOmg1NtldkAywq0BvXEgp7wiw3rGlIb43jJpnErLBypaVnkqCOI23iSobTfBaPAw
ltk7VhBKdjim/xyLbctTi3GeuwJIEGf9XWfJHG1BPNaDBJUjBsYnb0BbS/oJahLYqW7i/XC+oZmb
C36c56zGtRjKNLBlOzWjZ2ukJ9EpDuWAw/D5UJZipU5PsFBGAT1+IwZ0e55IR2lPuy/cjYNzJn/T
5hB5uDwGopTwxhq3IuO9RnNkfhW8nPoVsEo5iHL8jwNuDI1527AcaBcVHc+rZKFRIMebXj3DeT9+
GX6PIsgOEUFIzEyaB8/4x0Ne7BB0JyebinMU4+vajoTAs3wGALvG/HLiV0hZkyszhwhIwH0sXMla
cyR2N35yz7a3o/dg7oxDOJQ0T3uLHZiX1PN6O+rR+6Ys2P1dVoXOVoD++w7/e6/G11bkC8bP+1yC
jtmxF09Urdndc2RNg9nIU4vx7pkQfqIMmwzFdVWOYp81D9Fo+zlO4+KVMDBUeHtbGV0pURM+mBOw
IvgzDTB/TAdjdR3AAxqa1nyghNarCG+cVLrV0PBjlShmWweLeHDDRsF0X81vDiM78t5KXNqhR3Wx
AbeRlbZccx5NrhXKd5AYim2A4v7otDH+4PvLC5BqRc6fBmRrMkBENxhg4efFnKsclzDIyTxefxjf
v6iowqDkBP8/2ovod3udRdbBOKnSoQovf/k690E5K6bFeVGiY8W7btQh1bdu+K0Qx2FWgzyqHz8H
NAbZPoX4wKpmbqSBpYIMDulbPR0VopKyYhD5F0RMPC4iV7PyiRMDXgNagjLpOAQjTu2VH8sYnIR4
VsNx4vIpqJ5Vcp6FupEG1KMCXBTq7fA/Or1WZ86OOHkltvFB5luVizIxq3dAsra3cUS0slzbZW+0
LC5az0s4Sc4It5DLRc2mSjrOsaJqP4Z/fNQQTS7a18P+82nGPkH21YN3KsdlQjNajw7iKWNo1uu6
iUPIZGDaCE+rHoTjkr6zXLR5j5/5H73G7TwSoyc3F1R0Q/Dy79zbPNV/UzBKrbkfyXnYm7Emx4zb
Z2fnY1N8U/5QVsE3OjmOU80cHnKI+KQyxwrW0VqneQ8Ke50N1bf4SGIEA7Ywe3rKoXNpbuDWWBD1
LhhmHSmSPxxefbLp9QFP2tRfUyUCNnmV+n2bjd/RkhvzE7f8z2Jq/l09ObeujhWMck7emVo6Dw0s
AwR1ZwkkoQgi3QlyN/h8JiygS+nNs/DKncOX2ObXf96J8ZWS4TLI1GhrieLImAGpO7ZOSo9sEP2L
Ly3YFIq6lzCK/R0vyVFJkwd6zLQlUG3cpI6ZRXdcnvT6g1NYjC7zTCnWDuAKN0teG3+idSofhL7J
cexgPVtTbc8edgu/QGwk1U/AJr9dxlgQ3441rqlsQwCwGcNugZkie5f6CwdMmH4tngXTqd5XhAF5
yzOjuk9QGOxhVB8nE9xcVyn2DfHRkBJYJudIFBc7UQ29z4LeGyaZVqjqUQu+BAAED51FqEOOa+bG
6bv/A1C3+Z7+8NTA6n9qCO/AzzsPptknW8LdVjEopolBfOqiQdPBWE49RtmQwMG6bUIx7uZlt4oq
jyEyw+Y33m/0sCotSKaRtMkd8S9YCqZA+uCwO6AV2jvYY7yHegG6oP94+4Sm580e8UdgJIozE/re
4LH8YZLwGfLFj6SgsjdakOZ1HTYxY7DyNKjqRlB/VS/DlNHbPb22+1hvjzI0fvkQGg/YyefB/axh
WXbM40is9K2ECtOUE0rrFjdqo0me56jxUW/o8gCA15bDYKHkfsIgG6fflQtBoI2JWVv2xoEORwto
ektBS7OGUjZ5BVpN95FB6pG4vE0JOp9JkJnTX3czP43Dc+9AE/Q4XTMpfhPArL99kvI7T2iSblaX
2I3HKw0IOEE0zZ7Jz3QukuoW6fJg55GYy9nny5UUmJiV2py91caPQEclFjANZbjBp/df+dmTGN+L
fHKQ/JuDzfR3PiApKxgxWyk2Ig9KDWY5CXPuwUZZ1WfxM71v25DW2/6zPqXfEsvwptE1pgZoDG6d
Dm3aAiLYTLFuByalWZSjfgtF+vWE+0W6l0WZy/hVi9EC847BYYNaA6TThxOEq03Q55VNd42qNzO5
8+NBYv+/Zd858JIKRo+0QWcc2mzpv/df/2/I1SqBzpF2JLgVdwhb2fa2tRhc0G/RgdqqxTG5IJY/
x+wP2yv1HCJp6uSCys7/ENBT9DFqEySC85JqWwrUlYe3IamHSE7+eCy32VJeldX7V2AKn5k6F85m
t5zzamwUvLx8qUkBH8iYd5MNCvcJyqpUkQxZmgt3MmoV6GIPsHFO3lSBHvOx2gfMYiYXpudhA6kC
Z92HL1dn7JV2Q0duU1FVipm+u0IVm8K4w96rK1fOppK14xiuyEsV1jDFJzrsgNvrsHawG0PvaZ1C
ZrAGp62/WBpS6W3b1sIYc4X5dA7bYZoXoyGstdLD7LLlVUvZ5SA2b7jqk0ZQt18ptKkR3npJmD5Y
WftcOulwghdAIdIK5tfvS9YusNI6dWGpmj5RndQlqUEbQbwXsQj5F6iT7eE7/qm1Mvs6ufw/l4Vx
+vftxCnv2w0cPJEgAjMhjK6V/lMtfjCxMcJ8teYNaNVufxvwf9qIwmyksjArYLB0OECx2gp549Jy
OYUeldKxMaubAXRbXRUKYpQji7NubYs4cVQ5b07dUQwQ8Y1KkuHW//t+UOArasFbGBrqTAZE6Yvh
bah4VgACabXorSw62DXcOuFTT6OrFMhDFRegRxKqquiVjMWAE/lAqHsjpLyFNGHQrmv9HcASLUWk
LevFes4qE7DuFIurP51+h38HWYrDo6CTnfeelc9p3RXhTyWsP6UwP6G7AncWatMdheSqivHsnvTS
ZtXWwUfNoEZjgxM3tjMyq0pzVkqtNWYnUzlm0P5+O23pHs96/txD2maEu7WraCZy1pDo40BVuFca
yZWCiiAq5HSbGOGFnaamnKv5vgBqx0lPSLQuGW4zSiF8Mw7tKSJuF/1dyYDglClVOZH11zx+Lwhw
jg9M8WEPgoTxMz7IG/9q8SN5L9eWN8fdUGlW06Su8G2FcaYY75mzdS2sUmgDcvfUXi3TRknubAfZ
etmtz1FC8zvsaPG/7eM8rTFw4W+mE1PD5/QLSFsm8ncuAsmMJHLR0gEgLxHEnkgv8EJyMV890tdz
pUeUbWJOT3zN5VO+y0xZO7NPY7c3uFSSxJ3Y9M53v+PTJwcCCEO4Wqr1iFlOjzoF5lc0OGjg1UA2
cxoO9ZwUD+Cy53xC/JbmuezRb25c5lUQp/TP9zQEnUsD02zvKcoQBmDrfcXLACZ4XNVksL9orKow
bkvsY/AA5rh/7SYCzW76jGxH8i7FLP60m3+bUSkY0iqpJMRahL+jCJyMb3fgbipEaBqOblRX7Q5p
JGUVOUAIiECOZi5KJtarJ/ilhiJvO1znu+M/elXZd0fmxO2KLNI03zawN65xsKWPU/YIu2wJsjU6
6DKUlgrh8WqDlUhE4QvoBw/KtRNlYAqIDfzwiSgCTBdmQAbozKLgMoZr8vpRikvQBwQBn1if+YW+
C8zalYKEhl6Fyl4SxUGONGWv06uU8fv7N4rBxNzPs2Tg+bco7A3hHMaLI6lBpJ/tFp7NEGffmq5+
CUFQhXKAhrP7Reg+n4vzzmBslCfIDgMS01ylngoV/byQSKQ2wdK2SFVnvQabLAVudYLDltKa5NSu
n+9HfJzeKDyHTikBIw0/1nkmJHWnzw1HzKom5lhW3NsOeTDzB2MkFw9757rXOfvMwOPa38bfSJ2D
qtxE4uQosiEakx7aUWDA89aQ7SfYELatPHxJaF+J5xgjuIaZOwJn38y04vj6MVmFEa2pZBq2nqo7
+ZLpVQ6n0EjJTurbxo01oTOi4Sn+7UDb9G3Obb8sQ65+GYd+mGDIKn56r51abigimqSqxVZdF6EO
Nt1Z1xp9OMP96wsPXBvpieETU/1dHIkcH/uQUbLWwWG2vTNM/Pu75muQnHa4vlQ2f2Io/hRySrBt
AFzus+TfRabFfLr+0HqqACek6ex2uJuBaOKBP0Qsy/Luj+k9kCgd70VwL5dZOzp/Lt/3x9Atl1qq
Zlfvltp0OFZ3gWQuJ/UwJKjCQRiEbLcw0nuMvjqyS9ObvYVqAl5CrFsxV+KU+pAq8YtGFQlKZMsH
4jLEfVTDRWqcLgARCjW90qyOGcU2lLUMZO/4xi3ojYlHZSmvMj/lR54oZUndULdfIg9e/J8BXAyo
kflcdKsdyg+jtbvUof4oNFp9o8lF0siwmZSjaVHoYIcCwhwkUWDZ7Carf3l1PC396vOGPLKMei1N
YWtFIRI8Y/WVfHtwkP2qXaTwHprUTCV3Y/4Xsr+idH1RBN2vVuDnWV8TUM3TrbxCbnImkEzIpTKG
jgLU9HV4PmmpuV64JjEw6gpUB18wzvwBcefSHyU0LXh5//FBCV4IBgk/nWVF31So0+rqih6a0YZf
1kkNLxPFMiJDxCtZ2lzRJB1LX6ApAu8rIjwhX/TDf79oeQ3BpUX9/U14YdmaOn8nh09WMs/bKom2
0MiBDabJ7cLxjjk4e+xAFvjGfFOby/SqtqPX69D9ewefp5XWKGMo853M+Bc1GvwjXQKHLc6XqiVU
b6IZMWbdjgEds/ErCdiKq2y8VALwBauRX5c8NBjr+7XPNsleUc6YwYU3DEljVQBHUdrc4upzwZaR
w/33axTP0TzB0tzZr/rVNvhy3lJl8F2TQFmoDIxlYnjknVcJthIaxL0KzC2BOIrxzk90lFQbNsqr
nSph15zTv0C49Pj+nkFR5vnXgoLeKaJtCNQsZ6YjmdmwUyiIUL+pLr2YpZNC9Ve5DnC0/jlcOibo
ykX5NLYHVYH7tvNXglwxYLvQPDAitenDNi6Or9g/z01BkoI0lkq7C2fXTJxuGRiUAi0FvaiSxRHv
EatZXz+EzkszW8MOMX35AHWZWDqO8AXKdv79hT0WHH7zYpB//iwlRYYowWky7gdXKJRzltClF+Xs
jWJcxcD4K+yLZmWauqk/ngBNSva+O/SMhMHlBCfk/A2FU1DDqQN1Yqi/INDz6bFK4SNS+yC8YkJK
vJ//HuS6QMIczKex2BmNltiz7FH9yv2FAF9PmUIhgcI4dJQPinK1dhJbDMIh//prlJCfTirzs+LJ
36EzWAn0gnmFYVGpBTNRUUIfJGkdgmuVydZx2OA9HKSUy/Fl99/Ua5ygX0FwOh+y+0u4Lcz03mWu
Dgf15prtmRl58VgfAF4YR+8ORkSgnrHcIh6liBWMC7opY8ksjiXaw9tTqFlUExn/ROnLzudIqxw2
QkTiJ0nzcMaPx2UFgJVub1sUyAIql0yOxYQjDkNhv5v4ms58dy+5XLC48josDVEQrcq1wwqGXOfV
5rt5ZRFCc1RIdVX/18d6BOhXLW1X4YZm+kzK6kIG5CS+4meUeScuf58Kl3YSethbtQuLfZbWgcvL
u0QOTnP1TrU82QAfT1FnUJpjgPkLW0KNuJ5s5/4/JIZXFOiS5UEBNfBAUriThMYqcisKRUw+kce0
jRlH0nPJFASlK7HHyDNb+i0R/cwPj6e06hp0voVDmAvDONFUYXaITu0M+VndGKKajl5EA31ye1nd
pMIAys1pYufh6FOeb9N6wxeH/2JJbkdn4N9VnF5ujPZwea6w6vjxtiVueNFl8/UFhP4AOo/JLpNo
+ZQWO1LPhg+v2b+X+X1WwutY7tfAsEeUfOmwSQXZfAyalRuZOpkfwFgn9ywr8ek80VlaFP//E/n6
nPXWauqtl3kgStnIKfAQM3rfgvz0YUOiRmCr29O+ycVRqUYbk77RXG4zj5RDvyzZpv+HeFEMc4Fy
Y7ORV0+yUUCszbZnLkXkUbVrBanstZ95FwWG/CynMOjlB+Waml2gHrFtdltTcHiGv8atxR8ofcYJ
gO5FYczkFnJxMxMUd6gtUpECFRg94Qh9OsUHBm23NelYxpGTcad2UMR56oFaKRVp4uR7vz0eym/N
y2g1HekrG4BW6J3BX2sjupu+TsXghtJAvDDFgu9OeRIk3VYMeR5t7L4dYeFKF5nYVepV6U1oCeUz
3BIQIrOyja8s7kOTWamKGnRnEVV9uTFtsxidUFTtWHXI8VyX9VPveT/6HrDeNhPtW9uOoEeYouhO
u3ZNcZnR9oxoH4hVRYuAxVwjqcnIw9bY5kUPnIeJemxU3mcy4elNvQ/JgQHftYcBDcvuR8p2WSiF
LjzenQfARkkuBg3A5AHETpe0JYT2hkUjez2Wtq3oaZ+BSPjNLaEMnv+inJcWj842l/d6pcM7It+Y
7O7fKy458/zd4m+ScaaDRBr4LkiBbYDXbwHYykhC50NBtpXrLRj1/yzu8gT08peQtYwYPcXYhb8i
w0MRlUOmlDI/eMGqovaxkPvI+I1XO+SG1TBONsYVraIelffq9sYkkNnqAebLl58EcgwG0gie66hQ
3hpgBg5KLpZw+rxCeqMZKfUAhMKAsgaw5R9pXmcqB6+7bLLcgn4zd15OwpMcNAjOoLaiazctKdPW
dpmpATu9vGIslaXNR+dvy2HZOLQIoFOlmPQTiYtztPJjsCUuLngFZeBVS5ZqsL8beIT8xzK/qPOH
VtwK0S1sN2c6NCRS2zKngyKB5Doxr1IANOWnYqypqOTSPWN49soABg3WSUHfd1T0GTRX8ihbeana
V/S/dcvD1vTNm6bZoPWXVNvzzE7BPl1qEpmhDzQ0vIPIwHTSSNiSIHHhR1VjHz1uLJ+46ExbOc4v
4ZAJ+NRRmpLwkU5EyfQDwZ8uNgsx/hB0nH+NusQbjuKaoHfVFEduXC3JAFSJ/VbREwnW3Yib/h7D
sdhBagf0+JtrGQXAEEMx+xv9zL3kAfeZYdIa7/7Eh7iCiI1axs0FooETfAqaLTl2bLrQ4sr1+DGu
h+3ENJxvXasuoanhyqo5gUY3tP1ZX565LFDI8BSeJbTF/80FyNS7Iwy8QSgJ8JruPArvMco16Bu8
jDwzHlXmeMUgm9AhxJhvf7P+vFhOymq6d5nhloQEaFEqXTKBrO8TQ8Jn3Vno8b29QJGyjNLJ3jNt
BP4pCF0WHWz6T46mhxEykoWtsNx3VKxYFRJuThKKcgWngLm8+g9ZdV8v5PfeC6Dg7sksc8UXkGV9
23qZOAipQqIbRhnHohw+QDazo/ESgTPq1yTMycS+zayPJDZ1JvHuI4trrQ+/IcsIr93jDQF4ZXet
tGpE2WQdfIeDtFoDzpmyq5LV+YbLJAxTMEV7YUoR8EInToZ5/VeRoUPOUwZBlxtKDdTf+YVg6zJR
ZwG5f4Y3iKD8G3nkWOOGGs92zHn78Z1gECZOWH79MUtc8ODkw8lWKcpMkbIcMWHwisQDRq6KDjpQ
Gups/6Umw8qrsclG+BSvuFAaRwA4F3GPFMb/6iWcDBc7Y0qZLKgCO2Sa791Dyfw3sVVLUBp2cXLo
HYrM79Mjzoo7THU/Gad86p2rmQCLrUE3JKNUurLK7TDgedYNWGfK9+uOQ2wN9QzxDlkEbCEWXigT
75Dc0cFRmiTexPUai8/KN8a+eH++FogvQpBCbE55MuxJbBeot39jfSt9Y17qZM+HHHD2kEiXNKmY
lWwpCMqUr5PWON1+GgHF/W5WxeU7fL8ei3uEjXwuMUtoEZjgtzPOs82r+bwRCoKCs3BWAzxT5im9
TnuQWECYIEImZPuXpokA16o2Fm8Ui4cfAcCiu0asPhonkUQoKY9KOzBw68AFg7TWt5ZHYeAjLOvC
saAke111jKM7bof2VSUVLhMvzgRUU4lIAdZ+jwIaCq7lRDVM2NmQmt9H4YHP2HG2UxK3QiDKhTSd
zn9Rik4Te5Fxb7BjHE1UWWB+T541XN0fSllOn99uOBoq5+2aCBLDWzcLaUJ2bcG8CBIdUXUbzsEm
7eTxKH7bUNp8UVe+s1EgSnOEXaa57AjMx3DJUzNBp+QGlkooXDmVMr9C3OPMIPzrzQEs7yzZrKtR
YxYmKF/Ca0qDK6K/cCP4SqOfRe+GAk/B2NL+qFOGVQBncFDJN/bjNFyoIoosz/RJSocAQueDMydl
oWnXxc9RyC9OvD7sqCtlvb/fPNKWKLmI9fIBhDvq1S8umpHUMBgN5WgZwZGqBAkbywqIVrWBK4hk
EufQ/Br5YYC5c68+QkjyClvTqJKrdv/jNgYxUM8bjR0Hr2hsXw4WR/OvopnlY3Pq5y9lG753LpBA
cjvhrnTPjRaMhVa8gH86rW5OWtlxF2eWNojrgUKNxS3y+njA/PX/Y++dNSs2hkfMhNplpdwjUDqc
sdTW/E2d5BRlgSrsB7gJw1ttLDxwGYZHdXxeWR5JOgNCByOgwdt1YwEWVdXlSQtJBdW7fQ0f4ogw
bRY28dlNSF/S2sjWHyv9m/PR+ENpp4Lmbkue5cNxjf7W7S5oO88YySiKUYMsrJR6TY3IBKE5o0hq
/kH44ggn9G9KrJqwqzfifu3YB1LBnG9CmJcplT/oLSFTsDiL9bFR5UezlJ7OdEhM+8W1CwdKbFXq
jpQc+J2dgcvLoyVODAgHaA2zBoz8A6feY1kFAFHoAJUcAbVVg6CxuBw6AXftGsYp0dsQMJgYck8R
HDyKWdAb5+uv44S80kPDGAPl/bmMAyNEKvzP9uv4umw6NMxxJg1u7sum6SXGG2+ZFoBWrTaiAwcQ
8ohaxEg45G0ziuArt62FkrgUdID0r2+pPFZ9hv3LpHzavJq9Z/Njr0nMiAAwgg3Vm42zy0dB4Y8p
MzcLmOKbyBWWmCc4uRR0qzxo+7gubA/37/Nw2eFLSV4w8mqjtAToF6vsY3trnfJw6Z7fJe5EYgo3
I4lr5dUJIzD5EThXvs3/BCNlsDDf4fVGB+80/rUobK1dBE9zVreRliuvv2ggx3KuNDe6BhaU8ZW2
/rtFpNAeWGe8p57/2wDE8PS3xz5OZErccef3Nsm+1jMy2wmQYkJX60gQqOjmNIjkKpyz/kfmGWOv
e344eADfGZCXEAZayCJHrOC2iGzXOxPDpQCAqkrE7CEoNQvACb/+kPRjb8xtyn0EuRMiNUjTV8Is
EY8QMlctstwlNQHbQnjJ7tk/phY0h1LReCIKCQe02+JPI/WqJUKUwK9WDGbEJTsAn+JIhN7rAYzn
Wyu4oObr9/IeiEj3Oo8jrUSNVV93pVygHTW+DLVv3yD0RP2jc5t+dyxfxoGdC9qP8q8cQUGqHdTf
grEla9GF6RPqXIXKqO4jTaHwE5GLP5twzxk6QBs7pGh8S7wdpWQcIDcqGSw2WSK6jmjHUhBTGj5Z
K7YW5kayIXRE0tNMjw1terj67xweKEQGbQ77sccC5mEsDIcIVDqHhTxOVGMoia3L5Os7fmxwamqr
A2qtL1NpG1lv1VD/f35OuPeDEQbgWFs7e+YN0dKHlDEkZfMkEvp7xwJx7XSQlV+a+mNPAZEIe99t
01Til3Ud2rzwMegdNQgs7CXPqnXl/FQO4LowAdHxWtnnuVka/s7ueP9tbjt6ZdVMblTaKmpvnO/U
oTta+M65fwavvNA5C7keCt03BF47daKxb+5/ySu3Ihn3vT8WeAkoUisZBUFItFcZUJf6zjP5uvQH
gGhVcUWpwxT1kPDT0VvPMv5n9OMbLoX985fQdJX5GD/UfQbBc2knOaRWbNEUf9yfHIqZu5YaNRNK
VUqGqY5pfW4PyFZ2V1JXWtTTZ5MPfx0wAgpWCfGDkmJsAF1cDk/cr6BvZfSTHDHFgzRKfH7pKVqB
MxFfWfvieqZTOyLFiM0KBuOU5IpMLExRj5JSUKPILfHR8peqbhyfj3LlVg25RfjzbT3At6J26bdQ
7P8yc09I2fO9ql9Oq2SLUryaZvnTrKcSBclbt89m5SgWBsBLsX9mogzacPJ+CRGZZE9pYTCCXTiC
jMopy8X0KRYk2vh3AQKZIJaVedy+5lfxQXzO9Lzcx3DdUHLIltxGR7AVuI9D/sGejBBpViO801U/
Om6TRcvb8hL0ZGldY6bj+4rKZUME5hlhwUGXDzsjS9Z9adbGfGP28sxCpKecIEXU9z74QQOiEAGB
DMF6SxqAI9Od8sSi/Us1pBZxMYJryZPpMbOR7XmsudQNYJFP3i4pHfAUiWg6ZcEpuca85XMNbMtN
eXEF9SiGBdGjceNE9c9sz3CCer//JNagc6I/YSy4UL5EZX3hDwWSq6JULAQ6fkoWixuKXfsfqdVQ
vYSpKn04ZQNFwt7EsXnSjKXY3WpBgZmfTmb82ewqK5H8cTMIhhVaF9z0DPODjP+MKEPV2t+DLNaG
hz5aife7AuCw7Iuk0O9FiwiwwOy1NTCUwYBXaaIII1cYn0aRCKEoJmoRO36qm1ZAVv9OhjZqsTN0
cgXsdANAVgFf2tHcXu5660rT3c3wIhjJ4VZOxUQWyi04HTev5LXq9SQG/lLxQcrbuLlQUHzuHH0s
YmIVmE9bgdo4h7eg5jZMHd6oWr2BWTpDSAiixGYOrDK5A/6SSZchC6rvPm7I9e81ze45piULW+i8
dSGzpwnFMc5F+6NXN0v247pE38VlDcuRJgFi67vOdh6lnqxzlUGWS2jum97suSiILbP22w6RzVmQ
n44OYOc4IjNgZYx1e/WrgN2f6Cg7cJcNeJnSj3Bkt/QNtno9MQh398APNjvCwCtn2B/Igt1IwcFw
MiET9lVAvsPcDiIfOl5o4U3ju6bavb4fWfdSG5+H4SgRvJYo/ksnxF1bYQuzLtfpELf4YSh4117R
WgrJjgHtIUlzkry/07ZOpTPNsaoUVrFCOXhYLGB8x1SAvHDyvlM4ptWLld0ODhRZ8R5cc2837KVC
6UtOiPDlCLvmcAcGAHDWG3ZY3rEOWeUG0dV1c02ZXbQCYRRDMpfzOwakUWwDxyxPeHedUPvuxBOW
G8LCEJUDNA3XICxpX8ViHm/+ciJ9fZxGU/JB1Y7D0p+0huNK5S+9WqCwTLRlyfsNkwtyONzot3Gu
UXM3eLEoHPAQ5NKO7aPJjS5uHpar64CZkyXemA/FaRt4pyQGHDSjySEzu5Y8PoCmt9Epk6+aAnsW
qywjn1A2vtYTL3CtppGduuc5OYfqn1mQ1HrYfC5QZmHymsI/qF0CzdD0dAwA7vbXANLq7OxZS43R
oEewxfiQi1NhodLBviNkG3RWxawZ72VayBI3vurzf0TkZg7MNs1eaCPDrYblW71+UsS3Ie3NmR+6
2leC+36GEBxDmyBFBTjc/43hYqQcKt3pBeon13FgM2lU1AnitWXJu+Lvsc2DfzfDSSGomkDk/zul
yjEtI7V/nNyDIJVi+6vPz8DtTncJMk2MNkGA+AbRT4rb2EqGqR6Kc5uH5Cj9kNxQny/rzc3U5QNR
6zNjG51ZGzb8ifsV8lrkbd4BZUasQh1VpWQ/fyOYaj1mjhzWYH6gGNXIWwb6enjUCE/U4dS9SEqk
XBbmlzjkgO1ay9/zlhOb39p+mTVJ/scjcP1s9nn79DZX1X9tNtEO0Hx4bGfzd5QIWm9FEqA7rpTp
qIWPDYnIA7sIlizNYmfgbVXTLErWPqDA184hLfO1woWX8WgNxvlg7/jDXFmXTLkp0Cvx2FvCkwI9
13ffUBRrzSxop90wFQ5sGjYUseFUre66f1TiWoAosRe9TRk9OSBZAoCqmDBUKLz7sczhgS23hJyo
EJ1K/TsLC91hvd2UJAK1r3sADwb7z86hlsyIzMzH2kvjt1Qndpcku2ePBNj+f+91uRCS2yPVaAqC
keKcqSYPH6/6Zl+ikt54/JZ2zuuxDxYequ+9YqcWf9EH3HC9GGNz+c2+DrMbH20UhvRC9BjM/oVS
VzqMSKvuJjDqvalg7po8DLA3vIfjFkaqoLKi5QBbVKEAifweussT/PUy/Xv+2ped7W/cLrvPelPS
gC/UYlaiIxeLJy/+TALH43ha2PhlnSuK77DKnd+lUNEH0Vdvdfshvi0FiP7IEEHHYnuJs1hDgI3G
SJLZzV+RgZ/Fph+WMpIsGikeSbENSldspCYNEyVxqUm3UPicHKZbSpiScjSGLNWxHoK3iAfLiKrI
j+Wfd7SIsARcmgbIxNC6OfWH9vgKNIXiw9P86vGan9DcJretAVILJUXfVxSr4v/8Eh2vqfA4TABi
dcLtK2y+B54U9Wsa6ILhQ6TtXxrEQIgxegbUy9AshLrCO53grWFSVPb7QtLEOPifDsr3QPu3VqtJ
5RFRMEFQWAEILZQD/G8DfdIXoMxiU8GvBZlcclCBhZehKrYdVfZBFB+St4D0BJVlINKJ1MlX2F9m
fmLu8KOIGTdZgLB3NbWkBNoqahgWCkPO+BWXUbB7J7dK0mzx/IAvUrCoMebXMJ2FgVYJAo028EnP
uQWf1CjzNvcp2wxjarDaqy0GRlZorqV3kNclEgCAwjU6B9OUYvbmYGB9FMXXACxe09SvkEh6YACw
Df5FZSZ4Fr/Rpc1bYjhidBqfeoWkxeQhMvEYtDZaQ6NzBlALzPRXWofRY4nrwpW6BKUkW6z6y8c8
rAA2gpuA8u9dJrKvCzNZk1im2U23POjhEhbH1TRZSCvwmyszKEqedOoaKq1GZ7MRmlQRqOK9bN1Z
TRrQXGBd/9FOPV5KP05qBU70B+xkq4fpiwo6hpz7d3YXcJSLOqbgw8KM0vti5kai5yI4djSeyNTW
L0Lic6osxQz1ym7oarkRC84mV5JrefZS+UD/2UeFZe9gAAQ8UfPeRX4EgLCKv3UPM/EyGpTdEdnO
8RwMdS9MsdHO1sjnXI8lxCVHX6sdtZNgAp3FI2/kMv6x3Hwdg00LKA++zG/Lvsfi7FjEj16kpBOl
DZlNkOdeZKCwTfMDL5I7HbIHNIEphgkBuk6qdAtrWvp7XA0zxz1ClnqJQhj8Qsu0stKm3YgteSt/
H6nkNLPPsse8UVLVVlO9Ksq/e1EkQLOpek+fU9hpQQm52EspwbzXVL3IMkmjCvKHQPTRFU/e/Oun
Hyk9P1f0CAI5c/oLe66iPRD5MRJ5EZ4AZ3hgXxIwZat2n5QGFKwRZEqSJS4T7hCYsk2hONp6riiT
baMCUmxxOtGDnOM5t16MvIuC38y5QrKsWYISvi/DerleFmVnY3J7l7rs/iwP+CBTnMVNCLgYfny4
YTNCWVHPBwxhbpAC1ykG+Xd1WUCLU8rdgF1K6GvmgeCvN2ua6qC0CXFvTebUSkYS/1idhutpBT0T
iWBeJ8nsKns+UI6wu/ujWZEThtc3vjAmNAXzKZc1vsUvqC80HA1r0SJbC9PBJsmQgjThpWbnpSic
gYBJMhEIdqjbhMY1lc5tyOULa4UJEfNEQPsuXqjA3v89TCtP+NZ32/CAnGKRHfVI+HR+shUFQEkS
JsWUk5U45GYZ3y6Ts48EFV/NKvNB+won898XrZrdWiu84gjn3X3KoeT+b0g/NyuC3DqYjhN0fjgo
hMr/K9X5ZjjApJkYHBDJAU4byL3g0SWUx5ni+tQiJfJa3j/BTkVkWfHnUyqtIcFoB/8asjwBna1Y
jrV6jYofK+Xp6+xfLfzIwp/40GtHRtDDiUvtOodJay+JVpLM/KNAUnPm5rou0BXtzxp1TqQNvNyk
EsNISpftP9F+I9ztos/TPrJyfrngxLnQAXA3US915jSLeocSkj1geCp2mRSONGX+qs3kQz76hT6D
6/7+dEbLGPpkFuNxfBy4/FZDzUZPR7VzZtfjfQTBjMkGXlTqLlmVMdw1amTqRA0BOXkNEhe6fmKf
/k1Nve+6NY72xbbf15BkBE5z/aHrvS21PZiTDa9+poZqqC0wJ/aY8e8rcMBid6021QCoDzKa2Sho
FzbgX4DSd77/93SR9AAhON00EiQ2U3rLxzR1EmepvJrgll16fRoCgaHbnxN94y8ihqtl+vLkeF73
vd/MjznpU3kk5Wwkmde50IYz24fdBQ7qnM0H+2HqAFVXRTwMPKYZYZIaTinM0WyPhjltJFdE+sZR
o+C3hnB7nlsQgLZzr/ygV6QjcuqgXG0w0+VoaJF35Z18mwNwGGhhR0u+OAbjA62pEXUJOIlGZv/2
/HOA4LT2wONmBksT0n8/i0TPRknbjq9xtjO5CSh8HQptxzWRhUcyldfNQp7e8GL+0V3ff7zCcvbp
/3/s8XgFCKrCyq0gOz9hOkxSqNvF96QiXOfqu4IRr/OwCZlFLKQgAZ+HiiaV2dqBElRWyEzhZhIw
RwoTkT+FX6gOiBj0YXIOHKEK79sm35ZuyAp30n8fI8CqV4ft9Q8x7UR5ADmYyLjiZHT8GayxDfOz
zO9UIqttNAFzRANHGsOsTeYRL47NyqiWDKG5+bJWMuFuFZjzesI35zy4ralLplARoKxbS/xKMStS
QGK+hycTN14Rvwk5tzJ0HNMNvfWOq+4M7sLoEIjN14rs1o0ilgkiyVqC26zDIojhuqJqMUER8mi3
uRo4KHkMROdteDRwg4LQlL/1W+6Y60DP8yc1pvvbqu86NhPKc2gdWNERi1WCRb3d3u9teA3zGQAK
cWp+pMuDKHLsj70LVZHBWSBbTKFOVtDpmC/Qg7k6UzTzljARzXGUajTS2ICoKzdw4LDbLOxI/Vx2
aXCO4lYfFl4ffrxb33bozKrFnVPEkqiw6t+E4CfzuS3DGLYQeelPKXaHtlv2tLLh/6JesgFJXfQY
yN0rKqo/XE4tiMjJ5VdZ8hYxoekzeGDCeEAv9RflXnqEtpvKk9AYy21P1nuLTYJazWntPag0XnQO
GPwaLO8lZupIqyh3SAIhc5GVT4cMHf/EQM4gkJhgNeUnk5Lan1g0P+u2EwW3QFAf+6f6K5+9GZJY
2te9RXYT8LuTIHZ4LW3sbsO4CGRQBlRws39bJK01UMQJz64V2K7P7O/68CfECzjHDBHStWbvxlX5
DwTvbr1P2FvdJrIwLiVwhjjRv5LsabzYtL1rDOw9W0tbln7nNOp/0S67Bc1dyPUr3NQ05ouypxse
6i8HiggOjCtry4KyrTuUter1y41N0HmR4QS/iOJQ7Km8c0QITCwENfflXV3+LMHf3BqoVJSi5BEt
nzIPPAV70LsjMewTic+kDMFOl9kd4mT2r8PmVZvV76mzBm7M1AgXo/3zts5I1JfVa/tPuuHaGWIf
KcV8iX+DAwmY14t92wskgBIRmmm5MhjjJ6iH0Pe7GKizJUNLykoFNr4itbyPznbx8kEDzznHRESw
B2+L1uIycVCVD5hHjJolaPULYx8XhT64dd8wdMOInZhEUuPTO/S1+3i1jjxz4uKlT06O/1JH3Nb5
kto+daNBEMcRsYweL14hfott+YT3Abq0DciQGf2SOwthBJyan6ynYQimOHluoNZNc634enYNNaEv
eU0UxXUPl+FRFyb1jkL8bZx+iHAdpejaM3qLieLczcuRGoJMjBnt9ZJ/oKw0dF+sbTH+ZUcpbwqF
/KepHKTS81cLovq3VKZseBoHQAZTnZ3HWAo/GFEF+ykZOufb4IazR/aZ8/C2ckvjVNPzajq0dQbu
rJG9eFYVO9sgesCEvg2ULmxHqcUx5H4nEuiEIsYmSXFrR5tJMSYMABfowCaV6j8PE/7r48aAQZSs
5dnkNZvY62POTpQidBggGotHgVnmC5rqCRhUZXE2UWLkW8O2F5UtQjA8V7FMcRPHJ1vSKyDMoEXP
e7PoICHpMuAvB+MvlplGlC5OpRFantpyWhLRN8L9RkvdrdrWF4L8kYcGOnZIJJQfUCHRGuRP4u/g
3gZvpy6aEG45loDX7P8tXVBEQhEjM8oIQ+EPE3hQxf0/9U/OgvqGVt/cVZ9RFeeKpPw+TbkmeG1A
tV9/FL30HBs0pgjyMM/PCnsV8Bhe7MhvQgcGuV22UbJ0W0ZiWJfMNFnjG7gu6Caj2aZZVJY/PTrH
UE3LdnVUVGG8ghkj1hdhCcTPl31hrnTCBgNoUX1PbvCaCswNeLbgCeF2e+DvZcCJiQ2zWUHRRlPO
8l99b0YDvHhJtAm7m6u9T6ZH5HmuK1vVcMSfF7u0eXEX3WOjcy3ChO1Vp3ncS1nI4OCC7y6rDXhM
Z8QMepzKQmukYgWFRR2iO2wGRWFjQOoyJ8sCWhtQ/EK0oPqckRJHVQQOasnemLxPIy9HA96kOh7O
SZuEeTSX67b/Z99B8LmWvbcot3ZapZBGZ0I2ED1TQdlwh5K32Ddh72LVXHrjJP0PGBQFNwNk2aXl
akn1+cWBymeKhAVHKVEg19H5YJrcma8t9A6t5RWp4cDUBdT6w/776cbCXBAAc9ReiXfpKMrgV9iB
VNFlaiiCWxqw0FjXHaXGJqy5juN7euQq14a6BIBseX5W6xCmMvUxp/UKDyfsPtbLTyCVp8rGbN0S
DrlwfaqZR/Ri3CkXECpBJXSm/BwVTtxQmorK60RP44/9b5nDI0FGP5UWmGUxF58MXVABVdR9v6d3
0eh1avx3TNiv2aZVikYz4N/G7hzocrsQ7PQJhY19wW8aB/TOuDgIdsvd34kUKHQImso5uTSKWlmi
WoUPub9C85KjMJ78DUYPFvvRRJf2MWPkiUiAXblITXDuXmpd3Com7x/RaHXcRRcNk5+r/5bQh4Ch
sQppqprJwJ1Xkxvtsg4cIr4s9xlu68M+x+B00vftnKbdamTTUrKTuRzgCtypMAmEzkohBDHu5RWz
ndtyxkfNzuSM57oCNb8c0DbBszwddIlK+lzjtNvJ1gsBgdDWsx57nxkteW+Mva2K3DC8HWtbZjqj
A4LfDU47M7olGnDCUARz8l71b2Sk8OBhD4BVTGwp2NDeFoLz+TD8FINbgIrARc4ix9+1LjmwpSa4
78D7vLNizFQXj2RgzW+bbLs7e9U0Fgnsb53RGM/v+MZ68n8sS/FYsjFfD6HdYuv6J3qNH1A5F4ge
+RIQWeLHzpRN3RrlLH76rLAa9KE/skN+gVKSVJecyxXm98p8ZzYY93LCQfdyR8RJcUU1CkLQEY9d
QvST5oIwzP3Vjljp+ZUmP/M6ga1AYNBV87Fwbgv70vi6qmNxYHmqW6AS9b/8YZhfbikYA2Y1FRBO
6naTCKN0YJOsD/lpz40OM0YtjPEqplNM4vzsBSg53Drij64vWgaSthDH34REZjKBwGGocJc7esG4
n1NZo/9STDUeeCa0UEYmPDHGzW+8ycrzmKY43wjAX5zFi2Fs25WuiZ/Sjvipr04zR6zbHho2YwjX
nOQZ5p6LrNue7U2y7u1IirMVGZzhXF1G7uUuqEac5afzvv0mX1fIEbZ+pVIY5Dm0bg8tiJ3cxsvW
rfHxayBPB7/m3KJ51wOBLgdowW26OpiDXPJnmL1q1H42f0kAdqiK4UPVCFQg7npt6TKTLSbOhQxu
OixY3EwJ7vnveGCohEQmZNVIDu+rZIQfHuc8SSLHjTCKEAzKhVLvby5hyuaGGshAk3DSc/EJuvm7
eVdBpR6JKNwwHFWWIPsOhsJvzQSXTiPp6IkhGC9f+cpqCiLK5xMkXv9tvEw6wGCad9SBmfMFytVA
bC3zoNZ8UE0D2+biRtixxAYY2zyy4M7hE5Wkoo4bNVmVTfGWdcvw9goTeSURq3QKBkeMmKbgA8oH
G2ZExX7Zodh+KYGuKx3cdnY3E4+IT1ryPAKS8d6FLNLbbFwWwvy5v2XSMPcIbtXcHp4jDdnccijT
ixGHTMWIw5w1qbHtF0DXD0yRqsULW4b7tVfpb+yLLV/w0nl0PK1aAdjOtc8LjGd2rF3q0yxq9cvg
NLQL35XlSr0LQQ9LLi1qNTUtQ9e1b9LnmtTHVW8Z3M470mzkZYJE6gXguoHF+U8JqMZP1hXNy4/2
4zCt6IpyJBNCP9w27agY00ZIXfPYeJlTRTTnI+/Ah0kNLLzUxx2CxAH0qOLE4XSMk90w+BRoyCEP
cdIblyW7fbGJwWIJeBFw50jnrL9U5ld4J/sufQvnhRvgA0Z7CrjyjRW2BBElgxxUdjp56Qb0Qigf
ZtsoEgyD1flzM8uSLEtHbwTeEiZiPhuf3+Ep8aQq1S8RdTiqdKWx8BHsVpJVAn4O788iZ2k2uoOo
auI/4iXnwKcQNugl+sQY/ZaufuI/V7J+vcUx9w6vykvtpRTYazJbYWoCYPrLKGC6hKhXKImMdTFh
959h36rFooEBC2hEJhopEWf+N35KysEEuSADKZ3OPLmc+mAFBH3HIh1gT0zhDdqco9lz5qSNNq0m
Mp/vmoD/Vy6hrzUmDKsFxw0hCTv/TJYU2yhZqXd+rMmaLagkiC9DQiET78zCzxt/EG/ctyC1LVSL
o4nBOd4Yn1AQmhDRbUPIAoCW3B1+Pnu/dqgJamUsdUeB1/tqD201uYBJx3HxcCjJ0tkXl2pKXKlJ
Utv093CULr3D4MEzbEEtYihTA5KAOVJRLdqVDXeb7fPPFgEmaqtvU95ozvJeaXspqqJL0FMJ6GIu
LByE1QCmL/Od4IIZ95IUKaRAhqTvpeTyU1FDKhH+HGfovGml79yZT19pwkm7/kv0eP2ri/OsmP95
pCzNWLxyU0JtO2er3fCpepwTCg/a4qIK9F5wW06adFc02ltMyoCVve2l+7oNL9DjkuYCf8+/HM5g
AKKkq21ALZ9kOoLEu9vZzfaZidUexr4gBNUhxWtkOA76RXaS2tdWW7mCxmlnFYfMB78jDLYgYKie
Hz0lV2z6hs9o6LwlCc6xCI3uTcKz87WcPgmSRflTKMslwOA30nRIEqJ0dNEHiPovFbNCT4T0Ydoj
cQntfXBAaKadZUJYi2daGTrUiU7KMZhCQrcc0MEUqFR4voBwQ8yjssIiROSni3hf8refzr/enUpq
9LzuMfOPIH0W8UZqPCd2bPOatk/ItlMfiyGIk0WBmAyT3NLUDtNSLAYgDNzeRO68oKW15ZDBYymo
fw1tU+Y62/yclqrJSw0rgY384McaRO1Fhyaa794QYFu22QfnObujwLP7g3hUXDgX1B38liyGxKVX
huuti29tnhPfUJi9WRcsSNtqTsPPoqzEZ50m5O6FrnOGCgkbMut3r/WVqPld0ZUbH+kWrUWvoaHd
UkhesciqpZ00uO5hbqlgLauuuI/Z+4UtaVQ8ahmx+0uAXwCji4mwPWVouk8rEKXsMO9N/J9XNPnt
9QWz9b5dvx+K1DoCplboqTfFq4q5bVQxGHi4cYG3wozb3bzFwTrvuvdol2v4XOrT/CukMecjKMae
FY+OuHJkFgIDD5jiK1SZdAQf9Yyt7K0u/jZOXgFEZ1thDtJ4J5SlF0SNpr5+rEUuQDj7mKzhhRT7
2BgjPgbcGBXxRUDs/jyoQJNCXXLeudxPUf/PnY6VXbks659qYyv0pVmXF1Hp4fGPHdd7TURFYMbe
kypiXb4bGh0GYYzoqH+BqMeuiV/9MFAiay6PEMNqk7iyQxDT8A7G4AhScEvlAVrdfdZD9nl3MDch
vC/mjjJoqAg96lopjewGpAOR9re/fyf24/pi50zHfeIv6qP8ltdOUKzNHN4caO9Pjj0jJGuEIi6+
I29NIT4sgygjnDiotsjOm7si4iHUxMB284plbWx0d0of7qh2XKKzNIbiqZtDSO3H92AurOOSa9/V
yCl1SAb3wsiJO3q0vfQCPKsD3JNZlhppW1ABzhmlK4YmoNv08KKdBy41OCy+/gOWvagF9nuVMCZh
7WaZU57l19OXXh32hD0oegxpnjJEl8lxemMSScBnCTuLjwoGZRqEEWpharw0ykKG+NIKdOmJ3T1Z
7O2T5yzkc8BbLDSeg1U/uUBvvsXb0TS4GIWyunlj8xsrqyGlxHt4E2y+SJ8tQ/QdWKWPv4P1d3cY
4H70eihprXWWbjWFXWhM9sgxNYzuAN0jYnhiWHqkEFm/Pia8y5fkwK+bRkeqQXwx8HeM2O3TKr/Q
akkbOlBIyGGBg/e7AVOY81u9ayBv5Y0aD2k6u+uXMPGPX/00r0wjDj/k4wpRYd1Xkkbqp+0I0RQ0
yBGQ+tGeGobpuZissVxzPdmvQ8QM+3+3DIUJVzr1/ZLsmH8sbfykt6r7O68NshZgIorlAvAJYYye
8n3lPEOekCKbsfx4sszpU+CZb7H14pf086sWiBffJllgov/TrQvmOjL7SnEtgBldusT0fd/lKwwO
ZUFS3sNNIWaUIN7RIDZvkkLvEBFp9kbHDurRyoP8gE2uHZslgjXQd7pVfA+bNjt4Ydw3k0iflyue
GTKrWgU/bHTeT2AHjf0cKwBJ3vtZCDxmPGKZnSjRixI9zZ99v2f7f+soeZJlp2U0nVP9IQVSPjjG
Uv+cG49QNQJyCnXY0vshD/aR8dxdLRhAa5eXVU2YSOYLYoihuXW6LtB/pAqsyHkhm64fuLH/56w2
/eVGBIaYJ3EBjXD4pEQBPtMKrS00z8RvXFKM9SoikdhFzZqvB7PFc26WwGqIe7T/IW7a8y9xNY39
uAz6xi5q1ep7uZBPe8o/HvzTXW6QIC0ckGetWLeAG1jCm7xII2pa1NCmEyX54rJiw+MvWW1d0n+J
tjF0ttskTcfVJVuVQRDPsqSr9geBgNNuZp53tYjD5uZltBt4ZboTCYNpF04/d/0D9B+IdXbZb7t8
ki0wPH3tZfPjK4SJURq+kyhAzXFGJ0PSquOPpcQyWndeqk/FvqKZ9QjyoJwvUkjywTNWPYqV53UY
Mkpzp9FwuB6nTPA4XSW7g09xDq6U42VH2zwueFYuvIjLXP/01RsJx/wZ5A+QGAjLQkvhO2ImsLtA
sAqOsMvgRe9kaXajz1gVvrD9W8InHzlMNbG4f35+n+DNDtYeUGW4o2+82GZyFYzz5O4g+1cFrVlr
9HMwLr8ONDsIcbQeltMG7M8csS+HClSktqVh+hevj/jRGZNm5xSsE9u3TGEKoI1hijgFRn/R6GNY
L9BbQE9wcmbOIv21ZoCZRXQmt/diDcYn7US7NNV+y8V5KccR7iHleOIBWR8ZZERxGSyXjuTkm/8O
imO5y+TDkgjA7LTbrD6+xosUSKu3baq9MsAjOau8/jb5QP011P1Ef0Otzbh0TmObdOX/tX4Sw8Wy
hd5db5dlpyqTcrnm6VkST6BSddeT9tiYSW5ib+QCxqGdvGGxvz/i6JBvI08kteak9c0WhymSICj0
jTItnQJ4Wl9h5Q5ipFqtZiR08+MMNumeqp1ScFyjJYohayDqKZ6bhGUO8L+J9MGh4DcEoubdsHZ4
B39gJ/XRIZX7JbJHLDhpwwLOKNbCryf7Asn0HV6+Ed3YJXMjOt65VkU2ShlRtnIR2op5jg/6o1h0
PFkVqx2Yv8RfXxuiGhjMG+vOBeb2Wzg/69hq6fgnTUHRw9uNRrsIQaRTSGhLYtCSQ+lU4Fz7ipw4
0QroDqTITwLeBI/9ZlSJvzcQXae6FXhf5MJLCyhykoyFpMWfDAV7PPo97+z9dHvlnS25Lm/aeJtu
aGI4WnkMVD05Xrf9gJ0Ko0ZAM82YUW33pbM8lzF8h5lYlKPS9CjKhz/wWshpIbEkfprl6k0VjS0P
ecj86VEbdbSxCd/HgDW/GtMRxrR9wqdf6pn2MlYYxODQSh+egdOpVg60Tse5feTMPyr4+lV7fmW1
xjabH9k9DNbo93hI+CFAljRqzvLnjKvoWgc4TRHEq82FQsaY8gn3co1CVvrrsSB5RAYxZIC9XEAy
wzjak4ZSJOLR/9IcPydmCvx/dxwB6iE852kH4MFV+Ic+uJavGYLXSUxWqfdpERGYJTWM1q/yvsoI
cLhcOEK21N1foRyQrcu7MHVQNVP3p5+RvKGwGDail074rlPHIU0RoW44nuCXKRHDNrNW1nwE4Kgx
06bWLm0OB2OjbP8I3TRb9upoUJ0Vl+TYSpYMlg5x+noO8TaRGvWUBw8Dqn7V/yNZUyB6sg1wOLQ8
x55HZ1gN5EtHGZJVaMsW5gWLnsyyiv9DBjOQ3T+yvf2oQKS+V17IbHPHX0SzqtWre+6ojK9w4ICk
FhV8QgQlbOr9W5aS7wq9tqzZjJxh2CoKq8+O6ivkzggEtM6xmwukNR1T9lJLdREsmAdlSxGcPZTx
m/YPQVGXRN7TV47JbiDhG3GA/GbR/axUbGlYta9kWkrJOG9cwpWEPMyiH5YIowCoFhIxrvqnHtsb
lW3SELjjdDzxWHZjPY6Ny0RRNHOSziKS1cRtzbacB86X11EwNvWZIAgNqD3ZkhlSwexv2jLHUXKz
QeZELUhBpRLcqyXo976pUuZzNDQumqePON9Khl4j3qdblrKBCXmFiXYjppKGJnBOz31r0ZKtNjrr
copqyVo1/5URH9Q+VAvc2bPtfYmYIUbPHP8jLhGS0UKHc6uKTfNa36LsEpI50PCDI1QNZ0g75bvA
mHq0vf8VfWHY30t+oGHzYUw/t4C8qaAERRiU22JzLlvM2w0rI7wTYjClfCnBqb95TvbT95Z7LzfX
B+cQyUdIXGQYMD7kisbhveBWQvCr/Sdt2mPfouQpy0z07V6EGl9SpDzcPS+jsJXjStEbSuY1CmVM
0iWDFmVcKio3lglLW6fXaDoVKMSia/F5FYTV0VXHihbfh5DMG/1Qy0hpEwTW0mEKcMvMvCdmINML
mPyRFZo4/Inifln+gXvw4WvujRkQk61RlGfHalK+YQ1iBxzJW2VBqgm47RPz9bWTClWrook3qsEw
hdlSBfK9rajTRbcpjxJjAj/B65e7lCQvWBNnF3h0E2JvYGiriwsjFcUcRgnFpAVK6wHBLLJEXkL7
04XIx8ZKDOq1IJEwvdc5Z6jHMs5khYcATzyvwO+/16ZioGPP+DRFXa7LHMQ7eiwcHu3nKVp9krFS
U7QQKjjoZt6vI/X6xvcpuODagJrXwX40QHfsT6b5cLLmrDZ8jgJgStFFBn1xTfS7GbkD+C6saPr3
uhsqExwgf+i6OPlcftsAE5UAYGHCCjMGhF40yn90v6bJ770bStrWysELFi/5wYjsk66cl+HUkkKP
+21U2J4cg0LAeTtX3SS0NS+Rsm+bYOz91GbOt2m3qSO0GKo5XIQ4DMLhkDhlSUWnXZR+fUQaen8F
124EAPj5kk16quRaHm3Xg2kVxx4I1DTI7qW4+ZWqrCXbOLXpvtAZidnhemFiqI4qoPvaudIEDca3
LHlrgnyXUSOLNg/FOQjmbM+Vmlszyjl4CjK5UrNPC08JYKhPDGJAAgsn1lCDzUrN9Kp7lJJQz2Hk
MyDzX9+9IcFIXuZNU6CaD0KsjgyC2F7szStiMQrpVZOgz5CXiF/AcRVK1OvvVeuDlLmQC7fMwlXn
p8SmkLMWGfkvrMdT0lsQWIV4Mc4LFN2CbDLhMVe4dnm2sCzA1Td7d8eiQ/rwE0ETdzHe0V4J77k5
RQLe4ChHgAxQpMd0rMTgi45f0LMywGvitaobTOZQMSMepSqzoRo+WKYAQH3qnpB+LWMHgp0u+s+4
hxz8/7qeU5joLbvd0RW8NP0QrMoHbV7jj/K9cgCg+tP+l/x+Zy/BVPy1j3NY474jzxV8kep4KPDD
piLcg/2IZA8r07o8othFLxAAd5hxV6XeKFHD1luK4YomACvvfBeC9LmAv+QOZe3nOO2n3Eu/xOxQ
lNkky2Bv9TPKiOE16un1ZfyilkQRH6iMQQn2kfIOiHoNTDoNCq3INdu+GAeerxwWQksjiPvl4mQG
GIXjqON9BEKJ5iXOXbgu92pjxt0d1DzX1X+Z0hZmG1bdcZsSOY1zSd22v4sEblU4qkmTqIGRWTJC
tXlRMaoZVAoSiYIP/mbOiSHWqQdcaa9yI3s9OuAA7+c+bP3ATZ/rQArylsRykVZgYMF6fbEVYBbP
Hul+yZ8bQDfqsOOFQGOyGFmWONiZiC+LDJHpelOAv+Jz0bgd6xPMAiL43Dz7OUy+4nDR17eVU4sE
sU6R8EVbL0s37Iz6178EVnqSxWXkMHIojEsa+cpfS9wQWIwWqjmbDwQgz6/JiDDXS/xpPXWYp/LY
k9y03uilyUb7J79XSW/DkIpviutIOb0zN+ZNR8NQYnxSCf89kIeP/U0AcYcmjjFKzNr/opHN7Q0j
GKN/lJoDmJIkmWTDuTOY+l+w/vQtEdqjbpWv9CZt6dzzKPi9PUpmYp8LO359X+M1SyTnFlCEM72P
HH6KIPRKzTyCz46JW4rsL8ceFfQPlKFSK7OhUVKLLG62MuvJ20s7jkCB2c/FGg91fCudH7HvxRk4
c0mriApSXM6vUqxvgWmjyccd5jRfGNyv30gGoxwz/f9pGA7Q2P1bfAupEs+kpEMPXzLLBKYb+J1+
osKskA3K00p122x6uQk2tvbTu8zFQTFpzzp7oMIfaAOhZ+hEqEZSLIgGS1kS9YiVKcUCDmcOC3+Z
5RyC1kTZzIBFr+5MZ8hlN+rdt+56OaYzIYC4PsqHCkWRqKcmSfU2LGDwfr4CoiYITjPm3fMrzrL4
MNKv/HYMvijWcLPEQzVipi+rG4UgeUIyW1i3ogg7dPV421P0jF8p8mvtWwQVxRzvMWQaQ48HJHdc
5aQhlzT0OsPvu1jmjhAaDKP4QpBtxZNlUDTPzGDD8BTDQa7tHBmeXqdaezTZVDMmSPUs4C3GXK63
sk9qhxE0iKYtmmcvXZMI4zlAV3j6+yDN35rPF+Ueuaz/SyQxd5EHR/vc4HkN1fM24HC/YzSKw7lP
69qL96p1XOXoZ3s1jj1jZVk/rFcJmhqp8hKVkhRCsq2vB7rW4kQFrEl3qYa5nJS7sNGugaFy3Qdd
aJHQQVc4wdS9Zp/SgTOQ3+chMs+ECrDxabEvgxJ679fyOEoUCJifkMzqzHFgJ6FVELnB71GDSmyL
QpUjLHMDa3A/oyKemcujtMVZdbTwjn9tuGwbM6McSVaFs42tYj8OOZ+edPd4P+XKfGax85KS1ifL
q7/QUA8o6wrwSue4rko1T4oU4dkF3TQu0ztHvcgBrV70+RjSVc15CX1ju8UFv4mckqktv/YyuR5Z
bFd5I1VRz5jfKnGNtEd9I30VKzOFiKfcSkxirjozHUsMbScLqLLzeBvTS9I94XX2wU9l2aQiKCRF
CMak/EUD/2JkeAyy558N+Gr0vfrm8Jhq3Rbgyi7nL2/5yuT11QjRWfOJkKKs51O43x2JSNSqFG/m
7kLkJRLV+H5Aw+kmMAJfp5lHfYjdzrM0KzRZr/iWvcE0kmaTTDQtKFWoefJlhaZ45Xrbgpp/Y043
LSZEZDO98A9S6wz7UN8fLpfzLiMljABjmVC0g0S5bEoXCdwPTwNIxLfjlxb+htbDCCiFVObfIQSs
oHBD4G7v9742YDAbjJt9Fvs5NvypjbJHkfF78cRysMquauPVvxTanOKKoY2yJFXZNWu7WpjUeMDS
5EA1DAfLYLujLB+zxrHKBK9dYBHyPreKNCDYdf98cB9VpqPRGY37z2HR3VSbO5bu9s3E55lQgRph
ebGeHYQRXH3o01YXJJX7Rn3Vxk69xaAZMroRx2Q3S1NKvP6w4ikF+Cch0SjXhqJ4py1VHL0eS6rC
mFgXiU952cyoRidHyGID5JitRJXctKQIdNoJTrX/0QNBrJVaFCyFJgfWhbkGq994Uw7+jESY6fBE
7aT5VYAWXPdFPMENlTYdFAV41IOq5/vtBACTkqE+kUVzubksziZfunOKPbjaiqJVop/au0huY0A+
7s59c1f2xoejbWDr3OKFd2A44VmH9QoRCRjX7w0aw76adZey8TZNZvqm5TJPev7A8mKNGEmRfoJ7
wI5K9qqmC3Q57hpMduM75Sent7DzwhSrZ9Utw/vOxM1YEYhml91ZNwLjcJPtd25dbtGo9vgqI0Bu
rd7Cu2D5le898h995TUXCouAp+myaoqIlpedeALxh73hk+hr8wMocn7YrYYuGxDfeSVEbf4CMlEE
VAM05+rsXEkUNChCmUm8GYAfhcKxWKDqGx0+XzmzJcruiQ/JZhvrVlZdtVeA0mJGaW/saxs7Jpun
xemUYE4olGRm8aeOYD5WKhmfCEGY1fiA3XQiSkh3DPSRJEvXX2XXVajQkyfpqB46SdzWNCvBU9UU
s67XOz3himY42ditBk8jV+H8aYviHh7RE0BzeIoLQnWMlNvIRnrcQRX+DZ0DvUIHlOK4ObOssPuC
cC/Nwp935kt4h2NyxMUMHVevZy8lOjvMNSrytIyioyWhw50E3eQWa1i+Q8IKMVnZ/0vu7wcr373+
0BHtBsJClhzASRhYrEYLB9OewURB+1eqPBL4zdZZCbJyHbahfiENTiIlT2wbPaivSSqo1Ivl4+7D
bhLmqSZSR24fkXfdn/+IMGxYh7MqnKU7kPZfY+XF2b/lTsUZN/O8drsAP341qZQat1se7YbaTj6A
dOkF8vyv0T6a9I7l2OGTupgSIdedxA7TGzvHk/5as88IfSx0bZtnEGDCVqJz/5X5L246HOL7KonW
TVwb9fWFf8NSviXr89wqMVIp2cySWceaDpVZU6kxy8tiSAeqmfUBlCVn/R7GKOwjFV2Vs2Jdn1WQ
c7bZFlILokU2eUCNIaEq20PvOQW8rSh+O4jNiWaQHwnYYf8+ctE6+VvNIAyZtBdRJnA6K1Ijvlg9
2OLwa1A8eTH33dZoHFq0r02Rnk7PWhg1CElt6eezaNFQP76e8RvpjOxRQFlhVmlbe8VxIijAvR7X
nVXaNCW+c9C6CYBpAf+v/UQto1UCHO77VjS0Cl8VGJvUjOdzcaPp8n7Z1otVTIlTL69dB/uY2E8o
OCMU1HUvFOGj6EOVY27HyphHX9lW9o+0SkWqwpHu2I+1Ux8eCxLk/3aVBq4EuPtDgjWw9p/dAtFv
RmRV1IiHMd7R8AkbBdaUtWktYxF6RSZS9JU9OoXO40pygpCgHjQnWaHmXUV9uSONYI6x76WWbUCg
bXxQeS88YEEyFNvBHSau9r9/H5IaCcfGPw0YOgti3rDod4RI4bSkGQpwQcZzPkRby3b++PwYS8sT
t+YU7oTV3A/yKIKcNlzo0JxMtUTOU4XPDSUN9ppwOlOBYpO/mFzMb8bi8uW7aojCZocdRfgD8PeM
4nhxZyDfGtkju0MQCAm8zarAhH7kXbC23E7NpTzJj8uU4eqDe5vxmdIpzgnDKYudCO921c13iSTV
GeWouREkmg5pK+VguZZ6bPAwnUEJP/q0/z8GzkFZbCgA8BRJ1x0RQjBq8U/MBsbhYdoTe52mXONY
Ot3wgTDKz0hT+wH4TFAfqa38SQXGTQ+Wd6HTwC/d2mRLbVwTcW1DmsnyDBA2NFtjVQ+X81t6LoyY
D1/zB9mR1ryq5Dep4LLJy9tvlWiywZHJZI/dqV14bglbMkQ80oBB1hw40frJy2gfq/grd5JE1Z4F
maE/aIVIRQ+HWhBvvaLoco+3Z2/npjWNNrUkbrp+HnyFVrIU8VJfO3d4/QHfeukPtaLNv7sGHofa
crI7WMdrMpB+OaI7zAGqvefQS0+olJ7Y4KQ18hs+9Ngfz81AtmV/S02OylT7OjUsj3lbPUoAd99e
n8YV6FvSN7nX7SM1dwbHUmJyvFl8X8gVbJCcNwy/tFsh7P3jOTWrMjmiU7OUwhh5CGe9/QdGV4Ig
r/ODBm2eeYRr3kq05NzV1CvVHz228+UAlofXa8tegsxOZGe4fHjsHFTmKFlO2nMk5evocu6BSsd5
U/QlM5bopgUwj0AYz19nEwAKOfowfKY3cZBUT2ZldPNsEJtcb7VBe3+jKbuJUyfYWA018QVM8OX0
YUsqrIumrdnccufg7fSqNcmZop5XfdobIZyWuVeOhBmpYhXB6trYlPh2tMi2ItSViU0i08wJjd/+
1SgZNIU3ChpbeUupY+qFHPGC8wk3fmmjOvXpDo85yTKwiT3ngCS/P3fb3aA8MxqiGHVloDMHt1Om
ycPiLq6YujkDGywkXwdutDkGd9eP+qBolXjXSfOJ6tPmmVCR2SJwo0dx7EWB3WwShTsVJCT83g4L
F4fNSo8nqVmowaBVKzNhAuR3vNg4uuNeAFbrqTf7WUJxsyma/+mz77dE9UP9K4rgKlElTzOKgVgw
/UOvGe7jnhGpnQrWj/lac80963hx2P6FMulpZSynEWt3OA9iWWRATgXNKqcUK1oafSdxbVIP20yn
afEsEcn9Xj+HPYb8oWpKmWi9j3ZphhxZhFYf2J7sD++ZqpM2/7nafBy/zrzpUTG6Ojw4G0MiC4r8
w56X+KmKwZm2BA7XxBPW9LYda3Q1YyN6wqx5IYx2biu0sAworPuvKr01pigc/vXEbMAS3gI4YRoK
iEZ2gf9rCpRLZME1l/uJBfi34oc7TKVlPkTcVGlFJWnLIJjMQYWvm95P9pVOyCO/YVRAfoYLvXEO
SToj17Ry2wmVP6FzeQK9sBTeMcQgitGCB34YWxrTex36wCLQDmBs6B4xDSNVzJLHaCMsCXT2Z16a
xRuuEc1GSiLxsZgmRtWZ4bAVYRn/y0Uhv3UpXiE9f8vfR9YAVD5DnBODLBxazSTFzsrmDJIB7AUz
Q9KQJBr8+iaXUgLDyeph5OOxvUDLB297SbootJ8c7TbUOUrBeCTxvS/5gcYC0bIkNwu7c+2uIVZb
LaPYZ96ddO1JuMGyeeE5BYL9Nk02ZNxbpvybhl1KALukgn1GfbmypO7lzVYREqG/w+Bq6e9Oudtg
TkY/4mmR8YHK4yWZ60pLjNPrzBm9pRpfyQnHSjdaRaOYeW8wSrljJvuqxWQ2c3buVmaG3J7ZFWFm
nQ09LVq1/eKrvqRiRqj4mO1/B1Fc2GWTf3PBqe93fdGfxfWjXEPwhGxlqDYi1inmEXAhQjSVi34D
Z4RsUBixkjB4LJDXi0kNUsonbQePTbMqSVifVEuQzEvS0TNs+TJ/uu85wocZuCMQ5xSpUnm0GhZL
XjAko3fJy1WBK5OYVlOPHTtxPxYD458nWlZ9nFvSDGeJ0xctm+Bm4Bg3O8U3QgDwIQYOYm9M8SS7
miI8VWFae5WEKvH6ugmP2reNV4wSeoMP0XQDTMFlOtFkI64kni8lb/1zB1wRAFxODugejVhQ6FrH
xdYWj+OqZoHAOsS/tpCBEldAfpN3tXdsr+U47RWtwi7BUuOeyo+Hats9T2RsCyO57MmxkhsxdEwQ
xhAj9AusSyH1yU6WFDOZdYa1llex6zM5L0fXD4EfRROY6XonhKfR4bt/DJJWMY6a2t8hnOvOl5iu
A2oaWQ+8nM+uzF3Ck5rnsmXaZekjfoPmJZrQn6N/9gIz3BdRm6m5SylAPqNqsWMuptHsBevmj5ed
s/WxEVl+eP2IA7t/kzDmjulQHEkyxzYKsixyNOc3jWmWriWb4O88OiwBxE7L/Lp2u6ihtAqa3476
9rcmzRvhalXk6lpmETYqDl5Oe/ewU8kYpsKNY2MM8tSL8ufecECHecNtCuWxBGMiZ3hCExGyOTWI
CtQrQmaTn/+reRzOYhFF3+5g01QrC91yNA/phcX12uJlcwkbKZn7AeveyB7KtLxC8t2HTjNG1btI
BZUGaUQXGCHHB0eHmonAo5h4GeU2E+j/RiktAlc7EcJi2AoxVzjmHVKNQJOcPc79rhHqbZBUkYxZ
kb4WRYgKqlkbn3J0Of3H8OOQH0uAPmUHBDG0qFg2VHgERwuK7Xu4ATvMaMFrbjDuSrXgo45S1dVL
IruJYEHIdNfm0CGYKMPOXM5X2k284sSIhYu6+QqFiWORqIONI/kKbJbz+s+Nw/rBmEeymB9L7gK6
ZS69Qh2pvbfN0OIZzm8fDiJsLNk0bqFdBcOsuahyljabcF+rJBxYHaID79IW4wEOzEnsI3p3atJC
ap4BDE775WdHo3sMzRthp3W7aaXo76u3Jo6+OhCME8GDEfXjUHBPmPTaQTX3r5Cm5rU+KJNJSzY5
hPtonGR/cA4AxVy3KzGcm6BTECIzdgnfI+E8evfV+S9lfm0ZFk8rHOjSq1DSsIGtt2JNfJDbHra8
4T5ERNRMfRI1A7gt9eBpXq8611Ubem46QjnKkSFR94OQlHJP6LLTugQm4MkFeaIraGXUrGO2eL+2
U+bwzxYwmd/Bjo2MJPSFFQDJ/GIcHTSbtGZLZ6m9bId2Q2i63mlM0N125BQ97pec1k4wOFEtT+4h
RlUCQJdh8fNBNwbRqjMIlTtkZMwPRChtdMb4BefDrWdMx8MQW/3jl/zJ1CLck3u/uPULK9EOWPej
ERVIyMiwuF6u+htdZ783RhgTgkw72np5BbS+dXoFl18wcKOY9HPmoW1HKcko0q1s7kaPU5xdJU23
ETCkPAOnrqhQE6XbMGEsm6K8YdVyGRqaR9JRXlmu43ivdgjHdHa2mtwBYvXlirFNBNhHp0A1dv4H
g3bvL/xeeFoEhbWnGh4tqyw9MRAcWlBRd/OVtoIhBx2YuALf3+AGW2tViQJ0Z2cb/iR6wg1BlB9Z
reHjRH+D6LfMF5neKJWmQGTD77okzLtjf1gDecFzHWmwkMfk4WUzWZ9+lRpHqICcA5LcgI2eTs5/
WlONsQrQv637rVlMhxWoGLAPb5RBygTEZBCRny3TSpi8kHZUyixsLGBi7dUj/q3AOuY4Whz+BlZm
yhywutCoP8QlKqswbm4TB/eSbC8+QJKUjY7lAe+Fw5sEFDXnQeedOSfcRmR69nbajEvM5VquqHzN
chRPqno1As8RkPLS1T+zvvgYnuASazIQS2srxZbqe0DjtPtxsmeh+2Q32AbAqHE2VhMKCkhZgDJ2
Q8zx/v0KL9IcU4lDQZhIZJ65s/sYwbzSFA2z3AtW9gBxLecPpCrtIpq+mHx8sNL+6e3HQqa8quCQ
sr1JD61vF+uNWPhgA4w9LsKjm0fZ0K/4D1yi1FxLadAqundB4c/5iSt+nNlrKOaNFbrIG3Kj905d
FGMUGOIle26nIgS8bfSe9OfXk925O9dw7uF2dOPxPv1mGxiGE70JlC4b9RPI42qQZKIQgsdEQwPx
gpAMPH7vjZ63eDJ2upkH8I6GuVECU6+j4fBeEsmUZhuk5vuv7gMKjeyak2dnY6LL80kLAbbEgk2/
mQX+QPBDpHsyVs2Ynu+0w/9gGuSXhq+IEOFww9HlLjCHTpszLIv8qwkq2s8idVGCqnNQzgmrNz0K
9Y+2Modnq54kSV+E++ZV7JBYenNk5iLOysmU4AKaJZvevprQgcOvbN/nje7T09Isz/CHJCVvcAhx
wtbfwvsL357eKj8su4GuwF9Be+jCaDIyVaM+WNVy5J5DEFyuEscP+i2dqGiIfd9LnTwF+QMoWqxB
Td7/3yH3lcAVHre1jMfBB7VicA91qcEj+DxWgL6xOt5VhR79ymECtqR8tsT2fZFSQr8ulTGna6vO
8T6cg8jt/756652q8JLMQcaHhUZSdBTBj0zaF3xA1OZ7pp7u1ScDFSjVf4hop/R6rfuo/8SnCdVy
rT9kdMcddcV+642APt/8RHmEqZxNreGn048ADM0p/vkZcM3Fg9e0atf4cHuqprI1JHzPy4eqboc0
NVxBO0MPL/RCnIC8VP0TtPegPNIwDpcYQ2SoiP4JTEjzgJD+OiqwBnnrN2XJrIjbamlBeqT13++N
DZtV50ZPmaw+qPU0QMY/EBBBH62F6KkTY9IBk9JPpM9sS7Gmn2EPl4mIDxNnlMpxutGWuRISc0vi
80tOnrY3zj7dUUgRFGANHikjumFnrXnyFx2nLlNYSENeyOhEq4a9kPOjafAx/baIjbwU+xRGjVFe
KLJcACYSOQFflaGt7M7JLVZb13JQnwculTLbYPJl3qoNxALnhEjMgq1ldE8xQQTUCxUmeL+r4elC
wms0WepMeRFyrwq/XyBGKLCZBKK0C8VEsOONpP7vqfzsgilWMRY7b4p0MK0khKQ5LsrdREuXDebW
8NGidWOmoOpvR/PSv9qFVqtiQ+RbxJId/LbUDc7ojvTPMwMSudGmMzncmQ3A5o+7+uGCeXljnt3L
FiqHLcWgk/xol8fILjAmGHX23lHPX7pnkH+qYOHEds8dcSz77iDrqai+BZ7GYeNKVjxUpk9eM8yx
ou+w9ERUM5H+dZffLTP8EA3/c7yFGrXjFlZXF9MqbwdhIs6CqQS2ghl/Um1tvxFt9ZJXER2WLQMP
zd+LmOsFx6sj4NGMvKHRpIsJNfCagK4nfl2RUYrX9ZnoW84hRxbMcOe3D1K1DLC2HLw8AErFFeQP
mEVgux0RjI/s/HWICO6yS+l0Rutf8e/9kHoKiu00msYfIVrYweUR5I6dZqDi2byQKw3NpoS/eodm
PmjRkpdoc9SvryIknnwi4k8kxBtDHNB1s4br0/sU0UIbfhHvfu0sNhzLZy17VsSx0jisj5dV0mis
tU7h070IEkvchiZ6x/paPxMMexe46v/S3r0WrgiVlDtW/Iop9qs88XW8Rxh7KL/ypDjm8XlL5X0l
SEOnqlnCfrfVqUi3sxlfsR0OPISb9Liu3iQWdGEcb802M34bTIndTvnbWiA+KoiTKBDj9XyWslMf
v+XGSEA53eoJ4BaQcklsSuKW/QLuA8ZUX8oUq4PQqW+LH9b6j2cc78cE8wLU3hIP2Q6MhbyMjTE5
KrDw2hm8dRS3+kXaYuF6WL+9y20QsORr0eXF5EcPeU/jW5w0jXNWZxefkdDAnJDD1W2zLouGM6wk
S4umi+m+8OmPRQQdnnpK+LBmYPJEal0xX9d6p3plySh6eoIdhoW/kemFjibOX4upodh0SJXwGHXN
19SxePbgtd5hldYlCe3MsZ42XifKhpmvVaxqJ1j8Dx5Jsum9TrDsoq0BnQV0tPdKzCDEOUYNM395
BInBdMCdAx40UaO9FkYa7hQNjTqOTUUBfCddJluIXHbWwTVEUQgTwvd5GoVqOpaeiwFMUqZtn/RA
NyHtookTjgN+lz+pmeGZkmOrBEQ2Q1XyFLZd24N+NFKCBr+qIOub3YJysAbfAlLa9q31HwDS40vQ
1eC9J/8HaYlRZIzXcNTataGViYozOReT3/PjOoqQGsoARF/QKKZg1zDRBh39nMndyRbBAUNcFZbA
pTLRHS3UzzYL13ZCkosOibIaXF6JKtDhCm8enUL7ug/7kXZfapH9ul4OcKVTQ7bVeh+NCV8ibXVS
iTtNw72m744wGZ9ts7wBhVidG+ORRSjnswQ2rKvtioA0xYS6Rn7zAxFLt5y+GTcq82mw0EClwIy2
Jx64/hdNz57izXRtM0XZ75RgGFGN5whvJIsFX+n7Nxf6t2u9xh3dQHDbE7UO2ulgQVRjoqEkq36V
L6Rw/GfPQRdmSjwiLMg4xVsoIL2Hpe95hG/feAxGY7feSFxhjEMEoz1oQY7vmpZwhci49GADDCBP
xNZTzSfk+mWmGPnQgo7EQT7S/Yc01TJqeKZAnM/12C7ryEOOxZ5P+HH9lDiVSQvFsFiQOkexw7fl
J7yXPuzcurrSEnsTAzNRht28+IUvwmReVVeorkHfnd6HrfP+DfkKvMn5l6ezlB8HCCs00aFpvtBm
pM1r73KvxZ74rkKhgvcWrj1LPSv+4y1VM6i+dzcPV5YbKFBxryeerfFYn7SoPSAgyHVps3WPSQrh
/QZxHOWKnBYigccedUgKiG+M+if+RL/Thh00iGPZQESyymwIwOuHNMA/+Qw6Jmt2FumeQMXnCtl5
eGqdrSStVyGeeqejqERpa8szflKgwi8e6lyb5lg/Xsvlw6Py+Q/xwCSnT2lsotDZddOKm9dWj6xC
39trVl+maZKmZ38KDm55ZuXFJJlN4ZYhWgVdi3vSOxfErjxPPVY6CA6e5anpI7/D9KIP34mca6QT
ZHPsmLV10b4cC53cqam/V/jFQXU0BOaacMPWVmJxGn0vi7FKk7vLH60MBihjKAKDmNHO9/XGxZ7x
LCEKnZJ/3UsMtn487/GMi+LKsiJa9s6SRkrabXsnVZ8D1+wc4Bu2VJAwzVXpMUx57Szyxc03fCXM
Z+LCtnoMbkM+0Vur0F3VrJm75yTIzTA3aE5qrR3+XPCliO6+5nehTW+Rvnp8ION2haGD6VvL8jg/
eZ40WCwcEA+nr8aq9X2Lk6Shbr0kv4UMBvOekzU5DzYrjWZCe7FJpquas2Uo7OUWRLzodb2LHU/I
v2ViV/3KXxpUwHaxpmz4/Imd1cKZJ8fFIxIgXEq6jLP3XcGkgguFegZ+pd3LUinTeC5ALQVQstV4
fmPY7uuDgDOilJAAC8Tq3ukPNh0EWssCNpJMIcZgpXrH7my35bTZJKWb16qSLmNCWtUwfrdNnjZf
xXbXJQUo1NiWirFz65gD6Iw3vd+3RR6XsiRpGBAKZvGMrN/1yFzDe7gl8Vg+l3ikQVgGPYOyUmFc
4lG9YKI9bJxanJwULkW4FGqZDBtcPnrRdKiJLe5z7PhfW4Bl7IMiLR2jnIYMLSp7QP4mRBLtSMBS
VIpMHpmmfJjq7ycaUqjHSph+n7ui/miYQWUUtYJ/0aki/l1L7x99JDptzRQgy1ovzhHDqyUcvv6U
NjUr8w85LGtOZsGfb4lbBR4O+T4kpq32y5uNPH6Z1O4l+1B7s+JdUZ1Wr5SwrN8jXV4XnPhH1Lbf
uT8OyU+LuGpI7MPUrFofBYHBjaEt42qyuxNlnxSPmwyn5KVwLRL41PMY8G1PF1eL+IgMOqVTBV62
2ULxeH+nYX7gcSGGvJtZZ3z6B5s2LWr2dATZFGhdq0Nrbj/E4tdpwVP+mVieK63HAe/HODveAORH
XMYBQninNdneQjuq+8UHKtw4N7yRUaCKSRZfU3FkPvZxXGSWPD8WNqXnZRxwmE9TclsyedUSVWRR
k6Lla0ckLm1ToTi5dixb0AbYl9JNuYN/Fel6LHL9O1KR8kCQnr6QUaGBBRiuc/4SOFAWHacDNYqB
JtbAgVCZ/hXzXvHhPLB7O8KtUIqN4+DqeHUXVqzO9r+G6IG24BRixX6QQL6foXvdnU/ijiSRwqbv
PpLDhnNhS0AmUs1fv7HlRDCn+HesV8ykLpVM9AR5BJsG/Y+THkmWxgcmSKI9RvVP6ZnuVU2SqqzR
Gt+FN/mDc4Pe2wdy7gvKXAxXE5881QoW8DqirO/KrnvSykKrRba86f0kkiABuNMxp49hbIU+K14N
Nxy0TdDqTRGewAU2EAeGt5rzW2luVTJEkDXr6cNS59t+3DCqZ+DPNJ6M2tP/HIdoCrbQjlN2PCrE
6oH5IM3z/5l7J/9/J7NZJu+51CUYPH+c7NQZc5qTynISW9BJwgRs3uKmL7rcX8YoBU6xlgJ3SPbA
GS6pbSgV9typ3/tKpw9+FvXpxTuYZFAyni8H4+MUrYT/TVgbLWeRzbtSDVRnoQz+geBDfPW1EWhL
ktS/X2fiZqVb4YoeBlNvZhtOToUPyoV62iRrvJWTaMktIS4wnyGQ29GIb/3KP+kz5Bm36yFt/HS7
ooz6YP+S/WkmYFOa6uN/ggD5Bdi0nfG6Ept7Ivel0hD+UvG12JKnAmEzHpHEi3ltCSakSVYbXhux
Eb/P+e73KMwSkBJoR/mcRceWEE22g83B6CxqwmbKHeb8R4Hw7/LzJWZDPcuAxinYrsAqRV7jresy
BqM3+dh3oVUnqb+44zs8milNCVmtYOLZ5aAyhqZ6CB8fZ+TsBWqwsitxHQlvP43BIfYBCfDRSJjo
l542kdl0Qre1mORyCy8Ar4Mbkq4Cxo4UnVY6foqH380Gd2qZVPXzJlk1dgd03wiYACgOfpWsblfo
gKLmxps3d3nQkORwW2A5vG23k17Mfp+62mtvy8iVed5lBrIvnrngW5RBS9eHHD4nEimlbCDJjozw
7+UF3c1IhaRsla4Z/S+gjjYN4NruzlxybynFAIUwQQb9qJRU+4b9p1QML7aISX2L3gsl0PLcZT46
vzo36iSveA/n+BE9DE8euEl4lQsLiNpyk4Izk0JCxgkUzQ0dR4e+N7wnbxTl2jHF/D1PSS7sT+kC
ucJX982DYwYUoveoH5aQPjjIz79QIEIrOFlGCaFrYo0KREsqSoQCGALP/tJZLPlLQV1P6XByRvw2
4H3lCy3kBv3Jk5JJR2ok2Nr1Ld5M+uIDmUVsTrDCsstAy7BOcX0h6c0L+OPEuoloqXmf2o3D3nPE
1ur/YuXsY7782BOuWKMjeXtn0WysR5ubhFxUSlYWzLbpLsn2ZXkt2w20GBQZ8V54aBVLukOadIPK
p+uKiJKGPkYA3oLN6UbrFMCeguK+S1YAY613y3Qss3ONigF7DjCVZteyw1fKbISep0rzViah+vxV
KmOd9aQZBr/u48TNtKYN3wzIFxNg2E5uzrkbNGic3k5yuU8TTRbYnBwQPpTtHHvKbHzuQ4iMEruV
30IDZ+bdp4qwhPU1KLVVsT9H5qo2ZSBiAPBJjCo0POOsd2gL9yg9IB8CTKkCY2/zLAyMntnicAX9
E++HeUCU8nDxeinWmryB5PCkhSgPyhpci780+rn+f3/UwnuCrlAHu1RhFt+QVcNgMBFZ9aATYf1j
aCxagXHz3NllsJg3gOEy6jmIkLK028xTJrBAZTMH1YwQXkcb14DiptvoMPH2N8cSSr1mwnQU+yi3
IKMUgajwL9teU+CnT/mMo8n4S7W463u9svKqxOcYhsH3YdpRUPkndBX69lEXuPau7sDVGIeRhb3f
PY0KvJVMnMgaTzZrs1+vEHaMMg+pVjU2Fh7BJ6PMT6ABQOQ0COoERboP0aYaN3RjLwmCdkQMUuVJ
QMgWOqDEUE7Iga9z8raeQNPenyXnsoIVJytoAh4tsRfe+E4tlWDQJ+QNJIsALyCjAYJU/eTcW03B
zjckTTfITUsjxV5Kz1k2NUG4/7zgKg73+uYl4zg0EbuZ0+7w2j0qWzH6DD8O5Q77FeQwEeyIRhDJ
C4YwaKPSukM9DIHUeHVpkKHJ4TONx6xPYqT7z7u1AhhFPEVp7I7aO+u+iwssXmQ6aOgYN/L49wYR
XJRG7XobAIZrrM1BtlKF+B09dcOacKJK6LdZRrvrqWdyonnZiaJi1Enkheyo7FKlCvFFfwffieQt
8Wlm8jbn0sUPiYykxdub4Mu15V2sq/zMaw7UpwiUKzTJJfbz5RbzORNJSGjbIYrJiSYuN8+nZJxK
aYiBi5yilimwG5YpFRkuI+BdIoXc8YC8goWRxM8wBrIDHgRWVb3+bAlzqhXM1kWMQ/bjIgMK4y7V
aKaCV/Do8r2oOjd4t3rN1c31/DEJOYB+n82khUzvi/al6wB5wSMuwQ/Ro3XsnFs4i6uSuXlEm8wT
n3VmciA5LD7ym4V1rpHSZivnjh3UHwdY4rAc9/M/uD8Vox7BKagRds0IwHa0Q+59JVT0e99maVdy
mb3NH6XImh1bOBmdNL6BjLPyAc+GeK9MIqq5l4+MhQiuWAPzcARI+9LQY3DMwE57YKHZ+M6Qcczm
mx8R53X48sWPrI11mjWrgk/uO5TVFfc3IfGbnWXNKiyo/ceyUmRB4vI0AkZemuVZUgzUWzmTA28C
udDM+uWJBiXb2wMmqefIr9kgzSY1S2D3LDj1Rtv5tM0KRtXBoGN7ENpgsV9Z3mAEkcP9K3VCFAYw
QVybzkQQr6YkPuPQBdO7CDxf+uLwlvorSTuyEO0/Jj7M8ikv9OK8h4lYxYUtvhkrVGjuAptqQu9J
p9tHMjOcy6HBLtIXwKgabbEm8CfyfIg1zurGKDumfE4VyFLFrPjIBQK6t/jX+NeYIRI+JSPkE+iy
5IQjH0X3uUmGULu7OxXgwkhU0z0OFdtxQV4zZHbwg6tG9AidCbgSvUby1Nl2ZqCq9jtT3b7Wu25z
OCAVlvY3SUu1ySmRIecmzx56GPl032rJLaxutUH+LD36mB70nOOeIRHU8X6Fp9WyWOURQrcKmRDw
SYwPAG/mgtgEpdbaCp4jGTe5zXfs7hUoh4vn8zY13L+AQLnzXG+UmhaY6yqu6rKHeaI+QKDue5B+
WM9UgkpPLkAdyMrJUV/gnApMtLO01M2v4sQe0QqfIH12Ee6SKRmTBgk6J7XeV0C7qwplrM0+3mcP
CPajwI+16R45BnV5LoK5n8v570ocp1G2UsAZMvpG/DPRVTdsU2oN1Ki1FGFrLDzpBNc3WUbzWdru
WhG40Zie/JkixWPMFVggflgPBmQyEiWzNdVW34qiF3JkDYOj2UIYGsbMn1QZ+HEcPAHEMN9O1K/x
2HzOo/NiKGI7wUskA0s3jG3pU1zQW57lmP4RWxkNsNKFiI8/Jqvy9BDmTafRS9zXwMUCoD1H5Kgg
asxCeO1JqYV5QQiaCJTxIkrfy3miu/rKKozkqR2JI1kFtVlHXcvKXwpquWJ86SAhqGTbIG/VnNjS
8PVFsz6LlBd1nYQykl7usaJoKmF2rFys4et8zJIRCvC56ojoFUDEqoopfzi3zswXKXyhHdp8XeGo
WZSIn7bXHpLJiEUngTXHA5idi6TfS99sdIZ9N23D8pK0HM8AZkfXuJAAXCrOOKyMVfki6hYcmJmp
E7JxgIXKMRANqKD36jkiSieQKgNZ3km/w0Mz+POkW2Pj6WaX8fL8UOw6FSiZ3gJ7vXsnWaAVVKn6
EQ4LcWE+BlrTF+aEdd+hykU8Ip51fTbSXKDuWZy7uisHv5lIox+qEMoq+IDLR9opJ/6ojiFw8SRG
b+8zdrJ6+WYlOC16chjvaP9AkORajAHc5rkTTuOrOoEQYKg5T2+wm72vWAHr/0zk7/R1eZFgWAAW
83OYNZNzijZvRT3wE4QxwKHDRHbZ4rWn5V6exgCCNoc8TxzeRGfdbw7gN6gwZmtaCi3HT/blGU+k
sO6hyoiYXJ6m2Lh4+hd2i63trqx0UezPkG3835eaSd8oLPlCVQq6NRWOaq4kV4zpt22Y77/jfoCD
adZ1UKN5k1VdFP871s4L9sgnoMDyMeTbl6bFAmts6UO9QmI7pxoHi7IVx7xIGlA/x3rMF/+fNoKR
4Q2IxlHrCA+c9DWc8K+TqS9Urf4gV+h/s3fEbGK6CaXg/5tZcdoAxXJj3kyNxIs20Vt7/XPgmnx9
qfLNtoSVIi0VIHg9H0vZ34q20BI9Ne5zg6FD68+PZVZiSt5XBOGyDsZhyrauIWa7iB5rbO09l2mz
wuP8yUsKNcZ8T8dqFD+s/s3aySu3EBLPUiBGql0927KnsnfVggHI74d/CM8QfVAUQXhVPYNvQYjf
utL3s1zo2MYkw9SwAKQQsGrG148VcTx3A5aqZlnOVwmg865V5wDJZkq0c0Sx/JOy/6l8lzwCcEj3
8UmPv26jwvI0guLhfOPyFhhBr1lJMQNd8gTfAgfw2yxpFzOgCkd0A8iMKicuPKDczRo+f2KYKgnR
vUW8S/EvRJR90vitvcm/7daDYKbspamlqBBu0/O5nAKiHVckM8xvIqNdq1kArmIbUTvcCUQP19Yh
vFP+/Ox/IzLFOkQKvnMAN8nHG+Vvayi43pxFDGp0eS4VrnYtuYQ9OxFZtsp6IxWOL1NS3qrMRxb3
am3E6dv/u4Ewbq1sIT7rTh4ZqSGQZvt8yZHKoquK3QxIEDRFwXWO0d6mpV1D2HLUOu8VS/RRMjHn
PDiM8sK3JRRpAExrZzpxVSZEskFAS7Ky/OR4h6gD0W0ZiJA6Eecw61EC9H0Pcro4/rEg2Eg3Aaef
3q+7mePCoO61uMIF02ah1twjkxt5iWJLuMsnhbc6ht5MaeFDK3YZTp+Cuh/ddIw9ZI6WI1Dvt/iv
M3W7QgWmoYFZHG0uEbVSl3uyCSKmwc+mHeWl7NXjWtXxW6XMJRP90RGpeaM6ou7qfoZbJvdNvNq0
slxfY1FqNUL+W1c6pAURjOZ4dUOxKn1mbh33x6vkj/3GNVYO5kLYilvuha0reXZp6tUkeUkVxyxd
R2vmDKcfapO1jveBQX5eMPKRbzSZnbveg5Rl1Pa5ebgDsDVEcoYKuD9GHehbyzDGIQ+tXVWPqCkF
mVCVmB0Co7bmJfW6eCU6OeelKdgfxqcWOsi4h9jbkJ/AnWKjKTvta1cWZfEnHGhlwuPQqN/fqFLc
sjiv2A35hO/nnltuFvN8aJxQ4Ra1+JjI5YMoYii4x20cdMFjaLBL76n5NyDI6imq/iTUeQ0fh2fG
vjlRekQzkLSjWSf9Oj9pERbRXKepK6Tvrx0+4+txSu8edQKZyVMe0VSht6Cx3YhG4dXmKOpLkFLZ
zgBN9BxiHvSP8UwCECrdXpG+gJbDB8ZHWSxGjbKOSPo+6GJYdUyCmhFjB7GY7du7DgEGcMQnZ+MX
Okju3oFMjvo4fVRZpwwYIWqEu8K+zIdyOgQdJj/uZsfoEdAAlf0bJE1G4MF79z/Cjv5Db78/4e8u
v+oUMYYwobDwyxEYmo7Roi+bXUC+Qmwks131irtqdwwMZGK/6D4JmsAMS/0xpfI3sq0az0sJyNAS
LzDvgr3za4yg13l0CKUvV94wZeyNFtyaEV2ukxCBNjwojwfu5bivDxVYfZbEXmTpOG91FxWusEcc
S8fW/GCE8e8PdRrzIOH+FfMmRd3RMxTpE+fq+bB7vb6UM+n8D9OPAm6OyaxpCxzuN8rb7UF/HzuA
1w7xf37Plf9LBX+jrk320wT0c+4BcVUE/XAhKofTIUkla/m9ym367QFfo+c1mIO3AtHfOOJjX3cZ
LSXozppSOrw7LHfSLuubjWUoJ9bw8IodRQP9JTin+/axp9Y+IM6vjx3uYqDMKIlRu6vUbq5hxlk3
243wANQFr6z/KJB9X+O83HKbe1dsMrLbgdyd3KhI7iIqbYmZmk7k9S3LqOC8P2jxltSpCUiptObB
618DCmSk+Axa3LftKqWAFyl6vBJaXQVk4hchyszaMW5Cb3IJ0mXptZ0Kk4oupSA4x/7B9l9pY3e5
s9rc4ijCS1U1xxdNjlc8PhkWW9Cd90v6gItUHbksnsw3ogurFgARLgyBGQcoNrQ9J0Io5J9N8arN
OMb/vWvIOarzGEpIgQLBnbQNUMNO3GN4UanEv5pgaqV2oaqXASiU5FfN3gb5+D6xKpJEs7ua5Lbg
ajL471XG3Nd2vMqSWdwBWSMujl8cFVHOSTlaRPGHqeWFMEmKQDcfVm2uOQuP7LN7vi582o7rB6ZR
pyCd6MCoC8VndWvusJIGkp7THpPDTDEwlz/8DlOgGzab3+T8BLe7MP2Gr+UzCIMZq14cE7u+U79K
g5iTiGDSF0oL6flAvccH0gCEFn1b73yiOW7DMi63iqWADJcAbc77enbU16FQ4LrOlcXYJs0q8Eb7
GuMy6WAWMS7+y62gAbK44Cea0C2d/REw6LxPGGoSOcWr27tYqWcvZBhhgMoeTXKG4L3VIDMlHZhO
vySIGrgkO8/n//1qjpxMmKX8kFFQHmzS+IiYJI3auoKYdxq2PEbmlf7ICDzuzbTH3P6hM+x6Whd5
OuljAbj6eAyTFxqWnTJFLSejVTcbXXN8UYnlSSj4RI780EA0Ye8z+rFMohQr/Xl0HUXMoUk9SmZa
XZsuWs3HSHKkn/teAADWprG6dFRPbhTFLYP/3/h6ocuKtAT9uNfnAaxCHHjRWBFw3cB8KYLTUksR
/Obk7QIZ7eyj2EPV+FZLUQSY+s0uFeR7EpIkZxUUCayUGb6Lwo025v4EjXVmYZjVFHI11fqQfbKD
pGo/hYi4aOthg5Ug/CyQSGBCA8JxUoFxEStc6F/ksc2ixT03SU4r3OoVQ+ctRgmIOZGsbBDn+1oi
mWJx0h5biRk73SIZMx4oNuXPt3cfze6PT9/Ybz54li3+fckJ98dcCoehmLDunTgFkHNZ2p44UpRI
jXLuD7wMyF+u9TWwMXAj93NVB63s0BW+udy8HNA4yLgUSKp49tgKoEc9qK4o5G83EFHd8d6tuc9S
SmHrBBwb3YgGAGLL1Bv6CdzTC7unKbALhFESHxycIbbQKOv4IQKVNk+AClJrRghszVbCbJnnwImB
iiNkUnaHOKf2yLunJ3sGSPa6HPStA9mGuV+lTBULX9okZLEbYRKExYGASjLv3KN5u4mW6npKdPtT
hhjkYWakKOlelUv5tG+TLcuGV9tf16A4gsRvEV1l5mbLoty3g4TzpwhU03DX9hXc8nEjtDzGEaaK
OC6eazNFibivkpNUgz8V9cOAcTGN7vOxqZrD+B/Qm5Lu2ApGUP4LGfKsKJXTEEVxMsjRbvuELh0y
BqrDpd2l0R596NBpMGcHKUYEy2u8qGepC3xdO/PFVaCQChqWfzGyGQMG/+9TFmnTzDXvxhibjild
g1IosYZgt2jS5SIJzGodVWo9ubnJ6js5mvy2fRz+ssKr+wOa+L5vQ47KDlAP/VO7UWSMVKGoA0r2
PXUoF95myu0qpSNBp5oquXR7cUi5sYyJU3lfiIMHXdrUtywNWrG9Hr4QQNeubDygLvnoTBjtmQxv
zleyk8IYo7fbQ+5uai+nzfzlWsme+ZtrTua26dBo1tWlwPwu6DqMsD70kEpAI3B2z4+X1PGnv2RW
mFbFRRUaZUANfKUD/rZsGbvU7r4M7sn06gbVNvDvWlidC3z+LlJLgNvy2yqPBhXCWAtQaSkG8vGz
u1nvEUPaoUNchzBKRHFqqKzIf6PVPf0j4Iw8BjaIPgJrVem4778xphCLoYHA+1CzUHNxvfELX2Al
hgqfelZF0QowCL6hxLVx2xQl9vLhdRwj0q7PD+DdUlFeImkIE1l8Mp8FGQWCgFn9oKuK4vGB1+Mv
kkhXI+N1vUcurW3uk/S41tDu9B02QME0TooX76VhiQDfEoTX0lKUme5YXNZ3Y22wPuqShBTqLHxT
CXNnNpQOTAVx0T2mKWKf7A5Vm1tzZ2zE0La2TGI79CIEOQxIU3hkd/rAoB7MQZgcGnk7v98qTmvp
KpCQvXY1viGUstx03m8zYwPkpfBHfdLwY6eJZJWUlo4vi0kSK4f34DQVQfpeYmnuFmWNIZVpXW6G
qDvnRflH621Y0WsP5kQqPNljucqBez3/AmnP9hBtNc3Y/kuWe2KDUPA40pVXNA1GDu/nlii2Lj0G
j5/DssodwbE3F0iCZBkaTN3n/HmJbMFWxMMpAaIuufokKlJouEhX8WDTdl7aL+/jd3SIOcdAkper
crSpllN4DDbk7Y5jjlBb1mx3Ky42BRhGeOBksT6zEGi5CcK6XWAzeg8rrB3I3MGf64LcNx4zoED+
kcrUJg3o9px+HV7OgTAkI1EioNHgPQkqsH145r1hV8i2tTYiIEbGL1RaSYSMz9LYywU3P9O2hJGn
MXstj5aS2dsCQOdxM6jac+apQANSl1uG/QPwISlS6ePqP0GY8vPbwzKUBDCX7FEZApUA2ED24qEe
NWC+hmZfLqCDC5AO7waaAVrzYrDhkBU9maL499soqbPGYFJUHlXJjVsXhGcPb9zMh0H/VXKuFWGE
pGeiAUTAL9mQSJEM5ufKWAa59iWqO24An9RFfEmeWMaHiT5bRxJLVlhmAh6g6413rFPsJyu38cbe
jnF0rHEKNjVKyHMG6ooFt3QrNxiUO5BYGdSHpKe8NvW1Lxg5C32GMiHQIIHdDc5F1lNj6TMptEyx
0ZvJO9hDgfZZWTO1bJKLcTJKwfozp3NYEEM0x/wjZiWVhRyvo7a5ZkqkQuwQT0y1YS1YoSj/8chj
rZOu9cc5Lk3XDA5Y7LpZabyUJNouNaf2aVmpjfuyD+z/159CsZKDuDnAXKGlm3EKYYIFolBhYvrH
8q4+KNuNaQDSDHpuLVNpcJKJ4eoVviXNZhGPXgTE9WB9GD94qutYUVtfcBHvr8cwkggdg0P/dsa8
mTYNE0Bs0FZyvwGLAjP1HNdwYoeaH3VdPzBuVLL9YmiZCS0H+jfLGEkaak1LFfJ8uyXBAptQf8W+
uw9da20Z+a89dOFTTgInoGYamweNOXt77h4Q1h2+jkHL6eh38G232A6nH/DdZtrFeQ9Gk3kZqPMZ
iHcgdppnmxHCOxl0ZP4M1aG+nqUCXczHsC8DgAuFXMt42dYrzlHQr7tF6OaIIs1eSM6B1Ztv1btq
R1PI1+uDG5Ivd3FX0/Hr5M9a5iej5s8D26aSn+P2xQnYYimoV7WX8paFNfyruZ/xe8BQhzvIHDgD
8cW//g26NwA5W3SGk354XYkH8ZPvUUULOgWZkyN9xlcy8F/4VJXSN2Y0PMdpKBkk8yfVJAZQc6lT
iv852cUCHcXl8C6r8IRs7KQB7iDqOgMbMp89jYmFE+aCnsiB+3u3YkeCZeg4OLkMWpedQ7066FD+
wth48ZoIbMTWb0WPhQ9XGNyNNOhrNQb/2FelIKlTKtLYuWTAUYIYPoak5EsXjpIvvNCueH4z/4+S
hRMdxImJE1QeqEDASOdkYEP/ZbwgnhUzPkePTP6ZLhjcog6Hf0dc+AWnaxNX2223bhwLKJnF/gow
+5OsWk/2KTb0dsDRIpdzpjF8yqH1N5jrUCrCSo2cnRb0cE1CDc7B8SnYwt+qn7I11vqRWek8Qv7z
kVxcuqmxU3iBM5uw/2SOUauJAn5zP+sVg1xn688edicTWufgS9ZzWR2ICxKhClVRP4wXIhNKzWIm
pBHOaHEyQu+IsVPR36q6dLokUPdu0WbiW581uURZ1aC8AsoIqpYGbxuaTv5NcWhLC9E9pKBnJZ9a
SGaJRidX8SXI3wDCApGX2CZ6P/+4lz2prpiEt0gzeTnSq2BrKIpGliQs+hMyRi0yyxcqbsNIIJkk
ZALouWP6p6uOT85KSJsLbT6pyXLu7NkoC4F0hHuJgxuqdllNFlN7N49k7z03jfgWOYKjwXGBTfsK
7kX12GypLJVHpmIjxLTFG3dixnw/YvWTPWxvaL9I3U+Esmk8BHVkuaoUr0TyNHwy+2tQRz18mp29
Gc97joeLfPnSGfsKJZFUxl35XfxBiKmgNNVH9qdUpMnmGFarCV0HayajmcNfY/OoL4Xc7cbwh/vn
vExPdnA1Nte9gmCY5S/3I2fS3cd55orThT5Z6aFXG6RS4DLaueIv6M3pDYN7/qrn9px9FxQWYe6v
GSdgOVl8ZFDebS25wN+unqfHbPUn/wm2CqcnZv/K1pB6PIWg+Pz4zPYvlyChcmz2ab8q09XC6CIz
jpsOlnTnbNBxmrNm7HgTXmUkY20/mm4ijug67spbpOkCu03bNGAYKydAuA+DacXep1a2HjCYsI3m
UoYvjMhvOkJv+SKeZMp85caDoXtc/k/fM0IKjlF9qYnDs07l+IODl7OwdqVwHobUYvgYffrxPhuo
vQntRWA92jZScgagYgcE53hNzc1qUvMWl+0xQG5FatA8pgi7NYsOUPOGnzMIwhdyr/FLsekmKlL7
GVqX3upy230W1C0g5g+8qW7RX8N/LH0xJHhrEk4oNKmw6LwdXMl2fzOOvs0vOq2zdbaIb1jdQvfh
4iBiJDeveWRwMhtr5VXipYXPTD2g98xybwauPcpcZdQaXoiVrrjrsiA87cOZ/VayP+c5n/BkP4gs
NfcdDXPfuTwlzI+zc65rZIxzSGEUiWSYlNbE1++JwJSeuPA27GCSuribXdbAFE8BSChFw6W70VN8
LJ7vLn5DJJTzdL2z22AteFO0rXgDPUKuGXZGodI0wt6LyZGfiukiaYGP4/ZSaPuxD2yfiZEkwRiT
x+uxxIPHOhbUa6IobhfUgIcGX8z27G0SoPTFqrYsMXuoPGDcdKKw+h9uukLIyN8RhRQ42gFfjpI4
FrIYtDEePhp5Ky2CW28HJl0G58SQE4aB/tnqeMx+eo0Gte4FPEA2vYGC+ub9GkntMwitk2d3VqVh
55o6YqldZVU0lDu+o88lnX0NoBB05ZujUmX1Vv4DDNoxD2dVBfls5SW+4SqYLyxWgf3gGsB72jSy
L3lXxI4VuX6KibuAoxgNPKW68mWaHAFbXwOgddivTRhVN51FrZJx5d5oosY5zWnuF+8vCRRN2/IU
krVx1D1hOWsvJ3gyTXj/pweiiDKEIZKD+FIGxO52mbvHukol+OtS7mEnA6TsaE3h+A7Y1OpR76ZF
lc/q3uLtT2hiSJZoTAcIyQ0PV83ZuZIfcfh1f1T8wgCyDuPRbU6Y6zgw35Ccp5OPKSW1x7V93o/M
OiOhNCMyAnRH4+yT+6bcACg3cEDOXmKynkl4FSCAGn9+qjo+tFNUEwwvLfji/W8CgsH6r2OJ/gea
LN9Wqt4xq/v9pSAw0nfmMYkxmu0camTYOq1Z3cIdIWgZLogRq55G6oC2vq1gbPDJuG+VnNehQ5hR
Yr3ifdAJJOwbQZjW26/3rxNpHqC/Uued9IEYq25OqyzD99bB7Q9B8Zg0hDFht36sH1KBzlwRfMKa
2EDTvF5jkXi+wh4UBzemMqmRY30DxrHSNWPUTwlYbqivbxEK73SLWyGLC1ud2rw3Siem2z4xPEbX
pMRRtAAFmOmgbYERcLLJm1Y5BczxxtEFCf7bFEIrApQ9QJjyT4n2sSjoMg61W/mcLoEwg0ktjJAe
mcUeE7CQ0jj2faAQDex8RW573Y74l0BbjAtZcEmgEIG3NJSDUeOeRKIs6XQGID/s+vo2MY1dqy3g
rBgDZ7d6y4seYOYofe0WGs7MoCCXxEP2F2c7yfhZQOaJJPzLuaXQH3hzSNUCfutqgIGABjZRlGf/
UsdQZbHapJbB+Ojl/NKzbA1Caevc7eYL5wdddZUX5506/aPHcJi+IQlA1IsI+9RwxEafxZmNKb1t
Kr09NISWXqufmL1pQ+RLoRf0s9S5x9Vio+iHRySMbvRwuhlIz22e/Dl7yvRrOZ+lNsiJZJ+bXtkH
HsBe9I7fWvPZIRMWOLSrRsxxnC4yAmQiDzggkTlj7lZPDx9/tKkJw08GNJnUCvmcri0XWZhasWxd
wcHlHSYvFa6IwBU25Mu48jZGSsptnbq3y7w7dbL9Vhn96E+E5L73JICcdgJG66f+/hAcSWYpHOIx
c8pPoZ43wAUxTgg/e3yKQ5QdwYvgKH9WOHhWpu0Yjx6ZftNxVyDR7fxwEYF+opLylruoTSG4BePz
Bm9NNJ5m99zdYMa3csbwZJNshlQHu+xMkHLKOwsEDyrYt5pelh3GTgONVbO8EECr3JnjinyvmZNn
c2yJJJzyES3S1wRLq2D+4D9TtYXW5OaW0XHcEX1UBkw8mOiDqI5u1fi9YhrvUZjf4GYuGV8fm/By
4VW2XW+Eb/kzoJQdMVYd4RZTEsZEcmuUJ+FfzTtZSwSIOdtyeObPEg1ybmqu/nBQP+d1haPzkvgw
7TK8V6+l8xtUlnWAAl3U/V1x0dImeaRfKpD25MW44FlQdYKSc7jTj7oYpOCBH5Z4u1/2PZJu9bfa
8HbvyPN5BiZkd+BiKoQ1/Xg9zUHsQoJj+ZJeECF7pK87Q38nrqBEofmaV949M6qKdCgI9K3SgTLX
jzUF1rONryN+zPqxeMlA9fe4ETrGnlMdz0A6DacgAIegb8uPz62AbW06bXRf54Mzazp8WwQbo/OQ
BaLri1A8o7sp4tA49h+K5wPNNUS4P4W036dttAhTVFYvgIFgg56WMyeVfr7IRAJcVTC8buEkrhNe
CXvUQEkoG9dtyvLH0ZoZokJYJS80J7MtbE6YChvlV36XEL0Ql8Gx2/axcyZRpi+aCFlkElMdnmle
DJNTrOPxIjJLYaNYjeet4MQYrcJ8QIjY2D4AiiA9IG9QeiuhNj8bvhw+qMoNvXZWjdD6RbBKEDLe
m5iPxuJU8JfX+asK6DX9p4z2bNi3pjudI9BlXXHQciiY1naC9OJSr+abeNNu5WPd8XF2SoDU6+Qo
mdgDSO5PWXouf2GSpaKuNO/GkWMD1Wuk2Q6599xiUf+97tGEe9hVFeCmQoJ+3KXxZuqVE6E7yQQ4
hGhFcKE8Sha7aOb3keYi6yJuQs6xyPnk9rorvcsZg/wMRaMkMiI2UpYBYyo/XTjC0ZLkzh+TrN6X
p6lwZD8DvqSaHyX9+IfNDU1Sl+/CIEpJKlJUhanAo4v5S4OTzgg8xXuf5sByuW/IuIE2q/PCfTZ8
AhEb3PpkBV48BwYMGCQTQh/41sb+OAJrp1HV0Y1JgJKLIX5TijaWqLPr0MN8+9ziJBW+gGlI3gd1
nJ1PDE/MVehQgS3XBqHkcGiEEaturRmDWQ2wJNG7FvQ4Tc6bNfYvhDXAJDB+KlZpaKDLfaz/LRcf
itZh702eWeJVihnhpzqMCAc1SzW7BHy8hAMRb5aZmEwUJnmTjzNphr+wZErwnMxTVYQoVavlnkux
qO2hNJTOTeHTSaJW9CUWRJou1Wk4FaZh3/SVbNwV14584zoyoWc7FkgEvkfew+IzMZ81AjS76nF3
pGEcJh5q03fi1kWfl+YccHjljFJ7eRvLhf9s3uCMZ6oWpWpCctKAKr+vqqEKKaDbEMCIBmDf8xWq
cb3cS86ye2Jex0ylLjAYVwVI9fjdu8opGb5eFsQmqvRP5xkRoJJrtioRJngAqgnbYjdwwfiz+5fW
Mf2EYMLsEfE7V6/7hKE/xbTRo9avPZvWOqkvyBvR3GMYnBLZnPyWCyOJ71Ig2/2UXfLygpW7+azf
xz4h1kH7Nwpyj4jSN5NaNttFIuyiqzoJAnklCyb4G6Z2ZXUrm3AG26ABJtsxHRTqLS0aHvCwlXFR
VZeljoDSeJiuFHaYQEjDbOHAsmnWnZa0DOwhWF1yH70/AmKn18OwAXZ7CayG4ZApI0RVOsYvKU8k
k46gRA+F/g4HpWM8TdTa0SdV6N1R9ERl1wjkUZTm8N2H33j/Aap6wG1rUg35mdZPn9tADuhWhdVb
HZm6T1riy0eqY2VttqmHy3LRBrYwCI3dqZxwhhYx8akwhc6Kz2x5MRqWZhtHodG7ydhdkz1ng11A
fvohndp1C2K22US4uNfP8DyBIkWYMArkDJ/92cMXknoVibnxM3njbXmc2dOF1VLBD80yjYfGvSvV
C9xBcokG5pqF7bNzqqk+OMEmVf6vxvwgh8K43GfR7a6YFIFhJsiOZ00Cqe/Bm1qMR7fKtztkD74K
0T2ill+gVti2t/KupNtg2PtN3ucY25W78IVoGMGw+TXdMqRrSnfND80AtK1AOF/5BFw3Bv7J4VC/
tJR0KCY2jQ5Ahz5IroEhLpVy2+0bLojN2FKMjAR9EBHzNka7gnaTZ5N7OZKJV3m8Eripfn34UJWC
Z0VzE8guds4uNEagv3cVsZDxZWO33UZSVYPvhn/y7hziwTjZ3632JW5y//Mx2XlZRPeqS8ngSb7q
Ly0SA1t6UKBMmfr3Ehz/bhPT/+cgqktw2bW0vIz5aL4AgfXuVFxDx4v/6M8O3AhE3x15Y0szD4pr
GMmu7/3unrcO6Jusjl4PoK8F3PVIIWIQZbLNsTyqyM323Uk/LEZNr1xDJKZ2jF8pm67g1bikjs1t
DYvIGzfEMs/LBaI1ENv084nu6WWXGyJJ0TGCoXQwi8I1gTMBQJ6f+1FGwslRa6Vx3SM7LUf6Hq7L
+PCE1f8tRS1iK+ZbaeCk22LHhXNSGuyq6+Qhi/yGJSOKYp09i12/Se9czyvxNzrMWf8xDLOcghFK
DgGvHy4HJY8OGeOw9/QmC8jPVvLTD0PI0sUMP5I9JqFd5H4dXCK7QRxZdSNjO3heEtKlwqVVzmjA
hhcBCGMgE411IvKs7Gs2eUeJ+uqPkDylz3MHx8KY9qOPrmBi0mSGL2gtTJ2yNPbHzRXWzgez+gKH
lXa3Is4ki9C2/uzkv9y9nVDSeeuYG7bz0avwAuJGKb5LlnSOxVbovlVGyOWntoBopQ+ApaU5MmCy
n/FX+btVTekVV4v4bl7OnuoIa1Z4a9nuXl8ofTI2rxnCKAcJiUjskEz8e9dHwwr1vs1I+r/Nzw37
whnj3e6I9syBHZUph+e9JO9wjoPpM2RApSvUMIQ6sJmWamOT2JA0BiD1pzPaUidb5CMJUaDzrJPv
XIZASdNcrsj7iAEMogSwSg4l4R7lgFkauLEC795P6pM1ngtSq72fXJyWrg0/mesF7tMz7PwdpbeC
ufbLSPD1Jls/xzhxASaf1ywU3DPHGJgLtKkikmTlEJI3xvxumddHIdQ1hNGy1pNGg2IcpvyxFqPU
6CrcgmhNbo01KwOPVRAWI8b2njHK/Nt2jqdyU2KN9Tbu+ZA/iqJCUI8L84r0mfAeCKG2COEWIfxz
qt2n6R+QKIbsUmXEIT3IE2SLp1VwsDcfpfe2RcKKN5NmFJVchc11HCAqEWEygeLyEOKegX+MOXKq
kM9ZWPp15IkGFwxISzvvPYnEG0ht6W5GT96VGjHp1txAbOHqfNsgZf+E2JybYq6IcOLDXYB9P0zv
iqbEIzzS7tvVYTxJkUbKCi7YmI6lWgnAn+BaGIV0mnw5FnIeGGvyQwL0lUBvGrpIwcs7TsBVGjM+
kkuO2TCjSmGaq7yRBw3zE+4pFiG3OVVmN2amVv+KyCgVt8q3GxDwD6oqvEKYiS9etOkQyCtPbA/+
n6oqwN2WhWquM+41eqy0rgk1Qu0bqFBVNewDFCc6FHAu9TGzGALDNaaEb3Rh2AtYPaEvy34Q3OQf
/ITA7OPMrccTSrfQeCjo0rN/8aB4BckIxchgmUGmhxZkqbx+x3NBSOxtwT+akhUS7yJdLw0zz6bH
3bfLH7H1fMXdO/4WoCwynOcmibCL73AmHicmMnmfLHcQxutSzO6yXWSdvq6cBISdrk49kxkC5XK9
zRhOVeqaavHqIdHRInpEGUXnarVCnZT8/6+Hlzb7n1pVxlLjc7W397gV9L+921ZEaGpImL0AZo1n
BUTVfdShocDilEbELfwwf0NPirwTe4c08tDIcH1pzXBgcoBJsIZouA0XO3xwbFapMu0fxDEoXbmM
GALkksBK3aNi4Bj3yw18IP6zyVCmIRo7YLMI+O9OzmK4+J98Z0jB6z6+6bMWWlDCTzzzWhzeLR1u
w/OLDScbGF+6zVSMn7UIqWCbR9NbtVKkdjJYrtepab7k+eHwJ7tC0T/+aYBQnMeX6qRcaP+rqVJV
UFSDivIcit33zqgVCh7/x5SSET983L0K8CCJy6Aq0A0HTGjlmuCoYDpB0Jb70UDl+fO5tIj2WLQ3
hifzwd1IRLbLQCH01vVheTGbmm3rweU5NHKPvtinXwF/25kFfkKM9FOQMjgqUGl4gEXorJMFawvg
FiAXoo60oZTp014COX10zD/SgZYZRU6X9w6KEEPkBDxh/zFXGnvTItorttVA5cUNMsXM8xqOXoQK
Ez46Z+ug63/SLk11VTBGNpdZGt7SUQcmMGPiT3HeyX2sYzmO4zAgUNVi1CfYQZ+iNqNyJzMyBP7h
2c6fmabTzpJLHuwCZ/eOIhA3G19uI1jvuQyFg8YxaC96/Yn7DEImx5AewoirqcnCIUrTnmzqfGeY
Rkg/PVCXx+g7daOj7Iq2aZt0b+A+hX3eKSbs1/Z1glDyMQowZfp6b9BDcHd6N8Sf2i14EwNinwrk
OtvBKTzLQcum1i0WEVVni8C5toT1HHt6I12EUJUffZjFfnSwbxZzDoUmaDQwonl/6Rw1a0KpQ15w
b0ul0oHQxtLNXvLcPlQPWAMH+UK4WFvhVvCPzb4Wz/Hi69xwSHduDC2KQiTllGJIMFir6eItQ1Ya
HwC7zqK5eR8XcSXVUznrIdT0GOf6O4K8u5QvN53DwZ5zn0DqzOdw48m/FBjY8/gN9hrckJ+GUniM
s62Azh5V7eJsFNLeJ9hLeVrRyY/cQ+dNMl7TzlozovVc0+FpkPx5mvEqdkTEca+A4EjlB55/OpKG
gbzyaVaH5xunuMumjBuw9mIR662LugMxnnPPb1PR+g2diLRh/hspCX6UnntQIODLrP1KSqGVEHnk
x1Es2C98t5zyp2zBMW0k253WdyIcMDOtJ6djzxV/MJjBI5tDrfYwSVchZSnTWLyzD7j47UL7NasB
6iuYxBaLMoyT6CkgwX6CDUVFRqP3XLWACiu9QvN5C79yl/nZqd4q+/2rESNOXdC/0xw37jglnxAB
pn9fj7K9XFif0OrZgzSFNdtVLFOcylMmiyclAAtEHb0jUVqqMscP+YuwNYH0lCqMfOYHtZ3fdotH
7LXiDZKRBmy7vJwF91TRp00EhSQ/z1MWNDQ+E73DrLhjKieyQszypcG2ZPPR+dSQJfM2c8rsdXNV
521f6LtwdPFaOpqAk5mQKS54DIpw534XA8boTVsUf6m6KRaXNbFP/9KWlI2jtmdz6Kyj8mLMW6aU
3yE0rmZyjAkywCfXOGtwx/RYFq85ZMctKWhBrEkamscRR0SiFSHNRmH9nstfKVDMhhRhcuZbQNZm
eQSh3uHQ6B1Fb0MSEag6M5PYhxIaIar3H8wiZNWzXvb0XnNkVwisxRwm+3FZhmNxbpFIRTXmJAc8
nnLfkjvUK/g+O6VQRrzSXnYtgl6ONBhgquq3lWt4kLChFA4epKCnztu9xUd88h+FFdeqFZkCW18q
ETDpSeXVmnLxdTJ7u7lhQ8IAC2mdFUuv8YohVtdoPCR83/hdQng6p3VvQfoOqyF+cmNy765cBoX4
Ha7rG/SAtE0Bqq1iP/1Lp/LLv9TkhNOe9bMJUrYN6WlexHbuAd8y0JA+facaLwiVhP5CXDsga7AE
JcETy9gXBk3D4jszu7T7oCmy0AP4MbYBRkCsMsFkCtAdUb/QH0BIvgLpAyNy4GPsVqNYgwPnimZx
dapy2ra53CICGr8CS4fYJzeisSvVikdm5u+/40mRhv/YEAYZyc+l3YmqKecwde1sQLp8/2lSiWJM
4laWuc7GvBvsSsWoAJi3vJLxERpx70kPQwqtNoeTkcOOcuzo49adJrrlgEvjF4itMI3PeniGGucN
VPWNqUY1YrM16U8bwxg49d2IGo0bj8aTcPs7lpb6pl+Bq7ttMf89bm9Ioq3mCP/Y+rCkMCqiNs7C
x3DUesso7h6unW/+vz6W53Gz0/mvuh130Pd+CGUhOtxQxaLouTMI1ezSD2MID5WcAljB+v1+FDf+
8hAgopSwWNMPo18CTMi4PunfGJHv3wke+8P0B3b9V1Fnn+ckQnENAJYEmIqf5mEH4TC/s834IGpc
rnoruqAQ96/pygTVn9Mo7C4cgTVt2gxRtQl3ZkoWQSPTfK+WmUeVO6yx1Bxx1TLQL7LEACdupCT9
YxEuuLAwAM404I1oxrRPTNKdjOkncI92SNKdZlFljvWpBRqSkcSXarnSvzgcrfOFrvgEZd1PaZKn
jm8d+6+6PpOILDUDIumOEe7gjmQcZB83iP07yq1+3OF+K4M28K9k4OOz/IyE9JnI0aYjAoS2VEpM
Mp4SXqjUAoPDbdxl3pZRnsumQ1aBRH89D5C1eQdRV9VQMukgZcwwlGD4hA95jHRWKElIy+qZ0V6M
gvUZe2hc7Hux2s9qzv9vDU7Rs6idoMEN95wMEkYeKi7TQRzLZmYAN+vjwP0MTeSxQbL4mhHm83TR
CuEWIKsGvsniA3f1UZWluAM6aAuiAO/IWt8Ai/rPLHhDEhfGojQt4mUJ2Y7GeLI5VsOJJ0EZEIPw
GOh/jfe0tg369qYHTGq3CRLNzUOpvrgN9m1CemueYNizRFOe5wTiktE/sksOL8DA2jFmrON7G9y5
bCtfiZHECcz9U1tG7X1dYci+0+jnX2ZX5Ou/peo9LHW9vr/G2iQ1W2+IMvvCuo0MueZdHP8gMFJJ
lVg4ZrdBj0iVSP2d5QA99YzAApIJ5aXkbPNyuaGO9CzvphzG9jxPG8BXMIqnUWXI7hMUHlDdvbhF
4+FQCdvl3DwHEfTW1s+IcD3A9JPN3rRw4wMupxf0+HPNfj14oUIfA1e2KguQkTA6WWGFGKyVJ+lV
daYCaBRm6mm3+KCr2zX9fuatuwfJt8LLhxoBK1jfEjTkSz8yE+krpWz6K6ro/cbFcfZ3271Nk+lH
xnmRuNAgMioZqZa6vK4e97PVNSq+ulIK3j5aX5AQ5aE9rWxDe//+zCm/fpzkBQ3zW8uhhaS7KvVA
ofUmAfgg/yJGwKMGWllI3Kswmpgr3BFCypuaDlp0ydX+0JnVFehFNBtu764BgYsE/jd6fr4kZqtY
1e1L9HspnVOSpdW/2Iq8CAZuvnumsdXL/FNXoH3W3ZiV/UVsxNlNQ987OMsgfD5raKP2pzCMDKx6
I6YQSOeJ9swKzmCqcxj5ztlI1sRccbc+s2sE5i+SvfdpisnEQEQVA2N4pC7edCwbgSBGMe163NrA
6VhN/DoZ0HbZMNDb396j0d7V3FBuf5VtIsH3d2l+RFrlFbv+ulzeogF3FcrFrkmdhTSfYy8gy7vG
1SfcD6tGHmUL0p9bqxUAhE6S4+4QYXfr4XArar1aTBPspwD9FTjzzkptkpe3TGN36VdBo9QrVrM5
4Xn2yEipcBKk0VTHdh9cstspAcTwCh2eP3mf9XBgG/iJ5bROwl/ueaYJjd+camiqNQWX0yPfVrW8
JUxPSuQpm2W5kpWC4Cq8l1aRn/fnLQOW+kS9dt233oCJYFC7k0nHxtRpSVtbGivXdRdOhmCk53oH
JJw0z1nUnATGUcewCCnfeR8fLnShlsYLcfGgVmyHWJYAKF6QPnXK6phXQRuuwNTuIW53nqHO0r23
addPFwG+hABvOoa4SRsYxTZW+KEtmF3EXSfXgRt03HJywYZZaoigSgm8Z8W5JpEY5YA/MKNsgbwu
J06CGCNF/wSnNpGJPgnjle6yBbVn8cq8k0LyQqG2lYv0XrujuUZXzP06x6BarB464QVCtFdVjB9N
hiRy2fAYHggWugkpLOdWW/EN4HetWjX11p0+iUjkjls2td7X/NVrfZErxsgyphZg63+2C/bUQRDc
fsh7MxWK/JoJLPOm79/Zf979P0/J7V7M/gynjluCIVaWPePzrZhAXTRdOLePolX7PF9zP/dnPE7P
G+ZZd0uoblg8CJIo9txuBzjeKTXm5BWts+9Ogxl4Oo5MfAMZCUzA8w2/Eia64rmBe9vRTnojL5Lf
fgZuEzD2/asTEm/68zoraeASgbB2GD2jalB/GABbE9pnpYSOOZM+dBe0RMF4/W4kxYVexZQuTexm
lzROZMt853YDjcr4xqsfubojPiPcv6pDDoLDa9x/Ebl2B1vplJYjMmtjMaHSo1UO3PcE0Zucf5sr
NAy6XJLqlVOTqXOzPm2236TQ7J/TyCe6rFHFRJtuxuOBi+TuP1HzWcoIZbMtcqWLvrsN54V9EEIe
tn93+TeMXk0bAjqcaJJ4VNAppA+dNmlWI3nhVTaqfIDP9eXe7PdUlpqvUa5iIw0omXc69tR5BMo6
XMyCHUh9t9RSERxYJ2kyWxax3+35/ASEIOSzpaitJhRUF2m4Uwi7QymKAvfJNqk0/IRnBQfUS5Z2
GW4tC9wI6WJ9g/zPFvjOcuVgvbli8YGI38We9WKYShwMRyVJdjm/8bYKhxULKiDtfz7uOx+TjHSY
rGvhq6PnjzmkcbDq1wpNTFJVrZ3DS5j2tofCE9QzU6vAGYGksJoA6jsZqWzYWKSxj8bc0deCzEbO
4tVgSClpeRXXDL38HpTEnJ60DyrcEnscAqikuLoK52HthoqZeLjQafcSKBTqZuJd+xjSgtmCICeI
1GfsCD/vigmxl218rNVQtBKsVeo5P39oxxnXMP7WbSHY3rTLDaR4t/JjWtHEWO3uEp9tqlf6r9jD
HPLHwtrTHhhdews87lBBC7dSiY7XC655haiixtmYY2C6XGpchKEQk4JqRHNHsatrUgYlBm7eBXdv
vmi+i85fTIJM47U0E4f9UluFdo0D6dtKClxPiyH924oZC7iUy0C5v4FclExXhikR6N5sYaiRq+WD
hWFn1ZNiuD62zRFar7atJ33J8+iXz9FyhREZWEv8vmolEA96wLtvn9O1O+mwzYR0DxCr8nsE9Ixm
+342J2ALvMd7mL/NGOjv55w5E9Tu65jTc88dYZuFkvb5vy6O6NCBt2A9njYF4FIyq6qt3504tr+n
Ddn2PZaGwIr2qXL4X2iciGJT2Za3uPv8yAaBxYUzAsFC4glI1SV2wLtlzte26hALU5fUO1owuVCU
B7siK5vZL6tn9tkU9/uGdnHn2Gk6d9xFRrH3SBUBAt3HKK+o+zysQwKtOW2QmgMBCtQgMGg9rGIl
X/ukV1d+U9GtnmoiPAmKGCtO75ztVRK3FH4T4zkHHTMk5KnU6uTTFFu9Ig6HK7WCy/PrlzxEy3S8
e8NGgdTWytxePWrUlv+Ez7exEA61GRkbc2buDZ5gq9U56AorY+1gRy7BslVEFq+/GDAz7zdkGK+c
lnYMwojjH1yA1PHllwBqAg67lZFcsrBkzxF1lvNHy2FPA0yewXYTnVegoHaJ5uWXFITUrw1W1IRm
5Ipzdt33JJItJVTr4wenT06VScLhKYVwp7Is/0hb4TsxLrSbpSwxyvQ4t8p6HAH5gwJQYSY1z4qY
m2dnVnl2iq8/j7hT3JyB+VQwn96AkT1/8bw4gebi96aHmKJzD5sF8zHe3jKldxsgKmT97/q+p5g5
xrLat+26ufuYOfULXOUWI4LLRN7vwR7ZGlgavbH+RGaqPeCd3Gx/8saK3cwYU8RXwrocmHyLf5TV
AblA50I8sc1J9VIo+EHa4Q+uXaj4sr3vr+nG1uJRPGvkKETRlhO1FkewIiIUMH6dSL18fx8gSKDF
RrupBf7IElKOo6pl81n6YQWjW+sIavDITQktyeAUjqyiM6IhHGM8QQOBjqCC8kNeFulaQSVHVBxc
pr0v0OXNM9T8Jje6FOcDlSUiM3JoXGKTEQ/5hG2Lu0407FdgZFL13IqAi2NzDbC1N5adMa59Qmvx
Skl60uhVv/dSJ4tD99A/Zx/pR2e/JHJmkxbKse9t4g2zoTG6gkqzVH9JcAq01kW0JC/vKm6ZrkWS
27bxOYnoDsfCw/kQ/bDXimxHj1w/qdm2lzptHasfcsXzxOPLRHjOy1InL/jOXKT5UY6biRf+/zhx
M3INeNS48ecscyR6g/YIIsDu1Glt+zuKQhVYMWCK/9Rtc+Uk/tKnYkH58So844XLFfSjJFYsUCU/
VqeXCB7uamoE4MPBKHeWymL270Yaw308ko8BTSLtW9i7HG0ZmY+DfXghYXoHQBi9jF/O7vc8H/Y9
d7oPkNIgT4yA2Tk+eVdHDqIlJnB55OO+vIgttjAg466f5/eOkF67N9BHJa1CcwRWLWT6RNkyJo3c
qRMT3pqChC4b8BtvJqifJZv6mJ9m1aOMYU1T7wmswNgS00TFPL3QF1rtcKFtjOnpPmxpP8ApZbqN
LtGkwC55jSFaQEwWCFRoszqZ9v+G8VlVKPeiT7+P2ndGLTsGcFnjGOEYlEK1ZUSUrfbyhiye4WZL
PJZFBSNVBcF62nIpnGzrf2InUeBRgAcUZp+UMeQElXx0kwQUo5x4tCeJkXv/EgGJSZl1uWhx1biG
8sqIW9VNbCoRlNn0jBiSHy1Uz/2KAhElSTCbWXHj5mPKYyLnrbyE53clzPDnfYVAngGTBaYc9vUY
gFb3V3Es4ryrYWfG362TGfRKOAoxEwDIAy0ndP4Uo4RuWLR4Th54T3uLQGj4jxCQj7HlgykWl9bA
6NGnojszuLTdwHsYqm31HkQm0cm3c2NnLJ0RFASXpJUtg86sE5yM+WlYEH53Rsitinz00nMzIz8w
9vKmNESAbbn49OQ3qprY8BF0JeUVC8q86vXfe35nPLSlhCdHglB91M90OAtr6FfVagOFDjqW5ySc
Ti12lMgWaoyxqoXLxnCixxTBKeraiBCjJ7zt/PE4El7opDlJHAmWZMRSpQeKuisxKWfUIW136Hc4
7lhk0enFEc+W3w9mjhWxBjpVzr7j5EPWftVQrnIHgQSFlhylgCXF7qy3jQBo7eaoXV379Y6WwQN9
W6Nbmht5MsNKrvDjr0RkrhmNMbh81neAzMyu564jKqHlAdzhee3hh3r+URc0ngkawuHTP3lxIAVu
N9rvmhZnYd9c2uHAJQLaTlpEp1U+zORH9QO+C4bchjcBR0ZFbdfqqNZbxD3y19iVmxcNHlcf9fKI
SnRK3bIZRiqEP0AwcD8bXTvB+C6YCU9hHfmH9f/wXPJRpRig5v0koXNAkD21IzAYs+CiT+K+3YL4
5g08I1s9ddtkleQa22tJqGFCIS77LuURHJrPkkisSxHN79cwb9qNIuTWkgKPfsQ4EgMPGmUmZaZg
x9mgkdku2sTBATBONJRH526vLOTNzF6rjldEbpeAkazmuK0nz8jhituABrl2iyXvV2bo65DNIo0n
j4vPq/DfGYEKUtyldWwbpSot7VZEGgDTPdAi5U2J2pWDWorAktJ1nmYVIKT3T9FYKs6GUxoOpIxC
ZKAuPSSGW5ysaCyRtOwhhwEbSlWaR+HKpFGMXClhtAuvqBv28cSQp4c6FWuj0QaKbzEjClYztsVT
YkctPfetmBlbeYkcGHY7YRC4HMMX+ZG7OnEfPdHsUsYf/xtorxHO3qyvnohti5V/x7qkoMKgoj62
nURXVokGPbRS4Q+E6Y20PGC2kPOiWnE3uvbKa6nfxj0vUQ0b764Hm4CughCx3bldCxfISIUBqbxQ
XunE2l0+0IHeHACJQu71wSu+EhmilgQPut2Tp/sY4FZsoUM9LpB3SgeY9A5xS6Jpd1E++w4uNpSK
q10NXcSgnEV8QSFSwqL76z2j/zip2J5VGac0l3VWN8blg6HfLAeWqa1onWUkK6jerRxB4W4Vgyzr
GMZtWyTSBIqB5KlQlvwDglavyEwlDS5IdI+yOyXYrc2L5Kgt2SdeiIK54WGgB2wHqObHe8t+Sh1Z
XZluaBL7luLLOkHyGhirAvYOqyxz7MHgf5jQucFx4dUJ/WrZKOKKqgTTFwo66vIlL1y7PYvA0mlt
cHGEPnp2O5viaIz7JXEVTqKaZ92CE3kgd/DpWUuXZuv67bhZiSPrifRh6xoNN+vORugDrqmj562i
CTA6sgbTwkMQt/2HtT3S5B93VfKDQKijheAkjpJUB+SShdnWiFLqipwFwOSHjoRcvIzFTFtOT5vl
9/V+p3PTB6naJ+RsWFIL11h87jGPc/pmp2wqeAmuPSUMHUiBkRFnChlMM2o2bHsUmAhJRnqrzuxL
NOzgJRZo4ESJUl3acWvfjBnOsjJ+DhKkqSGyugYVOjNDcqXo2vz8bh67fSavFXr4jabg45WEgJ6N
tDoP+4qUk2S7I6e5Yv5VtO/NThWxAU82QBi9uIoPFHfktOwWKY2tDxHMd0btJlxKWzdZaPdaY6eY
xQCWHHvFruHc45j9MhPxhic67lPVlM+hatQcKWjYqCDkbxq4y37gHJppRgdiMW3Kf8FLIjuSbhsq
08Ft8KqEQCP5w/vb37B5KS1ED9CZBI+2su30DszvdmeegcZ7PwSjhlwETZxHLfM2u9fvSjHxr4F3
kmCA70Ne9lJrIFUJP93kAKDSVjlMWMHIr40OTWr04ZQ2aUwfelpDO4f26SJmm0gGg3555Fzzv/ey
tr3PQtWPPLhVjpEiFmq3NRTF04V+NBqbMUp/OhmTGzLq181Nz5BE2//3KSuRhhhR234x79jrpjih
gRA73u5WB2SW9IoDINDQ3SO6p93B3KggjyCZSpLtK+jyZBren8KOzVzP75Du8aDVSYH4OkWb0iSl
HoO9StteRlyVscUsHbJT/5DyDRrnPH4eNnk0E2x/zHJHI/fO3RwfJcZT6f3bDQw5xZXgg5/u1klF
1Gqra547zTHtY9kJwWGCfoNC+RS+s/CeVRwfw8OTVViq0IeBv+LTw1H1eOqAm63OVEH6SMgWvXK6
3YUhqYkUSnUl1i5E6Pwk48zEV3PtUNKdBVC3Ytpqpbdv0cwpk21U/Mgr6934UqPWdr/DFossePbN
0D0U2kX9ansI0TmHdoIbsjSqmgyDBf0vduC2a1Hxp+x5ePrJgfQNhENeKKm86Nt4jKn2zb/v7UAW
wWE4Rigp2sy9m97/6X+EhDfRTixM3+ds5RDoIMACmHCDNgInWwe9CZHzbd8qzqueTY5/Im99nnQb
lKlEwa7qz9mVkU/LAHX4xozJ5ZhIB1vDnPVPi17W4ccAtyJelIvokQHuTPAXV9EjHRtxLscXx6gX
Ax1DFD9mSGZH8NVDebKbrls0gNCj4AaRKGCUv/Ht/+AMc4pH52AqzcPAJHx4+MsWdKyGWSxLwGTr
R8pMksbY6rBGe7cJrmoicHE5wHqwbVa3g/Z2TQfa4pm8M5R+irnWDciAEHvkUQVdVBlPkiA5xGGE
9DRx/huvYFbV4qaw51Gld1Ca1dQ631Amv7PZJwp7xigQwunGJSz3wFLlH67Nuw/gx9KeVb+hoM8U
MZg8Wla7bxT77gPVgun7thrORP06PnHf3CFZt+7RpTJqEjUcK1l2F6Ja6IidVVSBZjSTOggBgJC2
+2CxOr0oJCNtUvZPWtaK+MWcHzsTN8wg/ix0a9/2x5ujklHyReFnoQwYByVpgkYZgyYdl+/TtSGH
fQWHIiZSkm1ychoYfvAVgW47iGbgrJqnJZwdXaUvZxcKaf+XfLbFjcSxA6jskPnMvAMUoHUZEf8f
Huw7Z8losNTe9MOBvALBlvrdNj9OSUy0Mdl5WcpAqkOheU0KcABUGHSZublrK2TNqHgRGGC9qbma
bkkiNnuB/88Ob9BFK2mwYFCuK2rp4hZd3cgQo7O/jY3EjOb2D419i7VLqxdP0wagm4i+VLLA+7AS
YCK3YYu2mNJ6UF32Gx4e9o/7QUo9ocsh6b8qwAySeb0xPU3xLUrgt3jCenoSKmVzYibhVExSKCuj
BlUssI4KV8yPabogRgEyvVeysCz9NGYy6hoUzmNIxgvgBZyQZvKfGolbyUL9ndW2zLn6L3e5ine4
l5f4/vOKwDjsTdYLqukrfm0gA3I2AV9HU4bQStfog5miQGoeywacaOSgY/tIjDCeCgO6B/+WgKed
JVX7GZxk1isY0mFp5hbhNIJ8OgqVb87TVfiCk/nZi1qtk3mIMc6o4WGLhjXpQDqB7RGQraUkIhY5
rwJI5JleiDRjY7O2t7BRBBuTLw65a69nwVHzNHN+slaTwlZmjK2SZzgNUfccdmp8s357igv4HHQU
su+1LkZv6g8bqjEOlaxxE/fJYgvWNqyvcswwc5VdxGTFInQSPrkwHjwN191rtE1DGe7zAhRY2aPa
v/OxwzI4+y7LsGIbMiBNAyhX6VndrMXmSVnpBjS6zNNQhPnuFMK3+nUh78FnFoUVPyLt5j5OQvgh
SERw8apizDghvEIaTloawoTDr80cPHst3M7FhnsnbiQSraOKUb2RSvaU2zAu/K5SWg6gSp/Mjc73
+e62NdluQ3DerQVuASvFRovDsFq3vvLDR5mbFfXBAfqftS2L4UxtHQog9MH32ZuTpRfLs2ymDdEk
DXNfXnqxyFrH90JWxHriBoXIzfD1No8axF2LaJAXLg3+YUnt/JSqbBA057t3sg85QSm0QBpsB1l8
d+b0pYt5YEVVxMfJFzloMJG6TqdBMJzfmRTyNIw6mELREcRPFi3aVJr1Z/q6lcBsaJ1Bn1az5DfT
ilhRgLl2iU5dc9aFwpkUMDSJ9HD3QxSE0H2UxO4K20vM8ay7y+R185c6FoJbpOjQq0XLfgpRmhhu
uHqVCSftI7hgT2/MbPjzJOzCUOsW6VYjl8Y3PeJrO//nHxd72bf1779kZ9y7VmvvZ2a5v+/p3GVK
vx5uXa00ui9tK9zjlWeZ47d5GUgsDsEbMBusdr8zgtmZ+l/xySTU84MhWYkXexo6LwRMas0Yi5eG
WMoeMztc3PQWgS1jWZiIve24AqM0nxwVBK8RuWsuJR+Vubvt/9gmY20KvoBIetZ8gOOYs45LvBgO
KHZBb0ptKKLCATdSwycvWHS5tlBVMfAe0LvSZNjH9zOZf0/xG5cE5XAONfGs07HTJtiEWCsRnQoD
5nNYay6P5aFky0Mx6IquioRaeoSaTCtqig2yoYZpI1bPLsHSx1InyD6SsbApElxkowogr0ABSu7o
u18XH741I7vEpwaWZYbv2h6+/hGLKw9zSBLy2vUm6SxaIfZj1eIeTK9n1RcKVBo+aAhN5TSUaOJN
3YSDOQcVo6aWPd3WS5UsUMlI/T8VBylXwtfvqmGFRaA8dLU1YsIaetVXxJC+xmi+kw6QIGYLn5eb
LgWfjovpcxCLLtSJBJMXGkl4FfcbkzNiZy3zs6N80pSx9snuH61lVP2kv1DLXl7IrwKHAInRXH18
w2/EKnlcDZtSpZJ85I04Hb+lnj7mWc5bhBoQ/64W3ytdoThRDc3w5hmEj77F3LveBXwIalxfikU9
Yx2bnMvyaXoxio3U9L45SgrHCDM/Risoh/T/f+CrV4yA8yNlAOFWdcSNFVx4DFFJp2mDTBztOMBq
UouvnwOa3Gr8MQrZD72llIme2vVp1hFSIBQ3oOymi6oeEXJ2lI2e4q115D5Hdtboaa1rNBtN41NG
HAcBprVCnqUqL1szuowpWECP6kkmFIUBZm4yt9lCHkZeemulGj0VcjSCTs050FluSFqJZShxaIcs
uPMoyW07h1b3YY3kOrmv5B8oULADsvuKYhMnS9M4I15AZc8e5AbR5NnClVDK6a4GJ5LH3l9rJ/w0
Ki2KPI/jc9Cylcq6gYfPRa+eBig//k56M3YAtkRwffU0gs7Z2ej956w8o0ez49M5VEz/zRx+eaov
Lf2Gi1TlkHToP1zB83TxjRPu7mNdauYNePokRH3csH1IXPVyWuR9fadHzlls6lA0skLy98UNmEh3
H/6tRNBufzAy2KpMwKazI0sBpJjveGrEuJaeL2ck4SJmSyziv8sMQ+II++OoGr+fR1eqgr/m/OyW
uM+n1yR+et5yfYFVcXiHqZBX8WBhAmSRxBnGhqQXGSk2cKG1xLK8f6q1woL2vWTVSPEnVojqxNzJ
XQsrGha5DnLe/q93V49QRI5fPaj+3JsgGZZzacDLSbEssp3p337M8jHYQaLB7KIfnAPcaYozC69Z
03fmRlxqCCRUy7jtnKelnT4tFXOKKbNY6VDoxlZBIJo8o7knWjQjq/d6TJ0wzCrlC79zpXHlbuvS
0E8pMoUHAi/CKWHMikSKeKSK1Isx27YmSZsr44vdIBQHWhp+0vW25bIQR3Z/yXEMxr27+pscBv2G
XR5n9omfPfAN7jMIdmESv+r9C/1aNtuib/4gn82q/yHK32g5IYMZJDIUr38NQZGSDnPzwfqRVuAQ
1qcnvUGuRVadqBGZOUVZhqyvVE8d7ygZCEH+Z71dc6TwcZCZUb7kHJEAOSOCwuXVY7foSnZKM/ND
cLJodEaSAV/E/Sli/Vfjhx1h5Ot90IbORgOzT7mQpyeVb+nCXTvdFVppu03oVW/adS3r4gLC3XPJ
GCvZIGMt/io47LvBCdzPr5sG73lzsNUQXfR41xv3sVQBVFmrlgr4ngmfLcWcFoSox23djFFYjSFX
JkVz0L6KJoqNeXE3DIkIsDTa3VR23ecyLtEb/GoLmHHMCliyWvOwk2pj0TJ/pxPprEMnrVZQhP+2
12MMVMoivGl6kKqf1jPfDIfHng4tB7xPRXgtbj0gP66gbul8D12YW91s8LObxLULtfQmwi1tdo8S
ZoS5TDZcBTtCzPKlQnlFe9uWGmAxbsbxXiU9Zk6DBJXfq97SEvFoASeh/k3WK8luyK35Ny1hfcku
oCqK7Qqpn0zdWmcjn/DKBXWr8jF9V1eQk9UZS4vdkhpc73zTd0sCMl+ojGfe1KrQuRIWSPJiBQsd
n7VOXyb2BlPk+W3V2+umixKRo6o4Zks4OfWYCj3JjnM2yChGELuT9I4yhIAkAxPQ+c8UxX4+KZsB
WTaZh5OEBC6BbR/d2gRpYtfgoQtITqNXFe2VhUGC9ez/yLRjO6cAgBxmbxVTZKx0X8mdAAjzNjdS
9+44iRkNhIB0WwtgsFWVmFQhgGZcX7gu0WxVwvEKHIMY4d3DvxJccTynVlyoDC30A8yTtVhb4evU
NBoQg9ZjxF7EwF5Ve5CnnvdTD4/XtNSGWT9ik45dssM4bqp5YJGDy+iOQ+hQNYh/Qz7KdWCz6F7B
DSOQNublQ0oP6GVjDExFqZzsBJ0MEhyGCoV73JkeY8KdiK+2c+5yAiMoO7Jlb+HoALO0Sf4hp3ri
lKOIN54514gB5F6POSVwKDNG9f8Fgkduy7soAVzS3CaKJTQh7Gi564VpQsU6/1XFuJcHGhmKJi2e
fAw13tVdsLi8sZAX6aIQ2h6EsitNm4+CH5L16KO9ZfdT+t+1zO8PmIX1CXEgcU0RkB7DonehzXwq
vj7L0/kaw9Chslska+za72M+s3MEIYgGdEZoVOVvmGImnFGOp2LA+m/o22wqDSazFI75UeZ3NeKD
ka2ahkkHlH8OHqlkqr9KlECJ4PD87nkSf4MLSs54X/txojXuoZ5nAca/5i1CT55JUUEpt/MdKqGg
wW3qGmdmRKKRKRp9sqHMeZTWgk8TGj0C6i43TqxqchDi8ky/rLyc6JG0BNmSuuAseoLyz4gzOcbS
xzuJOeNNZUKc94xW0MKVHUKGi/OzLJnFxoLmRmVGjVN8wek7/ocduR+tsBj1qiv3hP07jJQIvB/2
0iI9rBzl4KJti8JW5iyMBiww8Gv4ykm22QP1QEUZr+a5r4KHT/uvugtTbKZgL/HKOgvxGYF422fo
J3Pp6x4w909K1R45YDnA4xFqPe4HCo9PdkLio+aZF4JPFbQMFY8wk7FrooTiW6rj7ypNZSrKVHxB
A5YG9/F3oyCvO7WBKW7+/+0FjNWLDajyS4tK40oVGZ7urJUnT+po+nvuJzE3DR25rLr9pd8rhcA/
dpK2qvF5/jwnrXJP1ck8XGxajWBaOwgAJwcPzGhEkbrsutSPpykDeUuhk0qBgxQtg8/UfiyMV007
Gs+GXGHxR3b7ZPeRCKauMeyvjS/+OH5g9RbkdpACLi2vDvH2CZpvtXSdApsCLEjldLqPz+uhHRHs
cAMxAUee08tTV6emi25xLD5gW1Nx/YOgYPMVbpyE/r2jtf0fRR3VOq86OWF6pWd0O6Es81zCg1fJ
eGbc4a67xsbPVKu0Vx51GuiONNPRuimfFy9P5adgxpsMtEKoh87AZAwDD41B+/qY6TgZWc/Llfvx
A4AWW8WvRE9TPbFU6AEjnkZZ0EFNXP06KKJxJYBEuEgtWqEG8e1Iy1hO7PuoqgmQiQnJkFT+KH8a
r6UowPINcpo8qofNF0dRqAojLRhankQQD+MkPAMjR1ddi8Z17YIy0G/mpLI8Q2IOpj9/zdOMAWw0
oMEj7EldR/PTO/e5/EMxCRVddIArT5SbU/esi1BvZcwyXSpVt1iBG6THfbBfgEFfkB8bJcNe9sZp
sgvx/YaW9iNcTLN4zGhSHQw6jUls136x4zmX8nqYDEtHKCqJXFpnCP8YdzHbRBrhDSzlfrcy2pIc
CbzgBn0Cw3yWEAWOtrqV0Kjp8CN3tp58gU+u+V08WPbqv1jLbbhfqJLs5BeXDBJjH1skvkVpLspT
2hWpsH1fKgd4Mqq94q4FtDN3YypQv+JtrPQeYRPaT46Kpi6o3BaDXVXZrOAPirCLdQWjRR7qZMgy
5ncon3flGQSp1GQdhGbK9ttsNiQUh7b+5EsTnCrcVPS8Chc94qyCXsv7dOh726yfKlc1AJkAOwcO
HavQF/p9s2M3VpsoSwNaA60An5UChIpT56BWNpomWSAoeuBHg28mJbAdF3sYCcMA6PqyXd5LDM2t
XB4M0Pk/rPVZ0dvNpucctCBTxVaXMxH2GtIWLjlxUH4GZYWNoWRif+kNFfi3JULPNpaO7mau23Y8
DdRLdy/NNB/kqoIwxy0wOFS36M++47SnNYoaSuuVxTSzcnMIkBB0c14iH2As3sPao26wcbwOFB/K
5qkGKcc8RAFLo1giWWLS/VgU+q5eiu1PAPQUymMCKy9gdYA5yt5OpCMiMFuUaT4OF3+PknbaOYQc
XL4kYWoYTM2KV0E/S7qUfWETWHQ0Sr/fhvob8kx5HZHvu6wQslh1N1TtPIfMG8+MEfX8RljzYhVo
0TX/vMmwcevrEmQiysDbiZ/5JYysSL8M7ZbDf7toVffqyQfZ3oxcExzWV5A+gw7P76kFjzXCida+
iKh1ef8FV0+w28CiaquqEslai4PECpLw0SCERyZJ69awQr6sqYbu3WOgHrSJGouHdLMuGieu4l5y
bXDj0mnAFocpavjSK6JpRScPIsDAZ+LOG71fALfI58qk3J14R+snlg8/W3xz47AgcklMoZpUKWzv
iXePl8YjjGAfN6lwapjE3d+Ym5VZASeymJhA4s7NHeFHWeDq763taBHO/1xqbe4nRsvaDa+VKwwB
vUazJVLG0wyaq7kkIJCa/pNfvc3nxChj/rsYMtM0ptfsdwmVmb+lIGj/DiquvzwyRpbygGdNDsym
HS9oIU5vl5S8/e1gVjAXqauq3jfXPRdnXfwaUi8J5cUjrnPHnOpveHPBtuJuP0OF4B9rCp5hzk5+
kFG2R7aSz5dOw+cuJcu8d57ZY19SXY5KDNgWtH0+0DJ0/erANk8plEejNq3HQ5ifnc8oWw3Iu3pH
E7p0HDH4O4n5cA/T3hUFToRL2/ht/ZyJ3uVMr5wlxP40XXUXtxAqtfT52T+wIKaa+BYtfCnh2R7X
E3wTAosAuV0mv2PI6L30KQb79ntxzipAiCzFeyOK0d7X//z625b7eTpId4OeVpsK+Ql+n4hdgwWI
SZj49NdfSKCAqf8fe7SrIwAXFdMyLnLY6tpTVaA0cHn5iGKiNd8ryL+KmR4y1E62jsTYlm4JIc9f
d+wWOKaJiIlWmnJ6llVci27Fyj+xk9DTGJ9auIrKnEagC8n4mCIaCnKTd7T8sqTcD/MTx2TZ1JT5
NjJkUDpU4j+HSALxebERlwL18Qj2G1VSiMQlfS5zbMQMpx1MkcAe64rHn12zKBNtQAUXwAFKKWxK
w5rnR1RZhK50DtzYNzA329nU/WqLCkY4hhe2+maVrz5lJhQfON6jetyxRB1BZjqASsL6CYfwJkWP
hpCCYayRlgJR9uEjW7sEkHN+atKCCGcFmq12DfSVOrqL9gKsjM5j7iyllx4oQayf2gejVkq+KJIB
4a0fbWeH+EKsW57S2mTZNGdizzytGtaCqt4edcqNf9qTF20aAYjCuisQRNjH1WanvA34cSAb3BLP
4KOueBAveilSbJwPEdgB7Md3AXM034xBZj8+EtNDxQA8LeXNGvFkIrwjlo4gXdmI56584IYNOI5F
xBKJEk062Q8WwoqX5OjPqNXtMz/5IKxmUGTeknG+BhG+VNi+tev40/3J/vua/BhvOW3SxjBnwOwU
BHrtPwChKGHcXALFh/KWgWVNUUi7g6Gah5QN5UnG99v+yK1zSRSPOrMNNP44I1XW3E2RTBsLydV7
dRCPF9C7dupZL8Weslt8DfF8Ua2vXt7Ph4PRueF2FJMFh1/eyk6FOdbQtaUjs2d1r+SWQTiGkQ0H
Ty5dgiioXYOXu3lNPR0M/FYG2gbZXP6G+8LlrsGQMeM2H0Yz4wUCJoWjr/m5qC/0ZnHCeFY9Kmqb
jooaiGtrD9hgMm9iT36encbugdRI/Tt5wzGFrFRmQ3HATuTnGCxICk5mBqys3RddqsV2mD1hLm8t
k6zJqBsj0vDBuHilsN/ONk3WynEBPA19kJ10TwgJZ9wUzPvX1MvCZqFlbuPEzttSV+fSQsN9a3oV
SoQmBZxi4aL0VhI1nvamN5CETo3g6Fz3sKq+qPRFDw4z4ajtJeBgomEUoCcPxKiDO0lk+YtCn3mW
8DQtBcw+r8K4YmmkEVid2viN+fJN+z+VKoTsEf+/vHn3Q0j4tw7ivo+eyKD2QT5fam9vK2LZil8E
2dP3RGcjB+1Uccpf/dw9G+5qE1omMSmDWASrPjnn5+HqKabcuo1pSk92h9Spct+9EVjvTiEs9oHS
tcPjxj497wtV9nDlAUrad8ZnCeL4ZswSi2vik+nGMnOwyyMpE688u1BxW4AzqqLB+MSSwufnzezt
+4b1bA9H9LEhd7WEmSnIXC3Pi2J/4UtSPdh3Ed8cyj8VpMAlJtK3xnRv8aV9f7NNuzBdhzCD5MTv
hZBnvg3w0pnwNzeRBtjj9OpLU8EWFAxqkoRRvfSDwQzxFAs/tHHtNfuNdV5uAj4quSmbkuFprwC5
Brov8+v4MpmRROOiC35hD0FAslbG+1F1bXJw3ngEoLyDKWlfPfS+hLY75EAM86QgsW9h/GzUcrjj
OdmhxYkabwByClBFttxcmLtM/1sf3XcceNwItz4noA40uIf+jyr3ynhu9sQ0i1DLXNOIrRU/gzTq
c4V/HkxXH7c+JVP6YEC/rA5ovvfC9P8Sp40PAgJO164YGg8YBWdOFwCNh+RtvXWWCdB5lvGW21XN
oRXlTOUhj4B4D7YycRDDkvs9tY4gOkY0cfBPz6fAQeF+JKN4V2atk1DQ8SZfkxfBPvkr46oLBL93
u3cONCvL6JNX8/KuTAXzpliDe8Bm7Y0z0PMjfMQJaHTEaVIYGHt4eZAbpmIYjvAnfySH5zQUnEFV
Q6WB6mE4Vln0NY6vNhfpnnabiIVSZyy7e7ubJxKbv6JTq+4F2VWmzzbwMXHEZgKAKX+M1VGABuPK
3MKqFcfhdPP9IiPBlsRprnKRDPn9w43fia809lCsQKrMq8tK0bMO6a0MaYHXQWr4gZRCeXxS3A/T
b0FqP3w2A+WawV9nExgo5dhQgU7QiQdAxZ+UvCSO9w0RQ3+xIcEIaCGTAILxnGEeLpHvJBFa0bL4
tAdFhe/Mz6IrzsgV6oFJet/XOtK2gB85t6nB7HNYDkLPdnA+sYQUlZRa1hC0Yh7oNbfB/fw7cTxW
TlS0rYls2EBACGo7NTPTk2mRaCYylcHeKOTRHOhOIP6ETXw9HUerhOHYTX512ZDpuhtxEzNYrJhc
LtbXJsLj7pTajzVj3cCyc0vyMcOZkM/0v4dp8KagPpSMnRGaT0c0GbVW7cOreN6ETpbDHzVJ6UaG
JwlGpL167uwQNOTlfv/4HP3ZZFQDxcBRuAS0q2ozF5YzCVv5unHvcNCJOtYrei5sjMSFgHorVeus
NtAErs+f22EvoJLRQD7TrQ4WtzQEPGbrraZdWjbGNEl6gP/6r8RJ2unzc7HHCK5GhX+PfPHKpgFC
WiPSCerJW8Bnk6wMq5lOGNGTy5YLH3/MmU6bo7n9QUfPoVtOzkcHYrg2ZwDeYJx7ijHCDT3pMl2d
6LqTSIDmIlj8mt76TfVgSWyysQcjRVfqLlOIBsA9HKDnaNWTqjGsSAtpMK8llyoJv2uN01t/c47q
vMJ3XnvrxTho85b6NF5a1c+LhooV1jJq9+HXp5qr7Qo6c0aNLyNK5+5xFKovqYJK1ZjcTrs4CZ5n
oLBdz0H0D1cW0R1cKyzB5PNziQRmj/P+CVutlp5QsPGBkcvQ2jLB+n8QZ/S65h4ySaB+QV0kmJYy
ou0bT39qBY1FKXL6q06AtBoyEGAVNZxkhUt2uv/cB6i4ojAwc1pxXircV2uiBTJDPPuLI8mlGX9g
mpgoBqre9UGMb+0j/OHUQonNLKppjgck5IVisNIhu8upbFRZJGrjNnRGxTax758YVsaiIi2L9Ut9
Y7pfy7opUmouQJEPG/i56cpN1YqlB6XpdK6q+mCUiqSSdZ8hiHsV2w3elWutkjMPv44ag5WhF2cc
fZ8HF/bd1bYvJBKztWN+h2HAb+NimAdp7C4PPVC7Ske0i3CJJZiiV7EY1EK0Sxn9pkkFHDwFthsn
hUuIEzQvTOfvCNgf+EodTUSNR2cX7CL9FEZlu/8FLAjrZ2NEKPRGrWDurw1/lhaTLz1HpeVpEIfj
s7VCdOtNKRfb1VQVbOMXSeO0hPqLuHrRR7jQBOb0i0bpvEi1favTq6le5mKLq49yzUAnNydvF7dD
hhR1sYzYCBav61KrMrbUYL/EQFXXWuB5Ft6VIbuFOGJPsZ915d7zjDJ53Y8hEqhLjcDjd4j0zvtz
oolHR/Z3GwIH7BNnyE22yx7cKOJxkJxtjV00EuDOBz61+0O/u+/9v1H+ZO8d89I7XPGit7v6pA2W
4nGV0n+vrHiUGlyOqk2XKI+euCGeLKkadnzdk+H9XgrCnGx8SUNAFzQf/3T5GO7VrQsWva1Du37I
OkE+sg5eGNw03TrvEAkS0mqES8tVmIFFPz6lqTWCltWGeEp17EBgwvxB0tQ0ifeCOHHxVNj1Z0pX
ZXZ4lbMwHVti4oGId4jgMX0x2Bm5vmTDx22PyJnUVZT9bM+tAxfO390J5PcKDuFqm1T25NBRGpqG
tqPwBWAkPPXcBH2tNEKnzIgrJF3XxzMOz6dJTb98M5CNICIWhWWQyQ/IHpVUzr/ZGaqLE+dK6KQP
zIog4NNscGu8yHrO/94LQlESK/5f0HMhcF7nuR64N7KU0g7ef1/ebMIyyi2f0B5nsEW5UJkWDwfd
z/al8tRfEaXs5iwWq2UKAX9gRuQbB30F7Os3iVPSLwZ3+bNwaf9+YMeTCj512vJkzqcxqTG0ZYdh
zU49lkQ5hkhLslXkjptS3ybj9ht/+kdZ8hvsYXS/wN+BVZUZzNNPFS0Nx/NIOvymzzTEz3UjIdbZ
pHONzMOL19tcgJ4zVTUvqdqqUjIRp1mN+EmeuFTob/8NHt2t1O6NyyC+Fpjsvvxz0Th13vdQy4q8
i9nA0c6UcBJjQ3cDW0nz2D86fMKB0tWN+csbfrw1Y2URjkO0LcWmxx2t5xQlxpdZLUH8p/u1xLMQ
BT0+SEzvWct6cqru5Fs3ZvL/Bm6iwD1rvqT1UAJeg1Lq5tP/Kuzre7lMBZoKejDWVyccObgU5oDh
uqo5xkJx/ztWjsToA4cS/sMZcWAN3bPOmGOjcSJ4f8z7a2MAMPTmrwUSmAjFxhveRIhuQkziCIey
60TihIe7ZAvHDSkRMf+HJJRfDoRaJJ/e6GiEABD3oq+UcR/enApxvBA9LnMTuH2UqYOc40r9mebr
k2EDEfkhtvZBKA60imUmQJWiRj+6/YoV/Kfa17xxHu1hCHK7YSlHW7xUI9yext9pfP/DgA7keKsD
rvTGihgC5y5syx6E1zDTrQq9qzyQPVeqMCzz3Txn70LkJzIdnUon1gnjA+hvj+mBRSGwnqKXx6AC
c/W0YAiUYaNa+4D6QYLo0GEsrhul4wOsAi5bG5Ci8FJPWbaUI8qdhnWMI2Dn38c0mMF1UFDFvyMl
AH6Nn638q1sufmvKcJjWb5LFM2JKRzYyuDwEZzm+1rC3cqsPP6vWzCbL4obtk0c33r8c3X2VCI9A
zx7FIOnbEgrO/oENoHOXMAWBH/YSRQy9Zb+BeY9NLbbRmpx1prAZQhRvNifNOEef8E5ePvKc9PY4
rdPN/7jSy4yoLAhDEtECRaPRmpiVeyQgUgyZpdGCl21fZJQRlZY9ftv+dB/ptViENdSp0Ue1dp0J
fOCCXh0Uhs7NRZUphHMSLrIs66nfcoX4jQKyjETCZD8wfOq6snQbKGShxOvdzQHKtr2+KTUHFjzU
eu8OhWwi6Ha855VoLI4WEHs611fco29x4AR6f+ZaVwfNw7vdXmMRClBYHBpzNbq/CfhKZQ0o0sez
iaqLRaHwqnt6NZruUye7rlamfTQCybaMNbSw6Q7wkke1ms1+TAZ/5EhhFBxd9PMM6AmicL4oBd3F
a8ytjZD6uZJpq1iNYLanxBqmVuNCIxVtgxK7FwGvmjFgP7gFN1ShpwaoYEqr44ERFKmY1Pp/YhAl
CuAkhP4NMWFuuHJhhsxCV1OfAPzmn+mf2PXJNiwkV0GrBzqs5tsn13hLcAq1Sc7cY6fm7+BmlmEX
TeFGWochE65J4eTJi0qxZ2mLjQh6gnZNt5Fz37uzAKZjeSe94SnD7TH02ZF1tndkKJjqoMVaIiVc
8E2PQOlpvHtUDUq/+7pvPh+/3o4rHMARRnQjC9WuG0SsXj40/8vS/AJD8b9FEP5JKN8WuOlKLyMj
fojZm4vVy4dhdNBKLfV0qb2kEGvZTOVgwnD8UK1QMzXXsAkmzgj/VEQnLNz06MA8rmlEjy4QoTL4
EHzV7Ez/xe7ewtWwg7wzizWymTFhfI5jvDsiT5G3Y8CrIMwCMnGIvwc1RK8tdb4/lM6Fs8z7l0K2
5KGr9if2p9vi3ZmaAkCffdMuhdCET4Ji88rDJEVUQscy3GduwduxIBB9Zhwm/ouzQxemn+o9kF3T
aPOPHw4njapuJzhHzHBsI+vhguQklhPCibBMVZIg15z8W4KkBps1Jc8fUJbyUz2GNR0GfRbsSdJx
gY6y9yYlLoHT726KnX4fKVpevG7aEoZFlAKJx360PbNTq3GNMIJtypFTAOGx3ML1ZR4oYQFW1mnp
AiIiBtaCR5lsyMa9DqdkFpjQfNDkAdNUlzlZnfT1EVzC7Wcyxd7WSVrDQFblE3iffvi6vZ415WT6
ZF7zuS1bF5IhNncIU4MtP1/BLJkThE1Krzs3AH190UJFD3OdckmWU8XGhJiQlAABRBZL54UdLxja
5b1dkMS4iXycm54ksb1wvHaCkvnF3Cbg+eLvG0xMeZ9fIfAgvc3/MaCZnVEAJNrL9ZWjSzLIuWoe
kOQV6bCs2hDFWeloPs9huYasUJvkLd2VbBUy7yPf2nEIaZhGB0YGwyXhIUnpFKp7Z3Q0LbDuxE0R
5dPGjcVx+p1nTk3zAfo0Y/FvG48J1SwiisAeVbUrWFlnYOuiFMREc1bfpMDa7jZzfyifU/nDHLNk
q5/rMgkhSR8VvcxVBxXjQL4zgkYgM954wG+6iJXFkUtZ8L1rT2X9fuFgeMhSATL8PftItqs7dAyj
J6wSYyn+5cx4lOVwtI+tWuBcgbdcmEs8upXsQ/lqpRMXP3/Hoi7zBHky4AnamY15pykofPGKQuG/
G1Jwlx1l1R30a8u+gkLkvFVxJjF+9hOgGZJmAxqWef4oDS0+etEXX3Jzd6qQDs0Pk6IvKrxfL8Fs
zOfCs61p+wOPxXYROqUcXc4oAudUd7OXL4FHcbPIK/no8R1HBcnqjYu19YWIBrq2IoPAOXw5vv5Z
QTdctAMW7K55Q09gBSw9M7ysdeE9lCZAmnqPEle+OkjcnnqRv1Y4/jWoRnnSpfaBMtsJZlfI+B6r
SU7VcQCtnom9n83CyOYA6TaPFTFIVk6ChUoh2gvKwuN5810AG1cy7OIkm35KZX/Q+tYi4n807DY4
H+b9KefOdAxSAf98YRskQ9iqrwArf3/0dnGT6V5OE6+DynvbyF2Fs7ZTd72SYiEl/7MFYPZTwTni
qdo1SgSq0Ck0CEQwsfrPo12XKvfmA6TnePksfucOqis0O28HzKrZVHU7y2C2LZn7pEa3S3u/lR5J
pbWu2x/4FnqHdLUrlgHv5L0/lyL2BA5idrRBzKrFcDgay97AuWZ9z2ePz/ZfRc2pOdBLu7qmKXDO
blWha+wmUADNDri67UIvAN/bhsBuTJmm5tB7guKRE62QP0y1z2DCwkgL2XeN+IOnC29P+Obj6Pvg
GK+d6QUdhYDcgYzFmhd0q7Nlm14SRij6ZnYVO1ntbHLl1SkfmGnVzLN+6/xpMfvrw2vglsWDxMnO
Z8BmRV4tQ4taDfNzulEJ7D1HMhm02LdZgIPJS2aGFAjaC/a7k5DhOGmDWaztjdW28MdEQNyb9UUA
FrNeRvlFmPA0siHYcVMIKP5Bb0ngS6DdNbzuyh0feNUK344kP5AcEDs64S4mLg6YCTidm94K93+P
u/OkmY5q3Q77hDvY2/HghueH6d1b7NK+p0dKQgFras3+ySfbVSy/yYP4b9HjZWGbV4nOkNPlW40v
cVg5ehE9E8gNNg1fv/MpYBaoUHHORtzZxGeFwEIZHhp2WVpAv1FCB03V1gg6tYah8JWeHPd+AY3s
Rzdc/LnVKBQuYjmDoFA8GnMa45L7Yk71CF5uBYc+/5MqFF4ToFJhRnWeEfRu0Ei5dI52S1Q4TWZC
MvPoLdu7Yufj0A+WJ4weyDtRZeoy80oElQXc+QH7jpK5CRZOvLi+GvfJlRU1sIlAl9CuNtpwu+OI
G7EtgVMGar/8ernUPgkxw5PJlDIiK7zYD6hBefHgL3haX9O9Xz4Vhk2zZGBJLDgVYAK6WYIJqf2q
+bZDsNnCzjk5VVJsUqsZoQtSUSNZf++eddBsPfHgkOun6dem0/MDrbmxlx/o0qKkbrTjwisEHgy3
psrFwc66qmDPDk/2k8t9oRMcnujSvgnehMfSwxLiiawY3Rb/ICv6z7MkDT3b+ycA1Q57ZPwMlIrj
lhSNXPnpDGVkLKJ8inx1wBHBz5zRFXMl5HE7uaJrSn8o1/AnMX8jJULJIx0pHOCVvzwrS9N23hQR
rUC3kEYHs7oKFGr2liQmi22hXTWTg7I6SoGzCU1s25lkg52yQc+0l6lSiqub14Itd0vvx9YeYfFV
5E/RZ6XncDQGZe8UnClJBCu4+J9pIOj+dU3eAapx6Yz0LeVBX8utOt6S7XF9uYTZeDTybSFH33F1
yJWr3XxfWhFXSsKJNBaXUJHNXfUS9d0NpOmswICRJ9I5aMgTKXT2UoPiIifpUsWxvJzz0JMpdA7R
s04rRP7YPB+lFFCXJq2bsBvbt+c7eSn7klHvs5nN+xB2OkV8BcwyK7bG1+UPEEBDd49D2jztvggN
Lq9XRoTAjERoEqbPg8S9VGWD3SxIMq7TaHyOdXO/QCXxqcs4lmk8+Lo7SmldFqXBs2oCf7zoah86
vRvm+eWYW32HREdkRByrUnZhXgObiw7el+w1YExuvsj+8TjNLddNUUnxvxZmDOEgfUGFGmN/3658
bv1xd0hplcergyioAs4B1JkJB+SsdY56oZMflcd+hQ/era+TH6hXxCyloeKNXwVeI6OOnRtpSgU8
QZ7ONroEJe9WwDBg2VRJ0i4pDtN/cItsE+o17Q1J6F2Lvxis/FeYVt6YqAH+2LGWIprkjQalibX2
NtOErVgAFIIZUoABpodBh+BRKzqL40rZUOQQy08CRvBBIOnVMSvNyZ0OosxN/d0ofnzoQ0qxiXlp
h9JByLaUwE3nTcUspGrYrdh03ZSvcJ1iaUMPAaUgYCerkW5gsYdgzOekpmeHzklkY9kESNC2vVX2
veN3A34hhn74qoTzkolINUOo2ry6f2b5/jJhPqL96USnnfRBg/RoSsDvTtitpcu+d/9Spj1wqpAE
i4bre95X1nNQAJ8GsGvUvXc5QmTufFV5UYlquk5pCv8Z3qrpI0a60VouizOc2nvitxN709qlOEHn
X9JXLOq/TnyHL5NcURn5bhOUUy02o0kA5e61ziBeW8zi7gyYDW7peAgCiituNDaMOd08571YGcxo
jgnHhSln9ngHb9tn0TR+r1T/FfJxFKqaIMBqio7zBNhnVB9JG6/FL/lk8+ItFwsRCf1GXh0U7UK0
/PTHF21L6snEtuxXo03uAPlPQSg4+jrUq+eaIR7MEfHCZXlp6U/S8Gjng6DMSyo3hkwYCuEF+606
zZ2PrbRejyspvHr+utSlaGusy72zx4XiWsEEY9uU9gF64w0Kir86m1JItZetZMdyCDf6PchSBIC2
tYeHFF/DZON2IEW9LYbMVG62Nbj84MzjHYXSbJtIviq6I5YIXQ69Fd5dmhsIVjcXLMGJITKfIOl8
ljnJ5IYGMfL6DJBl3azCQrcSbMuyYoTcUGd+RMzE+EVIZ5qMFYZYg8uESb+JFtxzX8sF8GMoPiWv
KIGX+sgWqKCYjzJBQWzJnNHbSFCkuMNyv1wDLdE6LQU28fpGIciYE2vip+3ujOEu7koIA/ONNxLC
OWshAKlGBHXqQRnR9rcLY/Vd0Ogk7Pu9cwSM4xIOGotWBGHVUpaR25f5/SlTCLzyL5JslxMVZYkd
9nYrs8JLeTkS1kPN7Wzoxom1PUl2QuzBm+J4fRxVvoXX1TYnL2VD65R4ORoeJ2nh0WQl/+2RNYiY
pV6KHhv8mdn1lkjH2gSkGkscnRpYy682FuNJINkHr2rO8eFLgPWdfhety+IcwCzTdtcMXYO0DniQ
no9aSncdcebU2ilQFCmeiEcgtOwHCDxY0yKdzxIUlguJVddqw0yrbbVDUiNkc47Vkb9gDFpFDyu/
nMJ26mF1gmzoX/Gqg1NFtoVY1TV+rNKD2zNkU/jzQDswE/71IHPooXGbvtEU3xs2sJ1M6e0tJ8eJ
WHgew3mTznRZCrUz11EFxm30xsM9eYOJQMRaTRrEHaJlWFoM/0b6LCnDwYACdWcxBaVsAn9dK9rl
enKk9/Q/6qhbE3fqL2dOZsGRlJXkp4lHOsdp9bNdOjus8r2riFunid5cuVv+0+ZNCmrJtNDIpH65
YogpyumD7JLhNwpCKdH+2BE6mS2OJBuIS1+VHivF6xG9TmCRznO/HEDXOGRveuhNmd7UbXDmZ3Ss
RH19kqNGRSHUwChBUp3isvL54JFcJmw46uhushtNqWUs1UuC1LVb8N4LlZ9IoLev2sZpXhbmJ5JU
V/I15iwsVlWdqaI3G3/snePgxDhQQzuakaiEDUbpjpTzbEJa7gpQ2FrgHSOrgoLjHKzVWPzNx12R
j6FXvf5aLeL7wRfvRA4T4vJyAeeF/pjduq8QYQmU+PdilWEgx/2W8SJ6BMMEajXczzEdfn7h5uUX
eTyPqZe1LFZeNRatRiw6amUsUyS9oVUKZNi1lelQx2snXTLNtMYyecheaKEAlToOm23Y4WMHHGVu
9d/6ULygew91kyvjeJgiQXzfhqz/ydwTHpi0XWuXjHJtsjH4FjD0GZlcX8bLxDEuTdt05KMRM20N
wr775vOX3rXM19Q/ija9L4tYhyeVZp6Ji+/KLwr8QrvYg9EEQOQZEXZfFiMlVfGnGAsT8Aa6KsOt
opMmTb/1KqB2gcFvWwlytOJvUXKsHh692GYb5MkOKt5bfvGXNCRH8TL820/GuPm2lrtU/GOV9JP4
LW44YQ9Cm348xPU7zpBsJw73FtfulBNztGdyikWaf5lQCVHxF43zUrVESmQg6wQvL0wglDVpTowC
S/ylX/kgf960kAEHBZQq2Wqnv7hNZkTvf78ge1KC6xVXnrnddDBwuCLphV7oSXEvwmZWbR1i3dEp
JENHRewCzVBB4AcCVyKvXtiTfA6DpVSWVnL5gn0D2OOIU5LfNYNkOJ6Aa/IUMV0/61DAShvcsCVz
R6u/cBQHKvDvDBRfpaZW1km/a2YWrJffbP8Sk90riPAGMI6UA6Z8KC4Ytm7H5Rbp0f/8bAKEV037
RzRLn3EIgWNDTTnO/4kW/+9W3tAoIL0Hz9T0wkh3WpRH6exn00P4FhnCCLzj6wu/Ez/1rIHw+3o1
Nl9DLMo8Wk8Wa610Aa0FA2cQWZRYUGMV4Kza8PH+PDETTP7SwZ3vKDkWy/hpapsEk1lAmMGqdnUr
REWjzourCtV1wG2xGKXUPti3sfBje6gkYVk8gVmpSC7vI6W0b1GoLwhr5RiRmQUO7cOCB2iv6MLa
Hu3Z2IJF3oiXnd12/7f3j8fLTc85h08UgcGjqJNJvxCKgJWkceA/26ZefDRIQuZSfanKm+EdfcEc
YStuZ72J3wsUHgBaarNRWmefxnclDS4wtUKfRwtpHSkpHTYh3zgR0WRJ3EUgfJ8uEeJOplAADHkR
Y0I7ClVZigUQss5dZG8jxrxd+/di1fW18RSc7fq+gMXLmyIE8MisDWwyFr0MwtS9w9+okHZzDQ3n
EKA4oFp97UwmCzdXlZdOEICXV9djDEUQihPUr5kO5+UbvMQDy66mH3ffOStQknOTQyv2HfncuImw
UFtfMy/fn4aA1vYDE80YjWLCVwYi7lDb1su7/ZqvBdi5KP5Mwo21HQmmjT4ZYi2cgSux3VAKHQ/9
f0g/WFX/GUg4zFboTJPSBWNy58ySV6cgAMPODic8J+HedE8B8EVhLhsD3rbJCN3stGMAune6W+yz
2jmFsmsxefn0gJ7uXGkV/3EC9Chtub01mda9nngC/tbW1SE5457FiU1gA8mZZVSC5NGDsDTnafiT
oPTJcI0B/103XyP9JrMrKQ/djdme//BMu9DfGRXF7v/y0bWCNaqQlHXTibGUsqGHAQHvf0rsfCnO
H/VVpNjEmyMfWYJrcaVssjMQriefR4kx1gr2mwvEx2z4h7Wy5cr4Nn4+r2rUVq5Te3VoKntVvqEF
ysIswnE9UwScLtueL5z2PwpFX6mIeo3e79Z7RGd+3lDE/E5aeh5WLSEfODGvCjXYWpgT/8NyZucj
oD68tSmg//KcZXkWZmKQM22K6Niz+8y4QaNRxnA8j5TeNAk/HmXmQuIrWPIP+XiQviT+qVL6NXTJ
ucq0uyWSJGRSWN0aMRHhcK42RAieQgkRcKmqnqf2kqGzSmURZG1mn/X0fJ5OmVnxkaysJI3JqiUH
99hOAUNee8YsYTLbX19YpxG9wk3iO888SMLxKTW4chkKU+MERyLk8o6YlWobQpZrYW4HmBSlsCkw
qsJs9fvJqlM4EhH1rLeYDXqV30FdetGRsYEJbJAiX7IiHwPNLharAid6va8BCVjSrWqVoSnkWtqx
4f3xl6rMwXa1+osEOwzWWcXlD9w/qhsXZYltxBjeRNwh6VY20ngT4MRUuY5HPyXATWlNsJOqJ7eB
CQEaPBfdnvn6MCHLk0pf7B5yK+DoIj+fd2K+0Fpi+lrm0dxVE+Usy3jCfuo5CEhqwAtP+VaTtwt9
GSZd+DCynMT7ETFIWbXJHtXUrJMQv8IS5ocwR6WLzKiKdmZRZ3SAsPfAW1OkeE7lkWnEGjsy3bnh
HYiQVq2UQ/cdUFyVZFgT6jgDFXmvUAjlEkc83hbTihF59ps7nyw8GRBzvBKGS4wnYFXWnEw67zz6
Nd+yuu8Nnr5ckfFOApwpOaTQKMHMm4Dq2JmyXwu0mUVJguuTJFB5037A22+7ODhuiisBlmS334gy
/v6D5uVCuTcT5ZkQfjrIAWyCcRL4FROEOFfYa5ys/8aNct/6AKy0i+HlFpedcpG/pmbostHrh58h
p6/7E3rFbzKPuFO8yvCW/E7FrJunYTLH4U03j9VtOYEEZcMrMVZ3xDLtx9X94dq2VuO3HRaEAPon
UVlQrDeWR5CHQ+mCoGpBahKdCDVK89+BFt6TSIdisS9G0F2BB+9aYpmb28HEZUhqQp/rtNVZ8CqM
TWltZafP9juQpcoP2/SN69iRBZRb6npx3bCH7Et/96cghYnURzl/UrZTuayKynzPeHvOAvISvBxs
6k+4xAa0+uiazzg8J0cxnnZzEvLM1zvO4tMqHsI7lrqx1fVAV/XNCWWcX6UPT/bI+Y9saaSLC7MG
Iqprs15ocyPt1TLholGFONri9wLxqbrMQgl+etQzN2fdQnvNSP2bssolFCOZjEYNuLKFI9iNqVAg
z2fRUFeo+IOVkq9nP1n7VQ7Y+tuG/9kBXQTdA1yo457qUZ14KFzZ4lxjuVrRwH86MbClPw3ywfoG
jDHgno1KP5cuE/9+lLNG44WmeYC1S0AWKmRLCIMphdbYdPZjSt62f3D9l//70EXb1BCHn/S5OHaT
CKv+d1UokmBvUSrQiN9D1zcH5OvSS9hPAYazSKHj29+QKuuTGA53CoiJ/2jt+oYetOnspAYvxLlT
DQGaQ/2Ri6W4PPAK1YLTGSlQM6yTGSq29hp4K4J5nUFE6Gp2t+Bykubk9hAsaFVHAmROafsD8cGO
tytKtdSwhEvC8Szr3tKzvarwJk6SW5VJUqZVn5l2BxCRBgL1qmb6ThgD3+ugKLQ8OCq8yi4WxaR3
xk73HadpD+MEyZ/nH6oL02Xh6LFxFR4digh3NAoaOuMktNifZxSSGsumjlJWat7hMLJDLw3NJaPW
FQ9eJdsDYw2XbIwdjbNua+4KetntmxQi9lYNc2yV5uPszZ9/NKUoVQ7NkhvGI8t4dMpZi5QMzG9O
ssMBMPd+TRNu90gUq0x/UL7c15Xy4c5n+lzFPDEqX6SQRGxILJoE9RhFrrX+Hp0M0FDaDeH+uO2b
IRovLq3fYosnMpInT77gE7883t5+VO5TMlfmH7kgxjYOBe8ZgV7ZAfIUl7N7hmraQQnS2hTVdQW8
HjzfLRXvrFhe9aklw7eNYeUFpXTQucWmh7rl2tRTH/B+r/89BGsxXGwQ1hEU0o6/D7LIqYQajAtR
6k/Ch14+s8IBP/TiUbK++8TFw3pL77peg028K4+8vT7U21yv0+TWvlLwtTwop3Z83gK+2lbWO8ly
BEZ+6KD4Ev26Gx3KNIAz27GNU2SeCz2TFhPIi7Nnfz0Lpci6LKVa4uz20bTRpDkwOlNJpNxss8Sm
6wqw8xVSTUC/kGqK7McUClOXyQhEJ2HYYr5MgFHQTSewJZ/2PD+CgL7paUoiMFlZcb2jWkl0t3T3
8/WIXtV+sdpBLO0kAP1TOTU068h1UDKRFuNb82jmi9h91WEDLJ/wh7XSHrDG6MXx7Cf/3pS/aD1h
RhGMvnN4tlm6yeVIQ6a48BReENd6kJ9/3S4ZxYQQ4W5hV4w/bv080aJ7spn+CIULbzHnsnzmMUO3
1rxNwdw0PV0G2Wua/rkEt7uIApk5nD+QA5HR3ynFEIyiNhHPAy5uASnCrt0faUvB0htmvqEhk/Ih
Jug+MB9I9lseEDhyr35EW4tIA3IqceCf5lXlasUAWzCOJ8gOjp2jWvM1ELmFuayUJEwmvfWSTtTA
R+HM4PXHWFMDT5Kj876+QnSVoFP6rp2s+HHIZYHpBJlE49Lx02C7OK4Txa/afFUCAivuVheK4x5M
mPFxP4Aa0tyQo9OcoMUNjKNKEA3SeA5UHrLYuigQ57yBBYAd4UdzG+3WrVErkV/+4d76m1KH5NJB
VP1zgVEkbweNZcTJyiLSWuqerdXtZdFdsth/E7aGJZ3wYh5b5WdICtytclbpEHD4MOLidLcQzfs6
bPdqyohWhuMBIBJmGyttXn7ERv6HVwAWyWDwgMSu3xF0nl5F88E1f0ixPYLh47+2yeyvlPaHzG6E
kcANLt6Y+F+ctUaXfGVrUGbZI50Rq3NFhdITGWeHu9ecXKzWbiYG6Eugm6V4GUpdhYdYTPpcrVdu
VVgbfeHeLXf0/mX8qxlVDYcJrbmv18IpFgJtOmL2muEcTHSnbAg4AOql/FWia0upMm7794pdFgGl
6jS528jh1bkOd0Vwz15cCvj/8AJWWD4EeQ3lo0ta/unhxSpueN+uW77X6RishLTeFWBc+2mAjoYr
MeSMvHS5JX+kwBzAcF9eYnp0E20kDL0w7jnCU4Wtmv+zUV2goUymoHAARmXP/qwCm3VcvcEe1jq6
KKOzOR/bdEYsZIaGjPxp7R1kVuIHdMxCdtwgraEfNuYDGTGWKNqHd8PYagMlYJaajip/qTkRZr2b
91bowPkinE7LDowjBBQY5ZdMz2baTF2LgQGtpmahLSZ55zVHA8S2NmgJUPSURZgyPoOxd3S4dQ7z
RyUlYe3X049BjKm42MHJA+yXCKkpKshuvgu+qdmwWzjXfb7JxZW6JbS9ZKttXk0gHMdwmhi/81yx
Rbt4B+XsRNiOq6YXjHA4+ltSPbQK+MXgD9a0uNLinJUGnCuq6FhcOVg53Q+eimGsVd2xQhotl5Jo
2lfpbrUwQxKTO0tY8ysqP1CtV+bFh8uodY/tcnjvDxL03mcADk8Bw0b8xMxMRT3EO1vR0xABVCt8
zPoYw88H75/da/m9JtqD2GSLSFLM66bFi1HnuQMEEa6R/aFcYyHspviiPUq/5dH+yujT/IeAjq2E
7xpxuAhts2M8VCZ66dMDkJIaSwWsnD2C+45esSWQaE84HL+bn3nQA/DVNhBMWZFcZfD5Q5ZYJ2z0
SlmPq9+A49vUPBaahh+3WlFVzuat+D+0mWkyJf/RUtUBo/XDPXIM+c5DPXFUmbN96pw+Y9D+mZeR
g6akv/pBqcG6ye308hXJlOwQG7RGigSJKynSmR37GTbI4mhNtFcPNkal9RPsWByz6aWe7yy4fD0O
M715yafNQz/zcZPCQhQ9aamNUyRYm4fiw4I9t/J+s2QfnO+bPwL0H6kxVsj/xZvVwuEdrRU50RaJ
cpGnzp+WjoqTlOokwMJMtVdECpDXPK8AEtcHNK4bduIh46fpnjLTziusmDgJRSLO+uzylKzlaTaF
mHnTLznjZ4Kebp33UEVsC/JQF6zz/3aCEm2ReYUgAbN1oAbkkaiVZ2zzgjgA3EXdl4EhrRL2qNgI
C+gOBnilXVNSuY0F2JJwoNJ9SVdb76bDQ0YzmppHsxxQJMmTp+5e1CGRRSqfrlupPnGhlCRykVdC
PWHlXA5OGnsNYArIE0mW583R/uEH4qZQJmy4lDfmHRQn03LbAZqAPUhDTf44HwiSMJBBjecU0VlY
9dUZsTiGI8qdeVtBfnlhgiFma73CUmKZ5qYLrLCg4N1sp3LrC/jPVuM0PIBCyGsvCXB5xdpOfnM1
hZOAQD3+ERZUrh5JNBkhaQT9Uy9C6Y884SOgLWZogPp9lWSjR8DqaY9flH3mGTCV2h9pvLPqosTJ
f2PkRUAMa21xQQD3QYOqubpKPQwHLEHXNNxBbz4xSNk44m7032clxHi8EeiwBxcqV/PXuGWZ6EKu
fM87HAyOJh7bX+Srcuqsm93nOaK3dNsxNStYsv/B5xeziedGMh3Ov0yY6+szn//du/O7Jvyiw3vt
JILggCuTsfjHrDLBfu4RlI6phcGTMmaQ1/2pJlti/anHzK+4pV41bgZbTpPBxYFGRvvUXwORQ8Ow
zei82dSwThkVJeeMBQDvpNOVTDGXitf/q0UUIS16DWOD+9LAQCKbqnURwkirggyLQxsvW7gyXrnT
YpOUbXPAXHuoSkQyucDI18ZRyJR7AcTKkk/ehICfmtKh1YONi+7uCmB5rKpS5RXUXuSF1tOdZPxM
hlR1IJZBnDTubBZH6wsaBnrhSs4EA1GLmCsaC5/s13nnrA1TdqztstHKYMmqi31obWfKbQ4lHxSp
82lGVtd+xxCanBpTuPxo7qBgptqvfr5QxDIrE3qPc/Hdc9FtiiopPbgl00JRPtLKPV41ZmwiX5xQ
d2NKbq6gRsq7VNcHWY6pnxvkNW6/jccqXxH8I9zrms2KBy461cgXXU7e81zLnyVxcqMG0kprrtdi
4V9Z79sCltC6VimBX4KraDQkFEu/NIs5TSwFxJ3zeEGQT+G2FBQn5eHrfBvuRnj+gkfkRF2vTWqW
96YZ5YNG44JU9Ww+vAjkS58fGCgHpDKSPgqJqEYvRk63XhR58VyhuNEZ7hBAWbzzNH/RvZ6xTTGn
knms05ivAHYMIN+DuYShg+wex0NzGe+0ywyi6WXv2mYc9cIzydL45PMvh7eRjBpqR0erzjFNBpdD
uXtAL5vO3Szp57o06yoEzeEpFRwOWFAK9JA+nqWk1uU4AKiiqtSSn80y9tSxTCXy64ZnriT6dr7H
s1OJYQbLAwFIE4iu4FdmxNRsW7qP3X+djHH3s+s61XitxZeOu9yT0iWPEpwUpAMi/74A/1zLdXVc
OweVlqxp9SkB19X8sHL29QVvbXPKzfGVZasKjiZFXwWvbWCKb1hUYj+pnppllKsJaM6wTGcDi7g0
ZyKGn/JrJ/hHv0g1ZUBMO5Bx9FJu1SstTm7T4rZOGd9UKG8oeFi8aNVliX6tqFOsnLV56BUjNRnJ
n53HXzX/5SoZR6zMt7IEtl1yHERSCiO4V+U5ck5Kei6OKJXcvCM1iCEnQ3QBNbuJfMOR8SezAES8
YEaKS63VUuAbpnDv1BvQtT8o1yo/vSJVGTWXH6Md5at5IevsAewKU/VQBPXsx2lA3HcA+nNs2JA7
DyGbnbC/EWQt98CKS2ps49PRPBsmQP5MI3LcbcRV9/OfaoEydYsH1hKKJLQIaucqc6RxK3XViP+C
QE5ChVtFeL6NwZ9NP2KZaWj+GqLmUT7rUrw0y6ekEFh60Zuw4wCfE/9hpZ5aqN1HUqzylRKjtCJg
rKpLLUA5czNy4h3yTpYVqIifP6JofsM5R8gHK8QzglzkifmXAbhjXoaTwL39nBA2Sd7Od6r+jfYm
FAlcSvVGD/rhm65ORAG9hYh2rs36/6UWYtVc4uOYpd7Nub+1MuHfAShFZy+qlajyAD+MoE2wNsh/
LFpon189STzPzOMSDfZEnDlSRh3k8WPRX2BxvtsJ9h+av2YJL6ciuSCqbYniaDZoIplTsXuGgyxi
RIhLIZWmnnXeR52OZHO5NoUwmCNkzaoEsTc8whNTd05nLIpbb4bakXF86JjA88EtFDzJzKylCG3/
2/k5tmj0Ndf5mrmdmw+BrIahS6B+2VyHL9/s26PNJ02obtbHGl96NW/iZe33RrXVCK5fKUm1wj3x
84RNBzhx3uNxjg7+WeUNqDUs8fTXlltDvreYBgWaiEAq15wIvqkLnMjzxK2AFpVrSdIMOECSsvU7
2rg7mLjZul7NjoXLtoGPXfWeyx1gorCnWvM0NikeWAorcgn/bhvRdmZ/cOXDyqbpvhNXh20MbHXY
7FiDu6nomCi1t+hlMj6iiFVhx57zbqooxTLa3SSGPbczPMn4Edicc+np7B0bRAWtBpVT3cYPiihN
MoVFZiSKMs+RYCqofZpt3iZYw9UpHBdqASlDBsK7PAlAr7uFAezKy5eHjttETMQTJQpVofuaTt/Z
Od/tOqi7p2W8zWVkUTpbWlJhlSrpzC2L93ft8+Wo2skXbrfynicW4Dh0jvZjIdzE6EYWwhyWow59
++AuTTHxAd2m5cZ6zpSaO+zLkJf58PDzAd0FhdXOeuvR1tBxLwGvT424PWbVeU7bwahPg02/tetz
JC6VficVAFde3KJ+p67Ej9WqCKidWgUi8d1keu78/nlekq+O3ux9V3Wb9mtGYrd6wiAJ2fNw0Bja
+v8SlpfU/DOsyBXdnVFcxwtLt98aBxqdAM9VVqR9KlhoRqCoU/daWOVtH92EP6lgNHrwLX1ZdTB9
OxSpIkOBwmosCx0djjuMuqAaXPF7x4B/2D0Izd+VlQL3UNhexEsBqnQ0LO93mV2K++KzoOPjkkCu
Q+AlhpO/aGuvAVH8hOCguy2mBXFJ0H1zU998Ck3pyh+uAUdA2BL7XyGmecphb/Lox/G3N6pF+zn1
8qS13CMt/dwfWpc9e8uoQ1jLOQqXOWpq9Kup3/lsJ1e8VNudbn43i6TECZNpykJOCIVKzNhiSkkm
quq6cjs9FAUARy4oeGwhfXaYCxkb+jWNPOeDRO+ZswTQGaWjrPNHJypsjWyVCKVXUyto8PqfIhiQ
vF7y3ChoeNKsq3UoVwxPOrNbj+yDxwKBrROjIg3WCFEsokJHYe/+TYJ/JwgaLJDFvD/FHRIEeCaN
koKEwqy0poCRYPLPjepZD/gxLRjRgm9QVRg/zupKhi/cbx/IfGHSVkEgrU9rUp5gUTtB+TT9ATSr
JGvg89GeZCXNsHF7gzG/WdizqMjBssuko7jr/Fi7dOJxpBJkO5sTNtBdhgXEGluzCJGTVTdzdTys
Gkb2xwUYAUoZFxrfwn7euOzmWz5sg7iWh5Ok/pBIM8xUSjJu0lBC4jQqw/bST/HjIIIsLr3qKdVC
51VJjBET0QnNjWgeWsNh/fa9z1MvNZN8CGN29uvJSB6rs0TQblVa8Ots+pXp5T8MR/+LqM5x4KGS
KNh5MHhH7fxaqDqdHMydXNIY3El+dzdeRVCz282yGSACiZ4M7axX0AfYde2L6YBBtXsyBF5fx+U2
UZw9ZfEa77AZPk8Znmoat5gtEACF7E0KzCs27NYEFaGiRbE+9pu61WkUJ9tPFgI06isvXK+TA7i+
qmJUYJkf4KPfVS92Fopyny+FM6decw7p10R36i5mDw1+18jtWXBnk1cPsNVobJYw1RyfSNcInKVl
2B6+hvgiQc0Lr+CMGWKNtKcyyYbH+pKsmxu5yumLOrPXu2kjH1K8XRYid+qlxAEA/Wk2TjF0nkkO
HSRGuhJWiVEbkszKwp3WBNjw+HGvY8yrIiElKo6PoAryD+vTC4/kAZguZscYZMPsWJTNZ8qCnwBk
HU2aNddTb3eDtBqOgEy+ewow5gjPjJP2L6sHHIJFxz4CThPZCINXqph6BpFaUgM3hLS8M/3Ji3Vx
f0v96SpGCykheMFJoDhHQWQlgnvXLwcTfR2vA76GSP1PQbRH9YEnmw1+1du4CDN/222HihCeJkFM
PJ8rvLwS205TpOMmnCpchMf+a2mnHkkUqbbB9ZA4mCmActB7c2cpo9g2F8Ewb1AL8n21HeCOq91g
Tc69YphcxASf3cOgFuLa8+McbJVQFJt4dDv9VN0Orl+B5Vh0KMBfsCEbu1kFLGBtC8ITXLR68FpU
lmhiLjeWfbyypWHYlxQWCqON3KePwcKRV0KtB1i0KcBIoRMiiF5m0guMEvKdtz7lB2cjN9irx6Dx
WNKABrpzk/bXQtLV8e7cjIu3Cxti/cIPgYfZgdNa0LN0uWkSXATeaL4vw5j6AbM6KQI0g/NPeOFl
iokD2YDKQ9vKCyuP7haD+FfwcMd2GV/qG+Fod32dbBbWYCIx3Ltmj01j6QNV4HGWPcqjJc+aJsI/
fGU2jXpnfVFY+7jEOYd5cCBkKcc3Br4FuDqCZIEwM/ccUMd3QkpO0/iO6txlHtOPfoWn1cfQX63c
80i+jJm7dlS8rDV1mUQot2xD+RJEQ2x0wY4vZEK56NLolea2OKC0JJYRLX/KObL8PDfto1l3TTo+
jkS5y0dhvj3tK10Tdql4pKU1hL5dJ75n15g37IHiO4FnrEvG8AxoIBSVN399UixuoEbirl3Ciz6C
ekFD7FdHBBDongOCdyClRyLjdJQW6MNcImM9LT3c+6iReZcc+lyEcu/tgc/Iwkieft9Czy9hneiL
D1PvkPOkVNFtHuqY57Qaox8Xo5Yo6OcXKnwyXk51TcI2DAn+xyoXRC5YrlSuyInr6X6qQzftv2SL
VaeIz5PsUPazsgNVUuW35YBe2rcltdY9NsnO4elCRJUBckmGsPdmGjUS/xZhqPIKmNA5gwhCFMrc
1HR3SwXQrp0uKjvYorRETiB07tA3SCZ+4Qblh/yLEIv7jkHAS2zz6GCyBGZhdYS2fhuAMxIerknY
Z9eVcyi0Kse7Q8rQOovSiFyw+scq8TXS45m8dxBUA+L8D+n84kULhUscRKTJV2duEBj3GR/d7fux
9ek1r4pNhhvOVb00c5z/AKr//8Uob2IWwM4B31uB5A9nV9cnvDoTroQP01/IzJrVBbwq63rnxrcd
i4h9Tlff2uCxgN9ub5BrsUQN21gdyIcWa1C1GJLfmVrOl0vsSbbU815fe5yk/8WHG4jau8aFmSjv
dPw76GukrAewCs3e9crjfNwSc8SvYw2SElG5imrE1ceALiObSNiUz3i7zoGdMpcUubcZp84/SUDk
1SFNZ9uSCVzOO8RIyRORxidbJCvUwFGBziW8Y5y4tzmZPX20dIriy9capzeLdEccHWPqBn4tC2NN
xzUkL1glmLWqjFJxUETwhE1GST4S0yTVp6rk2eZV6btmmIUh3Tv91WBqwbUfGfulS32fCt/4abuF
XJaHJo1UEZjdx53eWfx/HQ7DhSjp4qOvcwL2pG16LMJLOlriVrDzP/cHnaeW5VNIS/oC8SMw8CFp
yzN245FABWL+aoPmbgDzNNp/GZWmK8f+JkkFJjXcvnEJZbnQdR9BPQ5+Rg39OPA902kk9Msbjxd2
ByLUt6QOBObJ4hokb5uXWJbnROamj9kp0svJOn7vubPfeRMMQowS3klDNwzg0awR1a5JUjEn26p6
wIgwsibsZ9e8fD2FJMQEkRJ91p3Y2wULeSQESQ1QMeCQ83MSlRHjl3OaEs6U2TlK4pFkuW1cPstL
XOuXsuH0kHy49fgixar1hQMdhShQL82IT9Qu+mvmMCtxaRL3jMCvq7SdMeqMZm9qS40grclNCPh+
qUQn6j4q1Kp+ySSg+icp04Yv8DFC1OG0PM8QnHeqDuaNIewsg8Icxg/uopKCxTWBnZuvit+LtE9s
ngedDF8bGyd1SM0I7ZNheM6+oYJ+Tyqs4ARSBPWsZi1wzutCnw7UHeREwkCY+LVFU2j7sISCy6Tv
d2/y85+FYazID9veo26dqTFunZ0RXBTmR3TWIeXN2VZC47zY2RV6ao1+pyB1L5U7sivhKCY7FFy5
E6mQPhuL5QmQrV5Im0+h/Qm/j48L243w/+Yj7FW4H6Wh6YPvaBoKJsXgnrccbBIv1MhSiNwjuqNf
+548zr6QfkcdIT+IyCv101LrRUunJiIJPMFP+FfHyXuw0vSKWBR8Nbh+DNKdxD4YiCjIJTMIFivh
l3RqxHCjImFzznbZGyU6UtpaJ8Y04iXyHrHQ8gOVL4DstXFmylkDeZuh7m3z90ofzVBTGtPjkJp3
dyl1AdPXhgls3Q0uQfCFx+FJcBI3vdhikXgWURrhAgqHSyTWC9UFBMvswiAi1GGXJFrg6VckW1dv
uJ4nn7N6NXzcrmYStPxGeFdXLZ+JBaPo+DN9TievZzcg/nxtwym00r7w6pXtWIHNrDrU6oFgAX/O
MTkwQu4oTvgR5n6nPjzxA+XUw7ssuq2qJZICTM9WKNZg84W4faS6dyPCq0QU3LmLwU8GH88AO9zh
mEz1nu83RdbGQ23ZeysHFW5g+nUkmVXw57hqLVIq/fWEO2bSB4wlEhnqKvKPGyRByu9XO5T89R2c
SUYSdS6uGhTN1VU0ehUQketabBMLaH1uu9uzVK1PflpNrORb941OZ3V0MBUponQkUu2y3VnRbe6q
ndb2JmfEHRltiZwXWbPTkhisftAKNzTFAelmqKr9gZtWyXKFHWN+dX39+AZ9xjY1n6gmKODv9vKC
3m+iNBokqr0zgxIro1xCrxxOonbdA2SiHbRDsUnw5POL96YppyhyXNcqzOG7uGW+OG/xQ7nXAPb3
EmR4lK1NK3C5A+rD5TunNcbRGrcM4rICfmtDKGjzyXi5KAIE+OXoK+cRFNeFlmMD7a5w0WNRLcQZ
lMt4IvG2fd3K3GCXIlRPygcYRYmaBIr61235vgymEsSdVHBjs+qRFjBhVE9FV5gSpMNbLWFoH7jy
Vp8XZDaK5mIIyTn4cRejQsBH9mt2y8V191HEmJqyc+6mNsn5/GkJY6K42ua+WW/WpwulYOt8gYRs
/6EpyShokBT18/XJ6aQ1I1SIVICZWa+kl6QnrA5hPkaawfO6q3A8PRvdMTteAjsfHExGDIBFj5Oi
JYBS+e1EvD2ttmkw33uuM1DvTgmhNc3J24yifOKwDSid05dAwL0Rn3xMNRRjZobkNfgl4kckL5Pc
uoSfTGyK5LL0FGRbLszOp1RS4e6p4UZyHR+1i53HH43B2SR/NcPJpx2DlaZdzQfota8dFI+FUXZi
iF1y8E8FOJsE97rJd0Zuw7kmRrzfgjQK2zTnIJ0qOVN1AogLVL1b3r4CQspZ95weLSOhvY1vZ3mW
awjwAXK2go77LKG9KCdK98Yx5WVPQQ2lnO1L97fpUAtqK2tcbXvEHOl7liM0QXc3+I9p2xgk9ZuF
90DWyyVf1cKf+667KTIgDch0cccRkPoc+ccNvwj8I8dTLQervwUUiPtBuNM/UmQimyK1Yx+cD9UP
ZUfpQz3otdppP+e4oNdgcaW0zuUO/+sK6Yk9cqTO5vfEO21bUvHbjjLmWi10DlWmTY63WwObaIaE
VW89NxCdWi538jrcUNSyB2hOu2GoncrCtRz648+P1CoEUsblOzpHO/VFcPqeCmiqAiElfO7u5Y6s
rc0NO1vp6zEjLzLOX5PMMbeYChVvbL6Do0PLrx15xn2UKGJY4QEQwcsCaVF5LAGpnDFT9K4nEWf9
P1SNUsHoqIhDQQbYGgc2HAzmVpDGkJ/k/KD3AZt+P/HENaIuvJRa/6e/utXHQUl/PXJeZhPgkN2r
nLovg08TG1nkSdbeVPt9ZquhO/ePw5+RLbOeVxbYMvgmFSX6P5yGtGCeiwPvUZNt329D45YnNCDw
6q5687NeJbwb4BCVZPrRPtRY2XUhguG9mU5VBJ9+5nR3SwnaioWxPZBEi1mCJ6HuFN3GqaUyYLkh
y16xNvj+g5XP4nTFo2Of6CHFNIFhiMu4baSeZnx/W1bZf3M1KGuuf6e0RWHRQgTo8HfbHbj0O/j0
Jz6TV+/y/mfaxJhHzhK3mnSIlhDw98pIibur94E11jZOONUD5XKQzS/Ybfd8JQhxvCZthm0w4vtv
d9OHDPuGkdz/WMjBRnOALiV5xfj2/EKvL2nlTdPThabeAEFC/Xnmp9EWcrWju0yZ1oYlYmEdcFhw
2GFdcCxgfbDCDmwlDX74bNE95EVbOI4Y3qadfHoiDSsyNLjBPIZNMmyDMEdqZ7WqS0ugbMCEzPLg
TIcdSZzBmV8xn5qmV7UfqI7v1KCIBHIMVkqJqhTXn7Bo3W9U0dkKAhpq3aBFMorFtbUNvrDGKD+k
plKB7dqXq3BKlC6YJM5zdkPACpKZN3T/uRqtZKALo4TbN7Y/Gj5BbzjsmLt/DAY8Ny/Q/jSQu0YQ
Mgw7lOAgXF8mlXgy/AU5Ml0RkLTEXB9jHWIWW3a8Hfwmjj3tpqrmPUq6us9bNebRO1W+1YzwhOwW
jL2zWs6P4CbjvWR4CYIPD3iWfslQdPRHabILKnt5P/fGoN38jsIV7JUUqW7jQCC2Du/vRgj+5rGv
FXH9LU1j625Gmnv5j1cOksBGxSUTLZhTKbdVPfe7bFPXu5+A5X9lCL8ufULsV/eKPjnqvLoELoj4
XfIKcj+OnFQP54T5x80BqOeLURlaZ6LBOEHn7sxpgKNCsPphCAXwmN5hbM06ZT70rxriKer8rweP
E1+hu5NBhfavKNvOfbG/i7CPJQ6bDGoVmdsoPtJarfVX9RJfz23Dfr+c1ORoRc6RaLRcC5jCpF9+
8jln1sqebfVe0Z+n0WsAqnoq6sRvj8+RQjIyvwGRwnYgnXX7GU8QdhXLDbUERlRjTsrXpg3Q6mxc
lx+FOwRNPKwlxcU1dZiO2g9SaZCCaLLXsEvPe1Pb5AhHKt+DV2AhO60dvMk0LF22VEC9pK+BaLKX
lvQSF7XK/4F7LqD4p+lWNBCVsf71fc8QUvdsumwKnQak7h8ENgvan2cxNBW5abNWU6gYrUdyjLJh
NtVW/2N2tTnM9cZjprPoUH8ymaOV+B0Q2SfSeWDTyd+FRJVSZeNw8RSL3e9tigfbAsvQg6IMW94W
WPxYKU5/QV2jdbPU+Whni9TKqJrCTHKKm8ChV0PzyZD5rptHHZSZOjDqDC9y75gHPThbHEfdILlu
rIh3vdqxNldWqmKHTuVOi2clLiE00MKD+0e2DicCM9tZfh6Mvm9TJSc3Q4NsiHmDkUGZAaB453aw
Wb04cFKJPr9MCmDYVCuNrB1RnQmAlKkXFnTZ6VAgteT4+B0wu1+SxIGkpkGd5arhwirzs+/hV0aF
WV1qFA12eat6ehcTbOwYLC36Zar9av+91G4dTWybX+9p18fgZTGvnuYV0e54/YZ+RneYQxHiEaGl
ruyVxe/MDYTpoUoLHo+A0195yL7YssSBrMoNVRKewrOCae0gKjc1XVllBwyrjmOw6/UL+VyAgfsA
cSvgZ+DXnlMwlmo8q1LrRMwnKlJCtSW8fZ8PjOrYJGFD+bBnkcuub8g3KNVR9GuVF2PMdN4lpV/Q
sOGpNNOn7lmM42JGfyb5jHIoSJ9eReuziAQg2rjusVuNzM+2I3vtszBOwK8lxHjh9iDpt2VDvM6X
/KPW6dzksTQ3FeU4m4Eu1plOieFS2hhkZH7sI2X+ev29yxqzoH39WMvPsNqEZBQ9GQJRAUwrvTIQ
rLmQ/1nKTCqh5QPIx75g30bYf56opbsDmMG2xeSLveOlTa38xQCS/r8s9Op0gFfDg7Fb6DRygBb6
O1eRHcRg2nCdYZkird5XDzsuLmB1zlBa213s/blMNOo/rgJbrFujeM/H1f7fVOBGjiAnE7ceoDPi
nmCO4q7JjpcJ431rdE0FdyNc/ql2PSX4yXdzCYSVYqbxD4kpUUIHIJXFGHPYtuMb07ldBeoZ+U6t
pZ/tp8Zr9KltRhFG6V+lqyfr01U2kOyfdQ2a+tl1P9hJIktS+Nax8qti7LfuO4+wl3PbzImjkjT8
E6l790+yiHjzd3VnCgzaAJrqINPcel0Wnals4fQgBzDDSaGfl5XDa2JbHz/65RbMrq/35E+/ewx9
orPPSCMZ7q1YYPE/iyzp/QNUSLvZqny9Em7C5SfDqdKQ0/XlwvYd7KaZrCU+oaSiovre+UTiBqh6
UlGbockNra6/cCjeccoyHr47HAMaDbPeFjuVOiUx3klbco/HQJVdbzV+xcElYGvE5J9sSbMw+QXU
2T3Wyp1WXA2290oLQbsuNne+Xksmj4RxSetmS+qsscJ+1GtcnpEIV4lSqjVJ9fuOt7rI8Y4/ez4c
j62lQlrn/DDn7WTvdayO5SoItIww4k2K5aGyzYW/DfNWUhFcCE21nxdgL5doE99FsaBoyGYqwuZg
00SwVzmSgcS+qWvamEUyOuEhfgz2UdZC0NuvGx116J/RDLOAV56kgiZC86NrQZ+D4S4KWHnltKOC
B8RsSPXBEXoJUOKK/lRvqdKTQ8z2AwYmmPOC6n3o/xL30DnHsfLY+kghOw3ItuDupWEpZTxhsUMU
U0Lfldff5gD4jZsksD2Y3CBN5PZPrKT7AX0TD8XNnoue6JRolPQSMgNdXO382uPHyJxfHfHduZCc
2o/cooWg4RBchZ0cIHjrbFvlbpANqz05oaXgyA23cj9AyCWby1IWu/IaQqIaMZOdjGP63hhLvz9b
Kmbf8fqsg6QPQvi2MlGinXymAi+/NDm7JGER8Gf5j2wR/NfSOFbb0q6yUmxbcrdMr6S4BbiJFBkC
ASMS/R0KWr6k194u0O8jGvxdX98LGxbu6es/BNCUIkoaYgbYR9A4vjzGLvRNAlBOGSgMMq3nK3HV
iWelGljEV9nYDz9vB9yYilKRUarEgjVtKEVS0R8l0/ORwdX4j+c4/px6MTyk+N20sCIW5sY61KqB
4u+bWE2BKb0EBdl3W6GkOOgUwQeuJ/0qbRwc8VPX8ynm8TB7rtpOjDMRk26gZ3BF2HdSSdX/rkL/
hIljjD9fQX3QNBndRPLGTeLK7t8FsgOI+T0uxKc7is31NOeXadTbWg9u7RQRV6hkJCFg58lsiJTK
fd+fFuRK9MR6rnUi3J/w+5p2LwZOHVO4xE/fBN1txG42R0FopClWVBq2qYaKjdicQ9IsvAeEg4KO
q1wLebO6uhlM8dhCa5nqVZT8+7a3YaJ5a9/6NzEAVnTyRXJuUW+LxRZVLtlhHR+nQryMBnSl6dg6
AKmG1T5tbsQZdU+WBmlWJhNWH0brm98TCdPZoCCd4y+ImQDBFSkE1EvOUpd68kZrw8ZWUIWWfBwf
xQmzafmQoLzOg7zZjV1ILTd7picoJHeza1rHdiIpiK++JHfatZoThcuojzvPxV7f3SYo7BswhQup
WlMT1gNTwuZe+lYNPGy7Ck8/hWeLTImLQZOJqrE0iwspvdSLXzyOygwBjjUz6+wtbOUKMCWruFSr
ZTgE0Q5d7+mEOIAW0RLEp6qO8Pk4f0pVOu3/h3FNEqDY0DMyM+xBbWP+O087n0rRHALxpCuV/Ki7
/oH78Elv47eboPBjp3DAptYRDSch2V444T4FGKe+47dXdppF7xFGGbmC1jXA8nZ2qdR1EdhfQkWx
wVRJumpyT69+BXczSJfTKO3trbTwqk70h7XK0A0K8h0sXtOCxPNzFaGWITJ/EBSccUI+zddlnZUI
RKjkSQM4FGF/sA3UtskJ+yJjS6JjJ4kpz+jTMWrXgdTcxRxzEvVV+zZhbw0ITnpPjv2mx5wcmV4p
VrJfqsNGA1memTL0JmDjbGW9t9w0UNL5IPjMHRM7LC3LDcb+YnTHZ46RKes/5DMpgEbZdeGkyFrr
5RR8oILyyGJMupTEAP4H6nPFDOVD6/aBwXqVZXZeSW4SxVxnt3TgdN/jGwT5dUHyWlx9LQtO0P0D
xEofH+rfgmEnC/AkAW4BoJM2/pI6NjOVyYhds1qjuRt+Sc6XoybrumrYtp9bdC1Tk8VEsy9Ngm0i
3T405yZMMUyN3xtOczAGmF+fV0Vo4e8yedl4T68aRQ0xm8omzc1PgNB+MGLWTvwvzW6UxoUnfd+n
q6tnfo4P/2IqEgxKgqu2oobk2OVRjp4/dr2uC9JhOjvWWgX9ceqmB3LxQLt9RPRYqHB7DG/8FAfY
+UT3hQVP0+HUk8BnwZrpggSM6awiwujSxPF5IoQrMejsZc7kU/RI8oCf6sx6b+/jbbUKnOYit6w/
BJrLjfLYlzfY97qIpNgtSt03OhZAS/HIVOzcQhX3qxzaIMxZUz+XNdfhvA/SNWVJA6MHlO9/D/pc
EVuINt3vQqQKxc0GgXSg1vWMv6dXL1V8bKMbW8pmn1g7y5EgaldED4DGPdPuWjwVCfGUVcYuQZqB
cGgrIgOo/lA3XTF77/Uzco1hVEPCp9apuNUYaAdiNME6tw3KaYGWo//lmLBLY9FOnAJ6uDp/NCkh
3EJIqOcLLs8gKwQ1JrtychmCFWd6eG1Ji55sV99OBEy4QRpJrwN2+MerDMI46EC/XGdmL3sh2Y7S
sEpCXQlWrKQHR+Ajr5i6Nz9AYvttJfDHWHKXP1f9vGM0PNEZtVc39XICz0hlIYk5ZNs/+WKmSCxx
mm0k2C06Uz0w6r3V0mIHNN82BEycBBYdyW1HJMsY8IB0SsNu/tc9zkbyxkpuIljbx2VHOsFC+3kl
OiwjsbVKWuTvAzqN+sZutLqHsIi3vWkjj+oxysWdtKNDrg/vA1bOKKAtkr20jjRpozszR9rDaKMa
v/ri0HGMIHcfS8Cy1kewKm4UEoI0RkdsIPPz53caaJ6EyF8fKGgBPCWXixaRw2lQ3LEX1UP2MSSA
XDySmBUu99KFfh4A0fkrltzOuea95pfp+dX9iDnopzoUwiZScUmTd9fWt5FNxP99osBlaY6F6rn9
4GKW/EvTbBfuUzhypSPZk8giQRc+sjYOGatBpj9rCLFZMSLe663XP7Q047fFYANGR7O4VuQLcZtQ
ylG03p1PNp0DN4cCr8sBm/CKhgdo23KrOQracaQxb/WFMaRY5s5BP4xdL9RRNXAhrR8MchXu4PP3
e6T37v8zGEi8MqoZ2aMuPnqG4SNGTUl9c8SyNW30dJ6emn0t4sUi4A1IJdINGpk3sqRwo9U8QCxm
2qd4YQ93EG2foyOsuoYxrLqHjcGaFRXcUdsoXSYCwPzsi1R5uQSWcAc1FtCKlbCxcYX1gxhAqtzJ
zL/mfx9XwIzKaccBnyC51KT1jUBqbnDgioF5B9oaF7qCvK5IOE0SFGQNuF/e/UCrI71MBVi+9pYX
YT0VdcMjwSovITRuWwmVwwlrHrQhnOYq/oB9iRUBO+vpIhG+BDfhhTXNC4llxxTnTbRZM92eABPV
pGaYztrPNLoBJ6vQteA95Yz10EjnpToFgScFlqQoWNTX/nmGW806gb1NUjLCRMY8pOieXiG/NxQd
eXj/qQ6AVTtLax/5zRbYocmb+OGESq8Ihz8p8XQXZMHjIfnC6JahkV7E3+jVLTya8i98LgaTa++r
1KCtFy2mvR3tuuAwv1aCPB0Vk7WHJw5oBuHOj3Dms4+bkcHLqZDSM25pT3VsgclRk8Tg71jvlEw2
NsO+QN9wZv4DeZ4mtHbFYl7aDgbwV07jSWMUft+WPcyu7Tklt+peMw70ktM4wSuPWZ6fWtXyYdpX
zxejR2GNeKpxg1mbuewimSGxfvdHvNtFQENbFkJS5+wqzzwmGMhaUOXEmoc7aZdNtlpJZRmeDazG
cszQJxIiek+2Sf4Vlm9bRavHBSefUmJ2Z2OnGhSGIyzlJz5R0wNmdFCv3OKcVNvF2pITlqQnQzCz
N3YV2CozP5YrfLkpGtBUqP6VKlYYigDjxR/m1ZgG3IIcf2jbxXj2OZkFUya/kunIpofudaI5BWMD
2/F7VR8Pk6+Im8ED/Ifv/iqt+655UkgxJpqFKUH6SBO4Q7cD52Kf3MCAWupEetCLi05R8VFDQ7uO
AFSoM/pOefOfhPYx/jCZEOCAe/1FvNifv4VSzpCRwuQ/S4YhOVirgBY1mrsftHM4cO7TQLTrzYhJ
k3NgG7tRyMyE65nhgG442dQykQ1D0Y/Rk07lVczqS2ldwCZrLavTS+14Dy7YT8s3ujV1EGqcFNBN
Rxfpr13v/iKc4wXL9EUblHyXXTqU/GPUSlHzpVOA0X651y3UvJQnYQl3DZYjLgfNDK4WbfKmmrTP
1T1NvhZ9EPutUtxsdus6JI/mQvWdOUU/5iYCSaS2e0HlWnKA8NjGMuqQOcuhIv9i6ejJMc6/Zrw2
tvgT19VokY0TMYWtt6KIfpCmCAq0bBFDD2qOlkTHfrKKaHtHadloDAd/32ZC8xySAP1EnKoBGakf
tqWhpp2/gU+uIfdmeRg+/k9jhB8cVFFLSHlpSE7N72XM/h1hm2ICaDTZJM4LvSl6Omv71wKOlZdS
nD83il+FzhSoNDysr20xYn78pzryg8MZ58jq+IVsYPYbS5vRr/dKUJlSYzutqZimj/VOX7nsbGUa
oYI8AWTZnPbi7rICif+/ERkJzA9SNgQl5R0G6sgrF1zAfK48wDAUqGrN88X0favCgSZlrDQToG+M
Zo1b0RtOXE7LORAyVgSEOiyaJNfH04VGzA6dd0boA7S3CA3nIsNX3ojGHdHs671hBPV+tNkD55ID
MHptoLn8MBjV2YzUtVjTXlVojPAU0ldeRRLbPaifJpxoX1NBVjxVoRLZSbitcKEJijSXQkzEnQSV
fXZiHNGialc+AeoqmE1OGP0K9ci5mKYEfyd6mcPhJWEd6PeLMV17YzGXKaCCoTW9gOxBowrKMS3v
ck6HgQGKvGKUjOECLW/ehNTPDt8zb47zFa+TNVbSzCjZ8T71CEMCEJPffrErH+Z3jE54QXkIJyQ2
OwwqhNpJvriFHR7tG8xnPmmyDJC7yWX8onf6OcZmp34dLsELEd+ibFBZUSdWqE7hF2nUgzD5wVrZ
DVNKu443FsvvHqme9CBeB8Rl2J1OJ7vp3k4nGLx2zapS+L6NDxxVOYgpaJAtjQuzu/aksVLQvaWK
mzAujlSGDAPWQLcO1zIMpIjrjGJWkMvNW09miErEl1u3uLQ50hsF8oRynEbzkHc4IIBERbjxnvQJ
m0QGO0vbeAaap4vDBAOiiuok2T0ThLW4YBycdZPpiPdNBH9X/9DmtfQreFOCABCElB4hFTzi/WGW
KIERF/l+wcBOrqG43DWyqbEq4DCcWRuOoPYOXD7yRPOdcwyujas0fOF2jnWv/l1QpBPvvoQFl1so
nfAdNH0ekBysKg3zequEII1uK0WxlYfzTeHc9ZoRPqpR9KUmpGoooMDAP9oPzbyOs7roDWmR2OXv
9XAtZYZfuCRu2fVIRkM5ZJM+9TSHaHlyXBwEvaUGzUPLnufJEVgZFM5FEcLjNz8tFY3AkK7EQ7pT
nyl03zVZasflsABQZJAyFq+xV2ZmNSzglS1bR+uvy21R03urO1fEDhxyKpUJRbzS8G9elXHnwf6M
9Q8lAp+g685m4ZmiQu7smXW5lh9MX1qGWIG8O7GU8A9qQvrvWbjWrvhQ5NA/4uJT+PF9IiSgr3rm
H0G/a3qRcRietQiy44LOVY612esy/Ms9epzgjcozJcF33rFY8o2zq4NfoPf4v7A0yY9lYw1Va7WI
oANDSWBMakj+7Voql6EF9ddivKFLLBtldOFhWl3tX6DDvJnclfJLwCFIRa2Q0K3QJSUDpRZlISln
gKEgleL+aKKWMRYJakSPtq3mnS5t5ZY15Cc0C1TtrduA+dlB7dWpOJp7XaSXQaWszuy0rfoDtelh
NsGFHM+EO81d0gCDTFYiTVzjTH5nKTaTYPFTkHaAsEyZ4zBU1uTiyrlc7I2H7nLlWedgIvMA4tvL
lqu/u3HTRCZ5DgOLK8wDRxnAiUexPE46pwAozoR3K+5NfWSpmzbuhcpY/Ikvj9HMyx661VnhxUET
3W3XtyHpdfODrpIXP0IoeQedS5zIwJkv/7eoHkycx3FfSq0d1PyoaaURA7lYcCtR0n2AfMAM63vJ
zEmQuOWllkUcZEBfw+9z58aPOdjU9yD0j0mux1bhAiNmIFZOg/FQuAnik4YdYGUXFUuu3IsaIq7n
/FXM+vOZn/d8icUrRHC/iNL6leiSJiEpkc+xz5TbrYRGePdDWPD9qUD20achfnqMcIY8fiktjAMr
iMJBr8rCL34q2tiFMT5Pw83iyOwxKhf359VlrY4WR/CXTD1X4MpUeWP6eXh7TVBBUOHn4Lm6RL3Z
8WaUuCNiUMipGmJ6T9QFsWV51FUyPQQCAYSUSXSAjahPOyTni16mMB05rTLwDWe6KbWCrh8h7W2S
OeSpSuET6ZIrw+bcp4UZQo0UnEYC/iJCjfOfdWMavpGGS7JwK5Hw/9SHB7/Z/oGjQDOt+sHZE4Ku
+pQgi36AN1W7m2ksxJmIwNWJfJF31NVmaNMU/64FSgRuTsGjraqEJWV3lqIHQjjOiupeiZDkxgon
2T+Lbb4gyptUTNDWTrj1Z+9vKKXOFqlR1UX1XiJ1AXDksnxTMtzWH5hp/bb8Mm2Zo5yHAyiGOHBK
1Bc2mtYodRyi/73Ljj8iE/YL3hhsRzO7NXZFIdf0nvX3bxZ+tbPiTEQSv4zdFfG0Kuhtgt99++jw
m4B4pfZy+IFPSLAPBgu5mdhgH3MOfDDQfEZi7Dr8NwJrkuZLheynT3jDbSKUKEzQb5FGtCNJltZG
eKBvg7aHP/xbveXLClMKkT/3D3ext1QrP4yawHP6zRIOTjqbDKOC4r4OU8laFIb2SbTtRoTnRBUj
4ue3dYcVTKrNYFW+Xlka94JDurBY9YnA8z8KDH9SuLlpJ7KqKdbD/9NhfIB0PCHhhvTRdH+Bl9GK
2JCdRU41q8DIb1z38sAYXLYkBjmN2ABgyiXbYhRXqkNMsQstLIB9ZS27gmf3A1NR/HYOzT2eau9O
9Yt9xv8H+BWKVuTWZyj+1W6doZgnErxais+xbh9ACXdBe2OeQu862gOewHgydgS2vFgCwIWbmxS7
EAvpxFtgO6AZs7wKghHa9aP49FFSL7xbS0YVsiWP6eI5c98nBd+y8q7YYn0h1xmX3KbsKwMiNiC9
GgAPa2tJaY3yWCLaxJ7jvvSWiBfQcynE8vtTDAK0IzaGV3JLQUUHc2sXd3UbDs1TjaidksEV7er7
43X+BiwsSx2jewfj9974r7yhxw1QHJ4kLE1iuM4VP3znfidpaqunVvJHKbmdHBuRBtPLG8JRTOLb
fq18ezciKaSRGAnN57hKFMUyEGw2mqys4rheiJniiUXW+s9oQxJk3BYnr1Cf+hz3OU7SCeS2w4T/
n0vZIzTDCbjziQZbK5YUgOj0SfiPuowMZ3ezx54WVeMS5oPrffIF+xV08O9HkeLzdYTmBQvgbJAz
xtbLfmvO6mMpef3sZTRMDY6Il5Z86G68R2pNFrqqANasE0mGfGFThMQq6pkwib87cjDMTUU5xyGI
9jxZM+VoKONt/PHcJbeG5HLa+LvJ9PVFmTTwgIkdwhhS5eKOm8PbUVUxhGUnPTETqQvADBVtpfkt
kDCwcZvujM5zw1NvZ2rBUv2nS3uze0XxI+Hkd6I9LuMBM3gbJr0KUDmHCCACiwWaaIW29aZgaMc7
gADnx7DgdkD2rHHKm3q0sVmJFtxhMPFS/yxKDnHfaBNW4WZJMpqXrwRUdaEtLnfKUHQF5z6hWyO7
OPq5WWPkn2CfA4PLVN8gcfflMr1j21WzBEPWPVMYKDhHtUeZf3K/sqzXRFC584zoCk3JSB7DfhJ8
aFWygvEMPYGgUB5/bkkK5YgZnjGlhpn4Pk0JNmq/OAMHyeCfkxNQUlHFYetMAhDlu77bt6YchgMF
Uj6tRZVAVeYi/HKpDUngeySiz4WetEqHbHQuKBvzCY7bRxqvI589KFPqYW9HPX2rqoEQrc+19+NX
2u+XZvXhEGgU+8Rx+MDUME9MuhxxIdplR3GN4gNylc/iC2XGq/tYhe1hwzShftUfh1SmWijKhVgR
zQCvjbCi6zZhPYl0Lwuby/xa7RliVi3LKD9kDTrxwMSoKXPTwuUnjg72JPuQdAxdRtDGf4HhlhYH
BLtj9h+rgtLGVQVs7Xd7Dxoz1Xpqupvs2s81bHi12EnidoC0auXmYV8eAFkcLPYmyBv4ZROdYzTm
43phvmDM8gcNsUtbbDsauBhlLi8Uvzk/PVmf1GMmmZWzxsqkKWCA5yy4jtxYPgiTzH87X4LVTBtZ
wLeqLN+iJHFKmzhdwdKbHEBSlJCEtTofeeU2jiu06CsBUMXeQ6Tv/OLNBzMbRb86yfL95f6VtzlT
jYMvxSPvmVAPkB2h/1hD9HH5OEbw01jZtZPWcs/NHus6bC56NixsfHlRzra0CuvOOQ+DnFPNuRtK
Prg74GHsA8RBbFMlsgxtywymTcvLm3CDHX2PAbtYMTbMOFSbSNkxSPoDZMWavLGog8kBf0hQIPHB
pGKz8Afoxa0RMiKxOtKhLaHqWgMV4Eyje66+AIiMHV2kOuUHm/jr0AW0fw/H83NLl+fm02uHOGfB
Qc6ll0uQVeH7hVFgFtVBILY9/hlTzvcJlP8xy3dhijAjV1Ei5JaXijIJvuUbFGle8KKupsHrVs21
zL6zxd+CKrsf2wh1/nqmBB1yjiT1fPaNZRHZqLbQD+noRGjs0VKU0vSn7Ia5Gtx+9/wRhJk25HFI
mwVktb0jXtALmHXDe1l8BXM8vg2aeTnzrCBfYbDkRcAAMW9e34MMtTrV3Q7rAuznhHb2Xh+p/Vs6
0IKKkrmsfXNexjlrn6pHG+0K+z3NeV7PBtGcFQrCihCtYklNuSJdZKzmriqn/iaxR6IXDrtDqXFY
wz3GsB39F6WFwe2sLCZAIGFSFMjAoSOyBaJiIiVNGsiKmPE7acMmCorztntRbG7Drh4cEwmEkpeK
NQFEfmO9q8Z3SvvftiSbpLph3WMNJLHOZFwchAf+UufTAD5358tXZAFbwzHQw3KkA/eN7vplQiDx
29tUyW2lcWm9SsPAtq8tL0sMMTs1naRLVDdZlSbv2jU75vz1jyjcWv/wZV/QdEhAXoeMn5OmKa/r
0+3VeXrk01xzUBM8KhMoxFMgiY2Q8CG7f7pCFHklDzLHaGTJ23S9GvszMXDxh1IqJXajMGIL4/Ao
dzDIlO33i2cf0Y5U1AtsywrnxC7oWN2BO+0tG4eiDyFHt6mqEjXUnLKdi9m7Mawg0lnHmdkQ6N6f
wiXCqf2KonoyKBp4O8LBrS91jWiK6sAnddPVGPQc8VcxlMcJhRjByk8v8+IZDgtxCdOOO3T8tjCq
9Jc0wTga5Rwp347LeX0cDwi3yVjP6KitWI4Gh3RZxg0eFJvLCs1C3fUi/aL6V4aMzNVpbFcj/YwI
/278q0f/8fthEvAuDnWPv1g0d70y4FzyfoSB7yyaM+SpVLAQQtdtkvQqiFKh7r3wbWQsvH1ghnj3
HxFOiFvOOLjRsPSZ690t+wkNtMZwDrz3eWG8q+oboh8IGE0A4FmNYp6FHEi8PjRbiFGBq3o/5evn
6Oa0B0SgTGECx6ZGIpyoPOQ2Kjx+vkpOFOQ0prGYUM6NDcaQLGJ2kPNRHtopO1WQIN4sjP31B1CX
DhSV6j+4spDqDgDmXJdxMQ4jFk9uhRjC5wjInSUWzQ177IC5RPQ1iVsNgKeurGIlNIFZzHSWjhHT
wtZRaMzTzw0/OgULDkiJT9FN7iKTa3mo7eVGW9z78CdsG1dRX79eo405NmevK3Apa7XrOxqamdJq
z+QELO47zNw3Fs/+XAxrtURlqbh0kcDpYQsUQ6ZgtCbZeaP5ApSZYafvrNVLzTSwTfpRXWDt1BsI
Bsr89b9aFW4vCE1AvIuu0/8H9XcIxHOspmr8ns1rXScAFMJiXqfaR5SKdLXEkcXYQkabKsbkySp1
jDMGHCZ6okZZjV3rjxFUiGWqWKVyLAJt2rYQX2dKHgcfETylZbhWC9MM19ZXO/79QZLhLjRusi3X
oz5Pu9ZWaAmCaQE3w7H+imnMNBkFf/NcBUs6htYNr7czeY1XIR1Z+b49hQU1FW+WgCtJoYwPSnaC
VCuRr5jswP7+NDzkPEB1VxsVltdnYkVXONqtfj4qEMcXHIgCknKFpCuYEOlmregLA1d+wivLXsok
7OZ2iW7iqsAXHuv5XNguWE47bYuwr4/xq1l3wuWEItZlvuON0n0tftSOkDaozanKoGLUM8hdlECk
T/Lzws2C+lsL3g+KJ230VPittxczga0FWK/LEqqrmLNEruOAeMw4uryrzArn8J6PUzQ8NmqZ4W/4
u6naJQ1iE+uswrp+B0IagRQMT106zyFMFjmb5+tqo1r7HlJ5ulsT9YzUHESBinGEtrP1b2hZoFZ8
p177BIxSrKCIZw17gkIqwILiDlzkw5SMlpm5k9qNTihZSDYYQ5vanluiqL1WUJmQDFWIBRlerJBF
SCxILaRpm1KAUlEs4gchUOLLR3RP3B5tDDexj/ETvBJD7jR8bISGI3NS+0rS9f7+2yiyBBi38AAt
qVX0Z/l33L/YNDOhuYg2zc2UmloO5i+Vq2fEaghiaToye5S/+5LGuohYa4Hy8AxZgoWPPIk6niVy
LyCsmaoqFdPnd3qwKrpr1LPAdBH32BHMvMSHcYrDnzNBK85Pz6yANuLKt6iFMNyHursLmjmSez6v
ts39PNr5Z+baUxbBiZzRDr2P459RTBqu3PVnvev/a79cRAoHhov+5kGY1H++MvETC2xnaAJGgl2Z
qRYM8kawytdW1oSd+v2yxZXp9MZHBPXr9U5QzlEIO5VfkJM9X+1xpm933ydGrEXzShZAI8RH5kY4
wYaIgyJqpJ5f7T4EPUXdIqTveN3c4q76v6ZqrcjXUnIO5Px4urUBAe6YyC4ExbOBpMozk7jSIeDq
E/1Sit/hU27E0UUpZ4Vdv+hMnhOPbA9tqptI2BTD9zqyGG5M7at+E4Sx6vTwce97S85u0v8oGbzR
8I4Aew6uZBdlCPmTlaUsg8SISBWK8SytjMZePaWlfpEeeegmpC5l7kmCr7QIkQUhRii0Eawa3qpK
IQHrRqZ2wu23eKqKKWvua3wxmI6BpHB5je/tERWOHzA3r+XI2ZnVqsiH1rB0aemifZ8QWMEvOj+7
JjhrYiqhCDUstd9QM+btFmJDhXE5zmqjI4kbtC23o+2NdPqarGM8jeTQkD8WuU68NQ4ApQiFuGvR
91H4yZkiJ3eO/kxPLiGW82mWrFo1Q3IUtcH/tV8gXHDR2u38R5plA9PlJsUD7sMlpUNYl3NpUBOC
MDcvqyXNFr2AFT/1+uCv/RDiPTHrpyTeZbv6gC0QzBTT+YvV+4H+uR/FZ6I/jat92WMHiKQjNrEo
5/EiubY0yJ2wytEnWpLEquy2y+B0oti/xNzsm6ZCExGcmSUNtbFAENH1ly4uOkUABonBQdJEss10
LOVX7+RKzoKU97xcDKNru1dQlyJXK8h4qgOWKCxjhVaEi4nQeq6A1WkXG0lb/XJqO+SgCd2TMite
2fmD+ud2t+lBNGvGXhVJnNtpGWHSumKPl8V5hAmODxPSq3WD+3cLLP/sdpDtNgAdc3Ku5kOMZ4nE
Nd6nrrf9KOHh4IR9mC+mY8VIdt3cHWV49mu2IcNwChEXs61Svrmiu7O0IcO4es4KZVwYYwOLJ7ue
HA02Ae6UvQBS/Yk=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
