
; this lets the CPU a) init the video memory and then
; b) increase the video memory byte by byte in a never ending loop.
;
; Note that during init (after reset) the uPET CPLD has a 
; memory mapping that maps some upper ROM into the upper half
; of bank 0. Only when the control port is written
; to move out of init mode, the real bank address is used.


	*=$f000
vreset
	; init the CPU
	sei
	cld
	ldx #$ff
	txs

	; switch to native mode
	clc
	xce

	; set ac to single byte ...
	sep #%00100000
	; ... and tell the assembler about it
	.as

	; set X/Y registers to 16 bit ...
	rep #%00010000
	; ... and tell the assembler about it
	.xl

	; -----------------------
	; copy over charrom to RAM

xloop	ldx #8191
copy
	lda $00c000,x	; location in test ROM bank
	sta $070000,x	; location in RAM - uppermost RAM bank
	dex
	bpl copy

	; jmp xloop

	; -----------------------
	; fill video memory

fill	ldx #0
floop	txa
	sta 0,x
	inx
	cpx #$c000
	bcc floop

	;jmp fill

	; -----------------------
	; increase video memory values
loop	ldx #0
iloop	inc $8000,x
	inx
	cpx #$2000
	bcc iloop
	jmp loop
		
vcop
vbrk	
vabort
vnmi
virq
	rti

	.dsb $fff4-*,$ff
	.word vcop
	.word vbrk
	.word vabort
	.word vnmi
	.word vreset
	.word virq
