#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 06 21:23:14 2016
# Process ID: 4380
# Current directory: C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.runs/synth_2
# Command line: vivado.exe -log RSACORE_tb.vds -mode batch -messageDb vivado.pb -notrace -source RSACORE_tb.tcl
# Log file: C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.runs/synth_2/RSACORE_tb.vds
# Journal file: C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source RSACORE_tb.tcl -notrace
Command: synth_design -top RSACORE_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 274.320 ; gain = 66.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACORE_tb' [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:38]
INFO: [Synth 8-3491] module 'RSACore' declared at 'C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:35' bound to instance 'UUT' of component 'RSACore' [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:67]
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:47]
INFO: [Synth 8-3491] module 'TopLevelStateMachine' declared at 'C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd:36' bound to instance 'FSM' of component 'TopLevelStateMachine' [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:93]
INFO: [Synth 8-638] synthesizing module 'TopLevelStateMachine' [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'TopLevelStateMachine' (1#1) [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd:54]
INFO: [Synth 8-3491] module 'negEdgeSIPO' declared at 'C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd:34' bound to instance 'DataRegister' of component 'negEdgeSipo' [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:107]
INFO: [Synth 8-638] synthesizing module 'negEdgeSIPO' [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'negEdgeSIPO' (2#1) [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd:43]
INFO: [Synth 8-3491] module 'negEdgeSIPO' declared at 'C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd:34' bound to instance 'CTRLRegister' of component 'negEdgeSipo' [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:114]
INFO: [Synth 8-3491] module 'NegEdgeCounter' declared at 'C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/NegEdgeCounter.vhd:34' bound to instance 'DataInCounter' of component 'NegEdgeCounter' [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:121]
INFO: [Synth 8-638] synthesizing module 'NegEdgeCounter' [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/NegEdgeCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NegEdgeCounter' (3#1) [C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/NegEdgeCounter.vhd:41]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd:47]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:79]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:86]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:89]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'RSACORE_tb' (5#1) [C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd:38]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 311.766 ; gain = 104.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 311.766 ; gain = 104.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 311.766 ; gain = 104.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TopLevelStateMachine'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          receiving_init |                              001 |                              001
          receiving_data |                              010 |                              010
              processing |                              011 |                              011
                    done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TopLevelStateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 327.836 ; gain = 120.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopLevelStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module NegEdgeCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 451.477 ; gain = 243.832
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 451.477 ; gain = 243.832
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 451.477 ; gain = 243.832

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[127]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[126]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[125]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[124]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[123]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[122]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[121]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[120]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[119]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[118]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[117]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[116]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[115]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[114]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[113]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[112]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[111]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[110]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[109]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[108]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[107]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[106]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[105]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[104]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[103]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[102]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[101]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[100]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[99]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[98]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[97]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[96]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[95]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[94]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[93]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[92]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[91]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[90]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[89]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[88]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[87]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[86]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[85]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[84]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[83]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[82]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[81]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[80]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[79]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[78]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[77]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[76]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[75]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[74]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[73]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[72]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[71]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[70]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[69]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[68]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[67]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[66]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[65]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[64]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[63]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[62]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[61]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[60]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[59]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[58]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[57]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[56]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[55]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[54]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[53]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[52]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[51]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[50]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[49]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[48]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[47]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[46]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[45]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[44]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[43]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[42]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[41]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[40]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[39]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[38]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[37]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[36]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[35]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[34]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[33]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[32]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[31]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[30]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[29]) is unused and will be removed from module RSACORE_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/DataRegister/nextParOutput_reg[28]) is unused and will be removed from module RSACORE_tb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'RSACORE_tb' to reference 'RSACore' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'RSACore' to reference 'TopLevelStateMachine' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |     6|
|2     |  UUT    |RSACore              |     6|
|3     |    FSM  |TopLevelStateMachine |     6|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 472.105 ; gain = 264.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 472.105 ; gain = 264.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 537.785 ; gain = 330.141
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 537.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 06 21:23:39 2016...
