
Project1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  0000025a  000002ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000025a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800104  00800104  000002f2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002f2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000324  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000040  00000000  00000000  00000364  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000779  00000000  00000000  000003a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000660  00000000  00000000  00000b1d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000313  00000000  00000000  0000117d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000d0  00000000  00000000  00001490  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003c6  00000000  00000000  00001560  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000013b  00000000  00000000  00001926  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00001a61  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 ab 00 	jmp	0x156	; 0x156 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 e6 00 	jmp	0x1cc	; 0x1cc <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea e5       	ldi	r30, 0x5A	; 90
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 30       	cpi	r26, 0x04	; 4
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e0       	ldi	r26, 0x04	; 4
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ad 30       	cpi	r26, 0x0D	; 13
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 9c 00 	call	0x138	; 0x138 <main>
  9e:	0c 94 2b 01 	jmp	0x256	; 0x256 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <init>:
*initialization function 
***************************/
void init(void)
{
	//Set PortD to all outputs because LEDs are connected to this PORT
	DDRD = 0xff;	// 0xff = 0b11111111; all ones
  a6:	8f ef       	ldi	r24, 0xFF	; 255
  a8:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0;		// Initialise to all off
  aa:	1b b8       	out	0x0b, r1	; 11
	DDRB = 0b00000000;
  ac:	14 b8       	out	0x04, r1	; 4
	PORTB = 0;
  ae:	15 b8       	out	0x05, r1	; 5
	
	timecount0 = 0;
  b0:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <timecount0+0x1>
  b4:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <timecount0>
	TCCR0B = (5<<CS00);	// Set T0 Source = Clock (16MHz)/1024 and put Timer in Normal mode
  b8:	85 e0       	ldi	r24, 0x05	; 5
  ba:	85 bd       	out	0x25, r24	; 37
	
	TCCR0A = 0;			// Not strictly necessary as these are the reset states but it's good
  bc:	14 bc       	out	0x24, r1	; 36
	// practice to show what you're doing
	TCNT0 = tcnt0_start;			// Recall: 256-61 = 195 & 195*64us = 12.48ms, approx 12.5ms
  be:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <tcnt0_start>
  c2:	86 bd       	out	0x26, r24	; 38
	TIMSK0 = (1<<TOIE0);	// Enable Timer 0 interrupt
  c4:	81 e0       	ldi	r24, 0x01	; 1
  c6:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__DATA_REGION_ORIGIN__+0xe>
	
	// ADC initialization
	ADMUX = ((1<<REFS0) | (0 << ADLAR) | (0<<MUX0));  /* AVCC selected for VREF, ADC0 as ADC input  */
  ca:	80 e4       	ldi	r24, 0x40	; 64
  cc:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
	ADCSRA = ((1<<ADEN)|(1<<ADSC)|(1<<ADATE)|(1<<ADIE)|(6<<ADPS0));
  d0:	8e ee       	ldi	r24, 0xEE	; 238
  d2:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>
										/* Enable ADC, Start Conversion, Auto Trigger enabled, 
										   Interrupt enabled, Prescale = 64  */
	ADCSRB = (0<<ADTS0); /* Select AutoTrigger Source to Free Running Mode 
  d6:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
						    Strictly speaking - this is already 0, so we could omit the write to
						    ADCSRB, but this is included here so the intent is clear */
	
	sei();				// Global interrupt enable (I=1)
  da:	78 94       	sei
  dc:	08 95       	ret

000000de <cylon_loop>:
*looping cylon pattern function
*********************************/
void cylon_loop(void)
{
	// cylon pattern
	if (direction == 1) { // check if direction is up
  de:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
  e2:	81 30       	cpi	r24, 0x01	; 1
  e4:	99 f4       	brne	.+38     	; 0x10c <cylon_loop+0x2e>
		active_led++; // increment the active led
  e6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_end>
  ea:	8f 5f       	subi	r24, 0xFF	; 255
  ec:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__data_end>
		if (active_led >= 7) { // check if led has reached end (pin 7)
  f0:	87 30       	cpi	r24, 0x07	; 7
  f2:	10 f0       	brcs	.+4      	; 0xf8 <cylon_loop+0x1a>
			direction = 0; // set direction to down
  f4:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
		}
		PORTD = 0b00000001 << active_led; // set pin of portd to current led
  f8:	21 e0       	ldi	r18, 0x01	; 1
  fa:	30 e0       	ldi	r19, 0x00	; 0
  fc:	a9 01       	movw	r20, r18
  fe:	02 c0       	rjmp	.+4      	; 0x104 <cylon_loop+0x26>
 100:	44 0f       	add	r20, r20
 102:	55 1f       	adc	r21, r21
 104:	8a 95       	dec	r24
 106:	e2 f7       	brpl	.-8      	; 0x100 <cylon_loop+0x22>
 108:	4b b9       	out	0x0b, r20	; 11
 10a:	08 95       	ret
		} else if (direction == 0) { // check if direction is down
 10c:	81 11       	cpse	r24, r1
 10e:	13 c0       	rjmp	.+38     	; 0x136 <cylon_loop+0x58>
		active_led--; // decrement the active led
 110:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_end>
 114:	81 50       	subi	r24, 0x01	; 1
 116:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__data_end>
		if (active_led == 0) { // check if led has reached the start (pin 0)
 11a:	81 11       	cpse	r24, r1
 11c:	03 c0       	rjmp	.+6      	; 0x124 <cylon_loop+0x46>
			direction = 1; // set direction to up
 11e:	91 e0       	ldi	r25, 0x01	; 1
 120:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
		}
		PORTD = 0b00000001 << active_led; // set pin of portd to current led
 124:	21 e0       	ldi	r18, 0x01	; 1
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	a9 01       	movw	r20, r18
 12a:	02 c0       	rjmp	.+4      	; 0x130 <cylon_loop+0x52>
 12c:	44 0f       	add	r20, r20
 12e:	55 1f       	adc	r21, r21
 130:	8a 95       	dec	r24
 132:	e2 f7       	brpl	.-8      	; 0x12c <cylon_loop+0x4e>
 134:	4b b9       	out	0x0b, r20	; 11
 136:	08 95       	ret

00000138 <main>:
	}
}

int main(void)
{
	init();
 138:	0e 94 53 00 	call	0xa6	; 0xa6 <init>
    while(1)
	{
		if (adc_flag == 1)
 13c:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <adc_flag>
 140:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <adc_flag+0x1>
 144:	81 30       	cpi	r24, 0x01	; 1
 146:	91 05       	cpc	r25, r1
 148:	e9 f7       	brne	.-6      	; 0x144 <main+0xc>
		{
			PORTD = PORTD | (1<<PORTD7);
 14a:	5f 9a       	sbi	0x0b, 7	; 11
			adc_flag = 0;
 14c:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <adc_flag+0x1>
 150:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <adc_flag>
 154:	f3 cf       	rjmp	.-26     	; 0x13c <main+0x4>

00000156 <__vector_16>:
		}
	}
}

ISR(TIMER0_OVF_vect)
{
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1
 160:	2f 93       	push	r18
 162:	3f 93       	push	r19
 164:	4f 93       	push	r20
 166:	5f 93       	push	r21
 168:	6f 93       	push	r22
 16a:	7f 93       	push	r23
 16c:	8f 93       	push	r24
 16e:	9f 93       	push	r25
 170:	af 93       	push	r26
 172:	bf 93       	push	r27
 174:	ef 93       	push	r30
 176:	ff 93       	push	r31
	TCNT0 = tcnt0_start;		// set to 
 178:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <tcnt0_start>
 17c:	86 bd       	out	0x26, r24	; 38
	++timecount0;	// count the number of times the interrupt has been reached
 17e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <timecount0>
 182:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <timecount0+0x1>
 186:	01 96       	adiw	r24, 0x01	; 1
 188:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <timecount0+0x1>
 18c:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <timecount0>
	
	if (timecount0 >= time_delay)	// check if amount of overflows equals adc setting
 190:	20 91 07 01 	lds	r18, 0x0107	; 0x800107 <time_delay>
 194:	30 91 08 01 	lds	r19, 0x0108	; 0x800108 <time_delay+0x1>
 198:	82 17       	cp	r24, r18
 19a:	93 07       	cpc	r25, r19
 19c:	30 f0       	brcs	.+12     	; 0x1aa <__vector_16+0x54>
	{
		cylon_loop();
 19e:	0e 94 6f 00 	call	0xde	; 0xde <cylon_loop>
		timecount0 = 0;		// Restart the overflow counter
 1a2:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <timecount0+0x1>
 1a6:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <timecount0>
	}
}
 1aa:	ff 91       	pop	r31
 1ac:	ef 91       	pop	r30
 1ae:	bf 91       	pop	r27
 1b0:	af 91       	pop	r26
 1b2:	9f 91       	pop	r25
 1b4:	8f 91       	pop	r24
 1b6:	7f 91       	pop	r23
 1b8:	6f 91       	pop	r22
 1ba:	5f 91       	pop	r21
 1bc:	4f 91       	pop	r20
 1be:	3f 91       	pop	r19
 1c0:	2f 91       	pop	r18
 1c2:	0f 90       	pop	r0
 1c4:	0f be       	out	0x3f, r0	; 63
 1c6:	0f 90       	pop	r0
 1c8:	1f 90       	pop	r1
 1ca:	18 95       	reti

000001cc <__vector_21>:

ISR (ADC_vect)	/* handles ADC interrupts  */
{
 1cc:	1f 92       	push	r1
 1ce:	0f 92       	push	r0
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	0f 92       	push	r0
 1d4:	11 24       	eor	r1, r1
 1d6:	2f 93       	push	r18
 1d8:	3f 93       	push	r19
 1da:	4f 93       	push	r20
 1dc:	8f 93       	push	r24
 1de:	9f 93       	push	r25
	
	adc_reading = ADC;   /* ADC is in Free Running Mode - you don't have to set up anything for 
 1e0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 1e4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 1e8:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <adc_reading+0x1>
 1ec:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <adc_reading>
						    the next conversion */
	if (adc_reading != 0) // check if new adc reading available
 1f0:	00 97       	sbiw	r24, 0x00	; 0
 1f2:	39 f1       	breq	.+78     	; 0x242 <__vector_21+0x76>
	{
		adc_flag = 1; // set flag
 1f4:	21 e0       	ldi	r18, 0x01	; 1
 1f6:	30 e0       	ldi	r19, 0x00	; 0
 1f8:	30 93 06 01 	sts	0x0106, r19	; 0x800106 <adc_flag+0x1>
 1fc:	20 93 05 01 	sts	0x0105, r18	; 0x800105 <adc_flag>
	}
	
	if ((adc_reading < LOWER_THRESHOLD_VOLTAGE) && (adc_reading > 0)) // check adc voltage is between 0V-2.5V
 200:	9c 01       	movw	r18, r24
 202:	21 50       	subi	r18, 0x01	; 1
 204:	31 09       	sbc	r19, r1
 206:	2e 3f       	cpi	r18, 0xFE	; 254
 208:	31 40       	sbci	r19, 0x01	; 1
 20a:	58 f4       	brcc	.+22     	; 0x222 <__vector_21+0x56>
	{
		// 1s delay
		tcnt0_start = 125; // set start of timer count
 20c:	8d e7       	ldi	r24, 0x7D	; 125
 20e:	90 e0       	ldi	r25, 0x00	; 0
 210:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <tcnt0_start+0x1>
 214:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <tcnt0_start>
		time_delay = 125; // set number of overflows
 218:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <time_delay+0x1>
 21c:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <time_delay>
 220:	10 c0       	rjmp	.+32     	; 0x242 <__vector_21+0x76>
	} else if ((adc_reading < UPPER_THRESHOLD_VOLTAGE) && (adc_reading > LOWER_THRESHOLD_VOLTAGE)) // otherwise if adc voltage is between 2.5V-5V
 222:	92 50       	subi	r25, 0x02	; 2
 224:	8f 3f       	cpi	r24, 0xFF	; 255
 226:	91 40       	sbci	r25, 0x01	; 1
 228:	60 f4       	brcc	.+24     	; 0x242 <__vector_21+0x76>
	{
		// 0.5s delay
		tcnt0_start = 142; // set start of timer count
 22a:	8e e8       	ldi	r24, 0x8E	; 142
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <tcnt0_start+0x1>
 232:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <tcnt0_start>
		time_delay = 55; // set number of overflows
 236:	87 e3       	ldi	r24, 0x37	; 55
 238:	90 e0       	ldi	r25, 0x00	; 0
 23a:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <time_delay+0x1>
 23e:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <time_delay>
	}
 242:	9f 91       	pop	r25
 244:	8f 91       	pop	r24
 246:	4f 91       	pop	r20
 248:	3f 91       	pop	r19
 24a:	2f 91       	pop	r18
 24c:	0f 90       	pop	r0
 24e:	0f be       	out	0x3f, r0	; 63
 250:	0f 90       	pop	r0
 252:	1f 90       	pop	r1
 254:	18 95       	reti

00000256 <_exit>:
 256:	f8 94       	cli

00000258 <__stop_program>:
 258:	ff cf       	rjmp	.-2      	; 0x258 <__stop_program>
