============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  04:23:55 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
reg_line_in_reg[3][0]/CP                                           0             0 R 
reg_line_in_reg[3][0]/QN        HS65_LS_DFPRQNX9        1   7.6   36  +166     166 F 
g204/A                                                                  +0     166   
g204/Z                          HS65_LS_IVX18          20 124.6  214  +137     303 R 
gen_filter[1].U_S0/e1[0] 
  addinc_U_1_U_S0_add_18_16/A[2] 
    fopt/A                                                              +0     303   
    fopt/Z                      HS65_LS_IVX22           1   7.4   46   +71     374 F 
    g517/B                                                              +0     374   
    g517/Z                      HS65_LS_AND2X35         3  25.4   23   +62     436 F 
    g471/B                                                              +0     436   
    g471/Z                      HS65_LS_CBI4I1X21       1  22.6   63   +55     491 R 
    g469/B                                                              +0     491   
    g469/Z                      HS65_LS_NAND2X57        6  50.4   44   +54     546 F 
    g464/B                                                              +0     546   
    g464/Z                      HS65_LS_XOR2X27         3  26.1   42   +89     635 R 
  addinc_U_1_U_S0_add_18_16/Z[4] 
  g81/A                                                                 +0     635   
  g81/Z                         HS65_LS_CNIVX27         2  14.5   24   +33     668 F 
  addinc_U_1_U_S1_add_18_16/B[4] 
    g546/B                                                              +0     668   
    g546/Z                      HS65_LS_AND2X27         3  21.8   29   +52     720 F 
    g523/A                                                              +0     720   
    g523/Z                      HS65_LS_OR2X9           1   6.2   31   +83     803 F 
    g503/B                                                              +0     803   
    g503/Z                      HS65_LSS_XNOR2X6        1   5.1   54   +78     880 R 
  addinc_U_1_U_S1_add_18_16/Z[4] 
  csa_tree_U_S1_add_18_10_groupi/in_0[4] 
    g498/A0                                                             +0     881   
    g498/S0                     HS65_LS_HA1X9           1   4.1   26  +133    1014 F 
    g510/P                                                              +0    1014   
    g510/Z                      HS65_LS_PAO2X9          1   9.6   46   +96    1110 F 
    g509/A                                                              +0    1110   
    g509/Z                      HS65_LS_PAO2X27         2  16.7   32   +96    1206 F 
    g293/A                                                              +0    1206   
    g293/Z                      HS65_LS_PAOI2X11        2  12.1   72   +62    1268 R 
    g291/B                                                              +0    1268   
    g291/Z                      HS65_LS_NOR2X13         1  11.5   34   +50    1318 F 
    g289/B                                                              +0    1319   
    g289/Z                      HS65_LS_NOR2X25         2  12.1   35   +35    1354 R 
    g287/B                                                              +0    1354   
    g287/Z                      HS65_LS_OAI12X12        1  15.6   53   +49    1403 F 
    g286/A0                                                             +0    1403   
    g286/CO                     HS65_LS_FA1X27          1  15.6   34  +110    1513 F 
    g285/A0                                                             +0    1514   
    g285/CO                     HS65_LS_FA1X27          1  15.6   34  +101    1615 F 
    g284/A0                                                             +0    1615   
    g284/CO                     HS65_LS_FA1X27          1  15.6   34  +101    1716 F 
    g283/A0                                                             +0    1716   
    g283/CO                     HS65_LS_FA1X27          1  15.6   36  +101    1818 F 
    g282/A0                                                             +0    1818   
    g282/CO                     HS65_LS_FA1X27          1  15.6   36  +102    1920 F 
    g281/A0                                                             +0    1920   
    g281/CO                     HS65_LS_FA1X27          1   6.4   28   +93    2014 F 
    g280/A                                                              +0    2014   
    g280/Z                      HS65_LSS_XNOR2X6        1   3.7   50   +73    2087 R 
  csa_tree_U_S1_add_18_10_groupi/out_0[15] 
gen_filter[1].U_S0/f1[9] 
reg_out_inter_reg[3][9]/D  <<<  HS65_LS_DFPRQX4                         +0    2087   
reg_out_inter_reg[3][9]/CP      setup                              0  +109    2196 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2300 R 
                                adjustments                           -100    2200   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       4ps 
Start-point  : reg_line_in_reg[3][0]/CP
End-point    : reg_out_inter_reg[3][9]/D
