Line 2814: HALTX_3G_SetRfCtrlInterface: en(%d) PRE_TOP_IF_CTL(0x%x) RFCTRL_TOP_IF_CTL(0x%x)
Line 778: activeStackId %d trch (%d) : tti %d, trch_addr %d, strch_en 0x%x [ul_ch_info: 0x%x]
Line 1204: [DBG]RATEMT_FLT_FB : %d SLOT, %d CHIP_8
Line 1212: [DBG]ENCODE_FB : %d SLOT, %d CHIP_8
Line 1353: Error!! Wrong state value is eTTI=%d, chip=%d, slot=%d
Line 1454: pre_gain 0x%x, dch_gain 0x%x
Line 1599: Error for scramblingMasks values
Line 2042: Error!! Wrong sfToSlotFmt value is %d
Line 2254: Error!! Wrong state value is %d
Line 2404: Set CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.reg: 0x%x
Line 2430: Get CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.reg: 0x%x
Line 2475: [PRACH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 2477: [PRACH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, htx_prach_pre_en 0x%x, htx_prach_start 0x%x, htx_aich 0x%x, htx_aich_mon_ack_slot 0x%x, htx_prach_pre_num 0x%x
Line 2479: [PRACH debugging log] AICHReqCnt 0x%x, AICHPreDoneCnt 0x%x, ai_ctrl_0 0x%x, ai_rpt_0 0x%x, front_modem_sel 0x%x, LMAC_ETC_BUS_ERR 0x%x
Line 2514: [DPCH DPCCH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 2516: [DPCH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, front_modem_sel 0x%x, int_tx_fr_10e 0x%x, LMAC_ETC_BUS_ERR 0x%x
Line 2594: [DBG] BB HTX_DLY : %d SLOT, %d CHIP_8
Line 2595: [DBG] BB HFLT_DLY : %d SLOT, %d CHIP_8
Line 2596: [DBG] RFD_HTX_DLY : 0x%x  RFD_HFLT_DLY : 0x%x
Line 2635: [DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
Line 2636: [DBG]RFD_HTX_DLY : %d SLOT, %d CPX8
Line 2637: [DBG]RFD_HTX_DLY : 0x%x  RFD_HFLT_DLY : 0x%x
Line 3019: Disable CFN OV Mode
Line 3068: Hmcp_Monitoring_TxBlock - start: urtg_en_field %d, urtg_cell_time_field %d, sys_time_en_field_0 %d sys_time_en_field_1 %d RFD_HTX_URTG 0x%x
Line 2786: HALTX_3G_SetHtxSyncUpdate Offset(x8):(%d) [htx_timing_mon slot(%d), cpx(%d)] -> [htx_timing_mon2 slot(%d), cpx(%d)][rfd_htx_dly1 cpx (%d)][rfd_htx_dly2 cpx (%d)]
Line 2789: HALTX_3G_SetHtxSyncUpdate cell_type(%d) [RFD URTG slot(%d,) cpx(%d)] -> [RFD URTG slot(%d), cpx(%d)]
Line 2790: HALTX_3G_SetHtxSyncUpdate [RFD_HFLT_DLY slot(%d), cpx(%d)] -> [RFD_HFLT_DLY slot(%d), cpx(%d)]
Line 209: [HALDEVMNG][WARNING] NullFunc DpdExpectedApplyTime()!!
Line 2850: HALTX_3G_SetRFDUrtgTimeChangeEnable: en(%d) [RFD_HTX_URTG 0x%x]
Line 3127: [HALTX_3G_EMUL] RFD_UL0_TX_DC_OFS 0x%x
Line 3129: [HALTX_3G_EMUL] RFD_UL0_TX_IQ_MIS 0x%x
Line 3131: [HALTX_3G_EMUL] RFD_UL0_MAIN_DELAY_VAL 0x%x
Line 3133: [HALTX_3G_EMUL] RFD_UL0_DELAY_UPDATE_VAL 0x%x
Line 3135: [HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_A 0x%x
Line 3137: [HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_B 0x%x
Line 3139: [HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_C 0x%x
Line 3141: [HALTX_3G_EMUL] RFD_UL0_MAIN_FRAC_DELAY_D 0x%x
Line 3285: StartEmulHsupa 
Line 3326: Hmcp_TXGEN_HISR TICKGEN_TX0_MAIN_CTL(RFD) 0x%x dac_input_power %d RMS %d modem_power %d
Line 3328: tickgen: TICKGEN_TX0_MAIN_CTL 0x%x TICKGEN_TX0_HISPD_ENABLE 0x%x tx_main_ctl 0x%x tickGen_P0 0x%x, tickGen_P1 0x%x, AxSelxCTL0 0x%x, AxSelxCTL1 0x%x
Line 3330: Hmcp_TXGEN_HISR slotNum (%d)  INT_TX_GEN.slot_on (%d) TXF_MPR_EN(0x%x) TXF_MPR_LEN(0x%x) UL_TXF_CLK_FREE_CTRL(0x%x)
Line 3332: Hmcp_TXGEN_HISR HTX_TIMING_MON[slot(%d) cpx8(%d)]  RFD_HTX_TIMING[slot(%d) cpx8(%d) reg(0x%x)] 
Line 3459: ConfigTxLmacDataTransfer: TTI_4GNR_CMDx_BUFINFO[0](%x) , TX_SYMBPROC_LMACIF_3G_MODE_ENABLE (%x)
