--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55690319 paths analyzed, 4132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.925ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X88Y57.B5), 719 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.255ns (3.860 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y54.B6      net (fanout=127)      1.166   debug_addr<4>
    SLICE_X92Y54.B       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X92Y54.A4      net (fanout=1)        0.239   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X92Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X88Y57.A2      net (fanout=1)        0.556   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X88Y57.AMUX    Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X88Y57.B5      net (fanout=1)        0.270   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X88Y57.CLK     Tas                   0.013   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.588ns logic, 3.527ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.255ns (3.860 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X61Y74.B2      net (fanout=11)       0.605   vga_v_count<0>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y54.B6      net (fanout=127)      1.166   debug_addr<4>
    SLICE_X92Y54.B       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X92Y54.A4      net (fanout=1)        0.239   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X92Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X88Y57.A2      net (fanout=1)        0.556   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X88Y57.AMUX    Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X88Y57.B5      net (fanout=1)        0.270   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X88Y57.CLK     Tas                   0.013   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (0.588ns logic, 3.464ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 6)
  Clock Path Skew:      -0.255ns (3.860 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X61Y74.B3      net (fanout=11)       0.582   vga_v_count<1>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y54.B6      net (fanout=127)      1.166   debug_addr<4>
    SLICE_X92Y54.B       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X92Y54.A4      net (fanout=1)        0.239   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X92Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/CP0/regs_828
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X88Y57.A2      net (fanout=1)        0.556   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X88Y57.AMUX    Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X88Y57.B5      net (fanout=1)        0.270   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X88Y57.CLK     Tas                   0.013   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.588ns logic, 3.441ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (SLICE_X78Y60.C5), 810 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.273ns (3.842 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X91Y54.A2      net (fanout=127)      1.275   debug_addr<4>
    SLICE_X91Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2416
                                                       MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X88Y57.A1      net (fanout=1)        0.570   MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X88Y57.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X78Y60.C5      net (fanout=1)        0.472   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X78Y60.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.408ns logic, 3.613ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 5)
  Clock Path Skew:      -0.273ns (3.842 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X61Y74.B2      net (fanout=11)       0.605   vga_v_count<0>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X91Y54.A2      net (fanout=127)      1.275   debug_addr<4>
    SLICE_X91Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2416
                                                       MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X88Y57.A1      net (fanout=1)        0.570   MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X88Y57.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X78Y60.C5      net (fanout=1)        0.472   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X78Y60.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.408ns logic, 3.550ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 5)
  Clock Path Skew:      -0.273ns (3.842 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X61Y74.B3      net (fanout=11)       0.582   vga_v_count<1>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X91Y54.A2      net (fanout=127)      1.275   debug_addr<4>
    SLICE_X91Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2416
                                                       MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X88Y57.A1      net (fanout=1)        0.570   MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X88Y57.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X78Y60.C5      net (fanout=1)        0.472   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X78Y60.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (0.408ns logic, 3.527ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X86Y58.C1), 754 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 6)
  Clock Path Skew:      -0.258ns (3.857 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y59.A5      net (fanout=127)      0.934   debug_addr<4>
    SLICE_X90Y59.A       Tilo                  0.043   MIPS/mem_addr<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X91Y59.B1      net (fanout=1)        0.437   MIPS/MIPS_CORE/DATAPATH/mux2943
    SLICE_X91Y59.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X91Y59.D5      net (fanout=1)        0.243   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X91Y59.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X86Y58.C1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X86Y58.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (0.550ns logic, 3.446ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 5)
  Clock Path Skew:      -0.258ns (3.857 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y54.A6      net (fanout=127)      1.034   debug_addr<4>
    SLICE_X90Y54.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux2945
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X91Y59.D1      net (fanout=1)        0.580   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X91Y59.DMUX    Tilo                  0.143   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X86Y58.C1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X86Y58.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.508ns logic, 3.446ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.258ns (3.857 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X61Y74.B2      net (fanout=11)       0.605   vga_v_count<0>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y59.A5      net (fanout=127)      0.934   debug_addr<4>
    SLICE_X90Y59.A       Tilo                  0.043   MIPS/mem_addr<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X91Y59.B1      net (fanout=1)        0.437   MIPS/MIPS_CORE/DATAPATH/mux2943
    SLICE_X91Y59.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X91Y59.D5      net (fanout=1)        0.243   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X91Y59.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X86Y58.C1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X86Y58.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.550ns logic, 3.383ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_4 (SLICE_X98Y55.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_431 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_cpu falling at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_431 to MIPS/MIPS_CORE/CP0/jump_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y55.AQ      Tcko                  0.107   MIPS/MIPS_CORE/CP0/regs_731
                                                       MIPS/MIPS_CORE/CP0/regs_431
    SLICE_X98Y55.A5      net (fanout=2)        0.088   MIPS/MIPS_CORE/CP0/regs_431
    SLICE_X98Y55.CLK     Tah         (-Th)     0.065   MIPS/MIPS_CORE/jump_addr<7>
                                                       MIPS/MIPS_CORE/CP0/Mmux_GND_19_o_regs[2][31]_mux_42_OUT271
                                                       MIPS/MIPS_CORE/CP0/jump_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.042ns logic, 0.088ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_15 (SLICE_X89Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_15 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_15 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.DQ      Tcko                  0.100   MIPS/mem_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_15
    SLICE_X89Y62.DX      net (fanout=5)        0.070   MIPS/mem_addr<15>
    SLICE_X89Y62.CLK     Tckdi       (-Th)     0.049   MIPS/mem_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_15
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.051ns logic, 0.070ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_10 (SLICE_X91Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_10 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_10 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y58.CQ      Tcko                  0.100   MIPS/mem_addr<10>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_10
    SLICE_X91Y58.CX      net (fanout=5)        0.070   MIPS/mem_addr<10>
    SLICE_X91Y58.CLK     Tckdi       (-Th)     0.047   MIPS/mem_addr<10>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_10
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.053ns logic, 0.070ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y25.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y25.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile13_RAMA/CLK
  Location pin: SLICE_X90Y60.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132851 paths analyzed, 1356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.508ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X74Y68.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.290ns (3.838 - 4.128)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y68.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X86Y66.A1      net (fanout=1)        0.628   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X86Y66.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X86Y66.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X86Y66.CMUX    Tilo                  0.135   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X74Y68.CX      net (fanout=1)        0.574   debug_data<29>
    SLICE_X74Y68.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.025ns logic, 1.565ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (3.838 - 4.130)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X86Y66.C4      net (fanout=1)        0.605   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X86Y66.CMUX    Tilo                  0.138   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X74Y68.CX      net (fanout=1)        0.574   debug_data<29>
    SLICE_X74Y68.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.544ns logic, 1.179ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.535 - 0.579)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y68.C5      net (fanout=127)      1.092   debug_addr<4>
    SLICE_X90Y68.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X86Y66.A1      net (fanout=1)        0.628   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X86Y66.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X86Y66.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X86Y66.CMUX    Tilo                  0.135   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X74Y68.CX      net (fanout=1)        0.574   debug_data<29>
    SLICE_X74Y68.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.713ns logic, 3.953ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X74Y67.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.299ns (3.839 - 4.138)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X80Y64.A1      net (fanout=1)        0.682   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X80Y64.A       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X80Y64.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X80Y64.CMUX    Tilo                  0.139   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X74Y67.CX      net (fanout=1)        0.493   debug_data<11>
    SLICE_X74Y67.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.029ns logic, 1.534ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.282ns (3.839 - 4.121)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y60.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    SLICE_X80Y64.C2      net (fanout=1)        0.678   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
    SLICE_X80Y64.CMUX    Tilo                  0.139   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X74Y67.CX      net (fanout=1)        0.493   debug_data<11>
    SLICE_X74Y67.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.545ns logic, 1.171ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.536 - 0.579)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X94Y60.C5      net (fanout=127)      1.194   debug_addr<4>
    SLICE_X94Y60.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X80Y64.A1      net (fanout=1)        0.682   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X80Y64.A       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X80Y64.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X80Y64.CMUX    Tilo                  0.139   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X74Y67.CX      net (fanout=1)        0.493   debug_data<11>
    SLICE_X74Y67.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.717ns logic, 4.024ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA_D1 (SLICE_X74Y67.AX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.299ns (3.839 - 4.138)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.A       Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1
    SLICE_X80Y60.A2      net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<7>
    SLICE_X80Y60.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11336
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data301
    SLICE_X80Y60.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
    SLICE_X80Y60.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11336
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y67.AX      net (fanout=1)        0.441   debug_data<7>
    SLICE_X74Y67.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.018ns logic, 1.437ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.839 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y58.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    SLICE_X80Y60.C2      net (fanout=1)        0.621   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
    SLICE_X80Y60.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11336
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y67.AX      net (fanout=1)        0.441   debug_data<7>
    SLICE_X74Y67.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.538ns logic, 1.062ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.536 - 0.579)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y74.B1      net (fanout=9)        0.668   vga_v_count<3>
    SLICE_X61Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X63Y70.C4      net (fanout=64)       0.628   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X63Y70.C       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X94Y60.A5      net (fanout=127)      1.127   debug_addr<4>
    SLICE_X94Y60.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1
    SLICE_X80Y60.A2      net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<7>
    SLICE_X80Y60.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11336
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data301
    SLICE_X80Y60.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
    SLICE_X80Y60.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11336
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y67.AX      net (fanout=1)        0.441   debug_data<7>
    SLICE_X74Y67.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.710ns logic, 3.860ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y30.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_3 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.340 - 0.277)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_3 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X55Y75.CQ            Tcko                  0.100   VGA_DEBUG/ascii_code<3>
                                                             VGA_DEBUG/ascii_code_3
    RAMB18_X2Y30.ADDRARDADDR10 net (fanout=1)        0.247   VGA_DEBUG/ascii_code<3>
    RAMB18_X2Y30.RDCLK         Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.164ns (-0.083ns logic, 0.247ns route)
                                                             (-50.6% logic, 150.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y30.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_2 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.340 - 0.277)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_2 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X55Y75.AQ           Tcko                  0.100   VGA_DEBUG/ascii_code<3>
                                                            VGA_DEBUG/ascii_code_2
    RAMB18_X2Y30.ADDRARDADDR9 net (fanout=1)        0.293   VGA_DEBUG/ascii_code<2>
    RAMB18_X2Y30.RDCLK        Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.210ns (-0.083ns logic, 0.293ns route)
                                                            (-39.5% logic, 139.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y30.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.340 - 0.279)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X55Y72.DQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X2Y30.ADDRARDADDR13 net (fanout=1)        0.293   VGA_DEBUG/ascii_code<6>
    RAMB18_X2Y30.RDCLK         Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.210ns (-0.083ns logic, 0.293ns route)
                                                             (-39.5% logic, 139.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y30.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X70Y67.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X70Y67.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.564ns|            0|            0|            0|     55823170|
| TS_CLK_GEN_clkout3            |    100.000ns|     22.925ns|          N/A|            0|            0|     55690319|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.508ns|          N/A|            0|            0|       132851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.803|    7.343|    8.209|    6.749|
CLK_200M_P     |    8.803|    7.343|    8.209|    6.749|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.803|    7.343|    8.209|    6.749|
CLK_200M_P     |    8.803|    7.343|    8.209|    6.749|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55823170 paths, 0 nets, and 8965 connections

Design statistics:
   Minimum period:  22.925ns{1}   (Maximum frequency:  43.621MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 15 16:53:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



