-------------------------------------
| Tool Version : Vivado v.2024.1
| Date         : Wed Feb 12 19:44:33 2025
| Host         : DESKTOP-M1FI91A
| Design       : design_1
| Device       : xczu28dr-ffvg1517-2-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 3
	Number of BUFGCE: 0
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 2
	Number of BUFG_PS: 1
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 2 BUFG_GT clocks (and their loads)...
		No sub-optimality found
		No sub-optimality found
	Running suboptimal placement checker for 1 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0
	Clock source type: BUFG_GT
	Clock source region: X5Y0
	Clock regions with locked loads: X5Y0 X5Y1 X5Y2 X5Y3 X5Y4 X5Y5 
	initial rect ((1, 0), (5, 5))

Clock 2: design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
	Clock source type: BUFG_PS
	Clock source region: X1Y2
	Clock regions with locked loads: X1Y0 X1Y1 
	initial rect ((0, 0), (4, 3))

Clock 3: design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0
	Clock source type: BUFG_GT
	Clock source region: X5Y4
	Clock regions with locked loads: X5Y4 
	initial rect ((5, 4), (5, 4))



*****************
User Constraints:
*****************
No user constraints found


