 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  5-29-2025,  7:30PM
Device Used: XC95108-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
85 /108 ( 79%) 429 /540  ( 79%) 189/216 ( 87%)   85 /108 ( 79%) 59 /69  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          14/18       32/36       32          67/90       8/12
FB2          15/18       33/36       33          55/90       9/12
FB3          17/18       34/36       34          58/90      10/12
FB4          14/18       28/36       28          82/90       9/11
FB5          14/18       29/36       29          83/90       9/11
FB6          11/18       33/36       33          84/90       3/11
             -----       -----                   -----       -----     
             85/108     189/216                 429/540     48/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
The complement of 'rst_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    57      63
Output        :   29          29    |  GCK/IO           :     1       3
Bidirectional :   19          19    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     59          59

** Power Data **

There are 85 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
*************************  Summary of Mapped Logic  ************************

** 48 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
clk1<0>             4     7     FB1_2   1    I/O     O       STD  FAST RESET
clk1<2>             4     7     FB1_3   2    I/O     O       STD  FAST RESET
clk1<3>             3     7     FB1_5   3    I/O     O       STD  FAST RESET
num1<0>             3     7     FB1_8   5    I/O     O       STD  FAST RESET
num1<1>             3     7     FB1_9   6    I/O     O       STD  FAST RESET
num1<2>             3     7     FB1_11  7    I/O     O       STD  FAST RESET
num1<3>             3     7     FB1_15  11   I/O     O       STD  FAST RESET
clk1<1>             5     7     FB1_17  13   I/O     O       STD  FAST RESET
clk2<1>             5     7     FB2_2   71   I/O     O       STD  FAST RESET
clk2<0>             4     7     FB2_3   72   I/O     O       STD  FAST RESET
clk2<2>             4     7     FB2_6   75   I/O     O       STD  FAST RESET
qdbg<16>            4     7     FB2_11  79   I/O     I/O     STD  FAST RESET
clk2<3>             3     7     FB2_12  80   I/O     O       STD  FAST RESET
num2<0>             3     7     FB2_14  81   I/O     O       STD  FAST RESET
num2<1>             3     7     FB2_15  82   I/O     O       STD  FAST RESET
num2<2>             3     7     FB2_16  83   I/O     O       STD  FAST RESET
num2<3>             3     7     FB2_17  84   I/O     O       STD  FAST RESET
clk3<0>             4     7     FB3_3   15   I/O     O       STD  FAST RESET
clk3<2>             4     7     FB3_5   17   I/O     O       STD  FAST RESET
qdbg<0>             4     7     FB3_6   18   I/O     I/O     STD  FAST RESET
qdbg<13>            4     7     FB3_8   19   I/O     I/O     STD  FAST RESET
clk3<3>             3     7     FB3_9   20   I/O     O       STD  FAST RESET
num3<0>             3     7     FB3_11  21   I/O     O       STD  FAST RESET
num3<1>             3     7     FB3_12  23   I/O     O       STD  FAST RESET
num3<2>             3     7     FB3_14  24   I/O     O       STD  FAST RESET
num3<3>             3     7     FB3_15  25   I/O     O       STD  FAST RESET
clk3<1>             5     7     FB3_17  31   I/O     O       STD  FAST RESET
qdbg<10>            4     7     FB4_2   57   I/O     O       STD  FAST RESET
qdbg<11>            4     7     FB4_3   58   I/O     I/O     STD  FAST RESET
qdbg<12>            4     7     FB4_5   61   I/O     I/O     STD  FAST RESET
qdbg<18>            4     7     FB4_6   62   I/O     O       STD  FAST RESET
qdbg<19>            4     7     FB4_8   63   I/O     I/O     STD  FAST RESET
qdbg<20>            4     7     FB4_9   65   I/O     I/O     STD  FAST RESET
qdbg<2>             4     7     FB4_11  66   I/O     O       STD  FAST RESET
qdbg<3>             4     7     FB4_12  67   I/O     I/O     STD  FAST RESET
qdbg<8>             4     7     FB4_14  68   I/O     I/O     STD  FAST RESET
qdbg<14>            4     7     FB5_2   32   I/O     I/O     STD  FAST RESET
qdbg<15>            4     7     FB5_3   33   I/O     I/O     STD  FAST RESET
qdbg<1>             4     7     FB5_5   34   I/O     I/O     STD  FAST RESET
qdbg<21>            4     7     FB5_6   35   I/O     I/O     STD  FAST RESET

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
qdbg<22>            4     7     FB5_8   36   I/O     I/O     STD  FAST RESET
qdbg<23>            4     7     FB5_9   37   I/O     I/O     STD  FAST RESET
qdbg<5>             4     7     FB5_11  39   I/O     I/O     STD  FAST RESET
qdbg<6>             4     7     FB5_12  40   I/O     I/O     STD  FAST RESET
qdbg<7>             4     7     FB5_14  41   I/O     I/O     STD  FAST RESET
qdbg<17>            4     7     FB6_2   45   I/O     O       STD  FAST RESET
qdbg<4>             4     7     FB6_8   50   I/O     I/O     STD  FAST RESET
qdbg<9>             4     7     FB6_14  54   I/O     O       STD  FAST RESET

** 37 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
dn3<0>              10    11    FB1_1   STD  RESET
ld1                 2     3     FB1_10  STD  RESET
busy<0>             2     5     FB1_12  STD  RESET
dt1<3>              8     9     FB1_13  STD  RESET
dn1<0>              8     9     FB1_14  STD  RESET
dn2<0>              9     10    FB1_16  STD  RESET
u_queue/ct<1>       2     4     FB2_7   STD  RESET
busy<1>             2     5     FB2_8   STD  RESET
u_queue/hd<1>       3     5     FB2_9   STD  RESET
u_queue/hd<0>       3     5     FB2_10  STD  RESET
u_queue/ct<0>       5     4     FB2_13  STD  RESET
dn1<2>              8     9     FB2_18  STD  RESET
ld3                 2     5     FB3_2   STD  RESET
ld2                 2     4     FB3_4   STD  RESET
fifo_re             2     5     FB3_7   STD  RESET
busy<2>             2     5     FB3_10  STD  RESET
u_queue/tl<1>       3     5     FB3_13  STD  RESET
u_queue/tl<0>       3     5     FB3_16  STD  RESET
dn1<1>              8     9     FB3_18  STD  RESET
dt3<2>              10    11    FB4_1   STD  RESET
dt1<2>              8     9     FB4_10  STD  RESET
dt2<3>              9     10    FB4_13  STD  RESET
dt2<2>              9     10    FB4_15  STD  RESET
dt3<3>              10    11    FB4_18  STD  RESET
dn3<1>              10    11    FB5_1   STD  RESET
dn1<3>              8     9     FB5_10  STD  RESET
dn2<1>              9     10    FB5_13  STD  RESET
dn3<3>              10    11    FB5_16  STD  RESET
dn3<2>              10    11    FB5_18  STD  RESET
dt3<0>              10    11    FB6_1   STD  RESET
dt1<1>              8     9     FB6_5   STD  RESET
dt1<0>              8     9     FB6_7   STD  RESET
dt2<0>              9     10    FB6_9   STD  RESET
dt2<1>              9     10    FB6_10  STD  RESET
dn2<3>              9     10    FB6_13  STD  RESET
dn2<2>              9     10    FB6_15  STD  RESET
dt3<1>              10    11    FB6_18  STD  RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_12  9~   GCK/I/O GCK
rst_n               FB2_5   74~  GSR/I/O GSR
in_time<0>          FB3_2   14   I/O     I
in_num<3>           FB3_16  26   I/O     I
in_time<2>          FB4_15  69   I/O     I
in_num<0>           FB4_17  70   I/O     I
in_valid            FB5_17  44   I/O     I
in_num<2>           FB6_5   47   I/O     I
in_num<1>           FB6_6   48   I/O     I
in_time<1>          FB6_12  53   I/O     I
in_time<3>          FB6_17  56   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               32/4
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dn3<0>               10       5<-   0   0     FB1_1         (b)     (b)
clk1<0>               4       4<- /\5   0     FB1_2   1     I/O     O
clk1<2>               4       3<- /\4   0     FB1_3   2     I/O     O
(unused)              0       0   /\3   2     FB1_4         (b)     (b)
clk1<3>               3       0     0   2     FB1_5   3     I/O     O
(unused)              0       0     0   5     FB1_6   4     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
num1<0>               3       0     0   2     FB1_8   5     I/O     O
num1<1>               3       0     0   2     FB1_9   6     I/O     O
ld1                   2       0     0   3     FB1_10        (b)     (b)
num1<2>               3       0   \/1   1     FB1_11  7     I/O     O
busy<0>               2       1<- \/4   0     FB1_12  9     GCK/I/O GCK
dt1<3>                8       4<- \/1   0     FB1_13        (b)     (b)
dn1<0>                8       3<-   0   0     FB1_14  10    GCK/I/O (b)
num1<3>               3       0   /\2   0     FB1_15  11    I/O     O
dn2<0>                9       4<-   0   0     FB1_16  12    GCK/I/O (b)
clk1<1>               5       4<- /\4   0     FB1_17  13    I/O     O
(unused)              0       0   /\4   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>.LFBK      12: dn2<0>.LFBK       23: qdbg<11>.PIN 
  2: busy<1>           13: dn3<0>.LFBK       24: qdbg<12>.PIN 
  3: busy<2>           14: dt1<0>            25: qdbg<19>.PIN 
  4: clk1_0_OBUF.LFBK  15: dt1<1>            26: qdbg<20>.PIN 
  5: clk1_1_OBUF.LFBK  16: dt1<2>            27: qdbg<3>.PIN 
  6: clk1_2_OBUF.LFBK  17: dt1<3>.LFBK       28: qdbg<4>.PIN 
  7: clk1_3_OBUF.LFBK  18: ld1.LFBK          29: u_queue/ct<0> 
  8: dn1<0>.LFBK       19: num1_0_OBUF.LFBK  30: u_queue/ct<1> 
  9: dn1<1>            20: num1_1_OBUF.LFBK  31: u_queue/hd<0> 
 10: dn1<2>            21: num1_2_OBUF.LFBK  32: u_queue/hd<1> 
 11: dn1<3>            22: num1_3_OBUF.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dn3<0>               XXX.........X..........X.X.XXXXX........ 11      11
clk1<0>              X..XXXX......X...X...................... 7       7
clk1<2>              X..XXXX........X.X...................... 7       7
clk1<3>              X..XXXX.........XX...................... 7       7
num1<0>              X...XXXX.........XX..................... 7       7
num1<1>              X...XXX.X........X.X.................... 7       7
ld1                  X...........................XX.......... 3       3
num1<2>              X...XXX..X.......X..X................... 7       7
busy<0>              X...XXX..........X...................... 5       5
dt1<3>               X...............X.....X.X.X.XXXX........ 9       9
dn1<0>               X......X...............X.X.XXXXX........ 9       9
num1<3>              X...XXX...X......X...X.................. 7       7
dn2<0>               XX.........X...........X.X.XXXXX........ 10      10
clk1<1>              X..XXXX.......X..X...................... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               33/3
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB2_1         (b)     (b)
clk2<1>               5       0     0   0     FB2_2   71    I/O     O
clk2<0>               4       0     0   1     FB2_3   72    I/O     O
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   74    GSR/I/O GSR
clk2<2>               4       0     0   1     FB2_6   75    I/O     O
u_queue/ct<1>         2       0     0   3     FB2_7         (b)     (b)
busy<1>               2       0     0   3     FB2_8   76    GTS/I/O (b)
u_queue/hd<1>         3       0     0   2     FB2_9   77    GTS/I/O (b)
u_queue/hd<0>         3       0     0   2     FB2_10        (b)     (b)
qdbg<16>              4       0     0   1     FB2_11  79    I/O     I/O
clk2<3>               3       0     0   2     FB2_12  80    I/O     O
u_queue/ct<0>         5       0     0   0     FB2_13        (b)     (b)
num2<0>               3       0     0   2     FB2_14  81    I/O     O
num2<1>               3       0     0   2     FB2_15  82    I/O     O
num2<2>               3       0     0   2     FB2_16  83    I/O     O
num2<3>               3       0   \/2   0     FB2_17  84    I/O     O
dn1<2>                8       3<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>           12: dt2<0>            23: num2_3_OBUF.LFBK 
  2: busy<1>.LFBK      13: dt2<1>            24: qdbg<14>.PIN 
  3: clk2_0_OBUF.LFBK  14: dt2<2>            25: qdbg<22>.PIN 
  4: clk2_1_OBUF.LFBK  15: dt2<3>            26: qdbg<6>.PIN 
  5: clk2_2_OBUF.LFBK  16: fifo_re           27: qdbg_16_OBUF.LFBK 
  6: clk2_3_OBUF.LFBK  17: in_time<0>        28: u_queue/ct<0>.LFBK 
  7: dn1<2>.LFBK       18: in_valid          29: u_queue/ct<1>.LFBK 
  8: dn2<0>            19: ld2               30: u_queue/hd<0>.LFBK 
  9: dn2<1>            20: num2_0_OBUF.LFBK  31: u_queue/hd<1>.LFBK 
 10: dn2<2>            21: num2_1_OBUF.LFBK  32: u_queue/tl<0> 
 11: dn2<3>            22: num2_2_OBUF.LFBK  33: u_queue/tl<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
clk2<1>              .XXXXX......X.....X..................... 7       7
clk2<0>              .XXXXX.....X......X..................... 7       7
clk2<2>              .XXXXX.......X....X..................... 7       7
u_queue/ct<1>        ...............X.X.........XX........... 4       4
busy<1>              .X.XXX............X..................... 5       5
u_queue/hd<1>        ...............X...........XXXX......... 5       5
u_queue/hd<0>        ...............X...........XXXX......... 5       5
qdbg<16>             ................XX........XXX..XX....... 7       7
clk2<3>              .XXXXX........X...X..................... 7       7
u_queue/ct<0>        ...............X.X.........XX........... 4       4
num2<0>              .X.XXX.X..........XX.................... 7       7
num2<1>              .X.XXX..X.........X.X................... 7       7
num2<2>              .X.XXX...X........X..X.................. 7       7
num2<3>              .X.XXX....X.......X...X................. 7       7
dn1<2>               X.....X................XXX.XXXX......... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               34/2
Number of signals used by logic mapping into function block:  34
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB3_1         (b)     (b)
ld3                   2       0     0   3     FB3_2   14    I/O     I
clk3<0>               4       0     0   1     FB3_3   15    I/O     O
ld2                   2       0     0   3     FB3_4         (b)     (b)
clk3<2>               4       0     0   1     FB3_5   17    I/O     O
qdbg<0>               4       0     0   1     FB3_6   18    I/O     I/O
fifo_re               2       0     0   3     FB3_7         (b)     (b)
qdbg<13>              4       0     0   1     FB3_8   19    I/O     I/O
clk3<3>               3       0     0   2     FB3_9   20    I/O     O
busy<2>               2       0     0   3     FB3_10        (b)     (b)
num3<0>               3       0     0   2     FB3_11  21    I/O     O
num3<1>               3       0     0   2     FB3_12  23    I/O     O
u_queue/tl<1>         3       0     0   2     FB3_13        (b)     (b)
num3<2>               3       0     0   2     FB3_14  24    I/O     O
num3<3>               3       0     0   2     FB3_15  25    I/O     O
u_queue/tl<0>         3       0     0   2     FB3_16  26    I/O     I
clk3<1>               5       0     0   0     FB3_17  31    I/O     O
dn1<1>                8       3<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>           13: dt3<0>            24: num3_3_OBUF.LFBK 
  2: busy<1>           14: dt3<1>            25: qdbg<21>.PIN 
  3: busy<2>.LFBK      15: dt3<2>            26: qdbg<5>.PIN 
  4: clk3_0_OBUF.LFBK  16: dt3<3>            27: qdbg_0_OBUF.LFBK 
  5: clk3_1_OBUF.LFBK  17: in_num<1>         28: qdbg_13_OBUF.LFBK 
  6: clk3_2_OBUF.LFBK  18: in_time<0>        29: u_queue/ct<0> 
  7: clk3_3_OBUF.LFBK  19: in_valid          30: u_queue/ct<1> 
  8: dn1<1>.LFBK       20: ld3.LFBK          31: u_queue/hd<0> 
  9: dn3<0>            21: num3_0_OBUF.LFBK  32: u_queue/hd<1> 
 10: dn3<1>            22: num3_1_OBUF.LFBK  33: u_queue/tl<0>.LFBK 
 11: dn3<2>            23: num3_2_OBUF.LFBK  34: u_queue/tl<1>.LFBK 
 12: dn3<3>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ld3                  XXX.........................XX.......... 5       5
clk3<0>              ..XXXXX.....X......X.................... 7       7
ld2                  XX..........................XX.......... 4       4
clk3<2>              ..XXXXX.......X....X.................... 7       7
qdbg<0>              .................XX.......X.XX..XX...... 7       7
fifo_re              XXX.........................XX.......... 5       5
qdbg<13>             ................X.X........XXX..XX...... 7       7
clk3<3>              ..XXXXX........X...X.................... 7       7
busy<2>              ..X.XXX............X.................... 5       5
num3<0>              ..X.XXX.X..........XX................... 7       7
num3<1>              ..X.XXX..X.........X.X.................. 7       7
u_queue/tl<1>        ..................X.........XX..XX...... 5       5
num3<2>              ..X.XXX...X........X..X................. 7       7
num3<3>              ..X.XXX....X.......X...X................ 7       7
u_queue/tl<0>        ..................X.........XX..XX...... 5       5
clk3<1>              ..XXXXX......X.....X.................... 7       7
dn1<1>               X......X................XX.XXXXX........ 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               28/8
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dt3<2>               10       5<-   0   0     FB4_1         (b)     (b)
qdbg<10>              4       4<- /\5   0     FB4_2   57    I/O     O
qdbg<11>              4       3<- /\4   0     FB4_3   58    I/O     I/O
(unused)              0       0   /\3   2     FB4_4         (b)     (b)
qdbg<12>              4       0     0   1     FB4_5   61    I/O     I/O
qdbg<18>              4       0     0   1     FB4_6   62    I/O     O
(unused)              0       0   \/1   4     FB4_7         (b)     (b)
qdbg<19>              4       1<- \/2   0     FB4_8   63    I/O     I/O
qdbg<20>              4       2<- \/3   0     FB4_9   65    I/O     I/O
dt1<2>                8       3<-   0   0     FB4_10        (b)     (b)
qdbg<2>               4       0   \/1   0     FB4_11  66    I/O     O
qdbg<3>               4       1<- \/2   0     FB4_12  67    I/O     I/O
dt2<3>                9       4<-   0   0     FB4_13        (b)     (b)
qdbg<8>               4       1<- /\2   0     FB4_14  68    I/O     I/O
dt2<2>                9       5<- /\1   0     FB4_15  69    I/O     I
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
(unused)              0       0   \/5   0     FB4_17  70    I/O     I
dt3<3>               10       5<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>           11: in_time<2>         20: qdbg_2_OBUF.LFBK 
  2: busy<1>           12: in_time<3>         21: qdbg_3_OBUF.LFBK 
  3: busy<2>           13: in_valid           22: qdbg_8_OBUF.LFBK 
  4: dt1<2>.LFBK       14: qdbg_10_OBUF.LFBK  23: u_queue/ct<0> 
  5: dt2<2>.LFBK       15: qdbg_11_OBUF.LFBK  24: u_queue/ct<1> 
  6: dt2<3>.LFBK       16: qdbg_12_OBUF.LFBK  25: u_queue/hd<0> 
  7: dt3<2>.LFBK       17: qdbg_18_OBUF.LFBK  26: u_queue/hd<1> 
  8: dt3<3>.LFBK       18: qdbg_19_OBUF.LFBK  27: u_queue/tl<0> 
  9: in_num<0>         19: qdbg_20_OBUF.LFBK  28: u_queue/tl<1> 
 10: in_time<0>       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dt3<2>               XXX...X......X..X..X..XXXX.............. 11      11
qdbg<10>             ..........X.XX........XX..XX............ 7       7
qdbg<11>             ...........XX.X.......XX..XX............ 7       7
qdbg<12>             ........X...X..X......XX..XX............ 7       7
qdbg<18>             ..........X.X...X.....XX..XX............ 7       7
qdbg<19>             ...........XX....X....XX..XX............ 7       7
qdbg<20>             ........X...X.....X...XX..XX............ 7       7
dt1<2>               X..X.........X..X..X..XXXX.............. 9       9
qdbg<2>              ..........X.X......X..XX..XX............ 7       7
qdbg<3>              ...........XX.......X.XX..XX............ 7       7
dt2<3>               XX...X........X..X..X.XXXX.............. 10      10
qdbg<8>              .........X..X........XXX..XX............ 7       7
dt2<2>               XX..X........X..X..X..XXXX.............. 10      10
dt3<3>               XXX....X......X..X..X.XXXX.............. 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dn3<1>               10       5<-   0   0     FB5_1         (b)     (b)
qdbg<14>              4       4<- /\5   0     FB5_2   32    I/O     I/O
qdbg<15>              4       3<- /\4   0     FB5_3   33    I/O     I/O
(unused)              0       0   /\3   2     FB5_4         (b)     (b)
qdbg<1>               4       0     0   1     FB5_5   34    I/O     I/O
qdbg<21>              4       0     0   1     FB5_6   35    I/O     I/O
(unused)              0       0   \/2   3     FB5_7         (b)     (b)
qdbg<22>              4       2<- \/3   0     FB5_8   36    I/O     I/O
qdbg<23>              4       3<- \/4   0     FB5_9   37    I/O     I/O
dn1<3>                8       4<- \/1   0     FB5_10        (b)     (b)
qdbg<5>               4       1<- \/2   0     FB5_11  39    I/O     I/O
qdbg<6>               4       2<- \/3   0     FB5_12  40    I/O     I/O
dn2<1>                9       4<-   0   0     FB5_13        (b)     (b)
qdbg<7>               4       0   /\1   0     FB5_14  41    I/O     I/O
(unused)              0       0   \/5   0     FB5_15  43    I/O     (b)
dn3<3>               10       5<-   0   0     FB5_16        (b)     (b)
(unused)              0       0   \/5   0     FB5_17  44    I/O     I
dn3<2>               10       5<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>           11: in_num<3>          21: qdbg_5_OBUF.LFBK 
  2: busy<1>           12: in_time<1>         22: qdbg_6_OBUF.LFBK 
  3: busy<2>           13: in_valid           23: qdbg_7_OBUF.LFBK 
  4: dn1<3>.LFBK       14: qdbg<13>.PIN       24: u_queue/ct<0> 
  5: dn2<1>.LFBK       15: qdbg_14_OBUF.LFBK  25: u_queue/ct<1> 
  6: dn3<1>.LFBK       16: qdbg_15_OBUF.LFBK  26: u_queue/hd<0> 
  7: dn3<2>.LFBK       17: qdbg_1_OBUF.LFBK   27: u_queue/hd<1> 
  8: dn3<3>.LFBK       18: qdbg_21_OBUF.LFBK  28: u_queue/tl<0> 
  9: in_num<1>         19: qdbg_22_OBUF.LFBK  29: u_queue/tl<1> 
 10: in_num<2>         20: qdbg_23_OBUF.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dn3<1>               XXX..X.......X...X..X..XXXX............. 11      11
qdbg<14>             .........X..X.X........XX..XX........... 7       7
qdbg<15>             ..........X.X..X.......XX..XX........... 7       7
qdbg<1>              ...........XX...X......XX..XX........... 7       7
qdbg<21>             ........X...X....X.....XX..XX........... 7       7
qdbg<22>             .........X..X.....X....XX..XX........... 7       7
qdbg<23>             ..........X.X......X...XX..XX........... 7       7
dn1<3>               X..X...........X...X..XXXXX............. 9       9
qdbg<5>              ........X...X.......X..XX..XX........... 7       7
qdbg<6>              .........X..X........X.XX..XX........... 7       7
dn2<1>               XX..X........X...X..X..XXXX............. 10      10
qdbg<7>              ..........X.X.........XXX..XX........... 7       7
dn3<3>               XXX....X.......X...X..XXXXX............. 11      11
dn3<2>               XXX...X.......X...X..X.XXXX............. 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               33/3
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dt3<0>               10       5<-   0   0     FB6_1         (b)     (b)
qdbg<17>              4       4<- /\5   0     FB6_2   45    I/O     O
(unused)              0       0   /\4   1     FB6_3   46    I/O     (b)
(unused)              0       0   \/3   2     FB6_4         (b)     (b)
dt1<1>                8       3<-   0   0     FB6_5   47    I/O     I
(unused)              0       0   \/5   0     FB6_6   48    I/O     I
dt1<0>                8       5<- \/2   0     FB6_7         (b)     (b)
qdbg<4>               4       2<- \/3   0     FB6_8   50    I/O     I/O
dt2<0>                9       4<-   0   0     FB6_9   51    I/O     (b)
dt2<1>                9       5<- /\1   0     FB6_10        (b)     (b)
(unused)              0       0   /\5   0     FB6_11  52    I/O     (b)
(unused)              0       0   \/4   1     FB6_12  53    I/O     I
dn2<3>                9       4<-   0   0     FB6_13        (b)     (b)
qdbg<9>               4       0   \/1   0     FB6_14  54    I/O     O
dn2<2>                9       4<-   0   0     FB6_15  55    I/O     (b)
(unused)              0       0   /\3   2     FB6_16        (b)     (b)
(unused)              0       0   \/5   0     FB6_17  56    I/O     I
dt3<1>               10       5<-   0   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: busy<0>           12: in_num<0>         23: qdbg<7>.PIN 
  2: busy<1>           13: in_time<1>        24: qdbg<8>.PIN 
  3: busy<2>           14: in_valid          25: qdbg_17_OBUF.LFBK 
  4: dn2<2>.LFBK       15: qdbg<0>.PIN       26: qdbg_4_OBUF.LFBK 
  5: dn2<3>.LFBK       16: qdbg<14>.PIN      27: qdbg_9_OBUF.LFBK 
  6: dt1<0>.LFBK       17: qdbg<15>.PIN      28: u_queue/ct<0> 
  7: dt1<1>.LFBK       18: qdbg<16>.PIN      29: u_queue/ct<1> 
  8: dt2<0>.LFBK       19: qdbg<1>.PIN       30: u_queue/hd<0> 
  9: dt2<1>.LFBK       20: qdbg<22>.PIN      31: u_queue/hd<1> 
 10: dt3<0>.LFBK       21: qdbg<23>.PIN      32: u_queue/tl<0> 
 11: dt3<1>.LFBK       22: qdbg<6>.PIN       33: u_queue/tl<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dt3<0>               XXX......X....X..X.....X...XXXX......... 11      11
qdbg<17>             ............XX..........X..XX..XX....... 7       7
dt1<1>               X.....X...........X.....X.XXXXX......... 9       9
dt1<0>               X....X........X..X.....X...XXXX......... 9       9
qdbg<4>              ...........X.X...........X.XX..XX....... 7       7
dt2<0>               XX.....X......X..X.....X...XXXX......... 10      10
dt2<1>               XX......X.........X.....X.XXXXX......... 10      10
dn2<3>               XX..X...........X...X.X....XXXX......... 10      10
qdbg<9>              ............XX............XXX..XX....... 7       7
dn2<2>               XX.X...........X...X.X.....XXXX......... 10      10
dt3<1>               XXX.......X.......X.....X.XXXXX......... 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********







































FDCPE_busy0: FDCPE port map (busy(0),busy_D(0),clk,NOT rst_n,'0');
busy_D(0) <= ((NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND NOT clk1_3_OBUF.LFBK AND 
	NOT clk1_2_OBUF.LFBK)
	OR (NOT busy(0).LFBK AND NOT ld1.LFBK));

FDCPE_busy1: FDCPE port map (busy(1),busy_D(1),clk,NOT rst_n,'0');
busy_D(1) <= ((NOT ld2 AND NOT busy(1).LFBK)
	OR (NOT ld2 AND NOT clk2_1_OBUF.LFBK AND NOT clk2_2_OBUF.LFBK AND 
	NOT clk2_3_OBUF.LFBK));

FDCPE_busy2: FDCPE port map (busy(2),busy_D(2),clk,NOT rst_n,'0');
busy_D(2) <= ((NOT ld3.LFBK AND NOT busy(2).LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_1_OBUF.LFBK AND NOT clk3_2_OBUF.LFBK AND 
	NOT clk3_3_OBUF.LFBK));

FDCPE_clk10: FDCPE port map (clk1(0),clk1_D(0),clk,NOT rst_n,'0');
clk1_D(0) <= ((NOT dt1(0) AND ld1.LFBK)
	OR (busy(0).LFBK AND clk1_0_OBUF.LFBK AND NOT ld1.LFBK)
	OR (NOT busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND NOT ld1.LFBK)
	OR (NOT clk1_0_OBUF.LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_clk11: FDCPE port map (clk1(1),clk1_D(1),clk,NOT rst_n,'0');
clk1_D(1) <= ((dt1(1) AND ld1.LFBK)
	OR (NOT busy(0).LFBK AND clk1_1_OBUF.LFBK AND NOT ld1.LFBK)
	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_3_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_2_OBUF.LFBK)
	OR (clk1_0_OBUF.LFBK AND clk1_1_OBUF.LFBK AND NOT ld1.LFBK));

FTCPE_clk12: FTCPE port map (clk1(2),clk1_T(2),clk,NOT rst_n,'0');
clk1_T(2) <= ((dt1(2) AND ld1.LFBK AND NOT clk1_2_OBUF.LFBK)
	OR (NOT dt1(2) AND ld1.LFBK AND clk1_2_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_2_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_3_OBUF.LFBK));

FDCPE_clk13: FDCPE port map (clk1(3),clk1_D(3),clk,NOT rst_n,'0');
clk1_D(3) <= ((ld1.LFBK AND NOT dt1(3).LFBK)
	OR (NOT ld1.LFBK AND NOT clk1_3_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_clk20: FDCPE port map (clk2(0),clk2_D(0),clk,NOT rst_n,'0');
clk2_D(0) <= ((ld2 AND NOT dt2(0))
	OR (NOT ld2 AND clk2_0_OBUF.LFBK AND busy(1).LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND NOT busy(1).LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));

FDCPE_clk21: FDCPE port map (clk2(1),clk2_D(1),clk,NOT rst_n,'0');
clk2_D(1) <= ((ld2 AND dt2(1))
	OR (NOT ld2 AND clk2_0_OBUF.LFBK AND clk2_1_OBUF.LFBK)
	OR (NOT ld2 AND NOT busy(1).LFBK AND clk2_1_OBUF.LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
	NOT clk2_1_OBUF.LFBK AND clk2_2_OBUF.LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
	NOT clk2_1_OBUF.LFBK AND clk2_3_OBUF.LFBK));

FTCPE_clk22: FTCPE port map (clk2(2),clk2_T(2),clk,NOT rst_n,'0');
clk2_T(2) <= ((ld2 AND dt2(2) AND NOT clk2_2_OBUF.LFBK)
	OR (ld2 AND NOT dt2(2) AND clk2_2_OBUF.LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
	NOT clk2_1_OBUF.LFBK AND clk2_2_OBUF.LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
	NOT clk2_1_OBUF.LFBK AND clk2_3_OBUF.LFBK));

FDCPE_clk23: FDCPE port map (clk2(3),clk2_D(3),clk,NOT rst_n,'0');
clk2_D(3) <= ((ld2 AND NOT dt2(3))
	OR (NOT ld2 AND NOT clk2_3_OBUF.LFBK)
	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
	NOT clk2_1_OBUF.LFBK AND NOT clk2_2_OBUF.LFBK));

FDCPE_clk30: FDCPE port map (clk3(0),clk3_D(0),clk,NOT rst_n,'0');
clk3_D(0) <= ((NOT dt3(0) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND clk3_0_OBUF.LFBK AND busy(2).LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT busy(2).LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));

FDCPE_clk31: FDCPE port map (clk3(1),clk3_D(1),clk,NOT rst_n,'0');
clk3_D(1) <= ((dt3(1) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND clk3_0_OBUF.LFBK AND clk3_1_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT busy(2).LFBK AND clk3_1_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
	NOT clk3_1_OBUF.LFBK AND clk3_2_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
	NOT clk3_1_OBUF.LFBK AND clk3_3_OBUF.LFBK));

FTCPE_clk32: FTCPE port map (clk3(2),clk3_T(2),clk,NOT rst_n,'0');
clk3_T(2) <= ((dt3(2) AND ld3.LFBK AND NOT clk3_2_OBUF.LFBK)
	OR (NOT dt3(2) AND ld3.LFBK AND clk3_2_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
	NOT clk3_1_OBUF.LFBK AND clk3_2_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
	NOT clk3_1_OBUF.LFBK AND clk3_3_OBUF.LFBK));

FDCPE_clk33: FDCPE port map (clk3(3),clk3_D(3),clk,NOT rst_n,'0');
clk3_D(3) <= ((NOT dt3(3) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_3_OBUF.LFBK)
	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
	NOT clk3_1_OBUF.LFBK AND NOT clk3_2_OBUF.LFBK));

FDCPE_dn10: FDCPE port map (dn1(0),dn1_D(0),clk,NOT rst_n,'0');
dn1_D(0) <= ((NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(20).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(12).PIN)
	OR (busy(0).LFBK AND dn1(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(0).LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(20).PIN));

FDCPE_dn11: FDCPE port map (dn1(1),dn1_D(1),clk,NOT rst_n,'0');
dn1_D(1) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(5).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_13_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(21).PIN)
	OR (busy(0) AND dn1(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(1).LFBK)
	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(5).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_13_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(21).PIN));

FDCPE_dn12: FDCPE port map (dn1(2),dn1_D(2),clk,NOT rst_n,'0');
dn1_D(2) <= ((NOT busy(0) AND u_queue/ct(1).LFBK AND 
	NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND qdbg(14).PIN)
	OR (NOT busy(0) AND u_queue/ct(1).LFBK AND 
	u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(6).PIN)
	OR (NOT busy(0) AND u_queue/ct(1).LFBK AND 
	NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(22).PIN)
	OR (busy(0) AND dn1(2).LFBK)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
	dn1(2).LFBK)
	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
	u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(6).PIN)
	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
	NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND qdbg(14).PIN)
	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
	NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(22).PIN));

FDCPE_dn13: FDCPE port map (dn1(3),dn1_D(3),clk,NOT rst_n,'0');
dn1_D(3) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_7_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_15_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_15_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_23_OBUF.LFBK)
	OR (busy(0) AND dn1(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(3).LFBK)
	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_7_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_23_OBUF.LFBK));

FDCPE_dn20: FDCPE port map (dn2(0),dn2_D(0),clk,NOT rst_n,'0');
dn2_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(1) AND busy(0).LFBK AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(0) AND busy(0).LFBK AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(1) AND busy(0).LFBK AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(1) AND busy(0).LFBK AND qdbg(20).PIN)
	OR (busy(1) AND dn2(0).LFBK)
	OR (NOT busy(0).LFBK AND dn2(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(0).LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(0) AND busy(0).LFBK AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
	u_queue/ct(0) AND busy(0).LFBK AND qdbg(20).PIN));

FDCPE_dn21: FDCPE port map (dn2(1),dn2_D(1),clk,NOT rst_n,'0');
dn2_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_5_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(13).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_21_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(13).PIN)
	OR (NOT busy(0) AND dn2(1).LFBK)
	OR (busy(1) AND dn2(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(1).LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_5_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_21_OBUF.LFBK));

FDCPE_dn22: FDCPE port map (dn2(2),dn2_D(2),clk,NOT rst_n,'0');
dn2_D(2) <= ((NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(14).PIN)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(14).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(22).PIN)
	OR (NOT busy(0) AND dn2(2).LFBK)
	OR (busy(1) AND dn2(2).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(2).LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(6).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(22).PIN));

FDCPE_dn23: FDCPE port map (dn2(3),dn2_D(3),clk,NOT rst_n,'0');
dn2_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(15).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(23).PIN)
	OR (NOT busy(0) AND dn2(3).LFBK)
	OR (busy(1) AND dn2(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(3).LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(7).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(23).PIN));

FDCPE_dn30: FDCPE port map (dn3(0),dn3_D(0),clk,NOT rst_n,'0');
dn3_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(4).PIN)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(4).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(12).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(20).PIN)
	OR (NOT busy(1) AND dn3(0).LFBK)
	OR (busy(2) AND dn3(0).LFBK)
	OR (NOT busy(0).LFBK AND dn3(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(0).LFBK)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(20).PIN));

FDCPE_dn31: FDCPE port map (dn3(1),dn3_D(1),clk,NOT rst_n,'0');
dn3_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_5_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_5_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(13).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(13).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_21_OBUF.LFBK)
	OR (NOT busy(0) AND dn3(1).LFBK)
	OR (NOT busy(1) AND dn3(1).LFBK)
	OR (busy(2) AND dn3(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(1).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_21_OBUF.LFBK));

FDCPE_dn32: FDCPE port map (dn3(2),dn3_D(2),clk,NOT rst_n,'0');
dn3_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_6_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_6_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_14_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_14_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_22_OBUF.LFBK)
	OR (NOT busy(0) AND dn3(2).LFBK)
	OR (NOT busy(1) AND dn3(2).LFBK)
	OR (busy(2) AND dn3(2).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(2).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_22_OBUF.LFBK));

FDCPE_dn33: FDCPE port map (dn3(3),dn3_D(3),clk,NOT rst_n,'0');
dn3_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_7_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_7_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_15_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_15_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_23_OBUF.LFBK)
	OR (NOT busy(0) AND dn3(3).LFBK)
	OR (NOT busy(1) AND dn3(3).LFBK)
	OR (busy(2) AND dn3(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(3).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_23_OBUF.LFBK));

FDCPE_dt10: FDCPE port map (dt1(0),dt1_D(0),clk,NOT rst_n,'0');
dt1_D(0) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(0).PIN)
	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(16).PIN)
	OR (busy(0) AND dt1(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(0).LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(16).PIN));

FDCPE_dt11: FDCPE port map (dt1(1),dt1_D(1),clk,NOT rst_n,'0');
dt1_D(1) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
	OR (busy(0) AND dt1(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(1).LFBK)
	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_17_OBUF.LFBK));

FDCPE_dt12: FDCPE port map (dt1(2),dt1_D(2),clk,NOT rst_n,'0');
dt1_D(2) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
	OR (busy(0) AND dt1(2).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(2).LFBK)
	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
	u_queue/ct(0) AND qdbg_18_OBUF.LFBK));

FDCPE_dt13: FDCPE port map (dt1(3),dt1_D(3),clk,NOT rst_n,'0');
dt1_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(11).PIN)
	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(11).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
	NOT busy(0).LFBK AND qdbg(19).PIN)
	OR (busy(0).LFBK AND dt1(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(3).LFBK)
	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(3).PIN)
	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
	NOT busy(0).LFBK AND qdbg(19).PIN));

FDCPE_dt20: FDCPE port map (dt2(0),dt2_D(0),clk,NOT rst_n,'0');
dt2_D(0) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(16).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(8).PIN)
	OR (NOT busy(0) AND dt2(0).LFBK)
	OR (busy(1) AND dt2(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(0).LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(16).PIN));

FDCPE_dt21: FDCPE port map (dt2(1),dt2_D(1),clk,NOT rst_n,'0');
dt2_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg(1).PIN)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
	OR (NOT busy(0) AND dt2(1).LFBK)
	OR (busy(1) AND dt2(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(1).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_17_OBUF.LFBK));

FDCPE_dt22: FDCPE port map (dt2(2),dt2_D(2),clk,NOT rst_n,'0');
dt2_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
	OR (NOT busy(0) AND dt2(2).LFBK)
	OR (busy(1) AND dt2(2).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(2).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_18_OBUF.LFBK));

FDCPE_dt23: FDCPE port map (dt2(3),dt2_D(3),clk,NOT rst_n,'0');
dt2_D(3) <= ((NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_11_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_19_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(1) AND qdbg_11_OBUF.LFBK)
	OR (NOT busy(0) AND dt2(3).LFBK)
	OR (busy(1) AND dt2(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(3).LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	NOT busy(1) AND u_queue/ct(0) AND qdbg_19_OBUF.LFBK));

FDCPE_dt30: FDCPE port map (dt3(0),dt3_D(0),clk,NOT rst_n,'0');
dt3_D(0) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(0).PIN)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(0).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(8).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(16).PIN)
	OR (NOT busy(0) AND dt3(0).LFBK)
	OR (NOT busy(1) AND dt3(0).LFBK)
	OR (busy(2) AND dt3(0).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(0).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(16).PIN));

FDCPE_dt31: FDCPE port map (dt3(1),dt3_D(1),clk,NOT rst_n,'0');
dt3_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(1).PIN)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(1).PIN)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
	OR (NOT busy(0) AND dt3(1).LFBK)
	OR (NOT busy(1) AND dt3(1).LFBK)
	OR (busy(2) AND dt3(1).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(1).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_17_OBUF.LFBK));

FDCPE_dt32: FDCPE port map (dt3(2),dt3_D(2),clk,NOT rst_n,'0');
dt3_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
	OR (NOT busy(0) AND dt3(2).LFBK)
	OR (NOT busy(1) AND dt3(2).LFBK)
	OR (busy(2) AND dt3(2).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(2).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_18_OBUF.LFBK));

FDCPE_dt33: FDCPE port map (dt3(3),dt3_D(3),clk,NOT rst_n,'0');
dt3_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_3_OBUF.LFBK)
	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_3_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_11_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_11_OBUF.LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_19_OBUF.LFBK)
	OR (NOT busy(0) AND dt3(3).LFBK)
	OR (NOT busy(1) AND dt3(3).LFBK)
	OR (busy(2) AND dt3(3).LFBK)
	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(3).LFBK)
	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_19_OBUF.LFBK));

FDCPE_fifo_re: FDCPE port map (fifo_re,fifo_re_D,clk,NOT rst_n,'0');
fifo_re_D <= ((NOT u_queue/ct(0) AND NOT u_queue/ct(1))
	OR (busy(0) AND busy(1) AND busy(2).LFBK));

FDCPE_ld1: FDCPE port map (ld1,ld1_D,clk,NOT rst_n,'0');
ld1_D <= ((u_queue/ct(0) AND NOT busy(0).LFBK)
	OR (u_queue/ct(1) AND NOT busy(0).LFBK));

FDCPE_ld2: FDCPE port map (ld2,ld2_D,clk,NOT rst_n,'0');
ld2_D <= ((busy(0) AND NOT busy(1) AND u_queue/ct(0))
	OR (busy(0) AND NOT busy(1) AND u_queue/ct(1)));

FDCPE_ld3: FDCPE port map (ld3,ld3_D,clk,NOT rst_n,'0');
ld3_D <= ((busy(0) AND busy(1) AND u_queue/ct(0) AND 
	NOT busy(2).LFBK)
	OR (busy(0) AND busy(1) AND u_queue/ct(1) AND 
	NOT busy(2).LFBK));

FDCPE_num10: FDCPE port map (num1(0),num1_D(0),clk,NOT rst_n,'0');
num1_D(0) <= ((ld1.LFBK AND NOT dn1(0).LFBK)
	OR (NOT ld1.LFBK AND NOT num1_0_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_num11: FDCPE port map (num1(1),num1_D(1),clk,NOT rst_n,'0');
num1_D(1) <= ((NOT dn1(1) AND ld1.LFBK)
	OR (NOT ld1.LFBK AND NOT num1_1_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_num12: FDCPE port map (num1(2),num1_D(2),clk,NOT rst_n,'0');
num1_D(2) <= ((NOT dn1(2) AND ld1.LFBK)
	OR (NOT ld1.LFBK AND NOT num1_2_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_num13: FDCPE port map (num1(3),num1_D(3),clk,NOT rst_n,'0');
num1_D(3) <= ((NOT dn1(3) AND ld1.LFBK)
	OR (NOT ld1.LFBK AND NOT num1_3_OBUF.LFBK)
	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));

FDCPE_num20: FDCPE port map (num2(0),num2_D(0),clk,NOT rst_n,'0');
num2_D(0) <= ((ld2 AND NOT dn2(0))
	OR (NOT ld2 AND NOT num2_0_OBUF.LFBK)
	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));

FDCPE_num21: FDCPE port map (num2(1),num2_D(1),clk,NOT rst_n,'0');
num2_D(1) <= ((ld2 AND NOT dn2(1))
	OR (NOT ld2 AND NOT num2_1_OBUF.LFBK)
	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));

FDCPE_num22: FDCPE port map (num2(2),num2_D(2),clk,NOT rst_n,'0');
num2_D(2) <= ((ld2 AND NOT dn2(2))
	OR (NOT ld2 AND NOT num2_2_OBUF.LFBK)
	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));

FDCPE_num23: FDCPE port map (num2(3),num2_D(3),clk,NOT rst_n,'0');
num2_D(3) <= ((ld2 AND NOT dn2(3))
	OR (NOT ld2 AND NOT num2_3_OBUF.LFBK)
	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));

FDCPE_num30: FDCPE port map (num3(0),num3_D(0),clk,NOT rst_n,'0');
num3_D(0) <= ((NOT dn3(0) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND NOT num3_0_OBUF.LFBK)
	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));

FDCPE_num31: FDCPE port map (num3(1),num3_D(1),clk,NOT rst_n,'0');
num3_D(1) <= ((NOT dn3(1) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND NOT num3_1_OBUF.LFBK)
	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));

FDCPE_num32: FDCPE port map (num3(2),num3_D(2),clk,NOT rst_n,'0');
num3_D(2) <= ((NOT dn3(2) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND NOT num3_2_OBUF.LFBK)
	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));

FDCPE_num33: FDCPE port map (num3(3),num3_D(3),clk,NOT rst_n,'0');
num3_D(3) <= ((NOT dn3(3) AND ld3.LFBK)
	OR (NOT ld3.LFBK AND NOT num3_3_OBUF.LFBK)
	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));

FTCPE_qdbg0: FTCPE port map (qdbg(0),qdbg_T(0),clk,NOT rst_n,'0');
qdbg_T(0) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(0) AND 
	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(0) AND 
	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_time(0) AND 
	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(0) AND 
	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));

FTCPE_qdbg1: FTCPE port map (qdbg(1),qdbg_T(1),clk,NOT rst_n,'0');
qdbg_T(1) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK));

FTCPE_qdbg2: FTCPE port map (qdbg(2),qdbg_T(2),clk,NOT rst_n,'0');
qdbg_T(2) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK));

FTCPE_qdbg3: FTCPE port map (qdbg(3),qdbg_T(3),clk,NOT rst_n,'0');
qdbg_T(3) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK));

FTCPE_qdbg4: FTCPE port map (qdbg(4),qdbg_T(4),clk,NOT rst_n,'0');
qdbg_T(4) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK));

FTCPE_qdbg5: FTCPE port map (qdbg(5),qdbg_T(5),clk,NOT rst_n,'0');
qdbg_T(5) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK));

FTCPE_qdbg6: FTCPE port map (qdbg(6),qdbg_T(6),clk,NOT rst_n,'0');
qdbg_T(6) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK));

FTCPE_qdbg7: FTCPE port map (qdbg(7),qdbg_T(7),clk,NOT rst_n,'0');
qdbg_T(7) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK));

FTCPE_qdbg8: FTCPE port map (qdbg(8),qdbg_T(8),clk,NOT rst_n,'0');
qdbg_T(8) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(0) AND NOT qdbg_8_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(0) AND NOT qdbg_8_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(0) AND qdbg_8_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(0) AND qdbg_8_OBUF.LFBK));

FTCPE_qdbg9: FTCPE port map (qdbg(9),qdbg_T(9),clk,NOT rst_n,'0');
qdbg_T(9) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK));

FTCPE_qdbg10: FTCPE port map (qdbg(10),qdbg_T(10),clk,NOT rst_n,'0');
qdbg_T(10) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_10_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_10_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_10_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_10_OBUF.LFBK));

FTCPE_qdbg11: FTCPE port map (qdbg(11),qdbg_T(11),clk,NOT rst_n,'0');
qdbg_T(11) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK));

FTCPE_qdbg12: FTCPE port map (qdbg(12),qdbg_T(12),clk,NOT rst_n,'0');
qdbg_T(12) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK));

FTCPE_qdbg13: FTCPE port map (qdbg(13),qdbg_T(13),clk,NOT rst_n,'0');
qdbg_T(13) <= ((in_valid AND NOT u_queue/ct(0) AND in_num(1) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_13_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_num(1) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_13_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND in_num(1) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_13_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_num(1) AND 
	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_13_OBUF.LFBK));

FTCPE_qdbg14: FTCPE port map (qdbg(14),qdbg_T(14),clk,NOT rst_n,'0');
qdbg_T(14) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK));

FTCPE_qdbg15: FTCPE port map (qdbg(15),qdbg_T(15),clk,NOT rst_n,'0');
qdbg_T(15) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK)
	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK));

FTCPE_qdbg16: FTCPE port map (qdbg(16),qdbg_T(16),clk,NOT rst_n,'0');
qdbg_T(16) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	in_time(0) AND NOT qdbg_16_OBUF.LFBK AND NOT u_queue/ct(0).LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	in_time(0) AND NOT qdbg_16_OBUF.LFBK AND NOT u_queue/ct(1).LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT in_time(0) AND qdbg_16_OBUF.LFBK AND NOT u_queue/ct(0).LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT in_time(0) AND qdbg_16_OBUF.LFBK AND NOT u_queue/ct(1).LFBK));

FTCPE_qdbg17: FTCPE port map (qdbg(17),qdbg_T(17),clk,NOT rst_n,'0');
qdbg_T(17) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK));

FTCPE_qdbg18: FTCPE port map (qdbg(18),qdbg_T(18),clk,NOT rst_n,'0');
qdbg_T(18) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_18_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_18_OBUF.LFBK));

FTCPE_qdbg19: FTCPE port map (qdbg(19),qdbg_T(19),clk,NOT rst_n,'0');
qdbg_T(19) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK));

FTCPE_qdbg20: FTCPE port map (qdbg(20),qdbg_T(20),clk,NOT rst_n,'0');
qdbg_T(20) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK));

FTCPE_qdbg21: FTCPE port map (qdbg(21),qdbg_T(21),clk,NOT rst_n,'0');
qdbg_T(21) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK));

FTCPE_qdbg22: FTCPE port map (qdbg(22),qdbg_T(22),clk,NOT rst_n,'0');
qdbg_T(22) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK));

FTCPE_qdbg23: FTCPE port map (qdbg(23),qdbg_T(23),clk,NOT rst_n,'0');
qdbg_T(23) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK)
	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK));

FTCPE_u_queue/ct0: FTCPE port map (u_queue/ct(0),u_queue/ct_T(0),clk,NOT rst_n,'0');
u_queue/ct_T(0) <= ((NOT in_valid AND NOT fifo_re)
	OR (NOT in_valid AND NOT u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK)
	OR (NOT fifo_re AND u_queue/ct(0).LFBK AND 
	u_queue/ct(1).LFBK)
	OR (in_valid AND fifo_re AND u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK)
	OR (in_valid AND fifo_re AND NOT u_queue/ct(0).LFBK AND 
	u_queue/ct(1).LFBK));

FTCPE_u_queue/ct1: FTCPE port map (u_queue/ct(1),u_queue/ct_T(1),clk,NOT rst_n,'0');
u_queue/ct_T(1) <= ((in_valid AND NOT fifo_re AND u_queue/ct(0).LFBK AND 
	NOT u_queue/ct(1).LFBK)
	OR (NOT in_valid AND fifo_re AND NOT u_queue/ct(0).LFBK AND 
	u_queue/ct(1).LFBK));

FTCPE_u_queue/hd0: FTCPE port map (u_queue/hd(0),u_queue/hd_T(0),clk,NOT rst_n,'0');
u_queue/hd_T(0) <= ((NOT fifo_re)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
	OR (u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));

FTCPE_u_queue/hd1: FTCPE port map (u_queue/hd(1),u_queue/hd_T(1),clk,NOT rst_n,'0');
u_queue/hd_T(1) <= ((NOT fifo_re)
	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
	OR (NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));

FTCPE_u_queue/tl0: FTCPE port map (u_queue/tl(0),u_queue/tl_T(0),clk,NOT rst_n,'0');
u_queue/tl_T(0) <= ((NOT in_valid)
	OR (u_queue/ct(0) AND u_queue/ct(1))
	OR (NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));

FTCPE_u_queue/tl1: FTCPE port map (u_queue/tl(1),u_queue/tl_T(1),clk,NOT rst_n,'0');
u_queue/tl_T(1) <= ((NOT in_valid)
	OR (u_queue/ct(0) AND u_queue/ct(1))
	OR (NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                       XC95108-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clk1<0>                          43 TIE                           
  2 clk1<2>                          44 in_valid                      
  3 clk1<3>                          45 qdbg<17>                      
  4 TIE                              46 TIE                           
  5 num1<0>                          47 in_num<2>                     
  6 num1<1>                          48 in_num<1>                     
  7 num1<2>                          49 GND                           
  8 GND                              50 qdbg<4>                       
  9 clk                              51 TIE                           
 10 TIE                              52 TIE                           
 11 num1<3>                          53 in_time<1>                    
 12 TIE                              54 qdbg<9>                       
 13 clk1<1>                          55 TIE                           
 14 in_time<0>                       56 in_time<3>                    
 15 clk3<0>                          57 qdbg<10>                      
 16 GND                              58 qdbg<11>                      
 17 clk3<2>                          59 TDO                           
 18 qdbg<0>                          60 GND                           
 19 qdbg<13>                         61 qdbg<12>                      
 20 clk3<3>                          62 qdbg<18>                      
 21 num3<0>                          63 qdbg<19>                      
 22 VCC                              64 VCC                           
 23 num3<1>                          65 qdbg<20>                      
 24 num3<2>                          66 qdbg<2>                       
 25 num3<3>                          67 qdbg<3>                       
 26 in_num<3>                        68 qdbg<8>                       
 27 GND                              69 in_time<2>                    
 28 TDI                              70 in_num<0>                     
 29 TMS                              71 clk2<1>                       
 30 TCK                              72 clk2<0>                       
 31 clk3<1>                          73 VCC                           
 32 qdbg<14>                         74 rst_n                         
 33 qdbg<15>                         75 clk2<2>                       
 34 qdbg<1>                          76 TIE                           
 35 qdbg<21>                         77 TIE                           
 36 qdbg<22>                         78 VCC                           
 37 qdbg<23>                         79 qdbg<16>                      
 38 VCC                              80 clk2<3>                       
 39 qdbg<5>                          81 num2<0>                       
 40 qdbg<6>                          82 num2<1>                       
 41 qdbg<7>                          83 num2<2>                       
 42 GND                              84 num2<3>                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
