
ECE 455 Project 1 Functional.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007080  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08007210  08007210  00017210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073e4  080073e4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080073e4  080073e4  000173e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073ec  080073ec  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073ec  080073ec  000173ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073f0  080073f0  000173f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080073f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          000041e8  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004254  20004254  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000df29  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028d4  00000000  00000000  0002e008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d98  00000000  00000000  000308e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a3e  00000000  00000000  00031678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002402e  00000000  00000000  000320b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f9e2  00000000  00000000  000560e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d99d9  00000000  00000000  00065ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004190  00000000  00000000  0013f4a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00143630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071f8 	.word	0x080071f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080071f8 	.word	0x080071f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b970 	b.w	8000da4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	460f      	mov	r7, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4694      	mov	ip, r2
 8000af0:	d965      	bls.n	8000bbe <__udivmoddi4+0xe2>
 8000af2:	fab2 f382 	clz	r3, r2
 8000af6:	b143      	cbz	r3, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000afc:	f1c3 0220 	rsb	r2, r3, #32
 8000b00:	409f      	lsls	r7, r3
 8000b02:	fa20 f202 	lsr.w	r2, r0, r2
 8000b06:	4317      	orrs	r7, r2
 8000b08:	409c      	lsls	r4, r3
 8000b0a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b0e:	fa1f f58c 	uxth.w	r5, ip
 8000b12:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b16:	0c22      	lsrs	r2, r4, #16
 8000b18:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b1c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b20:	fb01 f005 	mul.w	r0, r1, r5
 8000b24:	4290      	cmp	r0, r2
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b28:	eb1c 0202 	adds.w	r2, ip, r2
 8000b2c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b30:	f080 811c 	bcs.w	8000d6c <__udivmoddi4+0x290>
 8000b34:	4290      	cmp	r0, r2
 8000b36:	f240 8119 	bls.w	8000d6c <__udivmoddi4+0x290>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	4462      	add	r2, ip
 8000b3e:	1a12      	subs	r2, r2, r0
 8000b40:	b2a4      	uxth	r4, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b4e:	fb00 f505 	mul.w	r5, r0, r5
 8000b52:	42a5      	cmp	r5, r4
 8000b54:	d90a      	bls.n	8000b6c <__udivmoddi4+0x90>
 8000b56:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5e:	f080 8107 	bcs.w	8000d70 <__udivmoddi4+0x294>
 8000b62:	42a5      	cmp	r5, r4
 8000b64:	f240 8104 	bls.w	8000d70 <__udivmoddi4+0x294>
 8000b68:	4464      	add	r4, ip
 8000b6a:	3802      	subs	r0, #2
 8000b6c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b70:	1b64      	subs	r4, r4, r5
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11e      	cbz	r6, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40dc      	lsrs	r4, r3
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d908      	bls.n	8000b98 <__udivmoddi4+0xbc>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	f000 80ed 	beq.w	8000d66 <__udivmoddi4+0x28a>
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b92:	4608      	mov	r0, r1
 8000b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b98:	fab3 f183 	clz	r1, r3
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	d149      	bne.n	8000c34 <__udivmoddi4+0x158>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	d302      	bcc.n	8000baa <__udivmoddi4+0xce>
 8000ba4:	4282      	cmp	r2, r0
 8000ba6:	f200 80f8 	bhi.w	8000d9a <__udivmoddi4+0x2be>
 8000baa:	1a84      	subs	r4, r0, r2
 8000bac:	eb65 0203 	sbc.w	r2, r5, r3
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4617      	mov	r7, r2
 8000bb4:	2e00      	cmp	r6, #0
 8000bb6:	d0e2      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bbc:	e7df      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bbe:	b902      	cbnz	r2, 8000bc2 <__udivmoddi4+0xe6>
 8000bc0:	deff      	udf	#255	; 0xff
 8000bc2:	fab2 f382 	clz	r3, r2
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8090 	bne.w	8000cec <__udivmoddi4+0x210>
 8000bcc:	1a8a      	subs	r2, r1, r2
 8000bce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd2:	fa1f fe8c 	uxth.w	lr, ip
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bdc:	fb07 2015 	mls	r0, r7, r5, r2
 8000be0:	0c22      	lsrs	r2, r4, #16
 8000be2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000be6:	fb0e f005 	mul.w	r0, lr, r5
 8000bea:	4290      	cmp	r0, r2
 8000bec:	d908      	bls.n	8000c00 <__udivmoddi4+0x124>
 8000bee:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x122>
 8000bf8:	4290      	cmp	r0, r2
 8000bfa:	f200 80cb 	bhi.w	8000d94 <__udivmoddi4+0x2b8>
 8000bfe:	4645      	mov	r5, r8
 8000c00:	1a12      	subs	r2, r2, r0
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c08:	fb07 2210 	mls	r2, r7, r0, r2
 8000c0c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c10:	fb0e fe00 	mul.w	lr, lr, r0
 8000c14:	45a6      	cmp	lr, r4
 8000c16:	d908      	bls.n	8000c2a <__udivmoddi4+0x14e>
 8000c18:	eb1c 0404 	adds.w	r4, ip, r4
 8000c1c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c20:	d202      	bcs.n	8000c28 <__udivmoddi4+0x14c>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f200 80bb 	bhi.w	8000d9e <__udivmoddi4+0x2c2>
 8000c28:	4610      	mov	r0, r2
 8000c2a:	eba4 040e 	sub.w	r4, r4, lr
 8000c2e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c32:	e79f      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c34:	f1c1 0720 	rsb	r7, r1, #32
 8000c38:	408b      	lsls	r3, r1
 8000c3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c42:	fa05 f401 	lsl.w	r4, r5, r1
 8000c46:	fa20 f307 	lsr.w	r3, r0, r7
 8000c4a:	40fd      	lsrs	r5, r7
 8000c4c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c50:	4323      	orrs	r3, r4
 8000c52:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c5e:	0c1c      	lsrs	r4, r3, #16
 8000c60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c64:	fb08 f50e 	mul.w	r5, r8, lr
 8000c68:	42a5      	cmp	r5, r4
 8000c6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c72:	d90b      	bls.n	8000c8c <__udivmoddi4+0x1b0>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c7c:	f080 8088 	bcs.w	8000d90 <__udivmoddi4+0x2b4>
 8000c80:	42a5      	cmp	r5, r4
 8000c82:	f240 8085 	bls.w	8000d90 <__udivmoddi4+0x2b4>
 8000c86:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8a:	4464      	add	r4, ip
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	b29d      	uxth	r5, r3
 8000c90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c94:	fb09 4413 	mls	r4, r9, r3, r4
 8000c98:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c9c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x1da>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cac:	d26c      	bcs.n	8000d88 <__udivmoddi4+0x2ac>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	d96a      	bls.n	8000d88 <__udivmoddi4+0x2ac>
 8000cb2:	3b02      	subs	r3, #2
 8000cb4:	4464      	add	r4, ip
 8000cb6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cba:	fba3 9502 	umull	r9, r5, r3, r2
 8000cbe:	eba4 040e 	sub.w	r4, r4, lr
 8000cc2:	42ac      	cmp	r4, r5
 8000cc4:	46c8      	mov	r8, r9
 8000cc6:	46ae      	mov	lr, r5
 8000cc8:	d356      	bcc.n	8000d78 <__udivmoddi4+0x29c>
 8000cca:	d053      	beq.n	8000d74 <__udivmoddi4+0x298>
 8000ccc:	b156      	cbz	r6, 8000ce4 <__udivmoddi4+0x208>
 8000cce:	ebb0 0208 	subs.w	r2, r0, r8
 8000cd2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cd6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cda:	40ca      	lsrs	r2, r1
 8000cdc:	40cc      	lsrs	r4, r1
 8000cde:	4317      	orrs	r7, r2
 8000ce0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cec:	f1c3 0120 	rsb	r1, r3, #32
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cf8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cfc:	409d      	lsls	r5, r3
 8000cfe:	432a      	orrs	r2, r5
 8000d00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d04:	fa1f fe8c 	uxth.w	lr, ip
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d10:	0c11      	lsrs	r1, r2, #16
 8000d12:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d16:	fb00 f50e 	mul.w	r5, r0, lr
 8000d1a:	428d      	cmp	r5, r1
 8000d1c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x258>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d2a:	d22f      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d2c:	428d      	cmp	r5, r1
 8000d2e:	d92d      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d30:	3802      	subs	r0, #2
 8000d32:	4461      	add	r1, ip
 8000d34:	1b49      	subs	r1, r1, r5
 8000d36:	b292      	uxth	r2, r2
 8000d38:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d3c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d44:	fb05 f10e 	mul.w	r1, r5, lr
 8000d48:	4291      	cmp	r1, r2
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x282>
 8000d4c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d50:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d54:	d216      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000d56:	4291      	cmp	r1, r2
 8000d58:	d914      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000d5a:	3d02      	subs	r5, #2
 8000d5c:	4462      	add	r2, ip
 8000d5e:	1a52      	subs	r2, r2, r1
 8000d60:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d64:	e738      	b.n	8000bd8 <__udivmoddi4+0xfc>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e708      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000d6c:	4639      	mov	r1, r7
 8000d6e:	e6e6      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d70:	4610      	mov	r0, r2
 8000d72:	e6fb      	b.n	8000b6c <__udivmoddi4+0x90>
 8000d74:	4548      	cmp	r0, r9
 8000d76:	d2a9      	bcs.n	8000ccc <__udivmoddi4+0x1f0>
 8000d78:	ebb9 0802 	subs.w	r8, r9, r2
 8000d7c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d80:	3b01      	subs	r3, #1
 8000d82:	e7a3      	b.n	8000ccc <__udivmoddi4+0x1f0>
 8000d84:	4645      	mov	r5, r8
 8000d86:	e7ea      	b.n	8000d5e <__udivmoddi4+0x282>
 8000d88:	462b      	mov	r3, r5
 8000d8a:	e794      	b.n	8000cb6 <__udivmoddi4+0x1da>
 8000d8c:	4640      	mov	r0, r8
 8000d8e:	e7d1      	b.n	8000d34 <__udivmoddi4+0x258>
 8000d90:	46d0      	mov	r8, sl
 8000d92:	e77b      	b.n	8000c8c <__udivmoddi4+0x1b0>
 8000d94:	3d02      	subs	r5, #2
 8000d96:	4462      	add	r2, ip
 8000d98:	e732      	b.n	8000c00 <__udivmoddi4+0x124>
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e70a      	b.n	8000bb4 <__udivmoddi4+0xd8>
 8000d9e:	4464      	add	r4, ip
 8000da0:	3802      	subs	r0, #2
 8000da2:	e742      	b.n	8000c2a <__udivmoddi4+0x14e>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4a07      	ldr	r2, [pc, #28]	; (8000dd4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000db8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <vApplicationGetIdleTaskMemory+0x30>)
 8000dbe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000dc6:	bf00      	nop
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000088 	.word	0x20000088
 8000dd8:	200000dc 	.word	0x200000dc

08000ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	b0ba      	sub	sp, #232	; 0xe8
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de2:	f000 fedb 	bl	8001b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de6:	f000 f8f5 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dea:	f000 f9e5 	bl	80011b8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000dee:	f000 f9ad 	bl	800114c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000df2:	f000 f959 	bl	80010a8 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of cars_array_mutex */
  osMutexDef(cars_array_mutex);
 8000df6:	2300      	movs	r3, #0
 8000df8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  cars_array_mutexHandle = osMutexCreate(osMutex(cars_array_mutex));
 8000e02:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 fb20 	bl	800344c <osMutexCreate>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	4a5f      	ldr	r2, [pc, #380]	; (8000f8c <main+0x1b0>)
 8000e10:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_rate_mutex */
  osMutexDef(traffic_rate_mutex);
 8000e12:	2300      	movs	r3, #0
 8000e14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e18:	2300      	movs	r3, #0
 8000e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  traffic_rate_mutexHandle = osMutexCreate(osMutex(traffic_rate_mutex));
 8000e1e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000e22:	4618      	mov	r0, r3
 8000e24:	f002 fb12 	bl	800344c <osMutexCreate>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4a59      	ldr	r2, [pc, #356]	; (8000f90 <main+0x1b4>)
 8000e2c:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_mutex */
  osMutexDef(light_status_mutex);
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  light_status_mutexHandle = osMutexCreate(osMutex(light_status_mutex));
 8000e3a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f002 fb04 	bl	800344c <osMutexCreate>
 8000e44:	4603      	mov	r3, r0
 8000e46:	4a53      	ldr	r2, [pc, #332]	; (8000f94 <main+0x1b8>)
 8000e48:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of traffic_queue_1 */
  osMessageQDef(traffic_queue_1, 16, uint16_t);
 8000e4a:	4b53      	ldr	r3, [pc, #332]	; (8000f98 <main+0x1bc>)
 8000e4c:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8000e50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_1Handle = osMessageCreate(osMessageQ(traffic_queue_1), NULL);
 8000e56:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f002 fbee 	bl	800363e <osMessageCreate>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a4d      	ldr	r2, [pc, #308]	; (8000f9c <main+0x1c0>)
 8000e66:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_queue_2 */
  osMessageQDef(traffic_queue_2, 16, uint16_t);
 8000e68:	4b4b      	ldr	r3, [pc, #300]	; (8000f98 <main+0x1bc>)
 8000e6a:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8000e6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_2Handle = osMessageCreate(osMessageQ(traffic_queue_2), NULL);
 8000e74:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f002 fbdf 	bl	800363e <osMessageCreate>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a47      	ldr	r2, [pc, #284]	; (8000fa0 <main+0x1c4>)
 8000e84:	6013      	str	r3, [r2, #0]

  /* definition and creation of cars_array_queue */
  osMailQDef(cars_array_queue, 16, uint16_t);
 8000e86:	2310      	movs	r3, #16
 8000e88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8000e92:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000e96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  cars_array_queueHandle = osMailCreate(osMailQ(cars_array_queue), NULL);
 8000e9a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f002 fca9 	bl	80037f8 <osMailCreate>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a3e      	ldr	r2, [pc, #248]	; (8000fa4 <main+0x1c8>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_queue */
  osMessageQDef(light_status_queue, 16, uint16_t);
 8000eac:	4b3a      	ldr	r3, [pc, #232]	; (8000f98 <main+0x1bc>)
 8000eae:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000eb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  light_status_queueHandle = osMessageCreate(osMessageQ(light_status_queue), NULL);
 8000eb8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fbbd 	bl	800363e <osMessageCreate>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a38      	ldr	r2, [pc, #224]	; (8000fa8 <main+0x1cc>)
 8000ec8:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000eca:	4b38      	ldr	r3, [pc, #224]	; (8000fac <main+0x1d0>)
 8000ecc:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000ed0:	461d      	mov	r5, r3
 8000ed2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ed6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000eda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ede:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 fa51 	bl	800338c <osThreadCreate>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4a30      	ldr	r2, [pc, #192]	; (8000fb0 <main+0x1d4>)
 8000eee:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_generat */
  osThreadDef(traffic_generat, TrafficGeneration, osPriorityIdle, 0, 128);
 8000ef0:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <main+0x1d8>)
 8000ef2:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000ef6:	461d      	mov	r5, r3
 8000ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000efc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  traffic_generatHandle = osThreadCreate(osThread(traffic_generat), NULL);
 8000f04:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 fa3e 	bl	800338c <osThreadCreate>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a29      	ldr	r2, [pc, #164]	; (8000fb8 <main+0x1dc>)
 8000f14:	6013      	str	r3, [r2, #0]

  /* definition and creation of adjust_flow */
  osThreadDef(adjust_flow, AdjustFlow, osPriorityIdle, 0, 128);
 8000f16:	4b29      	ldr	r3, [pc, #164]	; (8000fbc <main+0x1e0>)
 8000f18:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000f1c:	461d      	mov	r5, r3
 8000f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adjust_flowHandle = osThreadCreate(osThread(adjust_flow), NULL);
 8000f2a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f002 fa2b 	bl	800338c <osThreadCreate>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <main+0x1e4>)
 8000f3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_state */
  osThreadDef(light_state, LightState, osPriorityIdle, 0, 128);
 8000f3c:	4b21      	ldr	r3, [pc, #132]	; (8000fc4 <main+0x1e8>)
 8000f3e:	f107 0420 	add.w	r4, r7, #32
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  light_stateHandle = osThreadCreate(osThread(light_state), NULL);
 8000f50:	f107 0320 	add.w	r3, r7, #32
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f002 fa18 	bl	800338c <osThreadCreate>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4a1a      	ldr	r2, [pc, #104]	; (8000fc8 <main+0x1ec>)
 8000f60:	6013      	str	r3, [r2, #0]

  /* definition and creation of sys_manage */
  osThreadDef(sys_manage, SysManage, osPriorityIdle, 0, 128);
 8000f62:	4b1a      	ldr	r3, [pc, #104]	; (8000fcc <main+0x1f0>)
 8000f64:	1d3c      	adds	r4, r7, #4
 8000f66:	461d      	mov	r5, r3
 8000f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sys_manageHandle = osThreadCreate(osThread(sys_manage), NULL);
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f002 fa07 	bl	800338c <osThreadCreate>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <main+0x1f4>)
 8000f82:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f84:	f002 f9fb 	bl	800337e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000f88:	e7fe      	b.n	8000f88 <main+0x1ac>
 8000f8a:	bf00      	nop
 8000f8c:	200003a0 	.word	0x200003a0
 8000f90:	200003a4 	.word	0x200003a4
 8000f94:	200003a8 	.word	0x200003a8
 8000f98:	08007210 	.word	0x08007210
 8000f9c:	20000390 	.word	0x20000390
 8000fa0:	20000394 	.word	0x20000394
 8000fa4:	20000398 	.word	0x20000398
 8000fa8:	2000039c 	.word	0x2000039c
 8000fac:	0800722c 	.word	0x0800722c
 8000fb0:	2000037c 	.word	0x2000037c
 8000fb4:	08007258 	.word	0x08007258
 8000fb8:	20000380 	.word	0x20000380
 8000fbc:	08007280 	.word	0x08007280
 8000fc0:	20000384 	.word	0x20000384
 8000fc4:	080072a8 	.word	0x080072a8
 8000fc8:	20000388 	.word	0x20000388
 8000fcc:	080072d0 	.word	0x080072d0
 8000fd0:	2000038c 	.word	0x2000038c

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b094      	sub	sp, #80	; 0x50
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	2230      	movs	r2, #48	; 0x30
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f005 fa23 	bl	800642e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <SystemClock_Config+0xcc>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	4a27      	ldr	r2, [pc, #156]	; (80010a0 <SystemClock_Config+0xcc>)
 8001002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001006:	6413      	str	r3, [r2, #64]	; 0x40
 8001008:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <SystemClock_Config+0xcc>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <SystemClock_Config+0xd0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <SystemClock_Config+0xd0>)
 800101e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <SystemClock_Config+0xd0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001030:	2301      	movs	r3, #1
 8001032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001034:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001038:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103a:	2302      	movs	r3, #2
 800103c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800103e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001042:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001044:	2308      	movs	r3, #8
 8001046:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001048:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800104c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800104e:	2302      	movs	r3, #2
 8001050:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001052:	2307      	movs	r3, #7
 8001054:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001056:	f107 0320 	add.w	r3, r7, #32
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fc78 	bl	8002950 <HAL_RCC_OscConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001066:	f000 fbb7 	bl	80017d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106a:	230f      	movs	r3, #15
 800106c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106e:	2302      	movs	r3, #2
 8001070:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001076:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800107a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800107c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001080:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	2105      	movs	r1, #5
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fed9 	bl	8002e40 <HAL_RCC_ClockConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001094:	f000 fba0 	bl	80017d8 <Error_Handler>
  }
}
 8001098:	bf00      	nop
 800109a:	3750      	adds	r7, #80	; 0x50
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40007000 	.word	0x40007000

080010a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ae:	463b      	mov	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ba:	4b21      	ldr	r3, [pc, #132]	; (8001140 <MX_ADC1_Init+0x98>)
 80010bc:	4a21      	ldr	r2, [pc, #132]	; (8001144 <MX_ADC1_Init+0x9c>)
 80010be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c0:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <MX_ADC1_Init+0x98>)
 80010c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_ADC1_Init+0x98>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <MX_ADC1_Init+0x98>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_ADC1_Init+0x98>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <MX_ADC1_Init+0x98>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <MX_ADC1_Init+0x98>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <MX_ADC1_Init+0x98>)
 80010ea:	4a17      	ldr	r2, [pc, #92]	; (8001148 <MX_ADC1_Init+0xa0>)
 80010ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <MX_ADC1_Init+0x98>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <MX_ADC1_Init+0x98>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <MX_ADC1_Init+0x98>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <MX_ADC1_Init+0x98>)
 8001104:	2201      	movs	r2, #1
 8001106:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001108:	480d      	ldr	r0, [pc, #52]	; (8001140 <MX_ADC1_Init+0x98>)
 800110a:	f000 fdb9 	bl	8001c80 <HAL_ADC_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001114:	f000 fb60 	bl	80017d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001118:	230d      	movs	r3, #13
 800111a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800111c:	2301      	movs	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001124:	463b      	mov	r3, r7
 8001126:	4619      	mov	r1, r3
 8001128:	4805      	ldr	r0, [pc, #20]	; (8001140 <MX_ADC1_Init+0x98>)
 800112a:	f000 ff57 	bl	8001fdc <HAL_ADC_ConfigChannel>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001134:	f000 fb50 	bl	80017d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001138:	bf00      	nop
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200002dc 	.word	0x200002dc
 8001144:	40012000 	.word	0x40012000
 8001148:	0f000001 	.word	0x0f000001

0800114c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001150:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001152:	4a18      	ldr	r2, [pc, #96]	; (80011b4 <MX_SPI1_Init+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001158:	f44f 7282 	mov.w	r2, #260	; 0x104
 800115c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_SPI1_Init+0x64>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001172:	2200      	movs	r2, #0
 8001174:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800117c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_SPI1_Init+0x64>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001190:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_SPI1_Init+0x64>)
 8001198:	220a      	movs	r2, #10
 800119a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_SPI1_Init+0x64>)
 800119e:	f002 f83b 	bl	8003218 <HAL_SPI_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011a8:	f000 fb16 	bl	80017d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000324 	.word	0x20000324
 80011b4:	40013000 	.word	0x40013000

080011b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	; 0x28
 80011bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b46      	ldr	r3, [pc, #280]	; (80012ec <MX_GPIO_Init+0x134>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a45      	ldr	r2, [pc, #276]	; (80012ec <MX_GPIO_Init+0x134>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b43      	ldr	r3, [pc, #268]	; (80012ec <MX_GPIO_Init+0x134>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b3f      	ldr	r3, [pc, #252]	; (80012ec <MX_GPIO_Init+0x134>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a3e      	ldr	r2, [pc, #248]	; (80012ec <MX_GPIO_Init+0x134>)
 80011f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b3c      	ldr	r3, [pc, #240]	; (80012ec <MX_GPIO_Init+0x134>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	4b38      	ldr	r3, [pc, #224]	; (80012ec <MX_GPIO_Init+0x134>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a37      	ldr	r2, [pc, #220]	; (80012ec <MX_GPIO_Init+0x134>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b35      	ldr	r3, [pc, #212]	; (80012ec <MX_GPIO_Init+0x134>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b31      	ldr	r3, [pc, #196]	; (80012ec <MX_GPIO_Init+0x134>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a30      	ldr	r2, [pc, #192]	; (80012ec <MX_GPIO_Init+0x134>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b2e      	ldr	r3, [pc, #184]	; (80012ec <MX_GPIO_Init+0x134>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <MX_GPIO_Init+0x134>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a29      	ldr	r2, [pc, #164]	; (80012ec <MX_GPIO_Init+0x134>)
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <MX_GPIO_Init+0x134>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 800125a:	2200      	movs	r2, #0
 800125c:	f240 11c7 	movw	r1, #455	; 0x1c7
 8001260:	4823      	ldr	r0, [pc, #140]	; (80012f0 <MX_GPIO_Init+0x138>)
 8001262:	f001 fb5b 	bl	800291c <HAL_GPIO_WritePin>
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800126c:	4821      	ldr	r0, [pc, #132]	; (80012f4 <MX_GPIO_Init+0x13c>)
 800126e:	f001 fb55 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Red_Light_Pin Amber_Light_Pin Green_Light_Pin Shift_Reg_Data_Pin
                           Shift_Reg_Clock_Pin Shift_Reg_Reset_Pin */
  GPIO_InitStruct.Pin = Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 8001272:	f240 13c7 	movw	r3, #455	; 0x1c7
 8001276:	617b      	str	r3, [r7, #20]
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2300      	movs	r3, #0
 8001282:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	4819      	ldr	r0, [pc, #100]	; (80012f0 <MX_GPIO_Init+0x138>)
 800128c:	f001 f9aa 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001290:	2304      	movs	r3, #4
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001294:	2300      	movs	r3, #0
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4815      	ldr	r0, [pc, #84]	; (80012f8 <MX_GPIO_Init+0x140>)
 80012a4:	f001 f99e 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 80012a8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b6:	2300      	movs	r3, #0
 80012b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	480c      	ldr	r0, [pc, #48]	; (80012f4 <MX_GPIO_Init+0x13c>)
 80012c2:	f001 f98f 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4804      	ldr	r0, [pc, #16]	; (80012f0 <MX_GPIO_Init+0x138>)
 80012de:	f001 f981 	bl	80025e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	; 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020800 	.word	0x40020800
 80012f4:	40020c00 	.word	0x40020c00
 80012f8:	40020400 	.word	0x40020400

080012fc <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f002 f88d 	bl	8003424 <osDelay>
 800130a:	e7fb      	b.n	8001304 <StartDefaultTask+0x8>

0800130c <TrafficGeneration>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TrafficGeneration */
void TrafficGeneration(void const * argument)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TrafficGeneration */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f002 f885 	bl	8003424 <osDelay>
 800131a:	e7fb      	b.n	8001314 <TrafficGeneration+0x8>

0800131c <AdjustFlow>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_AdjustFlow */
void AdjustFlow(void const * argument)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AdjustFlow */
	int raw = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
	float scaled = 0;
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		HAL_ADC_Start(&hadc1);
 800132e:	4827      	ldr	r0, [pc, #156]	; (80013cc <AdjustFlow+0xb0>)
 8001330:	f000 fcea 	bl	8001d08 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	4824      	ldr	r0, [pc, #144]	; (80013cc <AdjustFlow+0xb0>)
 800133a:	f000 fdb7 	bl	8001eac <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);
 800133e:	4823      	ldr	r0, [pc, #140]	; (80013cc <AdjustFlow+0xb0>)
 8001340:	f000 fe3f 	bl	8001fc2 <HAL_ADC_GetValue>
 8001344:	4603      	mov	r3, r0
 8001346:	60bb      	str	r3, [r7, #8]
		if(raw > 2400){
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 800134e:	dd03      	ble.n	8001358 <AdjustFlow+0x3c>
			scaled = 1;
 8001350:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	e00f      	b.n	8001378 <AdjustFlow+0x5c>
		} else {
			scaled = raw / 2400.0;
 8001358:	68b8      	ldr	r0, [r7, #8]
 800135a:	f7ff f8db 	bl	8000514 <__aeabi_i2d>
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <AdjustFlow+0xb4>)
 8001364:	f7ff fa6a 	bl	800083c <__aeabi_ddiv>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fb4c 	bl	8000a0c <__aeabi_d2f>
 8001374:	4603      	mov	r3, r0
 8001376:	60fb      	str	r3, [r7, #12]
		}
		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <AdjustFlow+0xb8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f04f 31ff 	mov.w	r1, #4294967295
 8001380:	4618      	mov	r0, r3
 8001382:	f002 f87b 	bl	800347c <osMutexWait>
		osMessagePut(traffic_queue_1Handle, scaled, osWaitForever);
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <AdjustFlow+0xbc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	edd7 7a03 	vldr	s15, [r7, #12]
 800138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001392:	f04f 32ff 	mov.w	r2, #4294967295
 8001396:	ee17 1a90 	vmov	r1, s15
 800139a:	4618      	mov	r0, r3
 800139c:	f002 f978 	bl	8003690 <osMessagePut>
		osMessagePut(traffic_queue_2Handle, scaled, osWaitForever);
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <AdjustFlow+0xc0>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80013a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ac:	f04f 32ff 	mov.w	r2, #4294967295
 80013b0:	ee17 1a90 	vmov	r1, s15
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 f96b 	bl	8003690 <osMessagePut>
		osMutexRelease(traffic_rate_mutexHandle);
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <AdjustFlow+0xb8>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 f8aa 	bl	8003518 <osMutexRelease>
		osDelay(1);
 80013c4:	2001      	movs	r0, #1
 80013c6:	f002 f82d 	bl	8003424 <osDelay>
		HAL_ADC_Start(&hadc1);
 80013ca:	e7b0      	b.n	800132e <AdjustFlow+0x12>
 80013cc:	200002dc 	.word	0x200002dc
 80013d0:	40a2c000 	.word	0x40a2c000
 80013d4:	200003a4 	.word	0x200003a4
 80013d8:	20000390 	.word	0x20000390
 80013dc:	20000394 	.word	0x20000394

080013e0 <trafficGenerated>:
 * @brief Function implementing the light_state thread.
 * @param argument: Not used
 * @retval None
 */

int trafficGenerated(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <trafficGenerated+0x68>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f04f 31ff 	mov.w	r1, #4294967295
 80013ee:	4618      	mov	r0, r3
 80013f0:	f002 f844 	bl	800347c <osMutexWait>
	// int traffic = traffic_rate; //TODO: traffic_queue_0
	//osEvent event = osMessageGet(traffic_queue_1Handle, osWaitForever);
	//int traffic = event.value.v;
	int traffic = 1;
 80013f4:	2301      	movs	r3, #1
 80013f6:	607b      	str	r3, [r7, #4]
	osMutexRelease(traffic_rate_mutexHandle);
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <trafficGenerated+0x68>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 f88b 	bl	8003518 <osMutexRelease>
	// modulate traffic rate from 1 to 10

	srand(time(NULL));
 8001402:	2000      	movs	r0, #0
 8001404:	f005 f81c 	bl	8006440 <time>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4613      	mov	r3, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f004 fe9c 	bl	800614c <srand>
	int random = rand() % 10;
 8001414:	f004 fec8 	bl	80061a8 <rand>
 8001418:	4602      	mov	r2, r0
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <trafficGenerated+0x6c>)
 800141c:	fb83 1302 	smull	r1, r3, r3, r2
 8001420:	1099      	asrs	r1, r3, #2
 8001422:	17d3      	asrs	r3, r2, #31
 8001424:	1ac9      	subs	r1, r1, r3
 8001426:	460b      	mov	r3, r1
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	440b      	add	r3, r1
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	603b      	str	r3, [r7, #0]
	if (random > traffic) {
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	429a      	cmp	r2, r3
 8001438:	dd01      	ble.n	800143e <trafficGenerated+0x5e>
		return 1;
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <trafficGenerated+0x60>
	}
	return 0;
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200003a4 	.word	0x200003a4
 800144c:	66666667 	.word	0x66666667

08001450 <LightState>:
/* USER CODE END Header_LightState */
void LightState(void const * argument)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN LightState */
	float rate = 0;
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 800145e:	4b68      	ldr	r3, [pc, #416]	; (8001600 <LightState+0x1b0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f04f 31ff 	mov.w	r1, #4294967295
 8001466:	4618      	mov	r0, r3
 8001468:	f002 f808 	bl	800347c <osMutexWait>
		// int rate = traffic_rate; // TODO: traffic_queue_1
		osEvent event = osMessageGet(traffic_queue_2Handle, osWaitForever);
 800146c:	4b65      	ldr	r3, [pc, #404]	; (8001604 <LightState+0x1b4>)
 800146e:	6819      	ldr	r1, [r3, #0]
 8001470:	f107 0318 	add.w	r3, r7, #24
 8001474:	f04f 32ff 	mov.w	r2, #4294967295
 8001478:	4618      	mov	r0, r3
 800147a:	f002 f949 	bl	8003710 <osMessageGet>
		if(event.status == 1){
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d106      	bne.n	8001492 <LightState+0x42>
			rate = event.value.v;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		}
		osMutexRelease(traffic_rate_mutexHandle);
 8001492:	4b5b      	ldr	r3, [pc, #364]	; (8001600 <LightState+0x1b0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f002 f83e 	bl	8003518 <osMutexRelease>
		// turn green LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	2101      	movs	r1, #1
 80014a0:	4859      	ldr	r0, [pc, #356]	; (8001608 <LightState+0x1b8>)
 80014a2:	f001 fa3b 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2102      	movs	r1, #2
 80014aa:	4857      	ldr	r0, [pc, #348]	; (8001608 <LightState+0x1b8>)
 80014ac:	f001 fa36 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_SET);
 80014b0:	2201      	movs	r2, #1
 80014b2:	2104      	movs	r1, #4
 80014b4:	4854      	ldr	r0, [pc, #336]	; (8001608 <LightState+0x1b8>)
 80014b6:	f001 fa31 	bl	800291c <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 80014ba:	4b54      	ldr	r3, [pc, #336]	; (800160c <LightState+0x1bc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f04f 31ff 	mov.w	r1, #4294967295
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 ffda 	bl	800347c <osMutexWait>
		osMessagePut(light_status_queueHandle, 2, osWaitForever);
 80014c8:	4b51      	ldr	r3, [pc, #324]	; (8001610 <LightState+0x1c0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	2102      	movs	r1, #2
 80014d2:	4618      	mov	r0, r3
 80014d4:	f002 f8dc 	bl	8003690 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 80014d8:	4b4c      	ldr	r3, [pc, #304]	; (800160c <LightState+0x1bc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4618      	mov	r0, r3
 80014de:	f002 f81b 	bl	8003518 <osMutexRelease>
		// light_status = 2; //TODO: light_queue_0
		// modulate traffic rate to 1
		osDelay(3000 + 3000 * rate);
 80014e2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014e6:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001614 <LightState+0x1c4>
 80014ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ee:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001614 <LightState+0x1c4>
 80014f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fa:	ee17 0a90 	vmov	r0, s15
 80014fe:	f001 ff91 	bl	8003424 <osDelay>

		// turn yellow LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 8001502:	2200      	movs	r2, #0
 8001504:	2101      	movs	r1, #1
 8001506:	4840      	ldr	r0, [pc, #256]	; (8001608 <LightState+0x1b8>)
 8001508:	f001 fa08 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	2102      	movs	r1, #2
 8001510:	483d      	ldr	r0, [pc, #244]	; (8001608 <LightState+0x1b8>)
 8001512:	f001 fa03 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2104      	movs	r1, #4
 800151a:	483b      	ldr	r0, [pc, #236]	; (8001608 <LightState+0x1b8>)
 800151c:	f001 f9fe 	bl	800291c <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001520:	4b3a      	ldr	r3, [pc, #232]	; (800160c <LightState+0x1bc>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f04f 31ff 	mov.w	r1, #4294967295
 8001528:	4618      	mov	r0, r3
 800152a:	f001 ffa7 	bl	800347c <osMutexWait>
		osMessagePut(light_status_queueHandle, 1, osWaitForever);
 800152e:	4b38      	ldr	r3, [pc, #224]	; (8001610 <LightState+0x1c0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f04f 32ff 	mov.w	r2, #4294967295
 8001536:	2101      	movs	r1, #1
 8001538:	4618      	mov	r0, r3
 800153a:	f002 f8a9 	bl	8003690 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 800153e:	4b33      	ldr	r3, [pc, #204]	; (800160c <LightState+0x1bc>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f001 ffe8 	bl	8003518 <osMutexRelease>
		// light_status = 1;
		osDelay(1000);
 8001548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800154c:	f001 ff6a 	bl	8003424 <osDelay>

		osMutexWait(traffic_rate_mutexHandle, osWaitForever);
 8001550:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <LightState+0x1b0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f04f 31ff 	mov.w	r1, #4294967295
 8001558:	4618      	mov	r0, r3
 800155a:	f001 ff8f 	bl	800347c <osMutexWait>
		event = osMessageGet(traffic_queue_2Handle, osWaitForever); //TODO: traffic_queue_1
 800155e:	4b29      	ldr	r3, [pc, #164]	; (8001604 <LightState+0x1b4>)
 8001560:	6819      	ldr	r1, [r3, #0]
 8001562:	463b      	mov	r3, r7
 8001564:	f04f 32ff 	mov.w	r2, #4294967295
 8001568:	4618      	mov	r0, r3
 800156a:	f002 f8d1 	bl	8003710 <osMessageGet>
 800156e:	f107 0318 	add.w	r3, r7, #24
 8001572:	463a      	mov	r2, r7
 8001574:	ca07      	ldmia	r2, {r0, r1, r2}
 8001576:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if(event.status == 1){
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d106      	bne.n	800158e <LightState+0x13e>
			rate = event.value.v;
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		}
		osMutexRelease(traffic_rate_mutexHandle);
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <LightState+0x1b0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f001 ffc0 	bl	8003518 <osMutexRelease>
		// turn red LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2101      	movs	r1, #1
 800159c:	481a      	ldr	r0, [pc, #104]	; (8001608 <LightState+0x1b8>)
 800159e:	f001 f9bd 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2102      	movs	r1, #2
 80015a6:	4818      	ldr	r0, [pc, #96]	; (8001608 <LightState+0x1b8>)
 80015a8:	f001 f9b8 	bl	800291c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2104      	movs	r1, #4
 80015b0:	4815      	ldr	r0, [pc, #84]	; (8001608 <LightState+0x1b8>)
 80015b2:	f001 f9b3 	bl	800291c <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <LightState+0x1bc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f04f 31ff 	mov.w	r1, #4294967295
 80015be:	4618      	mov	r0, r3
 80015c0:	f001 ff5c 	bl	800347c <osMutexWait>
		osMessagePut(light_status_queueHandle, 0, osWaitForever);
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <LightState+0x1c0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	2100      	movs	r1, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f002 f85e 	bl	8003690 <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	; (800160c <LightState+0x1bc>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 ff9d 	bl	8003518 <osMutexRelease>
		// light_status = 0;
		// modulate traffic rate to 1
		osDelay(3000 + 3000 * rate);
 80015de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80015e2:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001614 <LightState+0x1c4>
 80015e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ea:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001614 <LightState+0x1c4>
 80015ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015f6:	ee17 0a90 	vmov	r0, s15
 80015fa:	f001 ff13 	bl	8003424 <osDelay>
	{
 80015fe:	e72e      	b.n	800145e <LightState+0xe>
 8001600:	200003a4 	.word	0x200003a4
 8001604:	20000394 	.word	0x20000394
 8001608:	40020800 	.word	0x40020800
 800160c:	200003a8 	.word	0x200003a8
 8001610:	2000039c 	.word	0x2000039c
 8001614:	453b8000 	.word	0x453b8000

08001618 <SysManage>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SysManage */
void SysManage(void const * argument)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b098      	sub	sp, #96	; 0x60
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SysManage */
	/* Infinite loop */
	int i;
	int cars[16];
	int light_colour = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	65bb      	str	r3, [r7, #88]	; 0x58
	for(;;)
	{
		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001624:	4b68      	ldr	r3, [pc, #416]	; (80017c8 <SysManage+0x1b0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f04f 31ff 	mov.w	r1, #4294967295
 800162c:	4618      	mov	r0, r3
 800162e:	f001 ff25 	bl	800347c <osMutexWait>
		osEvent event = osMessageGet(light_status_queueHandle, 0); //TODO: light_queue_0
 8001632:	4b66      	ldr	r3, [pc, #408]	; (80017cc <SysManage+0x1b4>)
 8001634:	6819      	ldr	r1, [r3, #0]
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	2200      	movs	r2, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f002 f867 	bl	8003710 <osMessageGet>
		if(event.status == 1){
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d101      	bne.n	800164c <SysManage+0x34>
			light_colour = event.value.v;
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	65bb      	str	r3, [r7, #88]	; 0x58
		}
		osMutexRelease(light_status_mutexHandle);
 800164c:	4b5e      	ldr	r3, [pc, #376]	; (80017c8 <SysManage+0x1b0>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f001 ff61 	bl	8003518 <osMutexRelease>

		// osMutexWait(cars_array_mutexHandle); //TODO: cars_queue_0
		for (i = 15; i>0; i--){
 8001656:	230f      	movs	r3, #15
 8001658:	65fb      	str	r3, [r7, #92]	; 0x5c
 800165a:	e08e      	b.n	800177a <SysManage+0x162>
			if (light_colour == 2) { //green
 800165c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800165e:	2b02      	cmp	r3, #2
 8001660:	d115      	bne.n	800168e <SysManage+0x76>
				cars[i] = cars[i-1];
 8001662:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001664:	3b01      	subs	r3, #1
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	3360      	adds	r3, #96	; 0x60
 800166a:	443b      	add	r3, r7
 800166c:	f853 2c48 	ldr.w	r2, [r3, #-72]
 8001670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	3360      	adds	r3, #96	; 0x60
 8001676:	443b      	add	r3, r7
 8001678:	f843 2c48 	str.w	r2, [r3, #-72]
				cars[i - 1] = 0;
 800167c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800167e:	3b01      	subs	r3, #1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	3360      	adds	r3, #96	; 0x60
 8001684:	443b      	add	r3, r7
 8001686:	2200      	movs	r2, #0
 8001688:	f843 2c48 	str.w	r2, [r3, #-72]
 800168c:	e072      	b.n	8001774 <SysManage+0x15c>
			}
			else if (light_colour == 1) { //yellow
 800168e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001690:	2b01      	cmp	r3, #1
 8001692:	d136      	bne.n	8001702 <SysManage+0xea>
				if (i > 8) {
 8001694:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001696:	2b08      	cmp	r3, #8
 8001698:	dd15      	ble.n	80016c6 <SysManage+0xae>
					cars[i] = cars[i-1];
 800169a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800169c:	3b01      	subs	r3, #1
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	3360      	adds	r3, #96	; 0x60
 80016a2:	443b      	add	r3, r7
 80016a4:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80016a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	3360      	adds	r3, #96	; 0x60
 80016ae:	443b      	add	r3, r7
 80016b0:	f843 2c48 	str.w	r2, [r3, #-72]
					cars[i-1] = 0;
 80016b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016b6:	3b01      	subs	r3, #1
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	3360      	adds	r3, #96	; 0x60
 80016bc:	443b      	add	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	f843 2c48 	str.w	r2, [r3, #-72]
 80016c4:	e056      	b.n	8001774 <SysManage+0x15c>
				}
				else {
					if (!cars[i]){
 80016c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	3360      	adds	r3, #96	; 0x60
 80016cc:	443b      	add	r3, r7
 80016ce:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d14e      	bne.n	8001774 <SysManage+0x15c>
						cars[i] = cars[i-1];
 80016d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d8:	3b01      	subs	r3, #1
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	3360      	adds	r3, #96	; 0x60
 80016de:	443b      	add	r3, r7
 80016e0:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80016e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	3360      	adds	r3, #96	; 0x60
 80016ea:	443b      	add	r3, r7
 80016ec:	f843 2c48 	str.w	r2, [r3, #-72]
						cars[i-1] = 0;
 80016f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016f2:	3b01      	subs	r3, #1
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	3360      	adds	r3, #96	; 0x60
 80016f8:	443b      	add	r3, r7
 80016fa:	2200      	movs	r2, #0
 80016fc:	f843 2c48 	str.w	r2, [r3, #-72]
 8001700:	e038      	b.n	8001774 <SysManage+0x15c>
					}
				}
			}
			else { //red
				if (i > 11){
 8001702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001704:	2b0b      	cmp	r3, #11
 8001706:	dd15      	ble.n	8001734 <SysManage+0x11c>
					cars[i] = cars[i-1];
 8001708:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800170a:	3b01      	subs	r3, #1
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	3360      	adds	r3, #96	; 0x60
 8001710:	443b      	add	r3, r7
 8001712:	f853 2c48 	ldr.w	r2, [r3, #-72]
 8001716:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	3360      	adds	r3, #96	; 0x60
 800171c:	443b      	add	r3, r7
 800171e:	f843 2c48 	str.w	r2, [r3, #-72]
					cars[i-1] = 0;
 8001722:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001724:	3b01      	subs	r3, #1
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	3360      	adds	r3, #96	; 0x60
 800172a:	443b      	add	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	f843 2c48 	str.w	r2, [r3, #-72]
 8001732:	e01f      	b.n	8001774 <SysManage+0x15c>
				}
				else if (i < 8){
 8001734:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001736:	2b07      	cmp	r3, #7
 8001738:	dc1c      	bgt.n	8001774 <SysManage+0x15c>
					if (!cars[i]) {
 800173a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	3360      	adds	r3, #96	; 0x60
 8001740:	443b      	add	r3, r7
 8001742:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d114      	bne.n	8001774 <SysManage+0x15c>
						cars[i] = cars[i-1];
 800174a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800174c:	3b01      	subs	r3, #1
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	3360      	adds	r3, #96	; 0x60
 8001752:	443b      	add	r3, r7
 8001754:	f853 2c48 	ldr.w	r2, [r3, #-72]
 8001758:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	3360      	adds	r3, #96	; 0x60
 800175e:	443b      	add	r3, r7
 8001760:	f843 2c48 	str.w	r2, [r3, #-72]
						cars[i-1] = 0;
 8001764:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001766:	3b01      	subs	r3, #1
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	3360      	adds	r3, #96	; 0x60
 800176c:	443b      	add	r3, r7
 800176e:	2200      	movs	r2, #0
 8001770:	f843 2c48 	str.w	r2, [r3, #-72]
		for (i = 15; i>0; i--){
 8001774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001776:	3b01      	subs	r3, #1
 8001778:	65fb      	str	r3, [r7, #92]	; 0x5c
 800177a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800177c:	2b00      	cmp	r3, #0
 800177e:	f73f af6d 	bgt.w	800165c <SysManage+0x44>
					}
				}
			}
		}
		if (trafficGenerated()){
 8001782:	f7ff fe2d 	bl	80013e0 <trafficGenerated>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d002      	beq.n	8001792 <SysManage+0x17a>
			cars[0] = 1;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
 8001790:	e001      	b.n	8001796 <SysManage+0x17e>
		}
		else {
			cars[0] = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
		}
		// osMutexRelease(cars_array_mutexHandle);
		osMutexWait(cars_array_mutexHandle, osWaitForever);
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <SysManage+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f04f 31ff 	mov.w	r1, #4294967295
 800179e:	4618      	mov	r0, r3
 80017a0:	f001 fe6c 	bl	800347c <osMutexWait>
		// int* mail = (int *)osMailAlloc(cars_array_queueHandle, osWaitForever);
		osMailPut(cars_array_queueHandle, cars);
 80017a4:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <SysManage+0x1bc>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f107 0218 	add.w	r2, r7, #24
 80017ac:	4611      	mov	r1, r2
 80017ae:	4618      	mov	r0, r3
 80017b0:	f002 f87a 	bl	80038a8 <osMailPut>
		osMutexRelease(cars_array_mutexHandle);
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <SysManage+0x1b8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 fead 	bl	8003518 <osMutexRelease>
		osDelay(500);
 80017be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c2:	f001 fe2f 	bl	8003424 <osDelay>
	{
 80017c6:	e72d      	b.n	8001624 <SysManage+0xc>
 80017c8:	200003a8 	.word	0x200003a8
 80017cc:	2000039c 	.word	0x2000039c
 80017d0:	200003a0 	.word	0x200003a0
 80017d4:	20000398 	.word	0x20000398

080017d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017dc:	b672      	cpsid	i
}
 80017de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80017e0:	e7fe      	b.n	80017e0 <Error_Handler+0x8>
	...

080017e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_MspInit+0x54>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	4a11      	ldr	r2, [pc, #68]	; (8001838 <HAL_MspInit+0x54>)
 80017f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f8:	6453      	str	r3, [r2, #68]	; 0x44
 80017fa:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <HAL_MspInit+0x54>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
 800180a:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <HAL_MspInit+0x54>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	4a0a      	ldr	r2, [pc, #40]	; (8001838 <HAL_MspInit+0x54>)
 8001810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001814:	6413      	str	r3, [r2, #64]	; 0x40
 8001816:	4b08      	ldr	r3, [pc, #32]	; (8001838 <HAL_MspInit+0x54>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	210f      	movs	r1, #15
 8001826:	f06f 0001 	mvn.w	r0, #1
 800182a:	f000 feb2 	bl	8002592 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800

0800183c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a17      	ldr	r2, [pc, #92]	; (80018b8 <HAL_ADC_MspInit+0x7c>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d127      	bne.n	80018ae <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_ADC_MspInit+0x80>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	4a15      	ldr	r2, [pc, #84]	; (80018bc <HAL_ADC_MspInit+0x80>)
 8001868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800186c:	6453      	str	r3, [r2, #68]	; 0x44
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_ADC_MspInit+0x80>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <HAL_ADC_MspInit+0x80>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <HAL_ADC_MspInit+0x80>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_ADC_MspInit+0x80>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = Pot_In_Pin;
 8001896:	2308      	movs	r3, #8
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800189a:	2303      	movs	r3, #3
 800189c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Pot_In_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4619      	mov	r1, r3
 80018a8:	4805      	ldr	r0, [pc, #20]	; (80018c0 <HAL_ADC_MspInit+0x84>)
 80018aa:	f000 fe9b 	bl	80025e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018ae:	bf00      	nop
 80018b0:	3728      	adds	r7, #40	; 0x28
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40012000 	.word	0x40012000
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020800 	.word	0x40020800

080018c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a19      	ldr	r2, [pc, #100]	; (8001948 <HAL_SPI_MspInit+0x84>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d12b      	bne.n	800193e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_SPI_MspInit+0x88>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	4a17      	ldr	r2, [pc, #92]	; (800194c <HAL_SPI_MspInit+0x88>)
 80018f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018f4:	6453      	str	r3, [r2, #68]	; 0x44
 80018f6:	4b15      	ldr	r3, [pc, #84]	; (800194c <HAL_SPI_MspInit+0x88>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b11      	ldr	r3, [pc, #68]	; (800194c <HAL_SPI_MspInit+0x88>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a10      	ldr	r2, [pc, #64]	; (800194c <HAL_SPI_MspInit+0x88>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b0e      	ldr	r3, [pc, #56]	; (800194c <HAL_SPI_MspInit+0x88>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800191e:	23e0      	movs	r3, #224	; 0xe0
 8001920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2302      	movs	r3, #2
 8001924:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800192e:	2305      	movs	r3, #5
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4619      	mov	r1, r3
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <HAL_SPI_MspInit+0x8c>)
 800193a:	f000 fe53 	bl	80025e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800193e:	bf00      	nop
 8001940:	3728      	adds	r7, #40	; 0x28
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40013000 	.word	0x40013000
 800194c:	40023800 	.word	0x40023800
 8001950:	40020000 	.word	0x40020000

08001954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001958:	e7fe      	b.n	8001958 <NMI_Handler+0x4>

0800195a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195e:	e7fe      	b.n	800195e <HardFault_Handler+0x4>

08001960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <MemManage_Handler+0x4>

08001966 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196a:	e7fe      	b.n	800196a <BusFault_Handler+0x4>

0800196c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <UsageFault_Handler+0x4>

08001972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001984:	f000 f95c 	bl	8001c40 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001988:	f003 fd86 	bl	8005498 <xTaskGetSchedulerState>
 800198c:	4603      	mov	r3, r0
 800198e:	2b01      	cmp	r3, #1
 8001990:	d001      	beq.n	8001996 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001992:	f004 f961 	bl	8005c58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}

0800199a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  return 1;
 800199e:	2301      	movs	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_kill>:

int _kill(int pid, int sig)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019b4:	f004 fdb6 	bl	8006524 <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2216      	movs	r2, #22
 80019bc:	601a      	str	r2, [r3, #0]
  return -1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <_exit>:

void _exit (int status)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019d2:	f04f 31ff 	mov.w	r1, #4294967295
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ffe7 	bl	80019aa <_kill>
  while (1) {}    /* Make sure we hang here */
 80019dc:	e7fe      	b.n	80019dc <_exit+0x12>

080019de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b086      	sub	sp, #24
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	60f8      	str	r0, [r7, #12]
 80019e6:	60b9      	str	r1, [r7, #8]
 80019e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	e00a      	b.n	8001a06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f0:	f3af 8000 	nop.w
 80019f4:	4601      	mov	r1, r0
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	60ba      	str	r2, [r7, #8]
 80019fc:	b2ca      	uxtb	r2, r1
 80019fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	3301      	adds	r3, #1
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	dbf0      	blt.n	80019f0 <_read+0x12>
  }

  return len;
 8001a0e:	687b      	ldr	r3, [r7, #4]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	e009      	b.n	8001a3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	1c5a      	adds	r2, r3, #1
 8001a2e:	60ba      	str	r2, [r7, #8]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	dbf1      	blt.n	8001a2a <_write+0x12>
  }
  return len;
 8001a46:	687b      	ldr	r3, [r7, #4]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_close>:

int _close(int file)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a78:	605a      	str	r2, [r3, #4]
  return 0;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <_isatty>:

int _isatty(int file)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a90:	2301      	movs	r3, #1
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b085      	sub	sp, #20
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac0:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <_sbrk+0x5c>)
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <_sbrk+0x60>)
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <_sbrk+0x64>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d102      	bne.n	8001ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <_sbrk+0x64>)
 8001ad6:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <_sbrk+0x68>)
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ada:	4b10      	ldr	r3, [pc, #64]	; (8001b1c <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d207      	bcs.n	8001af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae8:	f004 fd1c 	bl	8006524 <__errno>
 8001aec:	4603      	mov	r3, r0
 8001aee:	220c      	movs	r2, #12
 8001af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af2:	f04f 33ff 	mov.w	r3, #4294967295
 8001af6:	e009      	b.n	8001b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <_sbrk+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afe:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <_sbrk+0x64>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <_sbrk+0x64>)
 8001b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20020000 	.word	0x20020000
 8001b18:	00000400 	.word	0x00000400
 8001b1c:	200003ac 	.word	0x200003ac
 8001b20:	20004258 	.word	0x20004258

08001b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <SystemInit+0x20>)
 8001b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b2e:	4a05      	ldr	r2, [pc, #20]	; (8001b44 <SystemInit+0x20>)
 8001b30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b4c:	f7ff ffea 	bl	8001b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b50:	480c      	ldr	r0, [pc, #48]	; (8001b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b52:	490d      	ldr	r1, [pc, #52]	; (8001b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b54:	4a0d      	ldr	r2, [pc, #52]	; (8001b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b68:	4c0a      	ldr	r4, [pc, #40]	; (8001b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b76:	f004 fcdb 	bl	8006530 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b7a:	f7ff f92f 	bl	8000ddc <main>
  bx  lr    
 8001b7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b88:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b8c:	080073f4 	.word	0x080073f4
  ldr r2, =_sbss
 8001b90:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001b94:	20004254 	.word	0x20004254

08001b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b98:	e7fe      	b.n	8001b98 <ADC_IRQHandler>
	...

08001b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba0:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <HAL_Init+0x40>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <HAL_Init+0x40>)
 8001ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bac:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <HAL_Init+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	; (8001bdc <HAL_Init+0x40>)
 8001bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <HAL_Init+0x40>)
 8001bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc4:	2003      	movs	r0, #3
 8001bc6:	f000 fcd9 	bl	800257c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bca:	200f      	movs	r0, #15
 8001bcc:	f000 f808 	bl	8001be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd0:	f7ff fe08 	bl	80017e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023c00 	.word	0x40023c00

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_InitTick+0x54>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_InitTick+0x58>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 fce3 	bl	80025ca <HAL_SYSTICK_Config>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00e      	b.n	8001c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d80a      	bhi.n	8001c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f000 fcb9 	bl	8002592 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c20:	4a06      	ldr	r2, [pc, #24]	; (8001c3c <HAL_InitTick+0x5c>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000000 	.word	0x20000000
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20000004 	.word	0x20000004

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <HAL_IncTick+0x20>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <HAL_IncTick+0x24>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a04      	ldr	r2, [pc, #16]	; (8001c64 <HAL_IncTick+0x24>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	20000008 	.word	0x20000008
 8001c64:	200003b0 	.word	0x200003b0

08001c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_GetTick+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	200003b0 	.word	0x200003b0

08001c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e033      	b.n	8001cfe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d109      	bne.n	8001cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff fdcc 	bl	800183c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	f003 0310 	and.w	r3, r3, #16
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d118      	bne.n	8001cf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cc6:	f023 0302 	bic.w	r3, r3, #2
 8001cca:	f043 0202 	orr.w	r2, r3, #2
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 faa4 	bl	8002220 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	f023 0303 	bic.w	r3, r3, #3
 8001ce6:	f043 0201 	orr.w	r2, r3, #1
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	641a      	str	r2, [r3, #64]	; 0x40
 8001cee:	e001      	b.n	8001cf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_Start+0x1a>
 8001d1e:	2302      	movs	r3, #2
 8001d20:	e0b2      	b.n	8001e88 <HAL_ADC_Start+0x180>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2201      	movs	r2, #1
 8001d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d018      	beq.n	8001d6a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d48:	4b52      	ldr	r3, [pc, #328]	; (8001e94 <HAL_ADC_Start+0x18c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a52      	ldr	r2, [pc, #328]	; (8001e98 <HAL_ADC_Start+0x190>)
 8001d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d52:	0c9a      	lsrs	r2, r3, #18
 8001d54:	4613      	mov	r3, r2
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	4413      	add	r3, r2
 8001d5a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d5c:	e002      	b.n	8001d64 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f9      	bne.n	8001d5e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d17a      	bne.n	8001e6e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d80:	f023 0301 	bic.w	r3, r3, #1
 8001d84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d007      	beq.n	8001daa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001da2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001db6:	d106      	bne.n	8001dc6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbc:	f023 0206 	bic.w	r2, r3, #6
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	645a      	str	r2, [r3, #68]	; 0x44
 8001dc4:	e002      	b.n	8001dcc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dd4:	4b31      	ldr	r3, [pc, #196]	; (8001e9c <HAL_ADC_Start+0x194>)
 8001dd6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001de0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 031f 	and.w	r3, r3, #31
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d12a      	bne.n	8001e44 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a2b      	ldr	r2, [pc, #172]	; (8001ea0 <HAL_ADC_Start+0x198>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d015      	beq.n	8001e24 <HAL_ADC_Start+0x11c>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a29      	ldr	r2, [pc, #164]	; (8001ea4 <HAL_ADC_Start+0x19c>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d105      	bne.n	8001e0e <HAL_ADC_Start+0x106>
 8001e02:	4b26      	ldr	r3, [pc, #152]	; (8001e9c <HAL_ADC_Start+0x194>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00a      	beq.n	8001e24 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a25      	ldr	r2, [pc, #148]	; (8001ea8 <HAL_ADC_Start+0x1a0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d136      	bne.n	8001e86 <HAL_ADC_Start+0x17e>
 8001e18:	4b20      	ldr	r3, [pc, #128]	; (8001e9c <HAL_ADC_Start+0x194>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 0310 	and.w	r3, r3, #16
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d130      	bne.n	8001e86 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d129      	bne.n	8001e86 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	e020      	b.n	8001e86 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a15      	ldr	r2, [pc, #84]	; (8001ea0 <HAL_ADC_Start+0x198>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d11b      	bne.n	8001e86 <HAL_ADC_Start+0x17e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d114      	bne.n	8001e86 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	e00b      	b.n	8001e86 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f043 0210 	orr.w	r2, r3, #16
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f043 0201 	orr.w	r2, r3, #1
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	20000000 	.word	0x20000000
 8001e98:	431bde83 	.word	0x431bde83
 8001e9c:	40012300 	.word	0x40012300
 8001ea0:	40012000 	.word	0x40012000
 8001ea4:	40012100 	.word	0x40012100
 8001ea8:	40012200 	.word	0x40012200

08001eac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec8:	d113      	bne.n	8001ef2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ed8:	d10b      	bne.n	8001ef2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f043 0220 	orr.w	r2, r3, #32
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e063      	b.n	8001fba <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ef2:	f7ff feb9 	bl	8001c68 <HAL_GetTick>
 8001ef6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ef8:	e021      	b.n	8001f3e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f00:	d01d      	beq.n	8001f3e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d007      	beq.n	8001f18 <HAL_ADC_PollForConversion+0x6c>
 8001f08:	f7ff feae 	bl	8001c68 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d212      	bcs.n	8001f3e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d00b      	beq.n	8001f3e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	f043 0204 	orr.w	r2, r3, #4
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e03d      	b.n	8001fba <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d1d6      	bne.n	8001efa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0212 	mvn.w	r2, #18
 8001f54:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d123      	bne.n	8001fb8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d11f      	bne.n	8001fb8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d006      	beq.n	8001f94 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d111      	bne.n	8001fb8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d105      	bne.n	8001fb8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	f043 0201 	orr.w	r2, r3, #1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d101      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x1c>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e105      	b.n	8002204 <HAL_ADC_ConfigChannel+0x228>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b09      	cmp	r3, #9
 8002006:	d925      	bls.n	8002054 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68d9      	ldr	r1, [r3, #12]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	b29b      	uxth	r3, r3
 8002014:	461a      	mov	r2, r3
 8002016:	4613      	mov	r3, r2
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	4413      	add	r3, r2
 800201c:	3b1e      	subs	r3, #30
 800201e:	2207      	movs	r2, #7
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43da      	mvns	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	400a      	ands	r2, r1
 800202c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68d9      	ldr	r1, [r3, #12]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	b29b      	uxth	r3, r3
 800203e:	4618      	mov	r0, r3
 8002040:	4603      	mov	r3, r0
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4403      	add	r3, r0
 8002046:	3b1e      	subs	r3, #30
 8002048:	409a      	lsls	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	430a      	orrs	r2, r1
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	e022      	b.n	800209a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6919      	ldr	r1, [r3, #16]
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	b29b      	uxth	r3, r3
 8002060:	461a      	mov	r2, r3
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	2207      	movs	r2, #7
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43da      	mvns	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	400a      	ands	r2, r1
 8002076:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6919      	ldr	r1, [r3, #16]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	b29b      	uxth	r3, r3
 8002088:	4618      	mov	r0, r3
 800208a:	4603      	mov	r3, r0
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	4403      	add	r3, r0
 8002090:	409a      	lsls	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b06      	cmp	r3, #6
 80020a0:	d824      	bhi.n	80020ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	4613      	mov	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	3b05      	subs	r3, #5
 80020b4:	221f      	movs	r2, #31
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43da      	mvns	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	400a      	ands	r2, r1
 80020c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	4618      	mov	r0, r3
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	3b05      	subs	r3, #5
 80020de:	fa00 f203 	lsl.w	r2, r0, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	635a      	str	r2, [r3, #52]	; 0x34
 80020ea:	e04c      	b.n	8002186 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	d824      	bhi.n	800213e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	3b23      	subs	r3, #35	; 0x23
 8002106:	221f      	movs	r2, #31
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43da      	mvns	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	400a      	ands	r2, r1
 8002114:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	b29b      	uxth	r3, r3
 8002122:	4618      	mov	r0, r3
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	4613      	mov	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	3b23      	subs	r3, #35	; 0x23
 8002130:	fa00 f203 	lsl.w	r2, r0, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	430a      	orrs	r2, r1
 800213a:	631a      	str	r2, [r3, #48]	; 0x30
 800213c:	e023      	b.n	8002186 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	4613      	mov	r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	3b41      	subs	r3, #65	; 0x41
 8002150:	221f      	movs	r2, #31
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43da      	mvns	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	400a      	ands	r2, r1
 800215e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	b29b      	uxth	r3, r3
 800216c:	4618      	mov	r0, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	3b41      	subs	r3, #65	; 0x41
 800217a:	fa00 f203 	lsl.w	r2, r0, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002186:	4b22      	ldr	r3, [pc, #136]	; (8002210 <HAL_ADC_ConfigChannel+0x234>)
 8002188:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a21      	ldr	r2, [pc, #132]	; (8002214 <HAL_ADC_ConfigChannel+0x238>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d109      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1cc>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b12      	cmp	r3, #18
 800219a:	d105      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a19      	ldr	r2, [pc, #100]	; (8002214 <HAL_ADC_ConfigChannel+0x238>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d123      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x21e>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b10      	cmp	r3, #16
 80021b8:	d003      	beq.n	80021c2 <HAL_ADC_ConfigChannel+0x1e6>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2b11      	cmp	r3, #17
 80021c0:	d11b      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2b10      	cmp	r3, #16
 80021d4:	d111      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021d6:	4b10      	ldr	r3, [pc, #64]	; (8002218 <HAL_ADC_ConfigChannel+0x23c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a10      	ldr	r2, [pc, #64]	; (800221c <HAL_ADC_ConfigChannel+0x240>)
 80021dc:	fba2 2303 	umull	r2, r3, r2, r3
 80021e0:	0c9a      	lsrs	r2, r3, #18
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021ec:	e002      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1f9      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	40012300 	.word	0x40012300
 8002214:	40012000 	.word	0x40012000
 8002218:	20000000 	.word	0x20000000
 800221c:	431bde83 	.word	0x431bde83

08002220 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002228:	4b79      	ldr	r3, [pc, #484]	; (8002410 <ADC_Init+0x1f0>)
 800222a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	431a      	orrs	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002254:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	021a      	lsls	r2, r3, #8
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002278:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6859      	ldr	r1, [r3, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800229a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6899      	ldr	r1, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68da      	ldr	r2, [r3, #12]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b2:	4a58      	ldr	r2, [pc, #352]	; (8002414 <ADC_Init+0x1f4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d022      	beq.n	80022fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6899      	ldr	r1, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	e00f      	b.n	800231e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800230c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800231c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0202 	bic.w	r2, r2, #2
 800232c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6899      	ldr	r1, [r3, #8]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	7e1b      	ldrb	r3, [r3, #24]
 8002338:	005a      	lsls	r2, r3, #1
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01b      	beq.n	8002384 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800235a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800236a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6859      	ldr	r1, [r3, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	3b01      	subs	r3, #1
 8002378:	035a      	lsls	r2, r3, #13
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	e007      	b.n	8002394 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002392:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	3b01      	subs	r3, #1
 80023b0:	051a      	lsls	r2, r3, #20
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6899      	ldr	r1, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023d6:	025a      	lsls	r2, r3, #9
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6899      	ldr	r1, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	029a      	lsls	r2, r3, #10
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	609a      	str	r2, [r3, #8]
}
 8002404:	bf00      	nop
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	40012300 	.word	0x40012300
 8002414:	0f000001 	.word	0x0f000001

08002418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002434:	4013      	ands	r3, r2
 8002436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244a:	4a04      	ldr	r2, [pc, #16]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	60d3      	str	r3, [r2, #12]
}
 8002450:	bf00      	nop
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <__NVIC_GetPriorityGrouping+0x18>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	f003 0307 	and.w	r3, r3, #7
}
 800246e:	4618      	mov	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	db0a      	blt.n	80024a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	b2da      	uxtb	r2, r3
 8002494:	490c      	ldr	r1, [pc, #48]	; (80024c8 <__NVIC_SetPriority+0x4c>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	440b      	add	r3, r1
 80024a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a4:	e00a      	b.n	80024bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4908      	ldr	r1, [pc, #32]	; (80024cc <__NVIC_SetPriority+0x50>)
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	3b04      	subs	r3, #4
 80024b4:	0112      	lsls	r2, r2, #4
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	440b      	add	r3, r1
 80024ba:	761a      	strb	r2, [r3, #24]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000e100 	.word	0xe000e100
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b089      	sub	sp, #36	; 0x24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f1c3 0307 	rsb	r3, r3, #7
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	bf28      	it	cs
 80024ee:	2304      	movcs	r3, #4
 80024f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2b06      	cmp	r3, #6
 80024f8:	d902      	bls.n	8002500 <NVIC_EncodePriority+0x30>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3b03      	subs	r3, #3
 80024fe:	e000      	b.n	8002502 <NVIC_EncodePriority+0x32>
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	f04f 32ff 	mov.w	r2, #4294967295
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43da      	mvns	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	401a      	ands	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002518:	f04f 31ff 	mov.w	r1, #4294967295
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43d9      	mvns	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	4313      	orrs	r3, r2
         );
}
 800252a:	4618      	mov	r0, r3
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
	...

08002538 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3b01      	subs	r3, #1
 8002544:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002548:	d301      	bcc.n	800254e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800254a:	2301      	movs	r3, #1
 800254c:	e00f      	b.n	800256e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800254e:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <SysTick_Config+0x40>)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3b01      	subs	r3, #1
 8002554:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002556:	210f      	movs	r1, #15
 8002558:	f04f 30ff 	mov.w	r0, #4294967295
 800255c:	f7ff ff8e 	bl	800247c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <SysTick_Config+0x40>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002566:	4b04      	ldr	r3, [pc, #16]	; (8002578 <SysTick_Config+0x40>)
 8002568:	2207      	movs	r2, #7
 800256a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	e000e010 	.word	0xe000e010

0800257c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ff47 	bl	8002418 <__NVIC_SetPriorityGrouping>
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	4603      	mov	r3, r0
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025a4:	f7ff ff5c 	bl	8002460 <__NVIC_GetPriorityGrouping>
 80025a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	68b9      	ldr	r1, [r7, #8]
 80025ae:	6978      	ldr	r0, [r7, #20]
 80025b0:	f7ff ff8e 	bl	80024d0 <NVIC_EncodePriority>
 80025b4:	4602      	mov	r2, r0
 80025b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff5d 	bl	800247c <__NVIC_SetPriority>
}
 80025c2:	bf00      	nop
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffb0 	bl	8002538 <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	; 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e16b      	b.n	80028d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002600:	2201      	movs	r2, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	429a      	cmp	r2, r3
 800261a:	f040 815a 	bne.w	80028d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d005      	beq.n	8002636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002632:	2b02      	cmp	r3, #2
 8002634:	d130      	bne.n	8002698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	2203      	movs	r2, #3
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800266c:	2201      	movs	r2, #1
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	091b      	lsrs	r3, r3, #4
 8002682:	f003 0201 	and.w	r2, r3, #1
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d017      	beq.n	80026d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2203      	movs	r2, #3
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d123      	bne.n	8002728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	08da      	lsrs	r2, r3, #3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3208      	adds	r2, #8
 80026e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	220f      	movs	r2, #15
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	08da      	lsrs	r2, r3, #3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	3208      	adds	r2, #8
 8002722:	69b9      	ldr	r1, [r7, #24]
 8002724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	2203      	movs	r2, #3
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 80b4 	beq.w	80028d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b60      	ldr	r3, [pc, #384]	; (80028f0 <HAL_GPIO_Init+0x30c>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a5f      	ldr	r2, [pc, #380]	; (80028f0 <HAL_GPIO_Init+0x30c>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b5d      	ldr	r3, [pc, #372]	; (80028f0 <HAL_GPIO_Init+0x30c>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002786:	4a5b      	ldr	r2, [pc, #364]	; (80028f4 <HAL_GPIO_Init+0x310>)
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3302      	adds	r3, #2
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	220f      	movs	r2, #15
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4013      	ands	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a52      	ldr	r2, [pc, #328]	; (80028f8 <HAL_GPIO_Init+0x314>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d02b      	beq.n	800280a <HAL_GPIO_Init+0x226>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a51      	ldr	r2, [pc, #324]	; (80028fc <HAL_GPIO_Init+0x318>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d025      	beq.n	8002806 <HAL_GPIO_Init+0x222>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a50      	ldr	r2, [pc, #320]	; (8002900 <HAL_GPIO_Init+0x31c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d01f      	beq.n	8002802 <HAL_GPIO_Init+0x21e>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4f      	ldr	r2, [pc, #316]	; (8002904 <HAL_GPIO_Init+0x320>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d019      	beq.n	80027fe <HAL_GPIO_Init+0x21a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4e      	ldr	r2, [pc, #312]	; (8002908 <HAL_GPIO_Init+0x324>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d013      	beq.n	80027fa <HAL_GPIO_Init+0x216>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4d      	ldr	r2, [pc, #308]	; (800290c <HAL_GPIO_Init+0x328>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d00d      	beq.n	80027f6 <HAL_GPIO_Init+0x212>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4c      	ldr	r2, [pc, #304]	; (8002910 <HAL_GPIO_Init+0x32c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d007      	beq.n	80027f2 <HAL_GPIO_Init+0x20e>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a4b      	ldr	r2, [pc, #300]	; (8002914 <HAL_GPIO_Init+0x330>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d101      	bne.n	80027ee <HAL_GPIO_Init+0x20a>
 80027ea:	2307      	movs	r3, #7
 80027ec:	e00e      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027ee:	2308      	movs	r3, #8
 80027f0:	e00c      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027f2:	2306      	movs	r3, #6
 80027f4:	e00a      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027f6:	2305      	movs	r3, #5
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027fa:	2304      	movs	r3, #4
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x228>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x228>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x228>
 800280a:	2300      	movs	r3, #0
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_GPIO_Init+0x310>)
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800282a:	4b3b      	ldr	r3, [pc, #236]	; (8002918 <HAL_GPIO_Init+0x334>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800284e:	4a32      	ldr	r2, [pc, #200]	; (8002918 <HAL_GPIO_Init+0x334>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002854:	4b30      	ldr	r3, [pc, #192]	; (8002918 <HAL_GPIO_Init+0x334>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002878:	4a27      	ldr	r2, [pc, #156]	; (8002918 <HAL_GPIO_Init+0x334>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800287e:	4b26      	ldr	r3, [pc, #152]	; (8002918 <HAL_GPIO_Init+0x334>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028a2:	4a1d      	ldr	r2, [pc, #116]	; (8002918 <HAL_GPIO_Init+0x334>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <HAL_GPIO_Init+0x334>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028cc:	4a12      	ldr	r2, [pc, #72]	; (8002918 <HAL_GPIO_Init+0x334>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3301      	adds	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	f67f ae90 	bls.w	8002600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3724      	adds	r7, #36	; 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40013800 	.word	0x40013800
 80028f8:	40020000 	.word	0x40020000
 80028fc:	40020400 	.word	0x40020400
 8002900:	40020800 	.word	0x40020800
 8002904:	40020c00 	.word	0x40020c00
 8002908:	40021000 	.word	0x40021000
 800290c:	40021400 	.word	0x40021400
 8002910:	40021800 	.word	0x40021800
 8002914:	40021c00 	.word	0x40021c00
 8002918:	40013c00 	.word	0x40013c00

0800291c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	807b      	strh	r3, [r7, #2]
 8002928:	4613      	mov	r3, r2
 800292a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800292c:	787b      	ldrb	r3, [r7, #1]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002938:	e003      	b.n	8002942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800293a:	887b      	ldrh	r3, [r7, #2]
 800293c:	041a      	lsls	r2, r3, #16
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	619a      	str	r2, [r3, #24]
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e267      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d075      	beq.n	8002a5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800296e:	4b88      	ldr	r3, [pc, #544]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 030c 	and.w	r3, r3, #12
 8002976:	2b04      	cmp	r3, #4
 8002978:	d00c      	beq.n	8002994 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800297a:	4b85      	ldr	r3, [pc, #532]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002982:	2b08      	cmp	r3, #8
 8002984:	d112      	bne.n	80029ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002986:	4b82      	ldr	r3, [pc, #520]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002992:	d10b      	bne.n	80029ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002994:	4b7e      	ldr	r3, [pc, #504]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d05b      	beq.n	8002a58 <HAL_RCC_OscConfig+0x108>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d157      	bne.n	8002a58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e242      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b4:	d106      	bne.n	80029c4 <HAL_RCC_OscConfig+0x74>
 80029b6:	4b76      	ldr	r3, [pc, #472]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a75      	ldr	r2, [pc, #468]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e01d      	b.n	8002a00 <HAL_RCC_OscConfig+0xb0>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x98>
 80029ce:	4b70      	ldr	r3, [pc, #448]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a6f      	ldr	r2, [pc, #444]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b6d      	ldr	r3, [pc, #436]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a6c      	ldr	r2, [pc, #432]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xb0>
 80029e8:	4b69      	ldr	r3, [pc, #420]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a68      	ldr	r2, [pc, #416]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b66      	ldr	r3, [pc, #408]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a65      	ldr	r2, [pc, #404]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a08:	f7ff f92e 	bl	8001c68 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a10:	f7ff f92a 	bl	8001c68 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	; 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e207      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	4b5b      	ldr	r3, [pc, #364]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xc0>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7ff f91a 	bl	8001c68 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff f916 	bl	8001c68 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	; 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1f3      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	4b51      	ldr	r3, [pc, #324]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0xe8>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d063      	beq.n	8002b2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a66:	4b4a      	ldr	r3, [pc, #296]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a72:	4b47      	ldr	r3, [pc, #284]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d11c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a7e:	4b44      	ldr	r3, [pc, #272]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d116      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8a:	4b41      	ldr	r3, [pc, #260]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d005      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x152>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e1c7      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa2:	4b3b      	ldr	r3, [pc, #236]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	4937      	ldr	r1, [pc, #220]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab6:	e03a      	b.n	8002b2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d020      	beq.n	8002b02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac0:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <HAL_RCC_OscConfig+0x244>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac6:	f7ff f8cf 	bl	8001c68 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ace:	f7ff f8cb 	bl	8001c68 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e1a8      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae0:	4b2b      	ldr	r3, [pc, #172]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aec:	4b28      	ldr	r3, [pc, #160]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4925      	ldr	r1, [pc, #148]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	600b      	str	r3, [r1, #0]
 8002b00:	e015      	b.n	8002b2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b02:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <HAL_RCC_OscConfig+0x244>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7ff f8ae 	bl	8001c68 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b10:	f7ff f8aa 	bl	8001c68 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e187      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d036      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d016      	beq.n	8002b70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <HAL_RCC_OscConfig+0x248>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b48:	f7ff f88e 	bl	8001c68 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b50:	f7ff f88a 	bl	8001c68 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e167      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	4b0b      	ldr	r3, [pc, #44]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0x200>
 8002b6e:	e01b      	b.n	8002ba8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <HAL_RCC_OscConfig+0x248>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b76:	f7ff f877 	bl	8001c68 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b7c:	e00e      	b.n	8002b9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b7e:	f7ff f873 	bl	8001c68 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d907      	bls.n	8002b9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e150      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
 8002b90:	40023800 	.word	0x40023800
 8002b94:	42470000 	.word	0x42470000
 8002b98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b9c:	4b88      	ldr	r3, [pc, #544]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002b9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1ea      	bne.n	8002b7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 8097 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bba:	4b81      	ldr	r3, [pc, #516]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10f      	bne.n	8002be6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	4b7d      	ldr	r3, [pc, #500]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	4a7c      	ldr	r2, [pc, #496]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd6:	4b7a      	ldr	r3, [pc, #488]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	60bb      	str	r3, [r7, #8]
 8002be0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002be2:	2301      	movs	r3, #1
 8002be4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be6:	4b77      	ldr	r3, [pc, #476]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d118      	bne.n	8002c24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf2:	4b74      	ldr	r3, [pc, #464]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a73      	ldr	r2, [pc, #460]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bfe:	f7ff f833 	bl	8001c68 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c06:	f7ff f82f 	bl	8001c68 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e10c      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c18:	4b6a      	ldr	r3, [pc, #424]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0f0      	beq.n	8002c06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x2ea>
 8002c2c:	4b64      	ldr	r3, [pc, #400]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c30:	4a63      	ldr	r2, [pc, #396]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	6713      	str	r3, [r2, #112]	; 0x70
 8002c38:	e01c      	b.n	8002c74 <HAL_RCC_OscConfig+0x324>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	2b05      	cmp	r3, #5
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x30c>
 8002c42:	4b5f      	ldr	r3, [pc, #380]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c46:	4a5e      	ldr	r2, [pc, #376]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c4e:	4b5c      	ldr	r3, [pc, #368]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c52:	4a5b      	ldr	r2, [pc, #364]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6713      	str	r3, [r2, #112]	; 0x70
 8002c5a:	e00b      	b.n	8002c74 <HAL_RCC_OscConfig+0x324>
 8002c5c:	4b58      	ldr	r3, [pc, #352]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c60:	4a57      	ldr	r2, [pc, #348]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c62:	f023 0301 	bic.w	r3, r3, #1
 8002c66:	6713      	str	r3, [r2, #112]	; 0x70
 8002c68:	4b55      	ldr	r3, [pc, #340]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c6c:	4a54      	ldr	r2, [pc, #336]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c6e:	f023 0304 	bic.w	r3, r3, #4
 8002c72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d015      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7c:	f7fe fff4 	bl	8001c68 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c82:	e00a      	b.n	8002c9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c84:	f7fe fff0 	bl	8001c68 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e0cb      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	4b49      	ldr	r3, [pc, #292]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d0ee      	beq.n	8002c84 <HAL_RCC_OscConfig+0x334>
 8002ca6:	e014      	b.n	8002cd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca8:	f7fe ffde 	bl	8001c68 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb0:	f7fe ffda 	bl	8001c68 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e0b5      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc6:	4b3e      	ldr	r3, [pc, #248]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1ee      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cd2:	7dfb      	ldrb	r3, [r7, #23]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd8:	4b39      	ldr	r3, [pc, #228]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	4a38      	ldr	r2, [pc, #224]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 80a1 	beq.w	8002e30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cee:	4b34      	ldr	r3, [pc, #208]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d05c      	beq.n	8002db4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d141      	bne.n	8002d86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d02:	4b31      	ldr	r3, [pc, #196]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fe ffae 	bl	8001c68 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d10:	f7fe ffaa 	bl	8001c68 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e087      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d22:	4b27      	ldr	r3, [pc, #156]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f0      	bne.n	8002d10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69da      	ldr	r2, [r3, #28]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	019b      	lsls	r3, r3, #6
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	3b01      	subs	r3, #1
 8002d48:	041b      	lsls	r3, r3, #16
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d50:	061b      	lsls	r3, r3, #24
 8002d52:	491b      	ldr	r1, [pc, #108]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe ff83 	bl	8001c68 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d66:	f7fe ff7f 	bl	8001c68 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e05c      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d78:	4b11      	ldr	r3, [pc, #68]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x416>
 8002d84:	e054      	b.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7fe ff6c 	bl	8001c68 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe ff68 	bl	8001c68 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e045      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <HAL_RCC_OscConfig+0x444>
 8002db2:	e03d      	b.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d107      	bne.n	8002dcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e038      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	40007000 	.word	0x40007000
 8002dc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dcc:	4b1b      	ldr	r3, [pc, #108]	; (8002e3c <HAL_RCC_OscConfig+0x4ec>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d028      	beq.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d121      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d11a      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d111      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	085b      	lsrs	r3, r3, #1
 8002e14:	3b01      	subs	r3, #1
 8002e16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d107      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40023800 	.word	0x40023800

08002e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e0cc      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e54:	4b68      	ldr	r3, [pc, #416]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d90c      	bls.n	8002e7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b65      	ldr	r3, [pc, #404]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6a:	4b63      	ldr	r3, [pc, #396]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d001      	beq.n	8002e7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0b8      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d020      	beq.n	8002eca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e94:	4b59      	ldr	r3, [pc, #356]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	4a58      	ldr	r2, [pc, #352]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eac:	4b53      	ldr	r3, [pc, #332]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	4a52      	ldr	r2, [pc, #328]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002eb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb8:	4b50      	ldr	r3, [pc, #320]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	494d      	ldr	r1, [pc, #308]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d044      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d107      	bne.n	8002eee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	4b47      	ldr	r3, [pc, #284]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d119      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e07f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d107      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002efe:	4b3f      	ldr	r3, [pc, #252]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d109      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e06f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f0e:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e067      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f1e:	4b37      	ldr	r3, [pc, #220]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f023 0203 	bic.w	r2, r3, #3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4934      	ldr	r1, [pc, #208]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f30:	f7fe fe9a 	bl	8001c68 <HAL_GetTick>
 8002f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f36:	e00a      	b.n	8002f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f38:	f7fe fe96 	bl	8001c68 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e04f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4e:	4b2b      	ldr	r3, [pc, #172]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 020c 	and.w	r2, r3, #12
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d1eb      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f60:	4b25      	ldr	r3, [pc, #148]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d20c      	bcs.n	8002f88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6e:	4b22      	ldr	r3, [pc, #136]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f76:	4b20      	ldr	r3, [pc, #128]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d001      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e032      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d008      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f94:	4b19      	ldr	r3, [pc, #100]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	4916      	ldr	r1, [pc, #88]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0308 	and.w	r3, r3, #8
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d009      	beq.n	8002fc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fb2:	4b12      	ldr	r3, [pc, #72]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	490e      	ldr	r1, [pc, #56]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fc6:	f000 f821 	bl	800300c <HAL_RCC_GetSysClockFreq>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	091b      	lsrs	r3, r3, #4
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	490a      	ldr	r1, [pc, #40]	; (8003000 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd8:	5ccb      	ldrb	r3, [r1, r3]
 8002fda:	fa22 f303 	lsr.w	r3, r2, r3
 8002fde:	4a09      	ldr	r2, [pc, #36]	; (8003004 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fe2:	4b09      	ldr	r3, [pc, #36]	; (8003008 <HAL_RCC_ClockConfig+0x1c8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fdfa 	bl	8001be0 <HAL_InitTick>

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40023c00 	.word	0x40023c00
 8002ffc:	40023800 	.word	0x40023800
 8003000:	080072f4 	.word	0x080072f4
 8003004:	20000000 	.word	0x20000000
 8003008:	20000004 	.word	0x20000004

0800300c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800300c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003010:	b094      	sub	sp, #80	; 0x50
 8003012:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	647b      	str	r3, [r7, #68]	; 0x44
 8003018:	2300      	movs	r3, #0
 800301a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800301c:	2300      	movs	r3, #0
 800301e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003024:	4b79      	ldr	r3, [pc, #484]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 030c 	and.w	r3, r3, #12
 800302c:	2b08      	cmp	r3, #8
 800302e:	d00d      	beq.n	800304c <HAL_RCC_GetSysClockFreq+0x40>
 8003030:	2b08      	cmp	r3, #8
 8003032:	f200 80e1 	bhi.w	80031f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_RCC_GetSysClockFreq+0x34>
 800303a:	2b04      	cmp	r3, #4
 800303c:	d003      	beq.n	8003046 <HAL_RCC_GetSysClockFreq+0x3a>
 800303e:	e0db      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003040:	4b73      	ldr	r3, [pc, #460]	; (8003210 <HAL_RCC_GetSysClockFreq+0x204>)
 8003042:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003044:	e0db      	b.n	80031fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003046:	4b73      	ldr	r3, [pc, #460]	; (8003214 <HAL_RCC_GetSysClockFreq+0x208>)
 8003048:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800304a:	e0d8      	b.n	80031fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800304c:	4b6f      	ldr	r3, [pc, #444]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003054:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003056:	4b6d      	ldr	r3, [pc, #436]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d063      	beq.n	800312a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003062:	4b6a      	ldr	r3, [pc, #424]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	099b      	lsrs	r3, r3, #6
 8003068:	2200      	movs	r2, #0
 800306a:	63bb      	str	r3, [r7, #56]	; 0x38
 800306c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800306e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003074:	633b      	str	r3, [r7, #48]	; 0x30
 8003076:	2300      	movs	r3, #0
 8003078:	637b      	str	r3, [r7, #52]	; 0x34
 800307a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800307e:	4622      	mov	r2, r4
 8003080:	462b      	mov	r3, r5
 8003082:	f04f 0000 	mov.w	r0, #0
 8003086:	f04f 0100 	mov.w	r1, #0
 800308a:	0159      	lsls	r1, r3, #5
 800308c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003090:	0150      	lsls	r0, r2, #5
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4621      	mov	r1, r4
 8003098:	1a51      	subs	r1, r2, r1
 800309a:	6139      	str	r1, [r7, #16]
 800309c:	4629      	mov	r1, r5
 800309e:	eb63 0301 	sbc.w	r3, r3, r1
 80030a2:	617b      	str	r3, [r7, #20]
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	f04f 0300 	mov.w	r3, #0
 80030ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030b0:	4659      	mov	r1, fp
 80030b2:	018b      	lsls	r3, r1, #6
 80030b4:	4651      	mov	r1, sl
 80030b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030ba:	4651      	mov	r1, sl
 80030bc:	018a      	lsls	r2, r1, #6
 80030be:	4651      	mov	r1, sl
 80030c0:	ebb2 0801 	subs.w	r8, r2, r1
 80030c4:	4659      	mov	r1, fp
 80030c6:	eb63 0901 	sbc.w	r9, r3, r1
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030de:	4690      	mov	r8, r2
 80030e0:	4699      	mov	r9, r3
 80030e2:	4623      	mov	r3, r4
 80030e4:	eb18 0303 	adds.w	r3, r8, r3
 80030e8:	60bb      	str	r3, [r7, #8]
 80030ea:	462b      	mov	r3, r5
 80030ec:	eb49 0303 	adc.w	r3, r9, r3
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030fe:	4629      	mov	r1, r5
 8003100:	024b      	lsls	r3, r1, #9
 8003102:	4621      	mov	r1, r4
 8003104:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003108:	4621      	mov	r1, r4
 800310a:	024a      	lsls	r2, r1, #9
 800310c:	4610      	mov	r0, r2
 800310e:	4619      	mov	r1, r3
 8003110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003112:	2200      	movs	r2, #0
 8003114:	62bb      	str	r3, [r7, #40]	; 0x28
 8003116:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003118:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800311c:	f7fd fcc6 	bl	8000aac <__aeabi_uldivmod>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4613      	mov	r3, r2
 8003126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003128:	e058      	b.n	80031dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800312a:	4b38      	ldr	r3, [pc, #224]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	099b      	lsrs	r3, r3, #6
 8003130:	2200      	movs	r2, #0
 8003132:	4618      	mov	r0, r3
 8003134:	4611      	mov	r1, r2
 8003136:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800313a:	623b      	str	r3, [r7, #32]
 800313c:	2300      	movs	r3, #0
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
 8003140:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003144:	4642      	mov	r2, r8
 8003146:	464b      	mov	r3, r9
 8003148:	f04f 0000 	mov.w	r0, #0
 800314c:	f04f 0100 	mov.w	r1, #0
 8003150:	0159      	lsls	r1, r3, #5
 8003152:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003156:	0150      	lsls	r0, r2, #5
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4641      	mov	r1, r8
 800315e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003162:	4649      	mov	r1, r9
 8003164:	eb63 0b01 	sbc.w	fp, r3, r1
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003174:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003178:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800317c:	ebb2 040a 	subs.w	r4, r2, sl
 8003180:	eb63 050b 	sbc.w	r5, r3, fp
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	00eb      	lsls	r3, r5, #3
 800318e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003192:	00e2      	lsls	r2, r4, #3
 8003194:	4614      	mov	r4, r2
 8003196:	461d      	mov	r5, r3
 8003198:	4643      	mov	r3, r8
 800319a:	18e3      	adds	r3, r4, r3
 800319c:	603b      	str	r3, [r7, #0]
 800319e:	464b      	mov	r3, r9
 80031a0:	eb45 0303 	adc.w	r3, r5, r3
 80031a4:	607b      	str	r3, [r7, #4]
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031b2:	4629      	mov	r1, r5
 80031b4:	028b      	lsls	r3, r1, #10
 80031b6:	4621      	mov	r1, r4
 80031b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031bc:	4621      	mov	r1, r4
 80031be:	028a      	lsls	r2, r1, #10
 80031c0:	4610      	mov	r0, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031c6:	2200      	movs	r2, #0
 80031c8:	61bb      	str	r3, [r7, #24]
 80031ca:	61fa      	str	r2, [r7, #28]
 80031cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d0:	f7fd fc6c 	bl	8000aac <__aeabi_uldivmod>
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	4613      	mov	r3, r2
 80031da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031dc:	4b0b      	ldr	r3, [pc, #44]	; (800320c <HAL_RCC_GetSysClockFreq+0x200>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	0c1b      	lsrs	r3, r3, #16
 80031e2:	f003 0303 	and.w	r3, r3, #3
 80031e6:	3301      	adds	r3, #1
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80031ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031f6:	e002      	b.n	80031fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <HAL_RCC_GetSysClockFreq+0x204>)
 80031fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003200:	4618      	mov	r0, r3
 8003202:	3750      	adds	r7, #80	; 0x50
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800320a:	bf00      	nop
 800320c:	40023800 	.word	0x40023800
 8003210:	00f42400 	.word	0x00f42400
 8003214:	007a1200 	.word	0x007a1200

08003218 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e07b      	b.n	8003322 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322e:	2b00      	cmp	r3, #0
 8003230:	d108      	bne.n	8003244 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800323a:	d009      	beq.n	8003250 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	61da      	str	r2, [r3, #28]
 8003242:	e005      	b.n	8003250 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d106      	bne.n	8003270 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7fe fb2a 	bl	80018c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003286:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003298:	431a      	orrs	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032c0:	431a      	orrs	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d4:	ea42 0103 	orr.w	r1, r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	0c1b      	lsrs	r3, r3, #16
 80032ee:	f003 0104 	and.w	r1, r3, #4
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	f003 0210 	and.w	r2, r3, #16
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	69da      	ldr	r2, [r3, #28]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003310:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800332a:	b480      	push	{r7}
 800332c:	b085      	sub	sp, #20
 800332e:	af00      	add	r7, sp, #0
 8003330:	4603      	mov	r3, r0
 8003332:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003338:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800333c:	2b84      	cmp	r3, #132	; 0x84
 800333e:	d005      	beq.n	800334c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003340:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4413      	add	r3, r2
 8003348:	3303      	adds	r3, #3
 800334a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800334c:	68fb      	ldr	r3, [r7, #12]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003360:	f3ef 8305 	mrs	r3, IPSR
 8003364:	607b      	str	r3, [r7, #4]
  return(result);
 8003366:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf14      	ite	ne
 800336c:	2301      	movne	r3, #1
 800336e:	2300      	moveq	r3, #0
 8003370:	b2db      	uxtb	r3, r3
}
 8003372:	4618      	mov	r0, r3
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003382:	f001 fc8b 	bl	8004c9c <vTaskStartScheduler>
  
  return osOK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}

0800338c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800338c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800338e:	b089      	sub	sp, #36	; 0x24
 8003390:	af04      	add	r7, sp, #16
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d020      	beq.n	80033e0 <osThreadCreate+0x54>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d01c      	beq.n	80033e0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685c      	ldr	r4, [r3, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691e      	ldr	r6, [r3, #16]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ffb6 	bl	800332a <makeFreeRtosPriority>
 80033be:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033c8:	9202      	str	r2, [sp, #8]
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	9100      	str	r1, [sp, #0]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	4632      	mov	r2, r6
 80033d2:	4629      	mov	r1, r5
 80033d4:	4620      	mov	r0, r4
 80033d6:	f001 fa99 	bl	800490c <xTaskCreateStatic>
 80033da:	4603      	mov	r3, r0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	e01c      	b.n	800341a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685c      	ldr	r4, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033ec:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff ff98 	bl	800332a <makeFreeRtosPriority>
 80033fa:	4602      	mov	r2, r0
 80033fc:	f107 030c 	add.w	r3, r7, #12
 8003400:	9301      	str	r3, [sp, #4]
 8003402:	9200      	str	r2, [sp, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	4632      	mov	r2, r6
 8003408:	4629      	mov	r1, r5
 800340a:	4620      	mov	r0, r4
 800340c:	f001 fadb 	bl	80049c6 <xTaskCreate>
 8003410:	4603      	mov	r3, r0
 8003412:	2b01      	cmp	r3, #1
 8003414:	d001      	beq.n	800341a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800341a:	68fb      	ldr	r3, [r7, #12]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003424 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <osDelay+0x16>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	e000      	b.n	800343c <osDelay+0x18>
 800343a:	2301      	movs	r3, #1
 800343c:	4618      	mov	r0, r3
 800343e:	f001 fbf9 	bl	8004c34 <vTaskDelay>
  
  return osOK;
 8003442:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d007      	beq.n	800346c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4619      	mov	r1, r3
 8003462:	2001      	movs	r0, #1
 8003464:	f000 fc7d 	bl	8003d62 <xQueueCreateMutexStatic>
 8003468:	4603      	mov	r3, r0
 800346a:	e003      	b.n	8003474 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800346c:	2001      	movs	r0, #1
 800346e:	f000 fc60 	bl	8003d32 <xQueueCreateMutex>
 8003472:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003474:	4618      	mov	r0, r3
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <osMutexWait+0x18>
    return osErrorParameter;
 8003490:	2380      	movs	r3, #128	; 0x80
 8003492:	e03a      	b.n	800350a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003494:	2300      	movs	r3, #0
 8003496:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349e:	d103      	bne.n	80034a8 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80034a0:	f04f 33ff 	mov.w	r3, #4294967295
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	e009      	b.n	80034bc <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d006      	beq.n	80034bc <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <osMutexWait+0x40>
      ticks = 1;
 80034b8:	2301      	movs	r3, #1
 80034ba:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80034bc:	f7ff ff4d 	bl	800335a <inHandlerMode>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d017      	beq.n	80034f6 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80034c6:	f107 0308 	add.w	r3, r7, #8
 80034ca:	461a      	mov	r2, r3
 80034cc:	2100      	movs	r1, #0
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f001 f874 	bl	80045bc <xQueueReceiveFromISR>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d001      	beq.n	80034de <osMutexWait+0x62>
      return osErrorOS;
 80034da:	23ff      	movs	r3, #255	; 0xff
 80034dc:	e015      	b.n	800350a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d011      	beq.n	8003508 <osMutexWait+0x8c>
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <osMutexWait+0x98>)
 80034e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	f3bf 8f6f 	isb	sy
 80034f4:	e008      	b.n	8003508 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80034f6:	68f9      	ldr	r1, [r7, #12]
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 ff53 	bl	80043a4 <xQueueSemaphoreTake>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b01      	cmp	r3, #1
 8003502:	d001      	beq.n	8003508 <osMutexWait+0x8c>
    return osErrorOS;
 8003504:	23ff      	movs	r3, #255	; 0xff
 8003506:	e000      	b.n	800350a <osMutexWait+0x8e>
  }
  
  return osOK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	e000ed04 	.word	0xe000ed04

08003518 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003524:	2300      	movs	r3, #0
 8003526:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003528:	f7ff ff17 	bl	800335a <inHandlerMode>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d016      	beq.n	8003560 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003532:	f107 0308 	add.w	r3, r7, #8
 8003536:	4619      	mov	r1, r3
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fdc6 	bl	80040ca <xQueueGiveFromISR>
 800353e:	4603      	mov	r3, r0
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <osMutexRelease+0x30>
      return osErrorOS;
 8003544:	23ff      	movs	r3, #255	; 0xff
 8003546:	e017      	b.n	8003578 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d013      	beq.n	8003576 <osMutexRelease+0x5e>
 800354e:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <osMutexRelease+0x68>)
 8003550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	f3bf 8f6f 	isb	sy
 800355e:	e00a      	b.n	8003576 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003560:	2300      	movs	r3, #0
 8003562:	2200      	movs	r2, #0
 8003564:	2100      	movs	r1, #0
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fc16 	bl	8003d98 <xQueueGenericSend>
 800356c:	4603      	mov	r3, r0
 800356e:	2b01      	cmp	r3, #1
 8003570:	d001      	beq.n	8003576 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003572:	23ff      	movs	r3, #255	; 0xff
 8003574:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003576:	68fb      	ldr	r3, [r7, #12]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	e000ed04 	.word	0xe000ed04

08003584 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	3303      	adds	r3, #3
 8003592:	f023 0303 	bic.w	r3, r3, #3
 8003596:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8003598:	2014      	movs	r0, #20
 800359a:	f002 fbed 	bl	8005d78 <pvPortMalloc>
 800359e:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d046      	beq.n	8003634 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	2200      	movs	r2, #0
 80035b8:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f002 fbda 	bl	8005d78 <pvPortMalloc>
 80035c4:	4602      	mov	r2, r0
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d02b      	beq.n	800362a <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	fb02 f303 	mul.w	r3, r2, r3
 80035dc:	4618      	mov	r0, r3
 80035de:	f002 fbcb 	bl	8005d78 <pvPortMalloc>
 80035e2:	4602      	mov	r2, r0
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d011      	beq.n	8003614 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80035f0:	2300      	movs	r3, #0
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	e008      	b.n	8003608 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	4413      	add	r3, r2
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	3301      	adds	r3, #1
 8003606:	613b      	str	r3, [r7, #16]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	429a      	cmp	r2, r3
 8003610:	d3f1      	bcc.n	80035f6 <osPoolCreate+0x72>
 8003612:	e00f      	b.n	8003634 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4618      	mov	r0, r3
 800361a:	f002 fc79 	bl	8005f10 <vPortFree>
        vPortFree(thePool);
 800361e:	6978      	ldr	r0, [r7, #20]
 8003620:	f002 fc76 	bl	8005f10 <vPortFree>
        thePool = NULL;
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	e004      	b.n	8003634 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800362a:	6978      	ldr	r0, [r7, #20]
 800362c:	f002 fc70 	bl	8005f10 <vPortFree>
      thePool = NULL;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8003634:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800363e:	b590      	push	{r4, r7, lr}
 8003640:	b085      	sub	sp, #20
 8003642:	af02      	add	r7, sp, #8
 8003644:	6078      	str	r0, [r7, #4]
 8003646:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d011      	beq.n	8003674 <osMessageCreate+0x36>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00d      	beq.n	8003674 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	2400      	movs	r4, #0
 800366a:	9400      	str	r4, [sp, #0]
 800366c:	f000 fa76 	bl	8003b5c <xQueueGenericCreateStatic>
 8003670:	4603      	mov	r3, r0
 8003672:	e008      	b.n	8003686 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6818      	ldr	r0, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	4619      	mov	r1, r3
 8003680:	f000 fae4 	bl	8003c4c <xQueueGenericCreate>
 8003684:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bd90      	pop	{r4, r7, pc}
	...

08003690 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800369c:	2300      	movs	r3, #0
 800369e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <osMessagePut+0x1e>
    ticks = 1;
 80036aa:	2301      	movs	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80036ae:	f7ff fe54 	bl	800335a <inHandlerMode>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d018      	beq.n	80036ea <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80036b8:	f107 0210 	add.w	r2, r7, #16
 80036bc:	f107 0108 	add.w	r1, r7, #8
 80036c0:	2300      	movs	r3, #0
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 fc66 	bl	8003f94 <xQueueGenericSendFromISR>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d001      	beq.n	80036d2 <osMessagePut+0x42>
      return osErrorOS;
 80036ce:	23ff      	movs	r3, #255	; 0xff
 80036d0:	e018      	b.n	8003704 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d014      	beq.n	8003702 <osMessagePut+0x72>
 80036d8:	4b0c      	ldr	r3, [pc, #48]	; (800370c <osMessagePut+0x7c>)
 80036da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	f3bf 8f4f 	dsb	sy
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	e00b      	b.n	8003702 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80036ea:	f107 0108 	add.w	r1, r7, #8
 80036ee:	2300      	movs	r3, #0
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 fb50 	bl	8003d98 <xQueueGenericSend>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d001      	beq.n	8003702 <osMessagePut+0x72>
      return osErrorOS;
 80036fe:	23ff      	movs	r3, #255	; 0xff
 8003700:	e000      	b.n	8003704 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	e000ed04 	.word	0xe000ed04

08003710 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003710:	b590      	push	{r4, r7, lr}
 8003712:	b08b      	sub	sp, #44	; 0x2c
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10a      	bne.n	8003740 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800372a:	2380      	movs	r3, #128	; 0x80
 800372c:	617b      	str	r3, [r7, #20]
    return event;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	461c      	mov	r4, r3
 8003732:	f107 0314 	add.w	r3, r7, #20
 8003736:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800373a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800373e:	e054      	b.n	80037ea <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8003740:	2300      	movs	r3, #0
 8003742:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8003744:	2300      	movs	r3, #0
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374e:	d103      	bne.n	8003758 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8003750:	f04f 33ff 	mov.w	r3, #4294967295
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
 8003756:	e009      	b.n	800376c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d006      	beq.n	800376c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <osMessageGet+0x5c>
      ticks = 1;
 8003768:	2301      	movs	r3, #1
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800376c:	f7ff fdf5 	bl	800335a <inHandlerMode>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01c      	beq.n	80037b0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8003776:	f107 0220 	add.w	r2, r7, #32
 800377a:	f107 0314 	add.w	r3, r7, #20
 800377e:	3304      	adds	r3, #4
 8003780:	4619      	mov	r1, r3
 8003782:	68b8      	ldr	r0, [r7, #8]
 8003784:	f000 ff1a 	bl	80045bc <xQueueReceiveFromISR>
 8003788:	4603      	mov	r3, r0
 800378a:	2b01      	cmp	r3, #1
 800378c:	d102      	bne.n	8003794 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800378e:	2310      	movs	r3, #16
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	e001      	b.n	8003798 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01d      	beq.n	80037da <osMessageGet+0xca>
 800379e:	4b15      	ldr	r3, [pc, #84]	; (80037f4 <osMessageGet+0xe4>)
 80037a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	f3bf 8f4f 	dsb	sy
 80037aa:	f3bf 8f6f 	isb	sy
 80037ae:	e014      	b.n	80037da <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	3304      	adds	r3, #4
 80037b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037b8:	4619      	mov	r1, r3
 80037ba:	68b8      	ldr	r0, [r7, #8]
 80037bc:	f000 fd12 	bl	80041e4 <xQueueReceive>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d102      	bne.n	80037cc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80037c6:	2310      	movs	r3, #16
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e006      	b.n	80037da <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80037cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <osMessageGet+0xc6>
 80037d2:	2300      	movs	r3, #0
 80037d4:	e000      	b.n	80037d8 <osMessageGet+0xc8>
 80037d6:	2340      	movs	r3, #64	; 0x40
 80037d8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	461c      	mov	r4, r3
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80037e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	372c      	adds	r7, #44	; 0x2c
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd90      	pop	{r4, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	e000ed04 	.word	0xe000ed04

080037f8 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 80037f8:	b590      	push	{r4, r7, lr}
 80037fa:	b087      	sub	sp, #28
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	689c      	ldr	r4, [r3, #8]
 8003816:	200c      	movs	r0, #12
 8003818:	f002 faae 	bl	8005d78 <pvPortMalloc>
 800381c:	4603      	mov	r3, r0
 800381e:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <osMailCreate+0x36>
    return NULL;
 800382a:	2300      	movs	r3, #0
 800382c:	e038      	b.n	80038a0 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6818      	ldr	r0, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	681c      	ldr	r4, [r3, #0]
 8003842:	2200      	movs	r2, #0
 8003844:	2104      	movs	r1, #4
 8003846:	f000 fa01 	bl	8003c4c <xQueueGenericCreate>
 800384a:	4603      	mov	r3, r0
 800384c:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d107      	bne.n	800386a <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f002 fb55 	bl	8005f10 <vPortFree>
    return NULL;
 8003866:	2300      	movs	r3, #0
 8003868:	e01a      	b.n	80038a0 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	681c      	ldr	r4, [r3, #0]
 8003870:	f107 030c 	add.w	r3, r7, #12
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff fe85 	bl	8003584 <osPoolCreate>
 800387a:	4603      	mov	r3, r0
 800387c:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f002 fb3d 	bl	8005f10 <vPortFree>
    return NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	e002      	b.n	80038a0 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	371c      	adds	r7, #28
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd90      	pop	{r4, r7, pc}

080038a8 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <osMailPut+0x14>
    return osErrorParameter;
 80038b8:	2380      	movs	r3, #128	; 0x80
 80038ba:	e02c      	b.n	8003916 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 80038c0:	f7ff fd4b 	bl	800335a <inHandlerMode>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d018      	beq.n	80038fc <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6858      	ldr	r0, [r3, #4]
 80038ce:	f107 020c 	add.w	r2, r7, #12
 80038d2:	4639      	mov	r1, r7
 80038d4:	2300      	movs	r3, #0
 80038d6:	f000 fb5d 	bl	8003f94 <xQueueGenericSendFromISR>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d001      	beq.n	80038e4 <osMailPut+0x3c>
      return osErrorOS;
 80038e0:	23ff      	movs	r3, #255	; 0xff
 80038e2:	e018      	b.n	8003916 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d014      	beq.n	8003914 <osMailPut+0x6c>
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <osMailPut+0x78>)
 80038ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	f3bf 8f6f 	isb	sy
 80038fa:	e00b      	b.n	8003914 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6858      	ldr	r0, [r3, #4]
 8003900:	4639      	mov	r1, r7
 8003902:	2300      	movs	r3, #0
 8003904:	2200      	movs	r2, #0
 8003906:	f000 fa47 	bl	8003d98 <xQueueGenericSend>
 800390a:	4603      	mov	r3, r0
 800390c:	2b01      	cmp	r3, #1
 800390e:	d001      	beq.n	8003914 <osMailPut+0x6c>
      return osErrorOS;
 8003910:	23ff      	movs	r3, #255	; 0xff
 8003912:	e000      	b.n	8003916 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000ed04 	.word	0xe000ed04

08003924 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f103 0208 	add.w	r2, r3, #8
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f04f 32ff 	mov.w	r2, #4294967295
 800393c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f103 0208 	add.w	r2, r3, #8
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f103 0208 	add.w	r2, r3, #8
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800397e:	b480      	push	{r7}
 8003980:	b085      	sub	sp, #20
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	601a      	str	r2, [r3, #0]
}
 80039ba:	bf00      	nop
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
 80039ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039dc:	d103      	bne.n	80039e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	e00c      	b.n	8003a00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	3308      	adds	r3, #8
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e002      	b.n	80039f4 <vListInsert+0x2e>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d2f6      	bcs.n	80039ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	601a      	str	r2, [r3, #0]
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6892      	ldr	r2, [r2, #8]
 8003a4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6852      	ldr	r2, [r2, #4]
 8003a58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d103      	bne.n	8003a6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689a      	ldr	r2, [r3, #8]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	1e5a      	subs	r2, r3, #1
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3714      	adds	r7, #20
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10a      	bne.n	8003ab6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa4:	f383 8811 	msr	BASEPRI, r3
 8003aa8:	f3bf 8f6f 	isb	sy
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003ab2:	bf00      	nop
 8003ab4:	e7fe      	b.n	8003ab4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003ab6:	f002 f83d 	bl	8005b34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac2:	68f9      	ldr	r1, [r7, #12]
 8003ac4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ac6:	fb01 f303 	mul.w	r3, r1, r3
 8003aca:	441a      	add	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	68f9      	ldr	r1, [r7, #12]
 8003aea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003aec:	fb01 f303 	mul.w	r3, r1, r3
 8003af0:	441a      	add	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	22ff      	movs	r2, #255	; 0xff
 8003afa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	22ff      	movs	r2, #255	; 0xff
 8003b02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d114      	bne.n	8003b36 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01a      	beq.n	8003b4a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	3310      	adds	r3, #16
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f001 fb01 	bl	8005120 <xTaskRemoveFromEventList>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d012      	beq.n	8003b4a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b24:	4b0c      	ldr	r3, [pc, #48]	; (8003b58 <xQueueGenericReset+0xcc>)
 8003b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	e009      	b.n	8003b4a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3310      	adds	r3, #16
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff fef2 	bl	8003924 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	3324      	adds	r3, #36	; 0x24
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff feed 	bl	8003924 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b4a:	f002 f823 	bl	8005b94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b4e:	2301      	movs	r3, #1
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	e000ed04 	.word	0xe000ed04

08003b5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08e      	sub	sp, #56	; 0x38
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10a      	bne.n	8003b86 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b74:	f383 8811 	msr	BASEPRI, r3
 8003b78:	f3bf 8f6f 	isb	sy
 8003b7c:	f3bf 8f4f 	dsb	sy
 8003b80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003b82:	bf00      	nop
 8003b84:	e7fe      	b.n	8003b84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10a      	bne.n	8003ba2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b90:	f383 8811 	msr	BASEPRI, r3
 8003b94:	f3bf 8f6f 	isb	sy
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003b9e:	bf00      	nop
 8003ba0:	e7fe      	b.n	8003ba0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d002      	beq.n	8003bae <xQueueGenericCreateStatic+0x52>
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <xQueueGenericCreateStatic+0x56>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <xQueueGenericCreateStatic+0x58>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10a      	bne.n	8003bce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbc:	f383 8811 	msr	BASEPRI, r3
 8003bc0:	f3bf 8f6f 	isb	sy
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	623b      	str	r3, [r7, #32]
}
 8003bca:	bf00      	nop
 8003bcc:	e7fe      	b.n	8003bcc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d102      	bne.n	8003bda <xQueueGenericCreateStatic+0x7e>
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <xQueueGenericCreateStatic+0x82>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e000      	b.n	8003be0 <xQueueGenericCreateStatic+0x84>
 8003bde:	2300      	movs	r3, #0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10a      	bne.n	8003bfa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be8:	f383 8811 	msr	BASEPRI, r3
 8003bec:	f3bf 8f6f 	isb	sy
 8003bf0:	f3bf 8f4f 	dsb	sy
 8003bf4:	61fb      	str	r3, [r7, #28]
}
 8003bf6:	bf00      	nop
 8003bf8:	e7fe      	b.n	8003bf8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003bfa:	2348      	movs	r3, #72	; 0x48
 8003bfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2b48      	cmp	r3, #72	; 0x48
 8003c02:	d00a      	beq.n	8003c1a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c08:	f383 8811 	msr	BASEPRI, r3
 8003c0c:	f3bf 8f6f 	isb	sy
 8003c10:	f3bf 8f4f 	dsb	sy
 8003c14:	61bb      	str	r3, [r7, #24]
}
 8003c16:	bf00      	nop
 8003c18:	e7fe      	b.n	8003c18 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003c1a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00d      	beq.n	8003c42 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c2e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	4613      	mov	r3, r2
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 f83f 	bl	8003cc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3730      	adds	r7, #48	; 0x30
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08a      	sub	sp, #40	; 0x28
 8003c50:	af02      	add	r7, sp, #8
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	4613      	mov	r3, r2
 8003c58:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10a      	bne.n	8003c76 <xQueueGenericCreate+0x2a>
	__asm volatile
 8003c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c64:	f383 8811 	msr	BASEPRI, r3
 8003c68:	f3bf 8f6f 	isb	sy
 8003c6c:	f3bf 8f4f 	dsb	sy
 8003c70:	613b      	str	r3, [r7, #16]
}
 8003c72:	bf00      	nop
 8003c74:	e7fe      	b.n	8003c74 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	fb02 f303 	mul.w	r3, r2, r3
 8003c7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	3348      	adds	r3, #72	; 0x48
 8003c84:	4618      	mov	r0, r3
 8003c86:	f002 f877 	bl	8005d78 <pvPortMalloc>
 8003c8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d011      	beq.n	8003cb6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	3348      	adds	r3, #72	; 0x48
 8003c9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ca4:	79fa      	ldrb	r2, [r7, #7]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	4613      	mov	r3, r2
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f805 	bl	8003cc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003cb6:	69bb      	ldr	r3, [r7, #24]
	}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3720      	adds	r7, #32
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
 8003ccc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d103      	bne.n	8003cdc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	e002      	b.n	8003ce2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003cee:	2101      	movs	r1, #1
 8003cf0:	69b8      	ldr	r0, [r7, #24]
 8003cf2:	f7ff fecb 	bl	8003a8c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b082      	sub	sp, #8
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00e      	beq.n	8003d2a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003d1e:	2300      	movs	r3, #0
 8003d20:	2200      	movs	r2, #0
 8003d22:	2100      	movs	r1, #0
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f837 	bl	8003d98 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003d2a:	bf00      	nop
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b086      	sub	sp, #24
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	4603      	mov	r3, r0
 8003d3a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	2300      	movs	r3, #0
 8003d42:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003d44:	79fb      	ldrb	r3, [r7, #7]
 8003d46:	461a      	mov	r2, r3
 8003d48:	6939      	ldr	r1, [r7, #16]
 8003d4a:	6978      	ldr	r0, [r7, #20]
 8003d4c:	f7ff ff7e 	bl	8003c4c <xQueueGenericCreate>
 8003d50:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f7ff ffd3 	bl	8003cfe <prvInitialiseMutex>

		return xNewQueue;
 8003d58:	68fb      	ldr	r3, [r7, #12]
	}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b088      	sub	sp, #32
 8003d66:	af02      	add	r7, sp, #8
 8003d68:	4603      	mov	r3, r0
 8003d6a:	6039      	str	r1, [r7, #0]
 8003d6c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	617b      	str	r3, [r7, #20]
 8003d72:	2300      	movs	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	6939      	ldr	r1, [r7, #16]
 8003d80:	6978      	ldr	r0, [r7, #20]
 8003d82:	f7ff feeb 	bl	8003b5c <xQueueGenericCreateStatic>
 8003d86:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f7ff ffb8 	bl	8003cfe <prvInitialiseMutex>

		return xNewQueue;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
	}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08e      	sub	sp, #56	; 0x38
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003da6:	2300      	movs	r3, #0
 8003da8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10a      	bne.n	8003dca <xQueueGenericSend+0x32>
	__asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003dc6:	bf00      	nop
 8003dc8:	e7fe      	b.n	8003dc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d103      	bne.n	8003dd8 <xQueueGenericSend+0x40>
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <xQueueGenericSend+0x44>
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e000      	b.n	8003dde <xQueueGenericSend+0x46>
 8003ddc:	2300      	movs	r3, #0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10a      	bne.n	8003df8 <xQueueGenericSend+0x60>
	__asm volatile
 8003de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	f3bf 8f6f 	isb	sy
 8003dee:	f3bf 8f4f 	dsb	sy
 8003df2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003df4:	bf00      	nop
 8003df6:	e7fe      	b.n	8003df6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d103      	bne.n	8003e06 <xQueueGenericSend+0x6e>
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <xQueueGenericSend+0x72>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <xQueueGenericSend+0x74>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10a      	bne.n	8003e26 <xQueueGenericSend+0x8e>
	__asm volatile
 8003e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e14:	f383 8811 	msr	BASEPRI, r3
 8003e18:	f3bf 8f6f 	isb	sy
 8003e1c:	f3bf 8f4f 	dsb	sy
 8003e20:	623b      	str	r3, [r7, #32]
}
 8003e22:	bf00      	nop
 8003e24:	e7fe      	b.n	8003e24 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e26:	f001 fb37 	bl	8005498 <xTaskGetSchedulerState>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d102      	bne.n	8003e36 <xQueueGenericSend+0x9e>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <xQueueGenericSend+0xa2>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <xQueueGenericSend+0xa4>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <xQueueGenericSend+0xbe>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	61fb      	str	r3, [r7, #28]
}
 8003e52:	bf00      	nop
 8003e54:	e7fe      	b.n	8003e54 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e56:	f001 fe6d 	bl	8005b34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d302      	bcc.n	8003e6c <xQueueGenericSend+0xd4>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d129      	bne.n	8003ec0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e72:	f000 fc3b 	bl	80046ec <prvCopyDataToQueue>
 8003e76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d010      	beq.n	8003ea2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	3324      	adds	r3, #36	; 0x24
 8003e84:	4618      	mov	r0, r3
 8003e86:	f001 f94b 	bl	8005120 <xTaskRemoveFromEventList>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d013      	beq.n	8003eb8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e90:	4b3f      	ldr	r3, [pc, #252]	; (8003f90 <xQueueGenericSend+0x1f8>)
 8003e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	e00a      	b.n	8003eb8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d007      	beq.n	8003eb8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003ea8:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <xQueueGenericSend+0x1f8>)
 8003eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003eb8:	f001 fe6c 	bl	8005b94 <vPortExitCritical>
				return pdPASS;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e063      	b.n	8003f88 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d103      	bne.n	8003ece <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ec6:	f001 fe65 	bl	8005b94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	e05c      	b.n	8003f88 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d106      	bne.n	8003ee2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ed4:	f107 0314 	add.w	r3, r7, #20
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f001 f983 	bl	80051e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ee2:	f001 fe57 	bl	8005b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ee6:	f000 ff39 	bl	8004d5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003eea:	f001 fe23 	bl	8005b34 <vPortEnterCritical>
 8003eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ef0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ef4:	b25b      	sxtb	r3, r3
 8003ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efa:	d103      	bne.n	8003f04 <xQueueGenericSend+0x16c>
 8003efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f0a:	b25b      	sxtb	r3, r3
 8003f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f10:	d103      	bne.n	8003f1a <xQueueGenericSend+0x182>
 8003f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f1a:	f001 fe3b 	bl	8005b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f1e:	1d3a      	adds	r2, r7, #4
 8003f20:	f107 0314 	add.w	r3, r7, #20
 8003f24:	4611      	mov	r1, r2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f001 f972 	bl	8005210 <xTaskCheckForTimeOut>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d124      	bne.n	8003f7c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f34:	f000 fcd2 	bl	80048dc <prvIsQueueFull>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d018      	beq.n	8003f70 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f40:	3310      	adds	r3, #16
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	4611      	mov	r1, r2
 8003f46:	4618      	mov	r0, r3
 8003f48:	f001 f8c6 	bl	80050d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f4e:	f000 fc5d 	bl	800480c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003f52:	f000 ff11 	bl	8004d78 <xTaskResumeAll>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f47f af7c 	bne.w	8003e56 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <xQueueGenericSend+0x1f8>)
 8003f60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	f3bf 8f4f 	dsb	sy
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	e772      	b.n	8003e56 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f72:	f000 fc4b 	bl	800480c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f76:	f000 feff 	bl	8004d78 <xTaskResumeAll>
 8003f7a:	e76c      	b.n	8003e56 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f7e:	f000 fc45 	bl	800480c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f82:	f000 fef9 	bl	8004d78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3738      	adds	r7, #56	; 0x38
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	e000ed04 	.word	0xe000ed04

08003f94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b090      	sub	sp, #64	; 0x40
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10a      	bne.n	8003fc2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003fbe:	bf00      	nop
 8003fc0:	e7fe      	b.n	8003fc0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d103      	bne.n	8003fd0 <xQueueGenericSendFromISR+0x3c>
 8003fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <xQueueGenericSendFromISR+0x40>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <xQueueGenericSendFromISR+0x42>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10a      	bne.n	8003ff0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003fec:	bf00      	nop
 8003fee:	e7fe      	b.n	8003fee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d103      	bne.n	8003ffe <xQueueGenericSendFromISR+0x6a>
 8003ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <xQueueGenericSendFromISR+0x6e>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <xQueueGenericSendFromISR+0x70>
 8004002:	2300      	movs	r3, #0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10a      	bne.n	800401e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	623b      	str	r3, [r7, #32]
}
 800401a:	bf00      	nop
 800401c:	e7fe      	b.n	800401c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800401e:	f001 fe6b 	bl	8005cf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004022:	f3ef 8211 	mrs	r2, BASEPRI
 8004026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	61fa      	str	r2, [r7, #28]
 8004038:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800403a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800403c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800403e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	429a      	cmp	r2, r3
 8004048:	d302      	bcc.n	8004050 <xQueueGenericSendFromISR+0xbc>
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b02      	cmp	r3, #2
 800404e:	d12f      	bne.n	80040b0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004052:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004066:	f000 fb41 	bl	80046ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800406a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800406e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004072:	d112      	bne.n	800409a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	2b00      	cmp	r3, #0
 800407a:	d016      	beq.n	80040aa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800407c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407e:	3324      	adds	r3, #36	; 0x24
 8004080:	4618      	mov	r0, r3
 8004082:	f001 f84d 	bl	8005120 <xTaskRemoveFromEventList>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00e      	beq.n	80040aa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00b      	beq.n	80040aa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	e007      	b.n	80040aa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800409a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800409e:	3301      	adds	r3, #1
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	b25a      	sxtb	r2, r3
 80040a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80040aa:	2301      	movs	r3, #1
 80040ac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80040ae:	e001      	b.n	80040b4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80040be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80040c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3740      	adds	r7, #64	; 0x40
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b08e      	sub	sp, #56	; 0x38
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80040d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10a      	bne.n	80040f4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80040de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e2:	f383 8811 	msr	BASEPRI, r3
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	f3bf 8f4f 	dsb	sy
 80040ee:	623b      	str	r3, [r7, #32]
}
 80040f0:	bf00      	nop
 80040f2:	e7fe      	b.n	80040f2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80040f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00a      	beq.n	8004112 <xQueueGiveFromISR+0x48>
	__asm volatile
 80040fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	61fb      	str	r3, [r7, #28]
}
 800410e:	bf00      	nop
 8004110:	e7fe      	b.n	8004110 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d103      	bne.n	8004122 <xQueueGiveFromISR+0x58>
 800411a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <xQueueGiveFromISR+0x5c>
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <xQueueGiveFromISR+0x5e>
 8004126:	2300      	movs	r3, #0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10a      	bne.n	8004142 <xQueueGiveFromISR+0x78>
	__asm volatile
 800412c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004130:	f383 8811 	msr	BASEPRI, r3
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	f3bf 8f4f 	dsb	sy
 800413c:	61bb      	str	r3, [r7, #24]
}
 800413e:	bf00      	nop
 8004140:	e7fe      	b.n	8004140 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004142:	f001 fdd9 	bl	8005cf8 <vPortValidateInterruptPriority>
	__asm volatile
 8004146:	f3ef 8211 	mrs	r2, BASEPRI
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	617a      	str	r2, [r7, #20]
 800415c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800415e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004160:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800416e:	429a      	cmp	r2, r3
 8004170:	d22b      	bcs.n	80041ca <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004174:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800417c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004182:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004184:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418c:	d112      	bne.n	80041b4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004192:	2b00      	cmp	r3, #0
 8004194:	d016      	beq.n	80041c4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004198:	3324      	adds	r3, #36	; 0x24
 800419a:	4618      	mov	r0, r3
 800419c:	f000 ffc0 	bl	8005120 <xTaskRemoveFromEventList>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00e      	beq.n	80041c4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00b      	beq.n	80041c4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e007      	b.n	80041c4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041b8:	3301      	adds	r3, #1
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	b25a      	sxtb	r2, r3
 80041be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80041c4:	2301      	movs	r3, #1
 80041c6:	637b      	str	r3, [r7, #52]	; 0x34
 80041c8:	e001      	b.n	80041ce <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80041ca:	2300      	movs	r3, #0
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
 80041ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f383 8811 	msr	BASEPRI, r3
}
 80041d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80041da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3738      	adds	r7, #56	; 0x38
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08c      	sub	sp, #48	; 0x30
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80041f0:	2300      	movs	r3, #0
 80041f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80041f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <xQueueReceive+0x30>
	__asm volatile
 80041fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	623b      	str	r3, [r7, #32]
}
 8004210:	bf00      	nop
 8004212:	e7fe      	b.n	8004212 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <xQueueReceive+0x3e>
 800421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <xQueueReceive+0x42>
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <xQueueReceive+0x44>
 8004226:	2300      	movs	r3, #0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10a      	bne.n	8004242 <xQueueReceive+0x5e>
	__asm volatile
 800422c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004230:	f383 8811 	msr	BASEPRI, r3
 8004234:	f3bf 8f6f 	isb	sy
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	61fb      	str	r3, [r7, #28]
}
 800423e:	bf00      	nop
 8004240:	e7fe      	b.n	8004240 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004242:	f001 f929 	bl	8005498 <xTaskGetSchedulerState>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d102      	bne.n	8004252 <xQueueReceive+0x6e>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <xQueueReceive+0x72>
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <xQueueReceive+0x74>
 8004256:	2300      	movs	r3, #0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <xQueueReceive+0x8e>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	61bb      	str	r3, [r7, #24]
}
 800426e:	bf00      	nop
 8004270:	e7fe      	b.n	8004270 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004272:	f001 fc5f 	bl	8005b34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800427c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427e:	2b00      	cmp	r3, #0
 8004280:	d01f      	beq.n	80042c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004282:	68b9      	ldr	r1, [r7, #8]
 8004284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004286:	f000 fa9b 	bl	80047c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800428a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428c:	1e5a      	subs	r2, r3, #1
 800428e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004290:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00f      	beq.n	80042ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800429a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429c:	3310      	adds	r3, #16
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 ff3e 	bl	8005120 <xTaskRemoveFromEventList>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d007      	beq.n	80042ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042aa:	4b3d      	ldr	r3, [pc, #244]	; (80043a0 <xQueueReceive+0x1bc>)
 80042ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80042ba:	f001 fc6b 	bl	8005b94 <vPortExitCritical>
				return pdPASS;
 80042be:	2301      	movs	r3, #1
 80042c0:	e069      	b.n	8004396 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d103      	bne.n	80042d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042c8:	f001 fc64 	bl	8005b94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e062      	b.n	8004396 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d106      	bne.n	80042e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042d6:	f107 0310 	add.w	r3, r7, #16
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 ff82 	bl	80051e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042e0:	2301      	movs	r3, #1
 80042e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042e4:	f001 fc56 	bl	8005b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042e8:	f000 fd38 	bl	8004d5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ec:	f001 fc22 	bl	8005b34 <vPortEnterCritical>
 80042f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042f6:	b25b      	sxtb	r3, r3
 80042f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fc:	d103      	bne.n	8004306 <xQueueReceive+0x122>
 80042fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004308:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800430c:	b25b      	sxtb	r3, r3
 800430e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004312:	d103      	bne.n	800431c <xQueueReceive+0x138>
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800431c:	f001 fc3a 	bl	8005b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004320:	1d3a      	adds	r2, r7, #4
 8004322:	f107 0310 	add.w	r3, r7, #16
 8004326:	4611      	mov	r1, r2
 8004328:	4618      	mov	r0, r3
 800432a:	f000 ff71 	bl	8005210 <xTaskCheckForTimeOut>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d123      	bne.n	800437c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004336:	f000 fabb 	bl	80048b0 <prvIsQueueEmpty>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d017      	beq.n	8004370 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004342:	3324      	adds	r3, #36	; 0x24
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f000 fec5 	bl	80050d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800434e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004350:	f000 fa5c 	bl	800480c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004354:	f000 fd10 	bl	8004d78 <xTaskResumeAll>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d189      	bne.n	8004272 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800435e:	4b10      	ldr	r3, [pc, #64]	; (80043a0 <xQueueReceive+0x1bc>)
 8004360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	e780      	b.n	8004272 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004370:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004372:	f000 fa4b 	bl	800480c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004376:	f000 fcff 	bl	8004d78 <xTaskResumeAll>
 800437a:	e77a      	b.n	8004272 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800437c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800437e:	f000 fa45 	bl	800480c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004382:	f000 fcf9 	bl	8004d78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004386:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004388:	f000 fa92 	bl	80048b0 <prvIsQueueEmpty>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	f43f af6f 	beq.w	8004272 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004394:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004396:	4618      	mov	r0, r3
 8004398:	3730      	adds	r7, #48	; 0x30
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	e000ed04 	.word	0xe000ed04

080043a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08e      	sub	sp, #56	; 0x38
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80043ae:	2300      	movs	r3, #0
 80043b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80043ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10a      	bne.n	80043d6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80043c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c4:	f383 8811 	msr	BASEPRI, r3
 80043c8:	f3bf 8f6f 	isb	sy
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	623b      	str	r3, [r7, #32]
}
 80043d2:	bf00      	nop
 80043d4:	e7fe      	b.n	80043d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00a      	beq.n	80043f4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80043de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e2:	f383 8811 	msr	BASEPRI, r3
 80043e6:	f3bf 8f6f 	isb	sy
 80043ea:	f3bf 8f4f 	dsb	sy
 80043ee:	61fb      	str	r3, [r7, #28]
}
 80043f0:	bf00      	nop
 80043f2:	e7fe      	b.n	80043f2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043f4:	f001 f850 	bl	8005498 <xTaskGetSchedulerState>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <xQueueSemaphoreTake+0x60>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <xQueueSemaphoreTake+0x64>
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <xQueueSemaphoreTake+0x66>
 8004408:	2300      	movs	r3, #0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10a      	bne.n	8004424 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800440e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004412:	f383 8811 	msr	BASEPRI, r3
 8004416:	f3bf 8f6f 	isb	sy
 800441a:	f3bf 8f4f 	dsb	sy
 800441e:	61bb      	str	r3, [r7, #24]
}
 8004420:	bf00      	nop
 8004422:	e7fe      	b.n	8004422 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004424:	f001 fb86 	bl	8005b34 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800442c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	2b00      	cmp	r3, #0
 8004432:	d024      	beq.n	800447e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004436:	1e5a      	subs	r2, r3, #1
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800443c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d104      	bne.n	800444e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004444:	f001 f9d0 	bl	80057e8 <pvTaskIncrementMutexHeldCount>
 8004448:	4602      	mov	r2, r0
 800444a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800444e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00f      	beq.n	8004476 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004458:	3310      	adds	r3, #16
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fe60 	bl	8005120 <xTaskRemoveFromEventList>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004466:	4b54      	ldr	r3, [pc, #336]	; (80045b8 <xQueueSemaphoreTake+0x214>)
 8004468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004476:	f001 fb8d 	bl	8005b94 <vPortExitCritical>
				return pdPASS;
 800447a:	2301      	movs	r3, #1
 800447c:	e097      	b.n	80045ae <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d111      	bne.n	80044a8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800448a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448e:	f383 8811 	msr	BASEPRI, r3
 8004492:	f3bf 8f6f 	isb	sy
 8004496:	f3bf 8f4f 	dsb	sy
 800449a:	617b      	str	r3, [r7, #20]
}
 800449c:	bf00      	nop
 800449e:	e7fe      	b.n	800449e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80044a0:	f001 fb78 	bl	8005b94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e082      	b.n	80045ae <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d106      	bne.n	80044bc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044ae:	f107 030c 	add.w	r3, r7, #12
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fe96 	bl	80051e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044b8:	2301      	movs	r3, #1
 80044ba:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044bc:	f001 fb6a 	bl	8005b94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044c0:	f000 fc4c 	bl	8004d5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044c4:	f001 fb36 	bl	8005b34 <vPortEnterCritical>
 80044c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044ce:	b25b      	sxtb	r3, r3
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d103      	bne.n	80044de <xQueueSemaphoreTake+0x13a>
 80044d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044e4:	b25b      	sxtb	r3, r3
 80044e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ea:	d103      	bne.n	80044f4 <xQueueSemaphoreTake+0x150>
 80044ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044f4:	f001 fb4e 	bl	8005b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044f8:	463a      	mov	r2, r7
 80044fa:	f107 030c 	add.w	r3, r7, #12
 80044fe:	4611      	mov	r1, r2
 8004500:	4618      	mov	r0, r3
 8004502:	f000 fe85 	bl	8005210 <xTaskCheckForTimeOut>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d132      	bne.n	8004572 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800450c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800450e:	f000 f9cf 	bl	80048b0 <prvIsQueueEmpty>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d026      	beq.n	8004566 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d109      	bne.n	8004534 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004520:	f001 fb08 	bl	8005b34 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	4618      	mov	r0, r3
 800452a:	f000 ffd3 	bl	80054d4 <xTaskPriorityInherit>
 800452e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004530:	f001 fb30 	bl	8005b94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004536:	3324      	adds	r3, #36	; 0x24
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	4611      	mov	r1, r2
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fdcb 	bl	80050d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004542:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004544:	f000 f962 	bl	800480c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004548:	f000 fc16 	bl	8004d78 <xTaskResumeAll>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	f47f af68 	bne.w	8004424 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004554:	4b18      	ldr	r3, [pc, #96]	; (80045b8 <xQueueSemaphoreTake+0x214>)
 8004556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	e75e      	b.n	8004424 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004566:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004568:	f000 f950 	bl	800480c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800456c:	f000 fc04 	bl	8004d78 <xTaskResumeAll>
 8004570:	e758      	b.n	8004424 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004572:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004574:	f000 f94a 	bl	800480c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004578:	f000 fbfe 	bl	8004d78 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800457c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800457e:	f000 f997 	bl	80048b0 <prvIsQueueEmpty>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	f43f af4d 	beq.w	8004424 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800458a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00d      	beq.n	80045ac <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004590:	f001 fad0 	bl	8005b34 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004594:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004596:	f000 f891 	bl	80046bc <prvGetDisinheritPriorityAfterTimeout>
 800459a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800459c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045a2:	4618      	mov	r0, r3
 80045a4:	f001 f892 	bl	80056cc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80045a8:	f001 faf4 	bl	8005b94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80045ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3738      	adds	r7, #56	; 0x38
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	e000ed04 	.word	0xe000ed04

080045bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08e      	sub	sp, #56	; 0x38
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80045cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10a      	bne.n	80045e8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d6:	f383 8811 	msr	BASEPRI, r3
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	623b      	str	r3, [r7, #32]
}
 80045e4:	bf00      	nop
 80045e6:	e7fe      	b.n	80045e6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d103      	bne.n	80045f6 <xQueueReceiveFromISR+0x3a>
 80045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <xQueueReceiveFromISR+0x3e>
 80045f6:	2301      	movs	r3, #1
 80045f8:	e000      	b.n	80045fc <xQueueReceiveFromISR+0x40>
 80045fa:	2300      	movs	r3, #0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10a      	bne.n	8004616 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004604:	f383 8811 	msr	BASEPRI, r3
 8004608:	f3bf 8f6f 	isb	sy
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	61fb      	str	r3, [r7, #28]
}
 8004612:	bf00      	nop
 8004614:	e7fe      	b.n	8004614 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004616:	f001 fb6f 	bl	8005cf8 <vPortValidateInterruptPriority>
	__asm volatile
 800461a:	f3ef 8211 	mrs	r2, BASEPRI
 800461e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004622:	f383 8811 	msr	BASEPRI, r3
 8004626:	f3bf 8f6f 	isb	sy
 800462a:	f3bf 8f4f 	dsb	sy
 800462e:	61ba      	str	r2, [r7, #24]
 8004630:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004632:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004634:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800463c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463e:	2b00      	cmp	r3, #0
 8004640:	d02f      	beq.n	80046a2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004644:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800464c:	68b9      	ldr	r1, [r7, #8]
 800464e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004650:	f000 f8b6 	bl	80047c0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004656:	1e5a      	subs	r2, r3, #1
 8004658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800465c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004664:	d112      	bne.n	800468c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d016      	beq.n	800469c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	3310      	adds	r3, #16
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fd54 	bl	8005120 <xTaskRemoveFromEventList>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00e      	beq.n	800469c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00b      	beq.n	800469c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e007      	b.n	800469c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800468c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004690:	3301      	adds	r3, #1
 8004692:	b2db      	uxtb	r3, r3
 8004694:	b25a      	sxtb	r2, r3
 8004696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004698:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800469c:	2301      	movs	r3, #1
 800469e:	637b      	str	r3, [r7, #52]	; 0x34
 80046a0:	e001      	b.n	80046a6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	637b      	str	r3, [r7, #52]	; 0x34
 80046a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f383 8811 	msr	BASEPRI, r3
}
 80046b0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3738      	adds	r7, #56	; 0x38
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d006      	beq.n	80046da <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f1c3 0307 	rsb	r3, r3, #7
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	e001      	b.n	80046de <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80046da:	2300      	movs	r3, #0
 80046dc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80046de:	68fb      	ldr	r3, [r7, #12]
	}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004700:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10d      	bne.n	8004726 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d14d      	bne.n	80047ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	4618      	mov	r0, r3
 8004718:	f000 ff52 	bl	80055c0 <xTaskPriorityDisinherit>
 800471c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	609a      	str	r2, [r3, #8]
 8004724:	e043      	b.n	80047ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d119      	bne.n	8004760 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6858      	ldr	r0, [r3, #4]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	461a      	mov	r2, r3
 8004736:	68b9      	ldr	r1, [r7, #8]
 8004738:	f001 ff21 	bl	800657e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	441a      	add	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	429a      	cmp	r2, r3
 8004754:	d32b      	bcc.n	80047ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	605a      	str	r2, [r3, #4]
 800475e:	e026      	b.n	80047ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	68d8      	ldr	r0, [r3, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	461a      	mov	r2, r3
 800476a:	68b9      	ldr	r1, [r7, #8]
 800476c:	f001 ff07 	bl	800657e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	68da      	ldr	r2, [r3, #12]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004778:	425b      	negs	r3, r3
 800477a:	441a      	add	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d207      	bcs.n	800479c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	425b      	negs	r3, r3
 8004796:	441a      	add	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d105      	bne.n	80047ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80047b6:	697b      	ldr	r3, [r7, #20]
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d018      	beq.n	8004804 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68da      	ldr	r2, [r3, #12]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	441a      	add	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d303      	bcc.n	80047f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68d9      	ldr	r1, [r3, #12]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	461a      	mov	r2, r3
 80047fe:	6838      	ldr	r0, [r7, #0]
 8004800:	f001 febd 	bl	800657e <memcpy>
	}
}
 8004804:	bf00      	nop
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004814:	f001 f98e 	bl	8005b34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800481e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004820:	e011      	b.n	8004846 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	2b00      	cmp	r3, #0
 8004828:	d012      	beq.n	8004850 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3324      	adds	r3, #36	; 0x24
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fc76 	bl	8005120 <xTaskRemoveFromEventList>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800483a:	f000 fd4b 	bl	80052d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	3b01      	subs	r3, #1
 8004842:	b2db      	uxtb	r3, r3
 8004844:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800484a:	2b00      	cmp	r3, #0
 800484c:	dce9      	bgt.n	8004822 <prvUnlockQueue+0x16>
 800484e:	e000      	b.n	8004852 <prvUnlockQueue+0x46>
					break;
 8004850:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	22ff      	movs	r2, #255	; 0xff
 8004856:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800485a:	f001 f99b 	bl	8005b94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800485e:	f001 f969 	bl	8005b34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004868:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800486a:	e011      	b.n	8004890 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d012      	beq.n	800489a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	3310      	adds	r3, #16
 8004878:	4618      	mov	r0, r3
 800487a:	f000 fc51 	bl	8005120 <xTaskRemoveFromEventList>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d001      	beq.n	8004888 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004884:	f000 fd26 	bl	80052d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004888:	7bbb      	ldrb	r3, [r7, #14]
 800488a:	3b01      	subs	r3, #1
 800488c:	b2db      	uxtb	r3, r3
 800488e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004890:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004894:	2b00      	cmp	r3, #0
 8004896:	dce9      	bgt.n	800486c <prvUnlockQueue+0x60>
 8004898:	e000      	b.n	800489c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800489a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	22ff      	movs	r2, #255	; 0xff
 80048a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80048a4:	f001 f976 	bl	8005b94 <vPortExitCritical>
}
 80048a8:	bf00      	nop
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048b8:	f001 f93c 	bl	8005b34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d102      	bne.n	80048ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80048c4:	2301      	movs	r3, #1
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	e001      	b.n	80048ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048ce:	f001 f961 	bl	8005b94 <vPortExitCritical>

	return xReturn;
 80048d2:	68fb      	ldr	r3, [r7, #12]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048e4:	f001 f926 	bl	8005b34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d102      	bne.n	80048fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80048f4:	2301      	movs	r3, #1
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	e001      	b.n	80048fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048fe:	f001 f949 	bl	8005b94 <vPortExitCritical>

	return xReturn;
 8004902:	68fb      	ldr	r3, [r7, #12]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800490c:	b580      	push	{r7, lr}
 800490e:	b08e      	sub	sp, #56	; 0x38
 8004910:	af04      	add	r7, sp, #16
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10a      	bne.n	8004936 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	623b      	str	r3, [r7, #32]
}
 8004932:	bf00      	nop
 8004934:	e7fe      	b.n	8004934 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10a      	bne.n	8004952 <xTaskCreateStatic+0x46>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	61fb      	str	r3, [r7, #28]
}
 800494e:	bf00      	nop
 8004950:	e7fe      	b.n	8004950 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004952:	2354      	movs	r3, #84	; 0x54
 8004954:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2b54      	cmp	r3, #84	; 0x54
 800495a:	d00a      	beq.n	8004972 <xTaskCreateStatic+0x66>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	61bb      	str	r3, [r7, #24]
}
 800496e:	bf00      	nop
 8004970:	e7fe      	b.n	8004970 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004972:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004976:	2b00      	cmp	r3, #0
 8004978:	d01e      	beq.n	80049b8 <xTaskCreateStatic+0xac>
 800497a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800497c:	2b00      	cmp	r3, #0
 800497e:	d01b      	beq.n	80049b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004982:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004988:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800498a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498c:	2202      	movs	r2, #2
 800498e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004992:	2300      	movs	r3, #0
 8004994:	9303      	str	r3, [sp, #12]
 8004996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004998:	9302      	str	r3, [sp, #8]
 800499a:	f107 0314 	add.w	r3, r7, #20
 800499e:	9301      	str	r3, [sp, #4]
 80049a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 f850 	bl	8004a50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049b2:	f000 f8d5 	bl	8004b60 <prvAddNewTaskToReadyList>
 80049b6:	e001      	b.n	80049bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049bc:	697b      	ldr	r3, [r7, #20]
	}
 80049be:	4618      	mov	r0, r3
 80049c0:	3728      	adds	r7, #40	; 0x28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b08c      	sub	sp, #48	; 0x30
 80049ca:	af04      	add	r7, sp, #16
 80049cc:	60f8      	str	r0, [r7, #12]
 80049ce:	60b9      	str	r1, [r7, #8]
 80049d0:	603b      	str	r3, [r7, #0]
 80049d2:	4613      	mov	r3, r2
 80049d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80049d6:	88fb      	ldrh	r3, [r7, #6]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4618      	mov	r0, r3
 80049dc:	f001 f9cc 	bl	8005d78 <pvPortMalloc>
 80049e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00e      	beq.n	8004a06 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049e8:	2054      	movs	r0, #84	; 0x54
 80049ea:	f001 f9c5 	bl	8005d78 <pvPortMalloc>
 80049ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
 80049fc:	e005      	b.n	8004a0a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049fe:	6978      	ldr	r0, [r7, #20]
 8004a00:	f001 fa86 	bl	8005f10 <vPortFree>
 8004a04:	e001      	b.n	8004a0a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d017      	beq.n	8004a40 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a18:	88fa      	ldrh	r2, [r7, #6]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	9303      	str	r3, [sp, #12]
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	9302      	str	r3, [sp, #8]
 8004a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a28:	9300      	str	r3, [sp, #0]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 f80e 	bl	8004a50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a34:	69f8      	ldr	r0, [r7, #28]
 8004a36:	f000 f893 	bl	8004b60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	61bb      	str	r3, [r7, #24]
 8004a3e:	e002      	b.n	8004a46 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a40:	f04f 33ff 	mov.w	r3, #4294967295
 8004a44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a46:	69bb      	ldr	r3, [r7, #24]
	}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3720      	adds	r7, #32
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f023 0307 	bic.w	r3, r3, #7
 8004a76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a86:	f383 8811 	msr	BASEPRI, r3
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	617b      	str	r3, [r7, #20]
}
 8004a94:	bf00      	nop
 8004a96:	e7fe      	b.n	8004a96 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d01f      	beq.n	8004ade <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
 8004aa2:	e012      	b.n	8004aca <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	7819      	ldrb	r1, [r3, #0]
 8004aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	3334      	adds	r3, #52	; 0x34
 8004ab4:	460a      	mov	r2, r1
 8004ab6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	4413      	add	r3, r2
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d006      	beq.n	8004ad2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2b0f      	cmp	r3, #15
 8004ace:	d9e9      	bls.n	8004aa4 <prvInitialiseNewTask+0x54>
 8004ad0:	e000      	b.n	8004ad4 <prvInitialiseNewTask+0x84>
			{
				break;
 8004ad2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004adc:	e003      	b.n	8004ae6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae8:	2b06      	cmp	r3, #6
 8004aea:	d901      	bls.n	8004af0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004aec:	2306      	movs	r3, #6
 8004aee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004af4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004afa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afe:	2200      	movs	r2, #0
 8004b00:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	3304      	adds	r3, #4
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7fe ff2c 	bl	8003964 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0e:	3318      	adds	r3, #24
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7fe ff27 	bl	8003964 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b1a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1e:	f1c3 0207 	rsb	r2, r3, #7
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b2a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2e:	2200      	movs	r2, #0
 8004b30:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	68f9      	ldr	r1, [r7, #12]
 8004b3e:	69b8      	ldr	r0, [r7, #24]
 8004b40:	f000 fecc 	bl	80058dc <pxPortInitialiseStack>
 8004b44:	4602      	mov	r2, r0
 8004b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b48:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d002      	beq.n	8004b56 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b56:	bf00      	nop
 8004b58:	3720      	adds	r7, #32
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
	...

08004b60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b68:	f000 ffe4 	bl	8005b34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b6c:	4b2a      	ldr	r3, [pc, #168]	; (8004c18 <prvAddNewTaskToReadyList+0xb8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3301      	adds	r3, #1
 8004b72:	4a29      	ldr	r2, [pc, #164]	; (8004c18 <prvAddNewTaskToReadyList+0xb8>)
 8004b74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b76:	4b29      	ldr	r3, [pc, #164]	; (8004c1c <prvAddNewTaskToReadyList+0xbc>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d109      	bne.n	8004b92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b7e:	4a27      	ldr	r2, [pc, #156]	; (8004c1c <prvAddNewTaskToReadyList+0xbc>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b84:	4b24      	ldr	r3, [pc, #144]	; (8004c18 <prvAddNewTaskToReadyList+0xb8>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d110      	bne.n	8004bae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b8c:	f000 fbc6 	bl	800531c <prvInitialiseTaskLists>
 8004b90:	e00d      	b.n	8004bae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b92:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <prvAddNewTaskToReadyList+0xc0>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d109      	bne.n	8004bae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b9a:	4b20      	ldr	r3, [pc, #128]	; (8004c1c <prvAddNewTaskToReadyList+0xbc>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d802      	bhi.n	8004bae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ba8:	4a1c      	ldr	r2, [pc, #112]	; (8004c1c <prvAddNewTaskToReadyList+0xbc>)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004bae:	4b1d      	ldr	r3, [pc, #116]	; (8004c24 <prvAddNewTaskToReadyList+0xc4>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	4a1b      	ldr	r2, [pc, #108]	; (8004c24 <prvAddNewTaskToReadyList+0xc4>)
 8004bb6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	409a      	lsls	r2, r3
 8004bc0:	4b19      	ldr	r3, [pc, #100]	; (8004c28 <prvAddNewTaskToReadyList+0xc8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	4a18      	ldr	r2, [pc, #96]	; (8004c28 <prvAddNewTaskToReadyList+0xc8>)
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bce:	4613      	mov	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4a15      	ldr	r2, [pc, #84]	; (8004c2c <prvAddNewTaskToReadyList+0xcc>)
 8004bd8:	441a      	add	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	3304      	adds	r3, #4
 8004bde:	4619      	mov	r1, r3
 8004be0:	4610      	mov	r0, r2
 8004be2:	f7fe fecc 	bl	800397e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004be6:	f000 ffd5 	bl	8005b94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004bea:	4b0d      	ldr	r3, [pc, #52]	; (8004c20 <prvAddNewTaskToReadyList+0xc0>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00e      	beq.n	8004c10 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <prvAddNewTaskToReadyList+0xbc>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d207      	bcs.n	8004c10 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c00:	4b0b      	ldr	r3, [pc, #44]	; (8004c30 <prvAddNewTaskToReadyList+0xd0>)
 8004c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	200004b4 	.word	0x200004b4
 8004c1c:	200003b4 	.word	0x200003b4
 8004c20:	200004c0 	.word	0x200004c0
 8004c24:	200004d0 	.word	0x200004d0
 8004c28:	200004bc 	.word	0x200004bc
 8004c2c:	200003b8 	.word	0x200003b8
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d017      	beq.n	8004c76 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c46:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <vTaskDelay+0x60>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <vTaskDelay+0x30>
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	60bb      	str	r3, [r7, #8]
}
 8004c60:	bf00      	nop
 8004c62:	e7fe      	b.n	8004c62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004c64:	f000 f87a 	bl	8004d5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c68:	2100      	movs	r1, #0
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fdd0 	bl	8005810 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c70:	f000 f882 	bl	8004d78 <xTaskResumeAll>
 8004c74:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d107      	bne.n	8004c8c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004c7c:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <vTaskDelay+0x64>)
 8004c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c8c:	bf00      	nop
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	200004dc 	.word	0x200004dc
 8004c98:	e000ed04 	.word	0xe000ed04

08004c9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08a      	sub	sp, #40	; 0x28
 8004ca0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004caa:	463a      	mov	r2, r7
 8004cac:	1d39      	adds	r1, r7, #4
 8004cae:	f107 0308 	add.w	r3, r7, #8
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fc f878 	bl	8000da8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004cb8:	6839      	ldr	r1, [r7, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	9202      	str	r2, [sp, #8]
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	460a      	mov	r2, r1
 8004cca:	491e      	ldr	r1, [pc, #120]	; (8004d44 <vTaskStartScheduler+0xa8>)
 8004ccc:	481e      	ldr	r0, [pc, #120]	; (8004d48 <vTaskStartScheduler+0xac>)
 8004cce:	f7ff fe1d 	bl	800490c <xTaskCreateStatic>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	; (8004d4c <vTaskStartScheduler+0xb0>)
 8004cd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004cd8:	4b1c      	ldr	r3, [pc, #112]	; (8004d4c <vTaskStartScheduler+0xb0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	617b      	str	r3, [r7, #20]
 8004ce4:	e001      	b.n	8004cea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d116      	bne.n	8004d1e <vTaskStartScheduler+0x82>
	__asm volatile
 8004cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	613b      	str	r3, [r7, #16]
}
 8004d02:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d04:	4b12      	ldr	r3, [pc, #72]	; (8004d50 <vTaskStartScheduler+0xb4>)
 8004d06:	f04f 32ff 	mov.w	r2, #4294967295
 8004d0a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d0c:	4b11      	ldr	r3, [pc, #68]	; (8004d54 <vTaskStartScheduler+0xb8>)
 8004d0e:	2201      	movs	r2, #1
 8004d10:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004d12:	4b11      	ldr	r3, [pc, #68]	; (8004d58 <vTaskStartScheduler+0xbc>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d18:	f000 fe6a 	bl	80059f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d1c:	e00e      	b.n	8004d3c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d10a      	bne.n	8004d3c <vTaskStartScheduler+0xa0>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	60fb      	str	r3, [r7, #12]
}
 8004d38:	bf00      	nop
 8004d3a:	e7fe      	b.n	8004d3a <vTaskStartScheduler+0x9e>
}
 8004d3c:	bf00      	nop
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	080072ec 	.word	0x080072ec
 8004d48:	080052ed 	.word	0x080052ed
 8004d4c:	200004d8 	.word	0x200004d8
 8004d50:	200004d4 	.word	0x200004d4
 8004d54:	200004c0 	.word	0x200004c0
 8004d58:	200004b8 	.word	0x200004b8

08004d5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004d60:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <vTaskSuspendAll+0x18>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	3301      	adds	r3, #1
 8004d66:	4a03      	ldr	r2, [pc, #12]	; (8004d74 <vTaskSuspendAll+0x18>)
 8004d68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004d6a:	bf00      	nop
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	200004dc 	.word	0x200004dc

08004d78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d82:	2300      	movs	r3, #0
 8004d84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d86:	4b41      	ldr	r3, [pc, #260]	; (8004e8c <xTaskResumeAll+0x114>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10a      	bne.n	8004da4 <xTaskResumeAll+0x2c>
	__asm volatile
 8004d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d92:	f383 8811 	msr	BASEPRI, r3
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	603b      	str	r3, [r7, #0]
}
 8004da0:	bf00      	nop
 8004da2:	e7fe      	b.n	8004da2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004da4:	f000 fec6 	bl	8005b34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004da8:	4b38      	ldr	r3, [pc, #224]	; (8004e8c <xTaskResumeAll+0x114>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3b01      	subs	r3, #1
 8004dae:	4a37      	ldr	r2, [pc, #220]	; (8004e8c <xTaskResumeAll+0x114>)
 8004db0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db2:	4b36      	ldr	r3, [pc, #216]	; (8004e8c <xTaskResumeAll+0x114>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d161      	bne.n	8004e7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004dba:	4b35      	ldr	r3, [pc, #212]	; (8004e90 <xTaskResumeAll+0x118>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d05d      	beq.n	8004e7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dc2:	e02e      	b.n	8004e22 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dc4:	4b33      	ldr	r3, [pc, #204]	; (8004e94 <xTaskResumeAll+0x11c>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	3318      	adds	r3, #24
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fe fe31 	bl	8003a38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	3304      	adds	r3, #4
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fe fe2c 	bl	8003a38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	2201      	movs	r2, #1
 8004de6:	409a      	lsls	r2, r3
 8004de8:	4b2b      	ldr	r3, [pc, #172]	; (8004e98 <xTaskResumeAll+0x120>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	4a2a      	ldr	r2, [pc, #168]	; (8004e98 <xTaskResumeAll+0x120>)
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4a27      	ldr	r2, [pc, #156]	; (8004e9c <xTaskResumeAll+0x124>)
 8004e00:	441a      	add	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	3304      	adds	r3, #4
 8004e06:	4619      	mov	r1, r3
 8004e08:	4610      	mov	r0, r2
 8004e0a:	f7fe fdb8 	bl	800397e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e12:	4b23      	ldr	r3, [pc, #140]	; (8004ea0 <xTaskResumeAll+0x128>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d302      	bcc.n	8004e22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004e1c:	4b21      	ldr	r3, [pc, #132]	; (8004ea4 <xTaskResumeAll+0x12c>)
 8004e1e:	2201      	movs	r2, #1
 8004e20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e22:	4b1c      	ldr	r3, [pc, #112]	; (8004e94 <xTaskResumeAll+0x11c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1cc      	bne.n	8004dc4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004e30:	f000 fb12 	bl	8005458 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004e34:	4b1c      	ldr	r3, [pc, #112]	; (8004ea8 <xTaskResumeAll+0x130>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d010      	beq.n	8004e62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e40:	f000 f836 	bl	8004eb0 <xTaskIncrementTick>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004e4a:	4b16      	ldr	r3, [pc, #88]	; (8004ea4 <xTaskResumeAll+0x12c>)
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1f1      	bne.n	8004e40 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004e5c:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <xTaskResumeAll+0x130>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e62:	4b10      	ldr	r3, [pc, #64]	; (8004ea4 <xTaskResumeAll+0x12c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d009      	beq.n	8004e7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e6e:	4b0f      	ldr	r3, [pc, #60]	; (8004eac <xTaskResumeAll+0x134>)
 8004e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e7e:	f000 fe89 	bl	8005b94 <vPortExitCritical>

	return xAlreadyYielded;
 8004e82:	68bb      	ldr	r3, [r7, #8]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	200004dc 	.word	0x200004dc
 8004e90:	200004b4 	.word	0x200004b4
 8004e94:	20000474 	.word	0x20000474
 8004e98:	200004bc 	.word	0x200004bc
 8004e9c:	200003b8 	.word	0x200003b8
 8004ea0:	200003b4 	.word	0x200003b4
 8004ea4:	200004c8 	.word	0x200004c8
 8004ea8:	200004c4 	.word	0x200004c4
 8004eac:	e000ed04 	.word	0xe000ed04

08004eb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004eba:	4b4e      	ldr	r3, [pc, #312]	; (8004ff4 <xTaskIncrementTick+0x144>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f040 808e 	bne.w	8004fe0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ec4:	4b4c      	ldr	r3, [pc, #304]	; (8004ff8 <xTaskIncrementTick+0x148>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	3301      	adds	r3, #1
 8004eca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004ecc:	4a4a      	ldr	r2, [pc, #296]	; (8004ff8 <xTaskIncrementTick+0x148>)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d120      	bne.n	8004f1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ed8:	4b48      	ldr	r3, [pc, #288]	; (8004ffc <xTaskIncrementTick+0x14c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <xTaskIncrementTick+0x48>
	__asm volatile
 8004ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee6:	f383 8811 	msr	BASEPRI, r3
 8004eea:	f3bf 8f6f 	isb	sy
 8004eee:	f3bf 8f4f 	dsb	sy
 8004ef2:	603b      	str	r3, [r7, #0]
}
 8004ef4:	bf00      	nop
 8004ef6:	e7fe      	b.n	8004ef6 <xTaskIncrementTick+0x46>
 8004ef8:	4b40      	ldr	r3, [pc, #256]	; (8004ffc <xTaskIncrementTick+0x14c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	4b40      	ldr	r3, [pc, #256]	; (8005000 <xTaskIncrementTick+0x150>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a3e      	ldr	r2, [pc, #248]	; (8004ffc <xTaskIncrementTick+0x14c>)
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	4a3e      	ldr	r2, [pc, #248]	; (8005000 <xTaskIncrementTick+0x150>)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	4b3d      	ldr	r3, [pc, #244]	; (8005004 <xTaskIncrementTick+0x154>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3301      	adds	r3, #1
 8004f12:	4a3c      	ldr	r2, [pc, #240]	; (8005004 <xTaskIncrementTick+0x154>)
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	f000 fa9f 	bl	8005458 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f1a:	4b3b      	ldr	r3, [pc, #236]	; (8005008 <xTaskIncrementTick+0x158>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d348      	bcc.n	8004fb6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f24:	4b35      	ldr	r3, [pc, #212]	; (8004ffc <xTaskIncrementTick+0x14c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d104      	bne.n	8004f38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f2e:	4b36      	ldr	r3, [pc, #216]	; (8005008 <xTaskIncrementTick+0x158>)
 8004f30:	f04f 32ff 	mov.w	r2, #4294967295
 8004f34:	601a      	str	r2, [r3, #0]
					break;
 8004f36:	e03e      	b.n	8004fb6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f38:	4b30      	ldr	r3, [pc, #192]	; (8004ffc <xTaskIncrementTick+0x14c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d203      	bcs.n	8004f58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f50:	4a2d      	ldr	r2, [pc, #180]	; (8005008 <xTaskIncrementTick+0x158>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004f56:	e02e      	b.n	8004fb6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7fe fd6b 	bl	8003a38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d004      	beq.n	8004f74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	3318      	adds	r3, #24
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe fd62 	bl	8003a38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	2201      	movs	r2, #1
 8004f7a:	409a      	lsls	r2, r3
 8004f7c:	4b23      	ldr	r3, [pc, #140]	; (800500c <xTaskIncrementTick+0x15c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	4a22      	ldr	r2, [pc, #136]	; (800500c <xTaskIncrementTick+0x15c>)
 8004f84:	6013      	str	r3, [r2, #0]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4a1f      	ldr	r2, [pc, #124]	; (8005010 <xTaskIncrementTick+0x160>)
 8004f94:	441a      	add	r2, r3
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	3304      	adds	r3, #4
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4610      	mov	r0, r2
 8004f9e:	f7fe fcee 	bl	800397e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fa6:	4b1b      	ldr	r3, [pc, #108]	; (8005014 <xTaskIncrementTick+0x164>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d3b9      	bcc.n	8004f24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fb4:	e7b6      	b.n	8004f24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004fb6:	4b17      	ldr	r3, [pc, #92]	; (8005014 <xTaskIncrementTick+0x164>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fbc:	4914      	ldr	r1, [pc, #80]	; (8005010 <xTaskIncrementTick+0x160>)
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d901      	bls.n	8004fd2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004fd2:	4b11      	ldr	r3, [pc, #68]	; (8005018 <xTaskIncrementTick+0x168>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d007      	beq.n	8004fea <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	e004      	b.n	8004fea <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	; (800501c <xTaskIncrementTick+0x16c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	; (800501c <xTaskIncrementTick+0x16c>)
 8004fe8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004fea:	697b      	ldr	r3, [r7, #20]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	200004dc 	.word	0x200004dc
 8004ff8:	200004b8 	.word	0x200004b8
 8004ffc:	2000046c 	.word	0x2000046c
 8005000:	20000470 	.word	0x20000470
 8005004:	200004cc 	.word	0x200004cc
 8005008:	200004d4 	.word	0x200004d4
 800500c:	200004bc 	.word	0x200004bc
 8005010:	200003b8 	.word	0x200003b8
 8005014:	200003b4 	.word	0x200003b4
 8005018:	200004c8 	.word	0x200004c8
 800501c:	200004c4 	.word	0x200004c4

08005020 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005026:	4b27      	ldr	r3, [pc, #156]	; (80050c4 <vTaskSwitchContext+0xa4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800502e:	4b26      	ldr	r3, [pc, #152]	; (80050c8 <vTaskSwitchContext+0xa8>)
 8005030:	2201      	movs	r2, #1
 8005032:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005034:	e03f      	b.n	80050b6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005036:	4b24      	ldr	r3, [pc, #144]	; (80050c8 <vTaskSwitchContext+0xa8>)
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800503c:	4b23      	ldr	r3, [pc, #140]	; (80050cc <vTaskSwitchContext+0xac>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	fab3 f383 	clz	r3, r3
 8005048:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800504a:	7afb      	ldrb	r3, [r7, #11]
 800504c:	f1c3 031f 	rsb	r3, r3, #31
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	491f      	ldr	r1, [pc, #124]	; (80050d0 <vTaskSwitchContext+0xb0>)
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	4613      	mov	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	440b      	add	r3, r1
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10a      	bne.n	800507c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	607b      	str	r3, [r7, #4]
}
 8005078:	bf00      	nop
 800507a:	e7fe      	b.n	800507a <vTaskSwitchContext+0x5a>
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	4613      	mov	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4a12      	ldr	r2, [pc, #72]	; (80050d0 <vTaskSwitchContext+0xb0>)
 8005088:	4413      	add	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	3308      	adds	r3, #8
 800509e:	429a      	cmp	r2, r3
 80050a0:	d104      	bne.n	80050ac <vTaskSwitchContext+0x8c>
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	605a      	str	r2, [r3, #4]
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	4a08      	ldr	r2, [pc, #32]	; (80050d4 <vTaskSwitchContext+0xb4>)
 80050b4:	6013      	str	r3, [r2, #0]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	200004dc 	.word	0x200004dc
 80050c8:	200004c8 	.word	0x200004c8
 80050cc:	200004bc 	.word	0x200004bc
 80050d0:	200003b8 	.word	0x200003b8
 80050d4:	200003b4 	.word	0x200003b4

080050d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10a      	bne.n	80050fe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80050e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	60fb      	str	r3, [r7, #12]
}
 80050fa:	bf00      	nop
 80050fc:	e7fe      	b.n	80050fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050fe:	4b07      	ldr	r3, [pc, #28]	; (800511c <vTaskPlaceOnEventList+0x44>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3318      	adds	r3, #24
 8005104:	4619      	mov	r1, r3
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fe fc5d 	bl	80039c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800510c:	2101      	movs	r1, #1
 800510e:	6838      	ldr	r0, [r7, #0]
 8005110:	f000 fb7e 	bl	8005810 <prvAddCurrentTaskToDelayedList>
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	200003b4 	.word	0x200003b4

08005120 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10a      	bne.n	800514c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	60fb      	str	r3, [r7, #12]
}
 8005148:	bf00      	nop
 800514a:	e7fe      	b.n	800514a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	3318      	adds	r3, #24
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe fc71 	bl	8003a38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005156:	4b1d      	ldr	r3, [pc, #116]	; (80051cc <xTaskRemoveFromEventList+0xac>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d11c      	bne.n	8005198 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	3304      	adds	r3, #4
 8005162:	4618      	mov	r0, r3
 8005164:	f7fe fc68 	bl	8003a38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516c:	2201      	movs	r2, #1
 800516e:	409a      	lsls	r2, r3
 8005170:	4b17      	ldr	r3, [pc, #92]	; (80051d0 <xTaskRemoveFromEventList+0xb0>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4313      	orrs	r3, r2
 8005176:	4a16      	ldr	r2, [pc, #88]	; (80051d0 <xTaskRemoveFromEventList+0xb0>)
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800517e:	4613      	mov	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4a13      	ldr	r2, [pc, #76]	; (80051d4 <xTaskRemoveFromEventList+0xb4>)
 8005188:	441a      	add	r2, r3
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	3304      	adds	r3, #4
 800518e:	4619      	mov	r1, r3
 8005190:	4610      	mov	r0, r2
 8005192:	f7fe fbf4 	bl	800397e <vListInsertEnd>
 8005196:	e005      	b.n	80051a4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	3318      	adds	r3, #24
 800519c:	4619      	mov	r1, r3
 800519e:	480e      	ldr	r0, [pc, #56]	; (80051d8 <xTaskRemoveFromEventList+0xb8>)
 80051a0:	f7fe fbed 	bl	800397e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051a8:	4b0c      	ldr	r3, [pc, #48]	; (80051dc <xTaskRemoveFromEventList+0xbc>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d905      	bls.n	80051be <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80051b2:	2301      	movs	r3, #1
 80051b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80051b6:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <xTaskRemoveFromEventList+0xc0>)
 80051b8:	2201      	movs	r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	e001      	b.n	80051c2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80051be:	2300      	movs	r3, #0
 80051c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80051c2:	697b      	ldr	r3, [r7, #20]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3718      	adds	r7, #24
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	200004dc 	.word	0x200004dc
 80051d0:	200004bc 	.word	0x200004bc
 80051d4:	200003b8 	.word	0x200003b8
 80051d8:	20000474 	.word	0x20000474
 80051dc:	200003b4 	.word	0x200003b4
 80051e0:	200004c8 	.word	0x200004c8

080051e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051ec:	4b06      	ldr	r3, [pc, #24]	; (8005208 <vTaskInternalSetTimeOutState+0x24>)
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80051f4:	4b05      	ldr	r3, [pc, #20]	; (800520c <vTaskInternalSetTimeOutState+0x28>)
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	605a      	str	r2, [r3, #4]
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	200004cc 	.word	0x200004cc
 800520c:	200004b8 	.word	0x200004b8

08005210 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	613b      	str	r3, [r7, #16]
}
 8005232:	bf00      	nop
 8005234:	e7fe      	b.n	8005234 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10a      	bne.n	8005252 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	60fb      	str	r3, [r7, #12]
}
 800524e:	bf00      	nop
 8005250:	e7fe      	b.n	8005250 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005252:	f000 fc6f 	bl	8005b34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005256:	4b1d      	ldr	r3, [pc, #116]	; (80052cc <xTaskCheckForTimeOut+0xbc>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526e:	d102      	bne.n	8005276 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005270:	2300      	movs	r3, #0
 8005272:	61fb      	str	r3, [r7, #28]
 8005274:	e023      	b.n	80052be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <xTaskCheckForTimeOut+0xc0>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	429a      	cmp	r2, r3
 8005280:	d007      	beq.n	8005292 <xTaskCheckForTimeOut+0x82>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	69ba      	ldr	r2, [r7, #24]
 8005288:	429a      	cmp	r2, r3
 800528a:	d302      	bcc.n	8005292 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800528c:	2301      	movs	r3, #1
 800528e:	61fb      	str	r3, [r7, #28]
 8005290:	e015      	b.n	80052be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	429a      	cmp	r2, r3
 800529a:	d20b      	bcs.n	80052b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	1ad2      	subs	r2, r2, r3
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7ff ff9b 	bl	80051e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80052ae:	2300      	movs	r3, #0
 80052b0:	61fb      	str	r3, [r7, #28]
 80052b2:	e004      	b.n	80052be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2200      	movs	r2, #0
 80052b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80052ba:	2301      	movs	r3, #1
 80052bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80052be:	f000 fc69 	bl	8005b94 <vPortExitCritical>

	return xReturn;
 80052c2:	69fb      	ldr	r3, [r7, #28]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3720      	adds	r7, #32
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	200004b8 	.word	0x200004b8
 80052d0:	200004cc 	.word	0x200004cc

080052d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80052d8:	4b03      	ldr	r3, [pc, #12]	; (80052e8 <vTaskMissedYield+0x14>)
 80052da:	2201      	movs	r2, #1
 80052dc:	601a      	str	r2, [r3, #0]
}
 80052de:	bf00      	nop
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr
 80052e8:	200004c8 	.word	0x200004c8

080052ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80052f4:	f000 f852 	bl	800539c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80052f8:	4b06      	ldr	r3, [pc, #24]	; (8005314 <prvIdleTask+0x28>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d9f9      	bls.n	80052f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005300:	4b05      	ldr	r3, [pc, #20]	; (8005318 <prvIdleTask+0x2c>)
 8005302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005310:	e7f0      	b.n	80052f4 <prvIdleTask+0x8>
 8005312:	bf00      	nop
 8005314:	200003b8 	.word	0x200003b8
 8005318:	e000ed04 	.word	0xe000ed04

0800531c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005322:	2300      	movs	r3, #0
 8005324:	607b      	str	r3, [r7, #4]
 8005326:	e00c      	b.n	8005342 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4a12      	ldr	r2, [pc, #72]	; (800537c <prvInitialiseTaskLists+0x60>)
 8005334:	4413      	add	r3, r2
 8005336:	4618      	mov	r0, r3
 8005338:	f7fe faf4 	bl	8003924 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	3301      	adds	r3, #1
 8005340:	607b      	str	r3, [r7, #4]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b06      	cmp	r3, #6
 8005346:	d9ef      	bls.n	8005328 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005348:	480d      	ldr	r0, [pc, #52]	; (8005380 <prvInitialiseTaskLists+0x64>)
 800534a:	f7fe faeb 	bl	8003924 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800534e:	480d      	ldr	r0, [pc, #52]	; (8005384 <prvInitialiseTaskLists+0x68>)
 8005350:	f7fe fae8 	bl	8003924 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005354:	480c      	ldr	r0, [pc, #48]	; (8005388 <prvInitialiseTaskLists+0x6c>)
 8005356:	f7fe fae5 	bl	8003924 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800535a:	480c      	ldr	r0, [pc, #48]	; (800538c <prvInitialiseTaskLists+0x70>)
 800535c:	f7fe fae2 	bl	8003924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005360:	480b      	ldr	r0, [pc, #44]	; (8005390 <prvInitialiseTaskLists+0x74>)
 8005362:	f7fe fadf 	bl	8003924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005366:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <prvInitialiseTaskLists+0x78>)
 8005368:	4a05      	ldr	r2, [pc, #20]	; (8005380 <prvInitialiseTaskLists+0x64>)
 800536a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800536c:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <prvInitialiseTaskLists+0x7c>)
 800536e:	4a05      	ldr	r2, [pc, #20]	; (8005384 <prvInitialiseTaskLists+0x68>)
 8005370:	601a      	str	r2, [r3, #0]
}
 8005372:	bf00      	nop
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	200003b8 	.word	0x200003b8
 8005380:	20000444 	.word	0x20000444
 8005384:	20000458 	.word	0x20000458
 8005388:	20000474 	.word	0x20000474
 800538c:	20000488 	.word	0x20000488
 8005390:	200004a0 	.word	0x200004a0
 8005394:	2000046c 	.word	0x2000046c
 8005398:	20000470 	.word	0x20000470

0800539c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053a2:	e019      	b.n	80053d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80053a4:	f000 fbc6 	bl	8005b34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053a8:	4b10      	ldr	r3, [pc, #64]	; (80053ec <prvCheckTasksWaitingTermination+0x50>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3304      	adds	r3, #4
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fe fb3f 	bl	8003a38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80053ba:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <prvCheckTasksWaitingTermination+0x54>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	3b01      	subs	r3, #1
 80053c0:	4a0b      	ldr	r2, [pc, #44]	; (80053f0 <prvCheckTasksWaitingTermination+0x54>)
 80053c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80053c4:	4b0b      	ldr	r3, [pc, #44]	; (80053f4 <prvCheckTasksWaitingTermination+0x58>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	4a0a      	ldr	r2, [pc, #40]	; (80053f4 <prvCheckTasksWaitingTermination+0x58>)
 80053cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80053ce:	f000 fbe1 	bl	8005b94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f810 	bl	80053f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053d8:	4b06      	ldr	r3, [pc, #24]	; (80053f4 <prvCheckTasksWaitingTermination+0x58>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1e1      	bne.n	80053a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80053e0:	bf00      	nop
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	20000488 	.word	0x20000488
 80053f0:	200004b4 	.word	0x200004b4
 80053f4:	2000049c 	.word	0x2000049c

080053f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005406:	2b00      	cmp	r3, #0
 8005408:	d108      	bne.n	800541c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fd7e 	bl	8005f10 <vPortFree>
				vPortFree( pxTCB );
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fd7b 	bl	8005f10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800541a:	e018      	b.n	800544e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005422:	2b01      	cmp	r3, #1
 8005424:	d103      	bne.n	800542e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fd72 	bl	8005f10 <vPortFree>
	}
 800542c:	e00f      	b.n	800544e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005434:	2b02      	cmp	r3, #2
 8005436:	d00a      	beq.n	800544e <prvDeleteTCB+0x56>
	__asm volatile
 8005438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543c:	f383 8811 	msr	BASEPRI, r3
 8005440:	f3bf 8f6f 	isb	sy
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	60fb      	str	r3, [r7, #12]
}
 800544a:	bf00      	nop
 800544c:	e7fe      	b.n	800544c <prvDeleteTCB+0x54>
	}
 800544e:	bf00      	nop
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800545e:	4b0c      	ldr	r3, [pc, #48]	; (8005490 <prvResetNextTaskUnblockTime+0x38>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d104      	bne.n	8005472 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005468:	4b0a      	ldr	r3, [pc, #40]	; (8005494 <prvResetNextTaskUnblockTime+0x3c>)
 800546a:	f04f 32ff 	mov.w	r2, #4294967295
 800546e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005470:	e008      	b.n	8005484 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005472:	4b07      	ldr	r3, [pc, #28]	; (8005490 <prvResetNextTaskUnblockTime+0x38>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	4a04      	ldr	r2, [pc, #16]	; (8005494 <prvResetNextTaskUnblockTime+0x3c>)
 8005482:	6013      	str	r3, [r2, #0]
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	2000046c 	.word	0x2000046c
 8005494:	200004d4 	.word	0x200004d4

08005498 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800549e:	4b0b      	ldr	r3, [pc, #44]	; (80054cc <xTaskGetSchedulerState+0x34>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80054a6:	2301      	movs	r3, #1
 80054a8:	607b      	str	r3, [r7, #4]
 80054aa:	e008      	b.n	80054be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ac:	4b08      	ldr	r3, [pc, #32]	; (80054d0 <xTaskGetSchedulerState+0x38>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d102      	bne.n	80054ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80054b4:	2302      	movs	r3, #2
 80054b6:	607b      	str	r3, [r7, #4]
 80054b8:	e001      	b.n	80054be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80054ba:	2300      	movs	r3, #0
 80054bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80054be:	687b      	ldr	r3, [r7, #4]
	}
 80054c0:	4618      	mov	r0, r3
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	200004c0 	.word	0x200004c0
 80054d0:	200004dc 	.word	0x200004dc

080054d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d05e      	beq.n	80055a8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ee:	4b31      	ldr	r3, [pc, #196]	; (80055b4 <xTaskPriorityInherit+0xe0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d24e      	bcs.n	8005596 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	db06      	blt.n	800550e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005500:	4b2c      	ldr	r3, [pc, #176]	; (80055b4 <xTaskPriorityInherit+0xe0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005506:	f1c3 0207 	rsb	r2, r3, #7
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	6959      	ldr	r1, [r3, #20]
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4a26      	ldr	r2, [pc, #152]	; (80055b8 <xTaskPriorityInherit+0xe4>)
 8005520:	4413      	add	r3, r2
 8005522:	4299      	cmp	r1, r3
 8005524:	d12f      	bne.n	8005586 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	3304      	adds	r3, #4
 800552a:	4618      	mov	r0, r3
 800552c:	f7fe fa84 	bl	8003a38 <uxListRemove>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553a:	2201      	movs	r2, #1
 800553c:	fa02 f303 	lsl.w	r3, r2, r3
 8005540:	43da      	mvns	r2, r3
 8005542:	4b1e      	ldr	r3, [pc, #120]	; (80055bc <xTaskPriorityInherit+0xe8>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4013      	ands	r3, r2
 8005548:	4a1c      	ldr	r2, [pc, #112]	; (80055bc <xTaskPriorityInherit+0xe8>)
 800554a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800554c:	4b19      	ldr	r3, [pc, #100]	; (80055b4 <xTaskPriorityInherit+0xe0>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555a:	2201      	movs	r2, #1
 800555c:	409a      	lsls	r2, r3
 800555e:	4b17      	ldr	r3, [pc, #92]	; (80055bc <xTaskPriorityInherit+0xe8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4313      	orrs	r3, r2
 8005564:	4a15      	ldr	r2, [pc, #84]	; (80055bc <xTaskPriorityInherit+0xe8>)
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4a10      	ldr	r2, [pc, #64]	; (80055b8 <xTaskPriorityInherit+0xe4>)
 8005576:	441a      	add	r2, r3
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	3304      	adds	r3, #4
 800557c:	4619      	mov	r1, r3
 800557e:	4610      	mov	r0, r2
 8005580:	f7fe f9fd 	bl	800397e <vListInsertEnd>
 8005584:	e004      	b.n	8005590 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005586:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <xTaskPriorityInherit+0xe0>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005590:	2301      	movs	r3, #1
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	e008      	b.n	80055a8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800559a:	4b06      	ldr	r3, [pc, #24]	; (80055b4 <xTaskPriorityInherit+0xe0>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d201      	bcs.n	80055a8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80055a4:	2301      	movs	r3, #1
 80055a6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80055a8:	68fb      	ldr	r3, [r7, #12]
	}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	200003b4 	.word	0x200003b4
 80055b8:	200003b8 	.word	0x200003b8
 80055bc:	200004bc 	.word	0x200004bc

080055c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d06e      	beq.n	80056b4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055d6:	4b3a      	ldr	r3, [pc, #232]	; (80056c0 <xTaskPriorityDisinherit+0x100>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d00a      	beq.n	80055f6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	60fb      	str	r3, [r7, #12]
}
 80055f2:	bf00      	nop
 80055f4:	e7fe      	b.n	80055f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10a      	bne.n	8005614 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	60bb      	str	r3, [r7, #8]
}
 8005610:	bf00      	nop
 8005612:	e7fe      	b.n	8005612 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005618:	1e5a      	subs	r2, r3, #1
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005626:	429a      	cmp	r2, r3
 8005628:	d044      	beq.n	80056b4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800562e:	2b00      	cmp	r3, #0
 8005630:	d140      	bne.n	80056b4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	3304      	adds	r3, #4
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe f9fe 	bl	8003a38 <uxListRemove>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d115      	bne.n	800566e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005646:	491f      	ldr	r1, [pc, #124]	; (80056c4 <xTaskPriorityDisinherit+0x104>)
 8005648:	4613      	mov	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10a      	bne.n	800566e <xTaskPriorityDisinherit+0xae>
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565c:	2201      	movs	r2, #1
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	43da      	mvns	r2, r3
 8005664:	4b18      	ldr	r3, [pc, #96]	; (80056c8 <xTaskPriorityDisinherit+0x108>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4013      	ands	r3, r2
 800566a:	4a17      	ldr	r2, [pc, #92]	; (80056c8 <xTaskPriorityDisinherit+0x108>)
 800566c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567a:	f1c3 0207 	rsb	r2, r3, #7
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005686:	2201      	movs	r2, #1
 8005688:	409a      	lsls	r2, r3
 800568a:	4b0f      	ldr	r3, [pc, #60]	; (80056c8 <xTaskPriorityDisinherit+0x108>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4313      	orrs	r3, r2
 8005690:	4a0d      	ldr	r2, [pc, #52]	; (80056c8 <xTaskPriorityDisinherit+0x108>)
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005698:	4613      	mov	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4a08      	ldr	r2, [pc, #32]	; (80056c4 <xTaskPriorityDisinherit+0x104>)
 80056a2:	441a      	add	r2, r3
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4619      	mov	r1, r3
 80056aa:	4610      	mov	r0, r2
 80056ac:	f7fe f967 	bl	800397e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80056b0:	2301      	movs	r3, #1
 80056b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80056b4:	697b      	ldr	r3, [r7, #20]
	}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	200003b4 	.word	0x200003b4
 80056c4:	200003b8 	.word	0x200003b8
 80056c8:	200004bc 	.word	0x200004bc

080056cc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b088      	sub	sp, #32
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80056da:	2301      	movs	r3, #1
 80056dc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d077      	beq.n	80057d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10a      	bne.n	8005702 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80056ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	60fb      	str	r3, [r7, #12]
}
 80056fe:	bf00      	nop
 8005700:	e7fe      	b.n	8005700 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d902      	bls.n	8005712 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	e002      	b.n	8005718 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005716:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571c:	69fa      	ldr	r2, [r7, #28]
 800571e:	429a      	cmp	r2, r3
 8005720:	d058      	beq.n	80057d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	429a      	cmp	r2, r3
 800572a:	d153      	bne.n	80057d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800572c:	4b2b      	ldr	r3, [pc, #172]	; (80057dc <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	429a      	cmp	r2, r3
 8005734:	d10a      	bne.n	800574c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800573a:	f383 8811 	msr	BASEPRI, r3
 800573e:	f3bf 8f6f 	isb	sy
 8005742:	f3bf 8f4f 	dsb	sy
 8005746:	60bb      	str	r3, [r7, #8]
}
 8005748:	bf00      	nop
 800574a:	e7fe      	b.n	800574a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005750:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	69fa      	ldr	r2, [r7, #28]
 8005756:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	2b00      	cmp	r3, #0
 800575e:	db04      	blt.n	800576a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f1c3 0207 	rsb	r2, r3, #7
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	6959      	ldr	r1, [r3, #20]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	4613      	mov	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	4a19      	ldr	r2, [pc, #100]	; (80057e0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800577a:	4413      	add	r3, r2
 800577c:	4299      	cmp	r1, r3
 800577e:	d129      	bne.n	80057d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	3304      	adds	r3, #4
 8005784:	4618      	mov	r0, r3
 8005786:	f7fe f957 	bl	8003a38 <uxListRemove>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10a      	bne.n	80057a6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005794:	2201      	movs	r2, #1
 8005796:	fa02 f303 	lsl.w	r3, r2, r3
 800579a:	43da      	mvns	r2, r3
 800579c:	4b11      	ldr	r3, [pc, #68]	; (80057e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4013      	ands	r3, r2
 80057a2:	4a10      	ldr	r2, [pc, #64]	; (80057e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80057a4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057aa:	2201      	movs	r2, #1
 80057ac:	409a      	lsls	r2, r3
 80057ae:	4b0d      	ldr	r3, [pc, #52]	; (80057e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	4a0b      	ldr	r2, [pc, #44]	; (80057e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4a06      	ldr	r2, [pc, #24]	; (80057e0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80057c6:	441a      	add	r2, r3
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	3304      	adds	r3, #4
 80057cc:	4619      	mov	r1, r3
 80057ce:	4610      	mov	r0, r2
 80057d0:	f7fe f8d5 	bl	800397e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80057d4:	bf00      	nop
 80057d6:	3720      	adds	r7, #32
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	200003b4 	.word	0x200003b4
 80057e0:	200003b8 	.word	0x200003b8
 80057e4:	200004bc 	.word	0x200004bc

080057e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80057e8:	b480      	push	{r7}
 80057ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80057ec:	4b07      	ldr	r3, [pc, #28]	; (800580c <pvTaskIncrementMutexHeldCount+0x24>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d004      	beq.n	80057fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80057f4:	4b05      	ldr	r3, [pc, #20]	; (800580c <pvTaskIncrementMutexHeldCount+0x24>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80057fa:	3201      	adds	r2, #1
 80057fc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80057fe:	4b03      	ldr	r3, [pc, #12]	; (800580c <pvTaskIncrementMutexHeldCount+0x24>)
 8005800:	681b      	ldr	r3, [r3, #0]
	}
 8005802:	4618      	mov	r0, r3
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	200003b4 	.word	0x200003b4

08005810 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800581a:	4b29      	ldr	r3, [pc, #164]	; (80058c0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005820:	4b28      	ldr	r3, [pc, #160]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3304      	adds	r3, #4
 8005826:	4618      	mov	r0, r3
 8005828:	f7fe f906 	bl	8003a38 <uxListRemove>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005832:	4b24      	ldr	r3, [pc, #144]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005838:	2201      	movs	r2, #1
 800583a:	fa02 f303 	lsl.w	r3, r2, r3
 800583e:	43da      	mvns	r2, r3
 8005840:	4b21      	ldr	r3, [pc, #132]	; (80058c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4013      	ands	r3, r2
 8005846:	4a20      	ldr	r2, [pc, #128]	; (80058c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005848:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005850:	d10a      	bne.n	8005868 <prvAddCurrentTaskToDelayedList+0x58>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005858:	4b1a      	ldr	r3, [pc, #104]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	3304      	adds	r3, #4
 800585e:	4619      	mov	r1, r3
 8005860:	481a      	ldr	r0, [pc, #104]	; (80058cc <prvAddCurrentTaskToDelayedList+0xbc>)
 8005862:	f7fe f88c 	bl	800397e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005866:	e026      	b.n	80058b6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4413      	add	r3, r2
 800586e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005870:	4b14      	ldr	r3, [pc, #80]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	429a      	cmp	r2, r3
 800587e:	d209      	bcs.n	8005894 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005880:	4b13      	ldr	r3, [pc, #76]	; (80058d0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	4b0f      	ldr	r3, [pc, #60]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3304      	adds	r3, #4
 800588a:	4619      	mov	r1, r3
 800588c:	4610      	mov	r0, r2
 800588e:	f7fe f89a 	bl	80039c6 <vListInsert>
}
 8005892:	e010      	b.n	80058b6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005894:	4b0f      	ldr	r3, [pc, #60]	; (80058d4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	4b0a      	ldr	r3, [pc, #40]	; (80058c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3304      	adds	r3, #4
 800589e:	4619      	mov	r1, r3
 80058a0:	4610      	mov	r0, r2
 80058a2:	f7fe f890 	bl	80039c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80058a6:	4b0c      	ldr	r3, [pc, #48]	; (80058d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d202      	bcs.n	80058b6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80058b0:	4a09      	ldr	r2, [pc, #36]	; (80058d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	6013      	str	r3, [r2, #0]
}
 80058b6:	bf00      	nop
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	200004b8 	.word	0x200004b8
 80058c4:	200003b4 	.word	0x200003b4
 80058c8:	200004bc 	.word	0x200004bc
 80058cc:	200004a0 	.word	0x200004a0
 80058d0:	20000470 	.word	0x20000470
 80058d4:	2000046c 	.word	0x2000046c
 80058d8:	200004d4 	.word	0x200004d4

080058dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3b04      	subs	r3, #4
 80058ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	3b04      	subs	r3, #4
 80058fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f023 0201 	bic.w	r2, r3, #1
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	3b04      	subs	r3, #4
 800590a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800590c:	4a0c      	ldr	r2, [pc, #48]	; (8005940 <pxPortInitialiseStack+0x64>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3b14      	subs	r3, #20
 8005916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3b04      	subs	r3, #4
 8005922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f06f 0202 	mvn.w	r2, #2
 800592a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	3b20      	subs	r3, #32
 8005930:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005932:	68fb      	ldr	r3, [r7, #12]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	08005945 	.word	0x08005945

08005944 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800594e:	4b12      	ldr	r3, [pc, #72]	; (8005998 <prvTaskExitError+0x54>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005956:	d00a      	beq.n	800596e <prvTaskExitError+0x2a>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	60fb      	str	r3, [r7, #12]
}
 800596a:	bf00      	nop
 800596c:	e7fe      	b.n	800596c <prvTaskExitError+0x28>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	60bb      	str	r3, [r7, #8]
}
 8005980:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005982:	bf00      	nop
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0fc      	beq.n	8005984 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800598a:	bf00      	nop
 800598c:	bf00      	nop
 800598e:	3714      	adds	r7, #20
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr
 8005998:	2000000c 	.word	0x2000000c
 800599c:	00000000 	.word	0x00000000

080059a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059a0:	4b07      	ldr	r3, [pc, #28]	; (80059c0 <pxCurrentTCBConst2>)
 80059a2:	6819      	ldr	r1, [r3, #0]
 80059a4:	6808      	ldr	r0, [r1, #0]
 80059a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059aa:	f380 8809 	msr	PSP, r0
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f04f 0000 	mov.w	r0, #0
 80059b6:	f380 8811 	msr	BASEPRI, r0
 80059ba:	4770      	bx	lr
 80059bc:	f3af 8000 	nop.w

080059c0 <pxCurrentTCBConst2>:
 80059c0:	200003b4 	.word	0x200003b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80059c4:	bf00      	nop
 80059c6:	bf00      	nop

080059c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80059c8:	4808      	ldr	r0, [pc, #32]	; (80059ec <prvPortStartFirstTask+0x24>)
 80059ca:	6800      	ldr	r0, [r0, #0]
 80059cc:	6800      	ldr	r0, [r0, #0]
 80059ce:	f380 8808 	msr	MSP, r0
 80059d2:	f04f 0000 	mov.w	r0, #0
 80059d6:	f380 8814 	msr	CONTROL, r0
 80059da:	b662      	cpsie	i
 80059dc:	b661      	cpsie	f
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	df00      	svc	0
 80059e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80059ea:	bf00      	nop
 80059ec:	e000ed08 	.word	0xe000ed08

080059f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80059f6:	4b46      	ldr	r3, [pc, #280]	; (8005b10 <xPortStartScheduler+0x120>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a46      	ldr	r2, [pc, #280]	; (8005b14 <xPortStartScheduler+0x124>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d10a      	bne.n	8005a16 <xPortStartScheduler+0x26>
	__asm volatile
 8005a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a04:	f383 8811 	msr	BASEPRI, r3
 8005a08:	f3bf 8f6f 	isb	sy
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	613b      	str	r3, [r7, #16]
}
 8005a12:	bf00      	nop
 8005a14:	e7fe      	b.n	8005a14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a16:	4b3e      	ldr	r3, [pc, #248]	; (8005b10 <xPortStartScheduler+0x120>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a3f      	ldr	r2, [pc, #252]	; (8005b18 <xPortStartScheduler+0x128>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d10a      	bne.n	8005a36 <xPortStartScheduler+0x46>
	__asm volatile
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	60fb      	str	r3, [r7, #12]
}
 8005a32:	bf00      	nop
 8005a34:	e7fe      	b.n	8005a34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a36:	4b39      	ldr	r3, [pc, #228]	; (8005b1c <xPortStartScheduler+0x12c>)
 8005a38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	22ff      	movs	r2, #255	; 0xff
 8005a46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a50:	78fb      	ldrb	r3, [r7, #3]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	4b31      	ldr	r3, [pc, #196]	; (8005b20 <xPortStartScheduler+0x130>)
 8005a5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a5e:	4b31      	ldr	r3, [pc, #196]	; (8005b24 <xPortStartScheduler+0x134>)
 8005a60:	2207      	movs	r2, #7
 8005a62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a64:	e009      	b.n	8005a7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005a66:	4b2f      	ldr	r3, [pc, #188]	; (8005b24 <xPortStartScheduler+0x134>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	4a2d      	ldr	r2, [pc, #180]	; (8005b24 <xPortStartScheduler+0x134>)
 8005a6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a7a:	78fb      	ldrb	r3, [r7, #3]
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a82:	2b80      	cmp	r3, #128	; 0x80
 8005a84:	d0ef      	beq.n	8005a66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a86:	4b27      	ldr	r3, [pc, #156]	; (8005b24 <xPortStartScheduler+0x134>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f1c3 0307 	rsb	r3, r3, #7
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d00a      	beq.n	8005aa8 <xPortStartScheduler+0xb8>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	60bb      	str	r3, [r7, #8]
}
 8005aa4:	bf00      	nop
 8005aa6:	e7fe      	b.n	8005aa6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005aa8:	4b1e      	ldr	r3, [pc, #120]	; (8005b24 <xPortStartScheduler+0x134>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	021b      	lsls	r3, r3, #8
 8005aae:	4a1d      	ldr	r2, [pc, #116]	; (8005b24 <xPortStartScheduler+0x134>)
 8005ab0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ab2:	4b1c      	ldr	r3, [pc, #112]	; (8005b24 <xPortStartScheduler+0x134>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005aba:	4a1a      	ldr	r2, [pc, #104]	; (8005b24 <xPortStartScheduler+0x134>)
 8005abc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	b2da      	uxtb	r2, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005ac6:	4b18      	ldr	r3, [pc, #96]	; (8005b28 <xPortStartScheduler+0x138>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a17      	ldr	r2, [pc, #92]	; (8005b28 <xPortStartScheduler+0x138>)
 8005acc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ad0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ad2:	4b15      	ldr	r3, [pc, #84]	; (8005b28 <xPortStartScheduler+0x138>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a14      	ldr	r2, [pc, #80]	; (8005b28 <xPortStartScheduler+0x138>)
 8005ad8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005adc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ade:	f000 f8dd 	bl	8005c9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ae2:	4b12      	ldr	r3, [pc, #72]	; (8005b2c <xPortStartScheduler+0x13c>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005ae8:	f000 f8fc 	bl	8005ce4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005aec:	4b10      	ldr	r3, [pc, #64]	; (8005b30 <xPortStartScheduler+0x140>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a0f      	ldr	r2, [pc, #60]	; (8005b30 <xPortStartScheduler+0x140>)
 8005af2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005af6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005af8:	f7ff ff66 	bl	80059c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005afc:	f7ff fa90 	bl	8005020 <vTaskSwitchContext>
	prvTaskExitError();
 8005b00:	f7ff ff20 	bl	8005944 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	e000ed00 	.word	0xe000ed00
 8005b14:	410fc271 	.word	0x410fc271
 8005b18:	410fc270 	.word	0x410fc270
 8005b1c:	e000e400 	.word	0xe000e400
 8005b20:	200004e0 	.word	0x200004e0
 8005b24:	200004e4 	.word	0x200004e4
 8005b28:	e000ed20 	.word	0xe000ed20
 8005b2c:	2000000c 	.word	0x2000000c
 8005b30:	e000ef34 	.word	0xe000ef34

08005b34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
	__asm volatile
 8005b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3e:	f383 8811 	msr	BASEPRI, r3
 8005b42:	f3bf 8f6f 	isb	sy
 8005b46:	f3bf 8f4f 	dsb	sy
 8005b4a:	607b      	str	r3, [r7, #4]
}
 8005b4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005b4e:	4b0f      	ldr	r3, [pc, #60]	; (8005b8c <vPortEnterCritical+0x58>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3301      	adds	r3, #1
 8005b54:	4a0d      	ldr	r2, [pc, #52]	; (8005b8c <vPortEnterCritical+0x58>)
 8005b56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b58:	4b0c      	ldr	r3, [pc, #48]	; (8005b8c <vPortEnterCritical+0x58>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d10f      	bne.n	8005b80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b60:	4b0b      	ldr	r3, [pc, #44]	; (8005b90 <vPortEnterCritical+0x5c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <vPortEnterCritical+0x4c>
	__asm volatile
 8005b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	603b      	str	r3, [r7, #0]
}
 8005b7c:	bf00      	nop
 8005b7e:	e7fe      	b.n	8005b7e <vPortEnterCritical+0x4a>
	}
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	2000000c 	.word	0x2000000c
 8005b90:	e000ed04 	.word	0xe000ed04

08005b94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005b9a:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <vPortExitCritical+0x50>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10a      	bne.n	8005bb8 <vPortExitCritical+0x24>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	607b      	str	r3, [r7, #4]
}
 8005bb4:	bf00      	nop
 8005bb6:	e7fe      	b.n	8005bb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005bb8:	4b0a      	ldr	r3, [pc, #40]	; (8005be4 <vPortExitCritical+0x50>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	4a09      	ldr	r2, [pc, #36]	; (8005be4 <vPortExitCritical+0x50>)
 8005bc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005bc2:	4b08      	ldr	r3, [pc, #32]	; (8005be4 <vPortExitCritical+0x50>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d105      	bne.n	8005bd6 <vPortExitCritical+0x42>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	f383 8811 	msr	BASEPRI, r3
}
 8005bd4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	2000000c 	.word	0x2000000c
	...

08005bf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005bf0:	f3ef 8009 	mrs	r0, PSP
 8005bf4:	f3bf 8f6f 	isb	sy
 8005bf8:	4b15      	ldr	r3, [pc, #84]	; (8005c50 <pxCurrentTCBConst>)
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	f01e 0f10 	tst.w	lr, #16
 8005c00:	bf08      	it	eq
 8005c02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c0a:	6010      	str	r0, [r2, #0]
 8005c0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c14:	f380 8811 	msr	BASEPRI, r0
 8005c18:	f3bf 8f4f 	dsb	sy
 8005c1c:	f3bf 8f6f 	isb	sy
 8005c20:	f7ff f9fe 	bl	8005020 <vTaskSwitchContext>
 8005c24:	f04f 0000 	mov.w	r0, #0
 8005c28:	f380 8811 	msr	BASEPRI, r0
 8005c2c:	bc09      	pop	{r0, r3}
 8005c2e:	6819      	ldr	r1, [r3, #0]
 8005c30:	6808      	ldr	r0, [r1, #0]
 8005c32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c36:	f01e 0f10 	tst.w	lr, #16
 8005c3a:	bf08      	it	eq
 8005c3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c40:	f380 8809 	msr	PSP, r0
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	f3af 8000 	nop.w

08005c50 <pxCurrentTCBConst>:
 8005c50:	200003b4 	.word	0x200003b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c54:	bf00      	nop
 8005c56:	bf00      	nop

08005c58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	607b      	str	r3, [r7, #4]
}
 8005c70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005c72:	f7ff f91d 	bl	8004eb0 <xTaskIncrementTick>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d003      	beq.n	8005c84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005c7c:	4b06      	ldr	r3, [pc, #24]	; (8005c98 <xPortSysTickHandler+0x40>)
 8005c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c82:	601a      	str	r2, [r3, #0]
 8005c84:	2300      	movs	r3, #0
 8005c86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	f383 8811 	msr	BASEPRI, r3
}
 8005c8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005c90:	bf00      	nop
 8005c92:	3708      	adds	r7, #8
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	e000ed04 	.word	0xe000ed04

08005c9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ca0:	4b0b      	ldr	r3, [pc, #44]	; (8005cd0 <vPortSetupTimerInterrupt+0x34>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ca6:	4b0b      	ldr	r3, [pc, #44]	; (8005cd4 <vPortSetupTimerInterrupt+0x38>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cac:	4b0a      	ldr	r3, [pc, #40]	; (8005cd8 <vPortSetupTimerInterrupt+0x3c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a0a      	ldr	r2, [pc, #40]	; (8005cdc <vPortSetupTimerInterrupt+0x40>)
 8005cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb6:	099b      	lsrs	r3, r3, #6
 8005cb8:	4a09      	ldr	r2, [pc, #36]	; (8005ce0 <vPortSetupTimerInterrupt+0x44>)
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005cbe:	4b04      	ldr	r3, [pc, #16]	; (8005cd0 <vPortSetupTimerInterrupt+0x34>)
 8005cc0:	2207      	movs	r2, #7
 8005cc2:	601a      	str	r2, [r3, #0]
}
 8005cc4:	bf00      	nop
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	e000e010 	.word	0xe000e010
 8005cd4:	e000e018 	.word	0xe000e018
 8005cd8:	20000000 	.word	0x20000000
 8005cdc:	10624dd3 	.word	0x10624dd3
 8005ce0:	e000e014 	.word	0xe000e014

08005ce4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005ce4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005cf4 <vPortEnableVFP+0x10>
 8005ce8:	6801      	ldr	r1, [r0, #0]
 8005cea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005cee:	6001      	str	r1, [r0, #0]
 8005cf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005cf2:	bf00      	nop
 8005cf4:	e000ed88 	.word	0xe000ed88

08005cf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005cfe:	f3ef 8305 	mrs	r3, IPSR
 8005d02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2b0f      	cmp	r3, #15
 8005d08:	d914      	bls.n	8005d34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d0a:	4a17      	ldr	r2, [pc, #92]	; (8005d68 <vPortValidateInterruptPriority+0x70>)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	4413      	add	r3, r2
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d14:	4b15      	ldr	r3, [pc, #84]	; (8005d6c <vPortValidateInterruptPriority+0x74>)
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	7afa      	ldrb	r2, [r7, #11]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d20a      	bcs.n	8005d34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d22:	f383 8811 	msr	BASEPRI, r3
 8005d26:	f3bf 8f6f 	isb	sy
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	607b      	str	r3, [r7, #4]
}
 8005d30:	bf00      	nop
 8005d32:	e7fe      	b.n	8005d32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d34:	4b0e      	ldr	r3, [pc, #56]	; (8005d70 <vPortValidateInterruptPriority+0x78>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d3c:	4b0d      	ldr	r3, [pc, #52]	; (8005d74 <vPortValidateInterruptPriority+0x7c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d90a      	bls.n	8005d5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	603b      	str	r3, [r7, #0]
}
 8005d56:	bf00      	nop
 8005d58:	e7fe      	b.n	8005d58 <vPortValidateInterruptPriority+0x60>
	}
 8005d5a:	bf00      	nop
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	e000e3f0 	.word	0xe000e3f0
 8005d6c:	200004e0 	.word	0x200004e0
 8005d70:	e000ed0c 	.word	0xe000ed0c
 8005d74:	200004e4 	.word	0x200004e4

08005d78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	; 0x28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d80:	2300      	movs	r3, #0
 8005d82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d84:	f7fe ffea 	bl	8004d5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d88:	4b5b      	ldr	r3, [pc, #364]	; (8005ef8 <pvPortMalloc+0x180>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d101      	bne.n	8005d94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d90:	f000 f920 	bl	8005fd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d94:	4b59      	ldr	r3, [pc, #356]	; (8005efc <pvPortMalloc+0x184>)
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f040 8093 	bne.w	8005ec8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d01d      	beq.n	8005de4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005da8:	2208      	movs	r2, #8
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4413      	add	r3, r2
 8005dae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f003 0307 	and.w	r3, r3, #7
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d014      	beq.n	8005de4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f023 0307 	bic.w	r3, r3, #7
 8005dc0:	3308      	adds	r3, #8
 8005dc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00a      	beq.n	8005de4 <pvPortMalloc+0x6c>
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	617b      	str	r3, [r7, #20]
}
 8005de0:	bf00      	nop
 8005de2:	e7fe      	b.n	8005de2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d06e      	beq.n	8005ec8 <pvPortMalloc+0x150>
 8005dea:	4b45      	ldr	r3, [pc, #276]	; (8005f00 <pvPortMalloc+0x188>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d869      	bhi.n	8005ec8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005df4:	4b43      	ldr	r3, [pc, #268]	; (8005f04 <pvPortMalloc+0x18c>)
 8005df6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005df8:	4b42      	ldr	r3, [pc, #264]	; (8005f04 <pvPortMalloc+0x18c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005dfe:	e004      	b.n	8005e0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d903      	bls.n	8005e1c <pvPortMalloc+0xa4>
 8005e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1f1      	bne.n	8005e00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e1c:	4b36      	ldr	r3, [pc, #216]	; (8005ef8 <pvPortMalloc+0x180>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d050      	beq.n	8005ec8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2208      	movs	r2, #8
 8005e2c:	4413      	add	r3, r2
 8005e2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	6a3b      	ldr	r3, [r7, #32]
 8005e36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	1ad2      	subs	r2, r2, r3
 8005e40:	2308      	movs	r3, #8
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d91f      	bls.n	8005e88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	f003 0307 	and.w	r3, r3, #7
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00a      	beq.n	8005e70 <pvPortMalloc+0xf8>
	__asm volatile
 8005e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	613b      	str	r3, [r7, #16]
}
 8005e6c:	bf00      	nop
 8005e6e:	e7fe      	b.n	8005e6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	1ad2      	subs	r2, r2, r3
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e82:	69b8      	ldr	r0, [r7, #24]
 8005e84:	f000 f908 	bl	8006098 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e88:	4b1d      	ldr	r3, [pc, #116]	; (8005f00 <pvPortMalloc+0x188>)
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	4a1b      	ldr	r2, [pc, #108]	; (8005f00 <pvPortMalloc+0x188>)
 8005e94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e96:	4b1a      	ldr	r3, [pc, #104]	; (8005f00 <pvPortMalloc+0x188>)
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	4b1b      	ldr	r3, [pc, #108]	; (8005f08 <pvPortMalloc+0x190>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d203      	bcs.n	8005eaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ea2:	4b17      	ldr	r3, [pc, #92]	; (8005f00 <pvPortMalloc+0x188>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a18      	ldr	r2, [pc, #96]	; (8005f08 <pvPortMalloc+0x190>)
 8005ea8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	4b13      	ldr	r3, [pc, #76]	; (8005efc <pvPortMalloc+0x184>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ebe:	4b13      	ldr	r3, [pc, #76]	; (8005f0c <pvPortMalloc+0x194>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	4a11      	ldr	r2, [pc, #68]	; (8005f0c <pvPortMalloc+0x194>)
 8005ec6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ec8:	f7fe ff56 	bl	8004d78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	f003 0307 	and.w	r3, r3, #7
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <pvPortMalloc+0x174>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60fb      	str	r3, [r7, #12]
}
 8005ee8:	bf00      	nop
 8005eea:	e7fe      	b.n	8005eea <pvPortMalloc+0x172>
	return pvReturn;
 8005eec:	69fb      	ldr	r3, [r7, #28]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3728      	adds	r7, #40	; 0x28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	200040f0 	.word	0x200040f0
 8005efc:	20004104 	.word	0x20004104
 8005f00:	200040f4 	.word	0x200040f4
 8005f04:	200040e8 	.word	0x200040e8
 8005f08:	200040f8 	.word	0x200040f8
 8005f0c:	200040fc 	.word	0x200040fc

08005f10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d04d      	beq.n	8005fbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f22:	2308      	movs	r3, #8
 8005f24:	425b      	negs	r3, r3
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4413      	add	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	4b24      	ldr	r3, [pc, #144]	; (8005fc8 <vPortFree+0xb8>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4013      	ands	r3, r2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10a      	bne.n	8005f54 <vPortFree+0x44>
	__asm volatile
 8005f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f42:	f383 8811 	msr	BASEPRI, r3
 8005f46:	f3bf 8f6f 	isb	sy
 8005f4a:	f3bf 8f4f 	dsb	sy
 8005f4e:	60fb      	str	r3, [r7, #12]
}
 8005f50:	bf00      	nop
 8005f52:	e7fe      	b.n	8005f52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00a      	beq.n	8005f72 <vPortFree+0x62>
	__asm volatile
 8005f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f60:	f383 8811 	msr	BASEPRI, r3
 8005f64:	f3bf 8f6f 	isb	sy
 8005f68:	f3bf 8f4f 	dsb	sy
 8005f6c:	60bb      	str	r3, [r7, #8]
}
 8005f6e:	bf00      	nop
 8005f70:	e7fe      	b.n	8005f70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	4b14      	ldr	r3, [pc, #80]	; (8005fc8 <vPortFree+0xb8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d01e      	beq.n	8005fbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d11a      	bne.n	8005fbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	4b0e      	ldr	r3, [pc, #56]	; (8005fc8 <vPortFree+0xb8>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	43db      	mvns	r3, r3
 8005f92:	401a      	ands	r2, r3
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f98:	f7fe fee0 	bl	8004d5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	4b0a      	ldr	r3, [pc, #40]	; (8005fcc <vPortFree+0xbc>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	4a09      	ldr	r2, [pc, #36]	; (8005fcc <vPortFree+0xbc>)
 8005fa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005faa:	6938      	ldr	r0, [r7, #16]
 8005fac:	f000 f874 	bl	8006098 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005fb0:	4b07      	ldr	r3, [pc, #28]	; (8005fd0 <vPortFree+0xc0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	4a06      	ldr	r2, [pc, #24]	; (8005fd0 <vPortFree+0xc0>)
 8005fb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fba:	f7fe fedd 	bl	8004d78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fbe:	bf00      	nop
 8005fc0:	3718      	adds	r7, #24
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	20004104 	.word	0x20004104
 8005fcc:	200040f4 	.word	0x200040f4
 8005fd0:	20004100 	.word	0x20004100

08005fd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005fde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005fe0:	4b27      	ldr	r3, [pc, #156]	; (8006080 <prvHeapInit+0xac>)
 8005fe2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00c      	beq.n	8006008 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3307      	adds	r3, #7
 8005ff2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 0307 	bic.w	r3, r3, #7
 8005ffa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	4a1f      	ldr	r2, [pc, #124]	; (8006080 <prvHeapInit+0xac>)
 8006004:	4413      	add	r3, r2
 8006006:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800600c:	4a1d      	ldr	r2, [pc, #116]	; (8006084 <prvHeapInit+0xb0>)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006012:	4b1c      	ldr	r3, [pc, #112]	; (8006084 <prvHeapInit+0xb0>)
 8006014:	2200      	movs	r2, #0
 8006016:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	4413      	add	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006020:	2208      	movs	r2, #8
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	1a9b      	subs	r3, r3, r2
 8006026:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0307 	bic.w	r3, r3, #7
 800602e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4a15      	ldr	r2, [pc, #84]	; (8006088 <prvHeapInit+0xb4>)
 8006034:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006036:	4b14      	ldr	r3, [pc, #80]	; (8006088 <prvHeapInit+0xb4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2200      	movs	r2, #0
 800603c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800603e:	4b12      	ldr	r3, [pc, #72]	; (8006088 <prvHeapInit+0xb4>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	1ad2      	subs	r2, r2, r3
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006054:	4b0c      	ldr	r3, [pc, #48]	; (8006088 <prvHeapInit+0xb4>)
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	4a0a      	ldr	r2, [pc, #40]	; (800608c <prvHeapInit+0xb8>)
 8006062:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	4a09      	ldr	r2, [pc, #36]	; (8006090 <prvHeapInit+0xbc>)
 800606a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800606c:	4b09      	ldr	r3, [pc, #36]	; (8006094 <prvHeapInit+0xc0>)
 800606e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006072:	601a      	str	r2, [r3, #0]
}
 8006074:	bf00      	nop
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr
 8006080:	200004e8 	.word	0x200004e8
 8006084:	200040e8 	.word	0x200040e8
 8006088:	200040f0 	.word	0x200040f0
 800608c:	200040f8 	.word	0x200040f8
 8006090:	200040f4 	.word	0x200040f4
 8006094:	20004104 	.word	0x20004104

08006098 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060a0:	4b28      	ldr	r3, [pc, #160]	; (8006144 <prvInsertBlockIntoFreeList+0xac>)
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	e002      	b.n	80060ac <prvInsertBlockIntoFreeList+0x14>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d8f7      	bhi.n	80060a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	4413      	add	r3, r2
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d108      	bne.n	80060da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	441a      	add	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	441a      	add	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d118      	bne.n	8006120 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	4b15      	ldr	r3, [pc, #84]	; (8006148 <prvInsertBlockIntoFreeList+0xb0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d00d      	beq.n	8006116 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	441a      	add	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	e008      	b.n	8006128 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006116:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <prvInsertBlockIntoFreeList+0xb0>)
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	e003      	b.n	8006128 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	429a      	cmp	r2, r3
 800612e:	d002      	beq.n	8006136 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006136:	bf00      	nop
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	200040e8 	.word	0x200040e8
 8006148:	200040f0 	.word	0x200040f0

0800614c <srand>:
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	4b10      	ldr	r3, [pc, #64]	; (8006190 <srand+0x44>)
 8006150:	681d      	ldr	r5, [r3, #0]
 8006152:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006154:	4604      	mov	r4, r0
 8006156:	b9b3      	cbnz	r3, 8006186 <srand+0x3a>
 8006158:	2018      	movs	r0, #24
 800615a:	f000 fa89 	bl	8006670 <malloc>
 800615e:	4602      	mov	r2, r0
 8006160:	6328      	str	r0, [r5, #48]	; 0x30
 8006162:	b920      	cbnz	r0, 800616e <srand+0x22>
 8006164:	4b0b      	ldr	r3, [pc, #44]	; (8006194 <srand+0x48>)
 8006166:	480c      	ldr	r0, [pc, #48]	; (8006198 <srand+0x4c>)
 8006168:	2146      	movs	r1, #70	; 0x46
 800616a:	f000 fa17 	bl	800659c <__assert_func>
 800616e:	490b      	ldr	r1, [pc, #44]	; (800619c <srand+0x50>)
 8006170:	4b0b      	ldr	r3, [pc, #44]	; (80061a0 <srand+0x54>)
 8006172:	e9c0 1300 	strd	r1, r3, [r0]
 8006176:	4b0b      	ldr	r3, [pc, #44]	; (80061a4 <srand+0x58>)
 8006178:	6083      	str	r3, [r0, #8]
 800617a:	230b      	movs	r3, #11
 800617c:	8183      	strh	r3, [r0, #12]
 800617e:	2100      	movs	r1, #0
 8006180:	2001      	movs	r0, #1
 8006182:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006186:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006188:	2200      	movs	r2, #0
 800618a:	611c      	str	r4, [r3, #16]
 800618c:	615a      	str	r2, [r3, #20]
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	20000068 	.word	0x20000068
 8006194:	08007304 	.word	0x08007304
 8006198:	0800731b 	.word	0x0800731b
 800619c:	abcd330e 	.word	0xabcd330e
 80061a0:	e66d1234 	.word	0xe66d1234
 80061a4:	0005deec 	.word	0x0005deec

080061a8 <rand>:
 80061a8:	4b16      	ldr	r3, [pc, #88]	; (8006204 <rand+0x5c>)
 80061aa:	b510      	push	{r4, lr}
 80061ac:	681c      	ldr	r4, [r3, #0]
 80061ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80061b0:	b9b3      	cbnz	r3, 80061e0 <rand+0x38>
 80061b2:	2018      	movs	r0, #24
 80061b4:	f000 fa5c 	bl	8006670 <malloc>
 80061b8:	4602      	mov	r2, r0
 80061ba:	6320      	str	r0, [r4, #48]	; 0x30
 80061bc:	b920      	cbnz	r0, 80061c8 <rand+0x20>
 80061be:	4b12      	ldr	r3, [pc, #72]	; (8006208 <rand+0x60>)
 80061c0:	4812      	ldr	r0, [pc, #72]	; (800620c <rand+0x64>)
 80061c2:	2152      	movs	r1, #82	; 0x52
 80061c4:	f000 f9ea 	bl	800659c <__assert_func>
 80061c8:	4911      	ldr	r1, [pc, #68]	; (8006210 <rand+0x68>)
 80061ca:	4b12      	ldr	r3, [pc, #72]	; (8006214 <rand+0x6c>)
 80061cc:	e9c0 1300 	strd	r1, r3, [r0]
 80061d0:	4b11      	ldr	r3, [pc, #68]	; (8006218 <rand+0x70>)
 80061d2:	6083      	str	r3, [r0, #8]
 80061d4:	230b      	movs	r3, #11
 80061d6:	8183      	strh	r3, [r0, #12]
 80061d8:	2100      	movs	r1, #0
 80061da:	2001      	movs	r0, #1
 80061dc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80061e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80061e2:	480e      	ldr	r0, [pc, #56]	; (800621c <rand+0x74>)
 80061e4:	690b      	ldr	r3, [r1, #16]
 80061e6:	694c      	ldr	r4, [r1, #20]
 80061e8:	4a0d      	ldr	r2, [pc, #52]	; (8006220 <rand+0x78>)
 80061ea:	4358      	muls	r0, r3
 80061ec:	fb02 0004 	mla	r0, r2, r4, r0
 80061f0:	fba3 3202 	umull	r3, r2, r3, r2
 80061f4:	3301      	adds	r3, #1
 80061f6:	eb40 0002 	adc.w	r0, r0, r2
 80061fa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80061fe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006202:	bd10      	pop	{r4, pc}
 8006204:	20000068 	.word	0x20000068
 8006208:	08007304 	.word	0x08007304
 800620c:	0800731b 	.word	0x0800731b
 8006210:	abcd330e 	.word	0xabcd330e
 8006214:	e66d1234 	.word	0xe66d1234
 8006218:	0005deec 	.word	0x0005deec
 800621c:	5851f42d 	.word	0x5851f42d
 8006220:	4c957f2d 	.word	0x4c957f2d

08006224 <std>:
 8006224:	2300      	movs	r3, #0
 8006226:	b510      	push	{r4, lr}
 8006228:	4604      	mov	r4, r0
 800622a:	e9c0 3300 	strd	r3, r3, [r0]
 800622e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006232:	6083      	str	r3, [r0, #8]
 8006234:	8181      	strh	r1, [r0, #12]
 8006236:	6643      	str	r3, [r0, #100]	; 0x64
 8006238:	81c2      	strh	r2, [r0, #14]
 800623a:	6183      	str	r3, [r0, #24]
 800623c:	4619      	mov	r1, r3
 800623e:	2208      	movs	r2, #8
 8006240:	305c      	adds	r0, #92	; 0x5c
 8006242:	f000 f8f4 	bl	800642e <memset>
 8006246:	4b0d      	ldr	r3, [pc, #52]	; (800627c <std+0x58>)
 8006248:	6263      	str	r3, [r4, #36]	; 0x24
 800624a:	4b0d      	ldr	r3, [pc, #52]	; (8006280 <std+0x5c>)
 800624c:	62a3      	str	r3, [r4, #40]	; 0x28
 800624e:	4b0d      	ldr	r3, [pc, #52]	; (8006284 <std+0x60>)
 8006250:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006252:	4b0d      	ldr	r3, [pc, #52]	; (8006288 <std+0x64>)
 8006254:	6323      	str	r3, [r4, #48]	; 0x30
 8006256:	4b0d      	ldr	r3, [pc, #52]	; (800628c <std+0x68>)
 8006258:	6224      	str	r4, [r4, #32]
 800625a:	429c      	cmp	r4, r3
 800625c:	d006      	beq.n	800626c <std+0x48>
 800625e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006262:	4294      	cmp	r4, r2
 8006264:	d002      	beq.n	800626c <std+0x48>
 8006266:	33d0      	adds	r3, #208	; 0xd0
 8006268:	429c      	cmp	r4, r3
 800626a:	d105      	bne.n	8006278 <std+0x54>
 800626c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006274:	f000 b980 	b.w	8006578 <__retarget_lock_init_recursive>
 8006278:	bd10      	pop	{r4, pc}
 800627a:	bf00      	nop
 800627c:	080063a9 	.word	0x080063a9
 8006280:	080063cb 	.word	0x080063cb
 8006284:	08006403 	.word	0x08006403
 8006288:	08006427 	.word	0x08006427
 800628c:	20004108 	.word	0x20004108

08006290 <stdio_exit_handler>:
 8006290:	4a02      	ldr	r2, [pc, #8]	; (800629c <stdio_exit_handler+0xc>)
 8006292:	4903      	ldr	r1, [pc, #12]	; (80062a0 <stdio_exit_handler+0x10>)
 8006294:	4803      	ldr	r0, [pc, #12]	; (80062a4 <stdio_exit_handler+0x14>)
 8006296:	f000 b869 	b.w	800636c <_fwalk_sglue>
 800629a:	bf00      	nop
 800629c:	20000010 	.word	0x20000010
 80062a0:	080068e5 	.word	0x080068e5
 80062a4:	2000001c 	.word	0x2000001c

080062a8 <cleanup_stdio>:
 80062a8:	6841      	ldr	r1, [r0, #4]
 80062aa:	4b0c      	ldr	r3, [pc, #48]	; (80062dc <cleanup_stdio+0x34>)
 80062ac:	4299      	cmp	r1, r3
 80062ae:	b510      	push	{r4, lr}
 80062b0:	4604      	mov	r4, r0
 80062b2:	d001      	beq.n	80062b8 <cleanup_stdio+0x10>
 80062b4:	f000 fb16 	bl	80068e4 <_fflush_r>
 80062b8:	68a1      	ldr	r1, [r4, #8]
 80062ba:	4b09      	ldr	r3, [pc, #36]	; (80062e0 <cleanup_stdio+0x38>)
 80062bc:	4299      	cmp	r1, r3
 80062be:	d002      	beq.n	80062c6 <cleanup_stdio+0x1e>
 80062c0:	4620      	mov	r0, r4
 80062c2:	f000 fb0f 	bl	80068e4 <_fflush_r>
 80062c6:	68e1      	ldr	r1, [r4, #12]
 80062c8:	4b06      	ldr	r3, [pc, #24]	; (80062e4 <cleanup_stdio+0x3c>)
 80062ca:	4299      	cmp	r1, r3
 80062cc:	d004      	beq.n	80062d8 <cleanup_stdio+0x30>
 80062ce:	4620      	mov	r0, r4
 80062d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062d4:	f000 bb06 	b.w	80068e4 <_fflush_r>
 80062d8:	bd10      	pop	{r4, pc}
 80062da:	bf00      	nop
 80062dc:	20004108 	.word	0x20004108
 80062e0:	20004170 	.word	0x20004170
 80062e4:	200041d8 	.word	0x200041d8

080062e8 <global_stdio_init.part.0>:
 80062e8:	b510      	push	{r4, lr}
 80062ea:	4b0b      	ldr	r3, [pc, #44]	; (8006318 <global_stdio_init.part.0+0x30>)
 80062ec:	4c0b      	ldr	r4, [pc, #44]	; (800631c <global_stdio_init.part.0+0x34>)
 80062ee:	4a0c      	ldr	r2, [pc, #48]	; (8006320 <global_stdio_init.part.0+0x38>)
 80062f0:	601a      	str	r2, [r3, #0]
 80062f2:	4620      	mov	r0, r4
 80062f4:	2200      	movs	r2, #0
 80062f6:	2104      	movs	r1, #4
 80062f8:	f7ff ff94 	bl	8006224 <std>
 80062fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006300:	2201      	movs	r2, #1
 8006302:	2109      	movs	r1, #9
 8006304:	f7ff ff8e 	bl	8006224 <std>
 8006308:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800630c:	2202      	movs	r2, #2
 800630e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006312:	2112      	movs	r1, #18
 8006314:	f7ff bf86 	b.w	8006224 <std>
 8006318:	20004240 	.word	0x20004240
 800631c:	20004108 	.word	0x20004108
 8006320:	08006291 	.word	0x08006291

08006324 <__sfp_lock_acquire>:
 8006324:	4801      	ldr	r0, [pc, #4]	; (800632c <__sfp_lock_acquire+0x8>)
 8006326:	f000 b928 	b.w	800657a <__retarget_lock_acquire_recursive>
 800632a:	bf00      	nop
 800632c:	20004249 	.word	0x20004249

08006330 <__sfp_lock_release>:
 8006330:	4801      	ldr	r0, [pc, #4]	; (8006338 <__sfp_lock_release+0x8>)
 8006332:	f000 b923 	b.w	800657c <__retarget_lock_release_recursive>
 8006336:	bf00      	nop
 8006338:	20004249 	.word	0x20004249

0800633c <__sinit>:
 800633c:	b510      	push	{r4, lr}
 800633e:	4604      	mov	r4, r0
 8006340:	f7ff fff0 	bl	8006324 <__sfp_lock_acquire>
 8006344:	6a23      	ldr	r3, [r4, #32]
 8006346:	b11b      	cbz	r3, 8006350 <__sinit+0x14>
 8006348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800634c:	f7ff bff0 	b.w	8006330 <__sfp_lock_release>
 8006350:	4b04      	ldr	r3, [pc, #16]	; (8006364 <__sinit+0x28>)
 8006352:	6223      	str	r3, [r4, #32]
 8006354:	4b04      	ldr	r3, [pc, #16]	; (8006368 <__sinit+0x2c>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1f5      	bne.n	8006348 <__sinit+0xc>
 800635c:	f7ff ffc4 	bl	80062e8 <global_stdio_init.part.0>
 8006360:	e7f2      	b.n	8006348 <__sinit+0xc>
 8006362:	bf00      	nop
 8006364:	080062a9 	.word	0x080062a9
 8006368:	20004240 	.word	0x20004240

0800636c <_fwalk_sglue>:
 800636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006370:	4607      	mov	r7, r0
 8006372:	4688      	mov	r8, r1
 8006374:	4614      	mov	r4, r2
 8006376:	2600      	movs	r6, #0
 8006378:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800637c:	f1b9 0901 	subs.w	r9, r9, #1
 8006380:	d505      	bpl.n	800638e <_fwalk_sglue+0x22>
 8006382:	6824      	ldr	r4, [r4, #0]
 8006384:	2c00      	cmp	r4, #0
 8006386:	d1f7      	bne.n	8006378 <_fwalk_sglue+0xc>
 8006388:	4630      	mov	r0, r6
 800638a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800638e:	89ab      	ldrh	r3, [r5, #12]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d907      	bls.n	80063a4 <_fwalk_sglue+0x38>
 8006394:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006398:	3301      	adds	r3, #1
 800639a:	d003      	beq.n	80063a4 <_fwalk_sglue+0x38>
 800639c:	4629      	mov	r1, r5
 800639e:	4638      	mov	r0, r7
 80063a0:	47c0      	blx	r8
 80063a2:	4306      	orrs	r6, r0
 80063a4:	3568      	adds	r5, #104	; 0x68
 80063a6:	e7e9      	b.n	800637c <_fwalk_sglue+0x10>

080063a8 <__sread>:
 80063a8:	b510      	push	{r4, lr}
 80063aa:	460c      	mov	r4, r1
 80063ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b0:	f000 f894 	bl	80064dc <_read_r>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	bfab      	itete	ge
 80063b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063ba:	89a3      	ldrhlt	r3, [r4, #12]
 80063bc:	181b      	addge	r3, r3, r0
 80063be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063c2:	bfac      	ite	ge
 80063c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80063c6:	81a3      	strhlt	r3, [r4, #12]
 80063c8:	bd10      	pop	{r4, pc}

080063ca <__swrite>:
 80063ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063ce:	461f      	mov	r7, r3
 80063d0:	898b      	ldrh	r3, [r1, #12]
 80063d2:	05db      	lsls	r3, r3, #23
 80063d4:	4605      	mov	r5, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	4616      	mov	r6, r2
 80063da:	d505      	bpl.n	80063e8 <__swrite+0x1e>
 80063dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e0:	2302      	movs	r3, #2
 80063e2:	2200      	movs	r2, #0
 80063e4:	f000 f868 	bl	80064b8 <_lseek_r>
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063f2:	81a3      	strh	r3, [r4, #12]
 80063f4:	4632      	mov	r2, r6
 80063f6:	463b      	mov	r3, r7
 80063f8:	4628      	mov	r0, r5
 80063fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063fe:	f000 b87f 	b.w	8006500 <_write_r>

08006402 <__sseek>:
 8006402:	b510      	push	{r4, lr}
 8006404:	460c      	mov	r4, r1
 8006406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800640a:	f000 f855 	bl	80064b8 <_lseek_r>
 800640e:	1c43      	adds	r3, r0, #1
 8006410:	89a3      	ldrh	r3, [r4, #12]
 8006412:	bf15      	itete	ne
 8006414:	6560      	strne	r0, [r4, #84]	; 0x54
 8006416:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800641a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800641e:	81a3      	strheq	r3, [r4, #12]
 8006420:	bf18      	it	ne
 8006422:	81a3      	strhne	r3, [r4, #12]
 8006424:	bd10      	pop	{r4, pc}

08006426 <__sclose>:
 8006426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800642a:	f000 b823 	b.w	8006474 <_close_r>

0800642e <memset>:
 800642e:	4402      	add	r2, r0
 8006430:	4603      	mov	r3, r0
 8006432:	4293      	cmp	r3, r2
 8006434:	d100      	bne.n	8006438 <memset+0xa>
 8006436:	4770      	bx	lr
 8006438:	f803 1b01 	strb.w	r1, [r3], #1
 800643c:	e7f9      	b.n	8006432 <memset+0x4>
	...

08006440 <time>:
 8006440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006442:	4b0b      	ldr	r3, [pc, #44]	; (8006470 <time+0x30>)
 8006444:	2200      	movs	r2, #0
 8006446:	4669      	mov	r1, sp
 8006448:	4604      	mov	r4, r0
 800644a:	6818      	ldr	r0, [r3, #0]
 800644c:	f000 f822 	bl	8006494 <_gettimeofday_r>
 8006450:	2800      	cmp	r0, #0
 8006452:	bfbe      	ittt	lt
 8006454:	f04f 32ff 	movlt.w	r2, #4294967295
 8006458:	f04f 33ff 	movlt.w	r3, #4294967295
 800645c:	e9cd 2300 	strdlt	r2, r3, [sp]
 8006460:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006464:	b10c      	cbz	r4, 800646a <time+0x2a>
 8006466:	e9c4 0100 	strd	r0, r1, [r4]
 800646a:	b004      	add	sp, #16
 800646c:	bd10      	pop	{r4, pc}
 800646e:	bf00      	nop
 8006470:	20000068 	.word	0x20000068

08006474 <_close_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	4d06      	ldr	r5, [pc, #24]	; (8006490 <_close_r+0x1c>)
 8006478:	2300      	movs	r3, #0
 800647a:	4604      	mov	r4, r0
 800647c:	4608      	mov	r0, r1
 800647e:	602b      	str	r3, [r5, #0]
 8006480:	f7fb fae6 	bl	8001a50 <_close>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	d102      	bne.n	800648e <_close_r+0x1a>
 8006488:	682b      	ldr	r3, [r5, #0]
 800648a:	b103      	cbz	r3, 800648e <_close_r+0x1a>
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	bd38      	pop	{r3, r4, r5, pc}
 8006490:	20004244 	.word	0x20004244

08006494 <_gettimeofday_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	4d07      	ldr	r5, [pc, #28]	; (80064b4 <_gettimeofday_r+0x20>)
 8006498:	2300      	movs	r3, #0
 800649a:	4604      	mov	r4, r0
 800649c:	4608      	mov	r0, r1
 800649e:	4611      	mov	r1, r2
 80064a0:	602b      	str	r3, [r5, #0]
 80064a2:	f000 fea1 	bl	80071e8 <_gettimeofday>
 80064a6:	1c43      	adds	r3, r0, #1
 80064a8:	d102      	bne.n	80064b0 <_gettimeofday_r+0x1c>
 80064aa:	682b      	ldr	r3, [r5, #0]
 80064ac:	b103      	cbz	r3, 80064b0 <_gettimeofday_r+0x1c>
 80064ae:	6023      	str	r3, [r4, #0]
 80064b0:	bd38      	pop	{r3, r4, r5, pc}
 80064b2:	bf00      	nop
 80064b4:	20004244 	.word	0x20004244

080064b8 <_lseek_r>:
 80064b8:	b538      	push	{r3, r4, r5, lr}
 80064ba:	4d07      	ldr	r5, [pc, #28]	; (80064d8 <_lseek_r+0x20>)
 80064bc:	4604      	mov	r4, r0
 80064be:	4608      	mov	r0, r1
 80064c0:	4611      	mov	r1, r2
 80064c2:	2200      	movs	r2, #0
 80064c4:	602a      	str	r2, [r5, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	f7fb fae9 	bl	8001a9e <_lseek>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d102      	bne.n	80064d6 <_lseek_r+0x1e>
 80064d0:	682b      	ldr	r3, [r5, #0]
 80064d2:	b103      	cbz	r3, 80064d6 <_lseek_r+0x1e>
 80064d4:	6023      	str	r3, [r4, #0]
 80064d6:	bd38      	pop	{r3, r4, r5, pc}
 80064d8:	20004244 	.word	0x20004244

080064dc <_read_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	4d07      	ldr	r5, [pc, #28]	; (80064fc <_read_r+0x20>)
 80064e0:	4604      	mov	r4, r0
 80064e2:	4608      	mov	r0, r1
 80064e4:	4611      	mov	r1, r2
 80064e6:	2200      	movs	r2, #0
 80064e8:	602a      	str	r2, [r5, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	f7fb fa77 	bl	80019de <_read>
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	d102      	bne.n	80064fa <_read_r+0x1e>
 80064f4:	682b      	ldr	r3, [r5, #0]
 80064f6:	b103      	cbz	r3, 80064fa <_read_r+0x1e>
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	bd38      	pop	{r3, r4, r5, pc}
 80064fc:	20004244 	.word	0x20004244

08006500 <_write_r>:
 8006500:	b538      	push	{r3, r4, r5, lr}
 8006502:	4d07      	ldr	r5, [pc, #28]	; (8006520 <_write_r+0x20>)
 8006504:	4604      	mov	r4, r0
 8006506:	4608      	mov	r0, r1
 8006508:	4611      	mov	r1, r2
 800650a:	2200      	movs	r2, #0
 800650c:	602a      	str	r2, [r5, #0]
 800650e:	461a      	mov	r2, r3
 8006510:	f7fb fa82 	bl	8001a18 <_write>
 8006514:	1c43      	adds	r3, r0, #1
 8006516:	d102      	bne.n	800651e <_write_r+0x1e>
 8006518:	682b      	ldr	r3, [r5, #0]
 800651a:	b103      	cbz	r3, 800651e <_write_r+0x1e>
 800651c:	6023      	str	r3, [r4, #0]
 800651e:	bd38      	pop	{r3, r4, r5, pc}
 8006520:	20004244 	.word	0x20004244

08006524 <__errno>:
 8006524:	4b01      	ldr	r3, [pc, #4]	; (800652c <__errno+0x8>)
 8006526:	6818      	ldr	r0, [r3, #0]
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	20000068 	.word	0x20000068

08006530 <__libc_init_array>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	4d0d      	ldr	r5, [pc, #52]	; (8006568 <__libc_init_array+0x38>)
 8006534:	4c0d      	ldr	r4, [pc, #52]	; (800656c <__libc_init_array+0x3c>)
 8006536:	1b64      	subs	r4, r4, r5
 8006538:	10a4      	asrs	r4, r4, #2
 800653a:	2600      	movs	r6, #0
 800653c:	42a6      	cmp	r6, r4
 800653e:	d109      	bne.n	8006554 <__libc_init_array+0x24>
 8006540:	4d0b      	ldr	r5, [pc, #44]	; (8006570 <__libc_init_array+0x40>)
 8006542:	4c0c      	ldr	r4, [pc, #48]	; (8006574 <__libc_init_array+0x44>)
 8006544:	f000 fe58 	bl	80071f8 <_init>
 8006548:	1b64      	subs	r4, r4, r5
 800654a:	10a4      	asrs	r4, r4, #2
 800654c:	2600      	movs	r6, #0
 800654e:	42a6      	cmp	r6, r4
 8006550:	d105      	bne.n	800655e <__libc_init_array+0x2e>
 8006552:	bd70      	pop	{r4, r5, r6, pc}
 8006554:	f855 3b04 	ldr.w	r3, [r5], #4
 8006558:	4798      	blx	r3
 800655a:	3601      	adds	r6, #1
 800655c:	e7ee      	b.n	800653c <__libc_init_array+0xc>
 800655e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006562:	4798      	blx	r3
 8006564:	3601      	adds	r6, #1
 8006566:	e7f2      	b.n	800654e <__libc_init_array+0x1e>
 8006568:	080073ec 	.word	0x080073ec
 800656c:	080073ec 	.word	0x080073ec
 8006570:	080073ec 	.word	0x080073ec
 8006574:	080073f0 	.word	0x080073f0

08006578 <__retarget_lock_init_recursive>:
 8006578:	4770      	bx	lr

0800657a <__retarget_lock_acquire_recursive>:
 800657a:	4770      	bx	lr

0800657c <__retarget_lock_release_recursive>:
 800657c:	4770      	bx	lr

0800657e <memcpy>:
 800657e:	440a      	add	r2, r1
 8006580:	4291      	cmp	r1, r2
 8006582:	f100 33ff 	add.w	r3, r0, #4294967295
 8006586:	d100      	bne.n	800658a <memcpy+0xc>
 8006588:	4770      	bx	lr
 800658a:	b510      	push	{r4, lr}
 800658c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006594:	4291      	cmp	r1, r2
 8006596:	d1f9      	bne.n	800658c <memcpy+0xe>
 8006598:	bd10      	pop	{r4, pc}
	...

0800659c <__assert_func>:
 800659c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800659e:	4614      	mov	r4, r2
 80065a0:	461a      	mov	r2, r3
 80065a2:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <__assert_func+0x2c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4605      	mov	r5, r0
 80065a8:	68d8      	ldr	r0, [r3, #12]
 80065aa:	b14c      	cbz	r4, 80065c0 <__assert_func+0x24>
 80065ac:	4b07      	ldr	r3, [pc, #28]	; (80065cc <__assert_func+0x30>)
 80065ae:	9100      	str	r1, [sp, #0]
 80065b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80065b4:	4906      	ldr	r1, [pc, #24]	; (80065d0 <__assert_func+0x34>)
 80065b6:	462b      	mov	r3, r5
 80065b8:	f000 f9bc 	bl	8006934 <fiprintf>
 80065bc:	f000 f9dc 	bl	8006978 <abort>
 80065c0:	4b04      	ldr	r3, [pc, #16]	; (80065d4 <__assert_func+0x38>)
 80065c2:	461c      	mov	r4, r3
 80065c4:	e7f3      	b.n	80065ae <__assert_func+0x12>
 80065c6:	bf00      	nop
 80065c8:	20000068 	.word	0x20000068
 80065cc:	08007373 	.word	0x08007373
 80065d0:	08007380 	.word	0x08007380
 80065d4:	080073ae 	.word	0x080073ae

080065d8 <_free_r>:
 80065d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065da:	2900      	cmp	r1, #0
 80065dc:	d044      	beq.n	8006668 <_free_r+0x90>
 80065de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065e2:	9001      	str	r0, [sp, #4]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f1a1 0404 	sub.w	r4, r1, #4
 80065ea:	bfb8      	it	lt
 80065ec:	18e4      	addlt	r4, r4, r3
 80065ee:	f000 f8e7 	bl	80067c0 <__malloc_lock>
 80065f2:	4a1e      	ldr	r2, [pc, #120]	; (800666c <_free_r+0x94>)
 80065f4:	9801      	ldr	r0, [sp, #4]
 80065f6:	6813      	ldr	r3, [r2, #0]
 80065f8:	b933      	cbnz	r3, 8006608 <_free_r+0x30>
 80065fa:	6063      	str	r3, [r4, #4]
 80065fc:	6014      	str	r4, [r2, #0]
 80065fe:	b003      	add	sp, #12
 8006600:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006604:	f000 b8e2 	b.w	80067cc <__malloc_unlock>
 8006608:	42a3      	cmp	r3, r4
 800660a:	d908      	bls.n	800661e <_free_r+0x46>
 800660c:	6825      	ldr	r5, [r4, #0]
 800660e:	1961      	adds	r1, r4, r5
 8006610:	428b      	cmp	r3, r1
 8006612:	bf01      	itttt	eq
 8006614:	6819      	ldreq	r1, [r3, #0]
 8006616:	685b      	ldreq	r3, [r3, #4]
 8006618:	1949      	addeq	r1, r1, r5
 800661a:	6021      	streq	r1, [r4, #0]
 800661c:	e7ed      	b.n	80065fa <_free_r+0x22>
 800661e:	461a      	mov	r2, r3
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	b10b      	cbz	r3, 8006628 <_free_r+0x50>
 8006624:	42a3      	cmp	r3, r4
 8006626:	d9fa      	bls.n	800661e <_free_r+0x46>
 8006628:	6811      	ldr	r1, [r2, #0]
 800662a:	1855      	adds	r5, r2, r1
 800662c:	42a5      	cmp	r5, r4
 800662e:	d10b      	bne.n	8006648 <_free_r+0x70>
 8006630:	6824      	ldr	r4, [r4, #0]
 8006632:	4421      	add	r1, r4
 8006634:	1854      	adds	r4, r2, r1
 8006636:	42a3      	cmp	r3, r4
 8006638:	6011      	str	r1, [r2, #0]
 800663a:	d1e0      	bne.n	80065fe <_free_r+0x26>
 800663c:	681c      	ldr	r4, [r3, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	6053      	str	r3, [r2, #4]
 8006642:	440c      	add	r4, r1
 8006644:	6014      	str	r4, [r2, #0]
 8006646:	e7da      	b.n	80065fe <_free_r+0x26>
 8006648:	d902      	bls.n	8006650 <_free_r+0x78>
 800664a:	230c      	movs	r3, #12
 800664c:	6003      	str	r3, [r0, #0]
 800664e:	e7d6      	b.n	80065fe <_free_r+0x26>
 8006650:	6825      	ldr	r5, [r4, #0]
 8006652:	1961      	adds	r1, r4, r5
 8006654:	428b      	cmp	r3, r1
 8006656:	bf04      	itt	eq
 8006658:	6819      	ldreq	r1, [r3, #0]
 800665a:	685b      	ldreq	r3, [r3, #4]
 800665c:	6063      	str	r3, [r4, #4]
 800665e:	bf04      	itt	eq
 8006660:	1949      	addeq	r1, r1, r5
 8006662:	6021      	streq	r1, [r4, #0]
 8006664:	6054      	str	r4, [r2, #4]
 8006666:	e7ca      	b.n	80065fe <_free_r+0x26>
 8006668:	b003      	add	sp, #12
 800666a:	bd30      	pop	{r4, r5, pc}
 800666c:	2000424c 	.word	0x2000424c

08006670 <malloc>:
 8006670:	4b02      	ldr	r3, [pc, #8]	; (800667c <malloc+0xc>)
 8006672:	4601      	mov	r1, r0
 8006674:	6818      	ldr	r0, [r3, #0]
 8006676:	f000 b823 	b.w	80066c0 <_malloc_r>
 800667a:	bf00      	nop
 800667c:	20000068 	.word	0x20000068

08006680 <sbrk_aligned>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	4e0e      	ldr	r6, [pc, #56]	; (80066bc <sbrk_aligned+0x3c>)
 8006684:	460c      	mov	r4, r1
 8006686:	6831      	ldr	r1, [r6, #0]
 8006688:	4605      	mov	r5, r0
 800668a:	b911      	cbnz	r1, 8006692 <sbrk_aligned+0x12>
 800668c:	f000 f964 	bl	8006958 <_sbrk_r>
 8006690:	6030      	str	r0, [r6, #0]
 8006692:	4621      	mov	r1, r4
 8006694:	4628      	mov	r0, r5
 8006696:	f000 f95f 	bl	8006958 <_sbrk_r>
 800669a:	1c43      	adds	r3, r0, #1
 800669c:	d00a      	beq.n	80066b4 <sbrk_aligned+0x34>
 800669e:	1cc4      	adds	r4, r0, #3
 80066a0:	f024 0403 	bic.w	r4, r4, #3
 80066a4:	42a0      	cmp	r0, r4
 80066a6:	d007      	beq.n	80066b8 <sbrk_aligned+0x38>
 80066a8:	1a21      	subs	r1, r4, r0
 80066aa:	4628      	mov	r0, r5
 80066ac:	f000 f954 	bl	8006958 <_sbrk_r>
 80066b0:	3001      	adds	r0, #1
 80066b2:	d101      	bne.n	80066b8 <sbrk_aligned+0x38>
 80066b4:	f04f 34ff 	mov.w	r4, #4294967295
 80066b8:	4620      	mov	r0, r4
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	20004250 	.word	0x20004250

080066c0 <_malloc_r>:
 80066c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c4:	1ccd      	adds	r5, r1, #3
 80066c6:	f025 0503 	bic.w	r5, r5, #3
 80066ca:	3508      	adds	r5, #8
 80066cc:	2d0c      	cmp	r5, #12
 80066ce:	bf38      	it	cc
 80066d0:	250c      	movcc	r5, #12
 80066d2:	2d00      	cmp	r5, #0
 80066d4:	4607      	mov	r7, r0
 80066d6:	db01      	blt.n	80066dc <_malloc_r+0x1c>
 80066d8:	42a9      	cmp	r1, r5
 80066da:	d905      	bls.n	80066e8 <_malloc_r+0x28>
 80066dc:	230c      	movs	r3, #12
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	2600      	movs	r6, #0
 80066e2:	4630      	mov	r0, r6
 80066e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80067bc <_malloc_r+0xfc>
 80066ec:	f000 f868 	bl	80067c0 <__malloc_lock>
 80066f0:	f8d8 3000 	ldr.w	r3, [r8]
 80066f4:	461c      	mov	r4, r3
 80066f6:	bb5c      	cbnz	r4, 8006750 <_malloc_r+0x90>
 80066f8:	4629      	mov	r1, r5
 80066fa:	4638      	mov	r0, r7
 80066fc:	f7ff ffc0 	bl	8006680 <sbrk_aligned>
 8006700:	1c43      	adds	r3, r0, #1
 8006702:	4604      	mov	r4, r0
 8006704:	d155      	bne.n	80067b2 <_malloc_r+0xf2>
 8006706:	f8d8 4000 	ldr.w	r4, [r8]
 800670a:	4626      	mov	r6, r4
 800670c:	2e00      	cmp	r6, #0
 800670e:	d145      	bne.n	800679c <_malloc_r+0xdc>
 8006710:	2c00      	cmp	r4, #0
 8006712:	d048      	beq.n	80067a6 <_malloc_r+0xe6>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	4631      	mov	r1, r6
 8006718:	4638      	mov	r0, r7
 800671a:	eb04 0903 	add.w	r9, r4, r3
 800671e:	f000 f91b 	bl	8006958 <_sbrk_r>
 8006722:	4581      	cmp	r9, r0
 8006724:	d13f      	bne.n	80067a6 <_malloc_r+0xe6>
 8006726:	6821      	ldr	r1, [r4, #0]
 8006728:	1a6d      	subs	r5, r5, r1
 800672a:	4629      	mov	r1, r5
 800672c:	4638      	mov	r0, r7
 800672e:	f7ff ffa7 	bl	8006680 <sbrk_aligned>
 8006732:	3001      	adds	r0, #1
 8006734:	d037      	beq.n	80067a6 <_malloc_r+0xe6>
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	442b      	add	r3, r5
 800673a:	6023      	str	r3, [r4, #0]
 800673c:	f8d8 3000 	ldr.w	r3, [r8]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d038      	beq.n	80067b6 <_malloc_r+0xf6>
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	42a2      	cmp	r2, r4
 8006748:	d12b      	bne.n	80067a2 <_malloc_r+0xe2>
 800674a:	2200      	movs	r2, #0
 800674c:	605a      	str	r2, [r3, #4]
 800674e:	e00f      	b.n	8006770 <_malloc_r+0xb0>
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	1b52      	subs	r2, r2, r5
 8006754:	d41f      	bmi.n	8006796 <_malloc_r+0xd6>
 8006756:	2a0b      	cmp	r2, #11
 8006758:	d917      	bls.n	800678a <_malloc_r+0xca>
 800675a:	1961      	adds	r1, r4, r5
 800675c:	42a3      	cmp	r3, r4
 800675e:	6025      	str	r5, [r4, #0]
 8006760:	bf18      	it	ne
 8006762:	6059      	strne	r1, [r3, #4]
 8006764:	6863      	ldr	r3, [r4, #4]
 8006766:	bf08      	it	eq
 8006768:	f8c8 1000 	streq.w	r1, [r8]
 800676c:	5162      	str	r2, [r4, r5]
 800676e:	604b      	str	r3, [r1, #4]
 8006770:	4638      	mov	r0, r7
 8006772:	f104 060b 	add.w	r6, r4, #11
 8006776:	f000 f829 	bl	80067cc <__malloc_unlock>
 800677a:	f026 0607 	bic.w	r6, r6, #7
 800677e:	1d23      	adds	r3, r4, #4
 8006780:	1af2      	subs	r2, r6, r3
 8006782:	d0ae      	beq.n	80066e2 <_malloc_r+0x22>
 8006784:	1b9b      	subs	r3, r3, r6
 8006786:	50a3      	str	r3, [r4, r2]
 8006788:	e7ab      	b.n	80066e2 <_malloc_r+0x22>
 800678a:	42a3      	cmp	r3, r4
 800678c:	6862      	ldr	r2, [r4, #4]
 800678e:	d1dd      	bne.n	800674c <_malloc_r+0x8c>
 8006790:	f8c8 2000 	str.w	r2, [r8]
 8006794:	e7ec      	b.n	8006770 <_malloc_r+0xb0>
 8006796:	4623      	mov	r3, r4
 8006798:	6864      	ldr	r4, [r4, #4]
 800679a:	e7ac      	b.n	80066f6 <_malloc_r+0x36>
 800679c:	4634      	mov	r4, r6
 800679e:	6876      	ldr	r6, [r6, #4]
 80067a0:	e7b4      	b.n	800670c <_malloc_r+0x4c>
 80067a2:	4613      	mov	r3, r2
 80067a4:	e7cc      	b.n	8006740 <_malloc_r+0x80>
 80067a6:	230c      	movs	r3, #12
 80067a8:	603b      	str	r3, [r7, #0]
 80067aa:	4638      	mov	r0, r7
 80067ac:	f000 f80e 	bl	80067cc <__malloc_unlock>
 80067b0:	e797      	b.n	80066e2 <_malloc_r+0x22>
 80067b2:	6025      	str	r5, [r4, #0]
 80067b4:	e7dc      	b.n	8006770 <_malloc_r+0xb0>
 80067b6:	605b      	str	r3, [r3, #4]
 80067b8:	deff      	udf	#255	; 0xff
 80067ba:	bf00      	nop
 80067bc:	2000424c 	.word	0x2000424c

080067c0 <__malloc_lock>:
 80067c0:	4801      	ldr	r0, [pc, #4]	; (80067c8 <__malloc_lock+0x8>)
 80067c2:	f7ff beda 	b.w	800657a <__retarget_lock_acquire_recursive>
 80067c6:	bf00      	nop
 80067c8:	20004248 	.word	0x20004248

080067cc <__malloc_unlock>:
 80067cc:	4801      	ldr	r0, [pc, #4]	; (80067d4 <__malloc_unlock+0x8>)
 80067ce:	f7ff bed5 	b.w	800657c <__retarget_lock_release_recursive>
 80067d2:	bf00      	nop
 80067d4:	20004248 	.word	0x20004248

080067d8 <__sflush_r>:
 80067d8:	898a      	ldrh	r2, [r1, #12]
 80067da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067de:	4605      	mov	r5, r0
 80067e0:	0710      	lsls	r0, r2, #28
 80067e2:	460c      	mov	r4, r1
 80067e4:	d458      	bmi.n	8006898 <__sflush_r+0xc0>
 80067e6:	684b      	ldr	r3, [r1, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	dc05      	bgt.n	80067f8 <__sflush_r+0x20>
 80067ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	dc02      	bgt.n	80067f8 <__sflush_r+0x20>
 80067f2:	2000      	movs	r0, #0
 80067f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067fa:	2e00      	cmp	r6, #0
 80067fc:	d0f9      	beq.n	80067f2 <__sflush_r+0x1a>
 80067fe:	2300      	movs	r3, #0
 8006800:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006804:	682f      	ldr	r7, [r5, #0]
 8006806:	6a21      	ldr	r1, [r4, #32]
 8006808:	602b      	str	r3, [r5, #0]
 800680a:	d032      	beq.n	8006872 <__sflush_r+0x9a>
 800680c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800680e:	89a3      	ldrh	r3, [r4, #12]
 8006810:	075a      	lsls	r2, r3, #29
 8006812:	d505      	bpl.n	8006820 <__sflush_r+0x48>
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	1ac0      	subs	r0, r0, r3
 8006818:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800681a:	b10b      	cbz	r3, 8006820 <__sflush_r+0x48>
 800681c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800681e:	1ac0      	subs	r0, r0, r3
 8006820:	2300      	movs	r3, #0
 8006822:	4602      	mov	r2, r0
 8006824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006826:	6a21      	ldr	r1, [r4, #32]
 8006828:	4628      	mov	r0, r5
 800682a:	47b0      	blx	r6
 800682c:	1c43      	adds	r3, r0, #1
 800682e:	89a3      	ldrh	r3, [r4, #12]
 8006830:	d106      	bne.n	8006840 <__sflush_r+0x68>
 8006832:	6829      	ldr	r1, [r5, #0]
 8006834:	291d      	cmp	r1, #29
 8006836:	d82b      	bhi.n	8006890 <__sflush_r+0xb8>
 8006838:	4a29      	ldr	r2, [pc, #164]	; (80068e0 <__sflush_r+0x108>)
 800683a:	410a      	asrs	r2, r1
 800683c:	07d6      	lsls	r6, r2, #31
 800683e:	d427      	bmi.n	8006890 <__sflush_r+0xb8>
 8006840:	2200      	movs	r2, #0
 8006842:	6062      	str	r2, [r4, #4]
 8006844:	04d9      	lsls	r1, r3, #19
 8006846:	6922      	ldr	r2, [r4, #16]
 8006848:	6022      	str	r2, [r4, #0]
 800684a:	d504      	bpl.n	8006856 <__sflush_r+0x7e>
 800684c:	1c42      	adds	r2, r0, #1
 800684e:	d101      	bne.n	8006854 <__sflush_r+0x7c>
 8006850:	682b      	ldr	r3, [r5, #0]
 8006852:	b903      	cbnz	r3, 8006856 <__sflush_r+0x7e>
 8006854:	6560      	str	r0, [r4, #84]	; 0x54
 8006856:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006858:	602f      	str	r7, [r5, #0]
 800685a:	2900      	cmp	r1, #0
 800685c:	d0c9      	beq.n	80067f2 <__sflush_r+0x1a>
 800685e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006862:	4299      	cmp	r1, r3
 8006864:	d002      	beq.n	800686c <__sflush_r+0x94>
 8006866:	4628      	mov	r0, r5
 8006868:	f7ff feb6 	bl	80065d8 <_free_r>
 800686c:	2000      	movs	r0, #0
 800686e:	6360      	str	r0, [r4, #52]	; 0x34
 8006870:	e7c0      	b.n	80067f4 <__sflush_r+0x1c>
 8006872:	2301      	movs	r3, #1
 8006874:	4628      	mov	r0, r5
 8006876:	47b0      	blx	r6
 8006878:	1c41      	adds	r1, r0, #1
 800687a:	d1c8      	bne.n	800680e <__sflush_r+0x36>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0c5      	beq.n	800680e <__sflush_r+0x36>
 8006882:	2b1d      	cmp	r3, #29
 8006884:	d001      	beq.n	800688a <__sflush_r+0xb2>
 8006886:	2b16      	cmp	r3, #22
 8006888:	d101      	bne.n	800688e <__sflush_r+0xb6>
 800688a:	602f      	str	r7, [r5, #0]
 800688c:	e7b1      	b.n	80067f2 <__sflush_r+0x1a>
 800688e:	89a3      	ldrh	r3, [r4, #12]
 8006890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006894:	81a3      	strh	r3, [r4, #12]
 8006896:	e7ad      	b.n	80067f4 <__sflush_r+0x1c>
 8006898:	690f      	ldr	r7, [r1, #16]
 800689a:	2f00      	cmp	r7, #0
 800689c:	d0a9      	beq.n	80067f2 <__sflush_r+0x1a>
 800689e:	0793      	lsls	r3, r2, #30
 80068a0:	680e      	ldr	r6, [r1, #0]
 80068a2:	bf08      	it	eq
 80068a4:	694b      	ldreq	r3, [r1, #20]
 80068a6:	600f      	str	r7, [r1, #0]
 80068a8:	bf18      	it	ne
 80068aa:	2300      	movne	r3, #0
 80068ac:	eba6 0807 	sub.w	r8, r6, r7
 80068b0:	608b      	str	r3, [r1, #8]
 80068b2:	f1b8 0f00 	cmp.w	r8, #0
 80068b6:	dd9c      	ble.n	80067f2 <__sflush_r+0x1a>
 80068b8:	6a21      	ldr	r1, [r4, #32]
 80068ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068bc:	4643      	mov	r3, r8
 80068be:	463a      	mov	r2, r7
 80068c0:	4628      	mov	r0, r5
 80068c2:	47b0      	blx	r6
 80068c4:	2800      	cmp	r0, #0
 80068c6:	dc06      	bgt.n	80068d6 <__sflush_r+0xfe>
 80068c8:	89a3      	ldrh	r3, [r4, #12]
 80068ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ce:	81a3      	strh	r3, [r4, #12]
 80068d0:	f04f 30ff 	mov.w	r0, #4294967295
 80068d4:	e78e      	b.n	80067f4 <__sflush_r+0x1c>
 80068d6:	4407      	add	r7, r0
 80068d8:	eba8 0800 	sub.w	r8, r8, r0
 80068dc:	e7e9      	b.n	80068b2 <__sflush_r+0xda>
 80068de:	bf00      	nop
 80068e0:	dfbffffe 	.word	0xdfbffffe

080068e4 <_fflush_r>:
 80068e4:	b538      	push	{r3, r4, r5, lr}
 80068e6:	690b      	ldr	r3, [r1, #16]
 80068e8:	4605      	mov	r5, r0
 80068ea:	460c      	mov	r4, r1
 80068ec:	b913      	cbnz	r3, 80068f4 <_fflush_r+0x10>
 80068ee:	2500      	movs	r5, #0
 80068f0:	4628      	mov	r0, r5
 80068f2:	bd38      	pop	{r3, r4, r5, pc}
 80068f4:	b118      	cbz	r0, 80068fe <_fflush_r+0x1a>
 80068f6:	6a03      	ldr	r3, [r0, #32]
 80068f8:	b90b      	cbnz	r3, 80068fe <_fflush_r+0x1a>
 80068fa:	f7ff fd1f 	bl	800633c <__sinit>
 80068fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d0f3      	beq.n	80068ee <_fflush_r+0xa>
 8006906:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006908:	07d0      	lsls	r0, r2, #31
 800690a:	d404      	bmi.n	8006916 <_fflush_r+0x32>
 800690c:	0599      	lsls	r1, r3, #22
 800690e:	d402      	bmi.n	8006916 <_fflush_r+0x32>
 8006910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006912:	f7ff fe32 	bl	800657a <__retarget_lock_acquire_recursive>
 8006916:	4628      	mov	r0, r5
 8006918:	4621      	mov	r1, r4
 800691a:	f7ff ff5d 	bl	80067d8 <__sflush_r>
 800691e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006920:	07da      	lsls	r2, r3, #31
 8006922:	4605      	mov	r5, r0
 8006924:	d4e4      	bmi.n	80068f0 <_fflush_r+0xc>
 8006926:	89a3      	ldrh	r3, [r4, #12]
 8006928:	059b      	lsls	r3, r3, #22
 800692a:	d4e1      	bmi.n	80068f0 <_fflush_r+0xc>
 800692c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800692e:	f7ff fe25 	bl	800657c <__retarget_lock_release_recursive>
 8006932:	e7dd      	b.n	80068f0 <_fflush_r+0xc>

08006934 <fiprintf>:
 8006934:	b40e      	push	{r1, r2, r3}
 8006936:	b503      	push	{r0, r1, lr}
 8006938:	4601      	mov	r1, r0
 800693a:	ab03      	add	r3, sp, #12
 800693c:	4805      	ldr	r0, [pc, #20]	; (8006954 <fiprintf+0x20>)
 800693e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006942:	6800      	ldr	r0, [r0, #0]
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	f000 f847 	bl	80069d8 <_vfiprintf_r>
 800694a:	b002      	add	sp, #8
 800694c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006950:	b003      	add	sp, #12
 8006952:	4770      	bx	lr
 8006954:	20000068 	.word	0x20000068

08006958 <_sbrk_r>:
 8006958:	b538      	push	{r3, r4, r5, lr}
 800695a:	4d06      	ldr	r5, [pc, #24]	; (8006974 <_sbrk_r+0x1c>)
 800695c:	2300      	movs	r3, #0
 800695e:	4604      	mov	r4, r0
 8006960:	4608      	mov	r0, r1
 8006962:	602b      	str	r3, [r5, #0]
 8006964:	f7fb f8a8 	bl	8001ab8 <_sbrk>
 8006968:	1c43      	adds	r3, r0, #1
 800696a:	d102      	bne.n	8006972 <_sbrk_r+0x1a>
 800696c:	682b      	ldr	r3, [r5, #0]
 800696e:	b103      	cbz	r3, 8006972 <_sbrk_r+0x1a>
 8006970:	6023      	str	r3, [r4, #0]
 8006972:	bd38      	pop	{r3, r4, r5, pc}
 8006974:	20004244 	.word	0x20004244

08006978 <abort>:
 8006978:	b508      	push	{r3, lr}
 800697a:	2006      	movs	r0, #6
 800697c:	f000 fb94 	bl	80070a8 <raise>
 8006980:	2001      	movs	r0, #1
 8006982:	f7fb f822 	bl	80019ca <_exit>

08006986 <__sfputc_r>:
 8006986:	6893      	ldr	r3, [r2, #8]
 8006988:	3b01      	subs	r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	b410      	push	{r4}
 800698e:	6093      	str	r3, [r2, #8]
 8006990:	da08      	bge.n	80069a4 <__sfputc_r+0x1e>
 8006992:	6994      	ldr	r4, [r2, #24]
 8006994:	42a3      	cmp	r3, r4
 8006996:	db01      	blt.n	800699c <__sfputc_r+0x16>
 8006998:	290a      	cmp	r1, #10
 800699a:	d103      	bne.n	80069a4 <__sfputc_r+0x1e>
 800699c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069a0:	f000 bac4 	b.w	8006f2c <__swbuf_r>
 80069a4:	6813      	ldr	r3, [r2, #0]
 80069a6:	1c58      	adds	r0, r3, #1
 80069a8:	6010      	str	r0, [r2, #0]
 80069aa:	7019      	strb	r1, [r3, #0]
 80069ac:	4608      	mov	r0, r1
 80069ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <__sfputs_r>:
 80069b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b6:	4606      	mov	r6, r0
 80069b8:	460f      	mov	r7, r1
 80069ba:	4614      	mov	r4, r2
 80069bc:	18d5      	adds	r5, r2, r3
 80069be:	42ac      	cmp	r4, r5
 80069c0:	d101      	bne.n	80069c6 <__sfputs_r+0x12>
 80069c2:	2000      	movs	r0, #0
 80069c4:	e007      	b.n	80069d6 <__sfputs_r+0x22>
 80069c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ca:	463a      	mov	r2, r7
 80069cc:	4630      	mov	r0, r6
 80069ce:	f7ff ffda 	bl	8006986 <__sfputc_r>
 80069d2:	1c43      	adds	r3, r0, #1
 80069d4:	d1f3      	bne.n	80069be <__sfputs_r+0xa>
 80069d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080069d8 <_vfiprintf_r>:
 80069d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069dc:	460d      	mov	r5, r1
 80069de:	b09d      	sub	sp, #116	; 0x74
 80069e0:	4614      	mov	r4, r2
 80069e2:	4698      	mov	r8, r3
 80069e4:	4606      	mov	r6, r0
 80069e6:	b118      	cbz	r0, 80069f0 <_vfiprintf_r+0x18>
 80069e8:	6a03      	ldr	r3, [r0, #32]
 80069ea:	b90b      	cbnz	r3, 80069f0 <_vfiprintf_r+0x18>
 80069ec:	f7ff fca6 	bl	800633c <__sinit>
 80069f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069f2:	07d9      	lsls	r1, r3, #31
 80069f4:	d405      	bmi.n	8006a02 <_vfiprintf_r+0x2a>
 80069f6:	89ab      	ldrh	r3, [r5, #12]
 80069f8:	059a      	lsls	r2, r3, #22
 80069fa:	d402      	bmi.n	8006a02 <_vfiprintf_r+0x2a>
 80069fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069fe:	f7ff fdbc 	bl	800657a <__retarget_lock_acquire_recursive>
 8006a02:	89ab      	ldrh	r3, [r5, #12]
 8006a04:	071b      	lsls	r3, r3, #28
 8006a06:	d501      	bpl.n	8006a0c <_vfiprintf_r+0x34>
 8006a08:	692b      	ldr	r3, [r5, #16]
 8006a0a:	b99b      	cbnz	r3, 8006a34 <_vfiprintf_r+0x5c>
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f000 faca 	bl	8006fa8 <__swsetup_r>
 8006a14:	b170      	cbz	r0, 8006a34 <_vfiprintf_r+0x5c>
 8006a16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a18:	07dc      	lsls	r4, r3, #31
 8006a1a:	d504      	bpl.n	8006a26 <_vfiprintf_r+0x4e>
 8006a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a20:	b01d      	add	sp, #116	; 0x74
 8006a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a26:	89ab      	ldrh	r3, [r5, #12]
 8006a28:	0598      	lsls	r0, r3, #22
 8006a2a:	d4f7      	bmi.n	8006a1c <_vfiprintf_r+0x44>
 8006a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a2e:	f7ff fda5 	bl	800657c <__retarget_lock_release_recursive>
 8006a32:	e7f3      	b.n	8006a1c <_vfiprintf_r+0x44>
 8006a34:	2300      	movs	r3, #0
 8006a36:	9309      	str	r3, [sp, #36]	; 0x24
 8006a38:	2320      	movs	r3, #32
 8006a3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a42:	2330      	movs	r3, #48	; 0x30
 8006a44:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006bf8 <_vfiprintf_r+0x220>
 8006a48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a4c:	f04f 0901 	mov.w	r9, #1
 8006a50:	4623      	mov	r3, r4
 8006a52:	469a      	mov	sl, r3
 8006a54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a58:	b10a      	cbz	r2, 8006a5e <_vfiprintf_r+0x86>
 8006a5a:	2a25      	cmp	r2, #37	; 0x25
 8006a5c:	d1f9      	bne.n	8006a52 <_vfiprintf_r+0x7a>
 8006a5e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a62:	d00b      	beq.n	8006a7c <_vfiprintf_r+0xa4>
 8006a64:	465b      	mov	r3, fp
 8006a66:	4622      	mov	r2, r4
 8006a68:	4629      	mov	r1, r5
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f7ff ffa2 	bl	80069b4 <__sfputs_r>
 8006a70:	3001      	adds	r0, #1
 8006a72:	f000 80a9 	beq.w	8006bc8 <_vfiprintf_r+0x1f0>
 8006a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a78:	445a      	add	r2, fp
 8006a7a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a7c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 80a1 	beq.w	8006bc8 <_vfiprintf_r+0x1f0>
 8006a86:	2300      	movs	r3, #0
 8006a88:	f04f 32ff 	mov.w	r2, #4294967295
 8006a8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a90:	f10a 0a01 	add.w	sl, sl, #1
 8006a94:	9304      	str	r3, [sp, #16]
 8006a96:	9307      	str	r3, [sp, #28]
 8006a98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a9c:	931a      	str	r3, [sp, #104]	; 0x68
 8006a9e:	4654      	mov	r4, sl
 8006aa0:	2205      	movs	r2, #5
 8006aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa6:	4854      	ldr	r0, [pc, #336]	; (8006bf8 <_vfiprintf_r+0x220>)
 8006aa8:	f7f9 fb92 	bl	80001d0 <memchr>
 8006aac:	9a04      	ldr	r2, [sp, #16]
 8006aae:	b9d8      	cbnz	r0, 8006ae8 <_vfiprintf_r+0x110>
 8006ab0:	06d1      	lsls	r1, r2, #27
 8006ab2:	bf44      	itt	mi
 8006ab4:	2320      	movmi	r3, #32
 8006ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aba:	0713      	lsls	r3, r2, #28
 8006abc:	bf44      	itt	mi
 8006abe:	232b      	movmi	r3, #43	; 0x2b
 8006ac0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ac4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8006aca:	d015      	beq.n	8006af8 <_vfiprintf_r+0x120>
 8006acc:	9a07      	ldr	r2, [sp, #28]
 8006ace:	4654      	mov	r4, sl
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	f04f 0c0a 	mov.w	ip, #10
 8006ad6:	4621      	mov	r1, r4
 8006ad8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006adc:	3b30      	subs	r3, #48	; 0x30
 8006ade:	2b09      	cmp	r3, #9
 8006ae0:	d94d      	bls.n	8006b7e <_vfiprintf_r+0x1a6>
 8006ae2:	b1b0      	cbz	r0, 8006b12 <_vfiprintf_r+0x13a>
 8006ae4:	9207      	str	r2, [sp, #28]
 8006ae6:	e014      	b.n	8006b12 <_vfiprintf_r+0x13a>
 8006ae8:	eba0 0308 	sub.w	r3, r0, r8
 8006aec:	fa09 f303 	lsl.w	r3, r9, r3
 8006af0:	4313      	orrs	r3, r2
 8006af2:	9304      	str	r3, [sp, #16]
 8006af4:	46a2      	mov	sl, r4
 8006af6:	e7d2      	b.n	8006a9e <_vfiprintf_r+0xc6>
 8006af8:	9b03      	ldr	r3, [sp, #12]
 8006afa:	1d19      	adds	r1, r3, #4
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	9103      	str	r1, [sp, #12]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bfbb      	ittet	lt
 8006b04:	425b      	neglt	r3, r3
 8006b06:	f042 0202 	orrlt.w	r2, r2, #2
 8006b0a:	9307      	strge	r3, [sp, #28]
 8006b0c:	9307      	strlt	r3, [sp, #28]
 8006b0e:	bfb8      	it	lt
 8006b10:	9204      	strlt	r2, [sp, #16]
 8006b12:	7823      	ldrb	r3, [r4, #0]
 8006b14:	2b2e      	cmp	r3, #46	; 0x2e
 8006b16:	d10c      	bne.n	8006b32 <_vfiprintf_r+0x15a>
 8006b18:	7863      	ldrb	r3, [r4, #1]
 8006b1a:	2b2a      	cmp	r3, #42	; 0x2a
 8006b1c:	d134      	bne.n	8006b88 <_vfiprintf_r+0x1b0>
 8006b1e:	9b03      	ldr	r3, [sp, #12]
 8006b20:	1d1a      	adds	r2, r3, #4
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	9203      	str	r2, [sp, #12]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bfb8      	it	lt
 8006b2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b2e:	3402      	adds	r4, #2
 8006b30:	9305      	str	r3, [sp, #20]
 8006b32:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006c08 <_vfiprintf_r+0x230>
 8006b36:	7821      	ldrb	r1, [r4, #0]
 8006b38:	2203      	movs	r2, #3
 8006b3a:	4650      	mov	r0, sl
 8006b3c:	f7f9 fb48 	bl	80001d0 <memchr>
 8006b40:	b138      	cbz	r0, 8006b52 <_vfiprintf_r+0x17a>
 8006b42:	9b04      	ldr	r3, [sp, #16]
 8006b44:	eba0 000a 	sub.w	r0, r0, sl
 8006b48:	2240      	movs	r2, #64	; 0x40
 8006b4a:	4082      	lsls	r2, r0
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	3401      	adds	r4, #1
 8006b50:	9304      	str	r3, [sp, #16]
 8006b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b56:	4829      	ldr	r0, [pc, #164]	; (8006bfc <_vfiprintf_r+0x224>)
 8006b58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b5c:	2206      	movs	r2, #6
 8006b5e:	f7f9 fb37 	bl	80001d0 <memchr>
 8006b62:	2800      	cmp	r0, #0
 8006b64:	d03f      	beq.n	8006be6 <_vfiprintf_r+0x20e>
 8006b66:	4b26      	ldr	r3, [pc, #152]	; (8006c00 <_vfiprintf_r+0x228>)
 8006b68:	bb1b      	cbnz	r3, 8006bb2 <_vfiprintf_r+0x1da>
 8006b6a:	9b03      	ldr	r3, [sp, #12]
 8006b6c:	3307      	adds	r3, #7
 8006b6e:	f023 0307 	bic.w	r3, r3, #7
 8006b72:	3308      	adds	r3, #8
 8006b74:	9303      	str	r3, [sp, #12]
 8006b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b78:	443b      	add	r3, r7
 8006b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b7c:	e768      	b.n	8006a50 <_vfiprintf_r+0x78>
 8006b7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b82:	460c      	mov	r4, r1
 8006b84:	2001      	movs	r0, #1
 8006b86:	e7a6      	b.n	8006ad6 <_vfiprintf_r+0xfe>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	3401      	adds	r4, #1
 8006b8c:	9305      	str	r3, [sp, #20]
 8006b8e:	4619      	mov	r1, r3
 8006b90:	f04f 0c0a 	mov.w	ip, #10
 8006b94:	4620      	mov	r0, r4
 8006b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b9a:	3a30      	subs	r2, #48	; 0x30
 8006b9c:	2a09      	cmp	r2, #9
 8006b9e:	d903      	bls.n	8006ba8 <_vfiprintf_r+0x1d0>
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d0c6      	beq.n	8006b32 <_vfiprintf_r+0x15a>
 8006ba4:	9105      	str	r1, [sp, #20]
 8006ba6:	e7c4      	b.n	8006b32 <_vfiprintf_r+0x15a>
 8006ba8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bac:	4604      	mov	r4, r0
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e7f0      	b.n	8006b94 <_vfiprintf_r+0x1bc>
 8006bb2:	ab03      	add	r3, sp, #12
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	462a      	mov	r2, r5
 8006bb8:	4b12      	ldr	r3, [pc, #72]	; (8006c04 <_vfiprintf_r+0x22c>)
 8006bba:	a904      	add	r1, sp, #16
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	f3af 8000 	nop.w
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	1c78      	adds	r0, r7, #1
 8006bc6:	d1d6      	bne.n	8006b76 <_vfiprintf_r+0x19e>
 8006bc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bca:	07d9      	lsls	r1, r3, #31
 8006bcc:	d405      	bmi.n	8006bda <_vfiprintf_r+0x202>
 8006bce:	89ab      	ldrh	r3, [r5, #12]
 8006bd0:	059a      	lsls	r2, r3, #22
 8006bd2:	d402      	bmi.n	8006bda <_vfiprintf_r+0x202>
 8006bd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bd6:	f7ff fcd1 	bl	800657c <__retarget_lock_release_recursive>
 8006bda:	89ab      	ldrh	r3, [r5, #12]
 8006bdc:	065b      	lsls	r3, r3, #25
 8006bde:	f53f af1d 	bmi.w	8006a1c <_vfiprintf_r+0x44>
 8006be2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006be4:	e71c      	b.n	8006a20 <_vfiprintf_r+0x48>
 8006be6:	ab03      	add	r3, sp, #12
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	462a      	mov	r2, r5
 8006bec:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <_vfiprintf_r+0x22c>)
 8006bee:	a904      	add	r1, sp, #16
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f000 f879 	bl	8006ce8 <_printf_i>
 8006bf6:	e7e4      	b.n	8006bc2 <_vfiprintf_r+0x1ea>
 8006bf8:	080073af 	.word	0x080073af
 8006bfc:	080073b9 	.word	0x080073b9
 8006c00:	00000000 	.word	0x00000000
 8006c04:	080069b5 	.word	0x080069b5
 8006c08:	080073b5 	.word	0x080073b5

08006c0c <_printf_common>:
 8006c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c10:	4616      	mov	r6, r2
 8006c12:	4699      	mov	r9, r3
 8006c14:	688a      	ldr	r2, [r1, #8]
 8006c16:	690b      	ldr	r3, [r1, #16]
 8006c18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	bfb8      	it	lt
 8006c20:	4613      	movlt	r3, r2
 8006c22:	6033      	str	r3, [r6, #0]
 8006c24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c28:	4607      	mov	r7, r0
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	b10a      	cbz	r2, 8006c32 <_printf_common+0x26>
 8006c2e:	3301      	adds	r3, #1
 8006c30:	6033      	str	r3, [r6, #0]
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	0699      	lsls	r1, r3, #26
 8006c36:	bf42      	ittt	mi
 8006c38:	6833      	ldrmi	r3, [r6, #0]
 8006c3a:	3302      	addmi	r3, #2
 8006c3c:	6033      	strmi	r3, [r6, #0]
 8006c3e:	6825      	ldr	r5, [r4, #0]
 8006c40:	f015 0506 	ands.w	r5, r5, #6
 8006c44:	d106      	bne.n	8006c54 <_printf_common+0x48>
 8006c46:	f104 0a19 	add.w	sl, r4, #25
 8006c4a:	68e3      	ldr	r3, [r4, #12]
 8006c4c:	6832      	ldr	r2, [r6, #0]
 8006c4e:	1a9b      	subs	r3, r3, r2
 8006c50:	42ab      	cmp	r3, r5
 8006c52:	dc26      	bgt.n	8006ca2 <_printf_common+0x96>
 8006c54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c58:	1e13      	subs	r3, r2, #0
 8006c5a:	6822      	ldr	r2, [r4, #0]
 8006c5c:	bf18      	it	ne
 8006c5e:	2301      	movne	r3, #1
 8006c60:	0692      	lsls	r2, r2, #26
 8006c62:	d42b      	bmi.n	8006cbc <_printf_common+0xb0>
 8006c64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c68:	4649      	mov	r1, r9
 8006c6a:	4638      	mov	r0, r7
 8006c6c:	47c0      	blx	r8
 8006c6e:	3001      	adds	r0, #1
 8006c70:	d01e      	beq.n	8006cb0 <_printf_common+0xa4>
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	6922      	ldr	r2, [r4, #16]
 8006c76:	f003 0306 	and.w	r3, r3, #6
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	bf02      	ittt	eq
 8006c7e:	68e5      	ldreq	r5, [r4, #12]
 8006c80:	6833      	ldreq	r3, [r6, #0]
 8006c82:	1aed      	subeq	r5, r5, r3
 8006c84:	68a3      	ldr	r3, [r4, #8]
 8006c86:	bf0c      	ite	eq
 8006c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c8c:	2500      	movne	r5, #0
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	bfc4      	itt	gt
 8006c92:	1a9b      	subgt	r3, r3, r2
 8006c94:	18ed      	addgt	r5, r5, r3
 8006c96:	2600      	movs	r6, #0
 8006c98:	341a      	adds	r4, #26
 8006c9a:	42b5      	cmp	r5, r6
 8006c9c:	d11a      	bne.n	8006cd4 <_printf_common+0xc8>
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	e008      	b.n	8006cb4 <_printf_common+0xa8>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4652      	mov	r2, sl
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	4638      	mov	r0, r7
 8006caa:	47c0      	blx	r8
 8006cac:	3001      	adds	r0, #1
 8006cae:	d103      	bne.n	8006cb8 <_printf_common+0xac>
 8006cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb8:	3501      	adds	r5, #1
 8006cba:	e7c6      	b.n	8006c4a <_printf_common+0x3e>
 8006cbc:	18e1      	adds	r1, r4, r3
 8006cbe:	1c5a      	adds	r2, r3, #1
 8006cc0:	2030      	movs	r0, #48	; 0x30
 8006cc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cc6:	4422      	add	r2, r4
 8006cc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ccc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cd0:	3302      	adds	r3, #2
 8006cd2:	e7c7      	b.n	8006c64 <_printf_common+0x58>
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	4622      	mov	r2, r4
 8006cd8:	4649      	mov	r1, r9
 8006cda:	4638      	mov	r0, r7
 8006cdc:	47c0      	blx	r8
 8006cde:	3001      	adds	r0, #1
 8006ce0:	d0e6      	beq.n	8006cb0 <_printf_common+0xa4>
 8006ce2:	3601      	adds	r6, #1
 8006ce4:	e7d9      	b.n	8006c9a <_printf_common+0x8e>
	...

08006ce8 <_printf_i>:
 8006ce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cec:	7e0f      	ldrb	r7, [r1, #24]
 8006cee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cf0:	2f78      	cmp	r7, #120	; 0x78
 8006cf2:	4691      	mov	r9, r2
 8006cf4:	4680      	mov	r8, r0
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	469a      	mov	sl, r3
 8006cfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cfe:	d807      	bhi.n	8006d10 <_printf_i+0x28>
 8006d00:	2f62      	cmp	r7, #98	; 0x62
 8006d02:	d80a      	bhi.n	8006d1a <_printf_i+0x32>
 8006d04:	2f00      	cmp	r7, #0
 8006d06:	f000 80d4 	beq.w	8006eb2 <_printf_i+0x1ca>
 8006d0a:	2f58      	cmp	r7, #88	; 0x58
 8006d0c:	f000 80c0 	beq.w	8006e90 <_printf_i+0x1a8>
 8006d10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d18:	e03a      	b.n	8006d90 <_printf_i+0xa8>
 8006d1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d1e:	2b15      	cmp	r3, #21
 8006d20:	d8f6      	bhi.n	8006d10 <_printf_i+0x28>
 8006d22:	a101      	add	r1, pc, #4	; (adr r1, 8006d28 <_printf_i+0x40>)
 8006d24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d28:	08006d81 	.word	0x08006d81
 8006d2c:	08006d95 	.word	0x08006d95
 8006d30:	08006d11 	.word	0x08006d11
 8006d34:	08006d11 	.word	0x08006d11
 8006d38:	08006d11 	.word	0x08006d11
 8006d3c:	08006d11 	.word	0x08006d11
 8006d40:	08006d95 	.word	0x08006d95
 8006d44:	08006d11 	.word	0x08006d11
 8006d48:	08006d11 	.word	0x08006d11
 8006d4c:	08006d11 	.word	0x08006d11
 8006d50:	08006d11 	.word	0x08006d11
 8006d54:	08006e99 	.word	0x08006e99
 8006d58:	08006dc1 	.word	0x08006dc1
 8006d5c:	08006e53 	.word	0x08006e53
 8006d60:	08006d11 	.word	0x08006d11
 8006d64:	08006d11 	.word	0x08006d11
 8006d68:	08006ebb 	.word	0x08006ebb
 8006d6c:	08006d11 	.word	0x08006d11
 8006d70:	08006dc1 	.word	0x08006dc1
 8006d74:	08006d11 	.word	0x08006d11
 8006d78:	08006d11 	.word	0x08006d11
 8006d7c:	08006e5b 	.word	0x08006e5b
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	1d1a      	adds	r2, r3, #4
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	602a      	str	r2, [r5, #0]
 8006d88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d90:	2301      	movs	r3, #1
 8006d92:	e09f      	b.n	8006ed4 <_printf_i+0x1ec>
 8006d94:	6820      	ldr	r0, [r4, #0]
 8006d96:	682b      	ldr	r3, [r5, #0]
 8006d98:	0607      	lsls	r7, r0, #24
 8006d9a:	f103 0104 	add.w	r1, r3, #4
 8006d9e:	6029      	str	r1, [r5, #0]
 8006da0:	d501      	bpl.n	8006da6 <_printf_i+0xbe>
 8006da2:	681e      	ldr	r6, [r3, #0]
 8006da4:	e003      	b.n	8006dae <_printf_i+0xc6>
 8006da6:	0646      	lsls	r6, r0, #25
 8006da8:	d5fb      	bpl.n	8006da2 <_printf_i+0xba>
 8006daa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006dae:	2e00      	cmp	r6, #0
 8006db0:	da03      	bge.n	8006dba <_printf_i+0xd2>
 8006db2:	232d      	movs	r3, #45	; 0x2d
 8006db4:	4276      	negs	r6, r6
 8006db6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dba:	485a      	ldr	r0, [pc, #360]	; (8006f24 <_printf_i+0x23c>)
 8006dbc:	230a      	movs	r3, #10
 8006dbe:	e012      	b.n	8006de6 <_printf_i+0xfe>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	6820      	ldr	r0, [r4, #0]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	6029      	str	r1, [r5, #0]
 8006dc8:	0605      	lsls	r5, r0, #24
 8006dca:	d501      	bpl.n	8006dd0 <_printf_i+0xe8>
 8006dcc:	681e      	ldr	r6, [r3, #0]
 8006dce:	e002      	b.n	8006dd6 <_printf_i+0xee>
 8006dd0:	0641      	lsls	r1, r0, #25
 8006dd2:	d5fb      	bpl.n	8006dcc <_printf_i+0xe4>
 8006dd4:	881e      	ldrh	r6, [r3, #0]
 8006dd6:	4853      	ldr	r0, [pc, #332]	; (8006f24 <_printf_i+0x23c>)
 8006dd8:	2f6f      	cmp	r7, #111	; 0x6f
 8006dda:	bf0c      	ite	eq
 8006ddc:	2308      	moveq	r3, #8
 8006dde:	230a      	movne	r3, #10
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006de6:	6865      	ldr	r5, [r4, #4]
 8006de8:	60a5      	str	r5, [r4, #8]
 8006dea:	2d00      	cmp	r5, #0
 8006dec:	bfa2      	ittt	ge
 8006dee:	6821      	ldrge	r1, [r4, #0]
 8006df0:	f021 0104 	bicge.w	r1, r1, #4
 8006df4:	6021      	strge	r1, [r4, #0]
 8006df6:	b90e      	cbnz	r6, 8006dfc <_printf_i+0x114>
 8006df8:	2d00      	cmp	r5, #0
 8006dfa:	d04b      	beq.n	8006e94 <_printf_i+0x1ac>
 8006dfc:	4615      	mov	r5, r2
 8006dfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e02:	fb03 6711 	mls	r7, r3, r1, r6
 8006e06:	5dc7      	ldrb	r7, [r0, r7]
 8006e08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e0c:	4637      	mov	r7, r6
 8006e0e:	42bb      	cmp	r3, r7
 8006e10:	460e      	mov	r6, r1
 8006e12:	d9f4      	bls.n	8006dfe <_printf_i+0x116>
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d10b      	bne.n	8006e30 <_printf_i+0x148>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	07de      	lsls	r6, r3, #31
 8006e1c:	d508      	bpl.n	8006e30 <_printf_i+0x148>
 8006e1e:	6923      	ldr	r3, [r4, #16]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	4299      	cmp	r1, r3
 8006e24:	bfde      	ittt	le
 8006e26:	2330      	movle	r3, #48	; 0x30
 8006e28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e30:	1b52      	subs	r2, r2, r5
 8006e32:	6122      	str	r2, [r4, #16]
 8006e34:	f8cd a000 	str.w	sl, [sp]
 8006e38:	464b      	mov	r3, r9
 8006e3a:	aa03      	add	r2, sp, #12
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4640      	mov	r0, r8
 8006e40:	f7ff fee4 	bl	8006c0c <_printf_common>
 8006e44:	3001      	adds	r0, #1
 8006e46:	d14a      	bne.n	8006ede <_printf_i+0x1f6>
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	b004      	add	sp, #16
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	f043 0320 	orr.w	r3, r3, #32
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	4833      	ldr	r0, [pc, #204]	; (8006f28 <_printf_i+0x240>)
 8006e5c:	2778      	movs	r7, #120	; 0x78
 8006e5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	6829      	ldr	r1, [r5, #0]
 8006e66:	061f      	lsls	r7, r3, #24
 8006e68:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e6c:	d402      	bmi.n	8006e74 <_printf_i+0x18c>
 8006e6e:	065f      	lsls	r7, r3, #25
 8006e70:	bf48      	it	mi
 8006e72:	b2b6      	uxthmi	r6, r6
 8006e74:	07df      	lsls	r7, r3, #31
 8006e76:	bf48      	it	mi
 8006e78:	f043 0320 	orrmi.w	r3, r3, #32
 8006e7c:	6029      	str	r1, [r5, #0]
 8006e7e:	bf48      	it	mi
 8006e80:	6023      	strmi	r3, [r4, #0]
 8006e82:	b91e      	cbnz	r6, 8006e8c <_printf_i+0x1a4>
 8006e84:	6823      	ldr	r3, [r4, #0]
 8006e86:	f023 0320 	bic.w	r3, r3, #32
 8006e8a:	6023      	str	r3, [r4, #0]
 8006e8c:	2310      	movs	r3, #16
 8006e8e:	e7a7      	b.n	8006de0 <_printf_i+0xf8>
 8006e90:	4824      	ldr	r0, [pc, #144]	; (8006f24 <_printf_i+0x23c>)
 8006e92:	e7e4      	b.n	8006e5e <_printf_i+0x176>
 8006e94:	4615      	mov	r5, r2
 8006e96:	e7bd      	b.n	8006e14 <_printf_i+0x12c>
 8006e98:	682b      	ldr	r3, [r5, #0]
 8006e9a:	6826      	ldr	r6, [r4, #0]
 8006e9c:	6961      	ldr	r1, [r4, #20]
 8006e9e:	1d18      	adds	r0, r3, #4
 8006ea0:	6028      	str	r0, [r5, #0]
 8006ea2:	0635      	lsls	r5, r6, #24
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	d501      	bpl.n	8006eac <_printf_i+0x1c4>
 8006ea8:	6019      	str	r1, [r3, #0]
 8006eaa:	e002      	b.n	8006eb2 <_printf_i+0x1ca>
 8006eac:	0670      	lsls	r0, r6, #25
 8006eae:	d5fb      	bpl.n	8006ea8 <_printf_i+0x1c0>
 8006eb0:	8019      	strh	r1, [r3, #0]
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	6123      	str	r3, [r4, #16]
 8006eb6:	4615      	mov	r5, r2
 8006eb8:	e7bc      	b.n	8006e34 <_printf_i+0x14c>
 8006eba:	682b      	ldr	r3, [r5, #0]
 8006ebc:	1d1a      	adds	r2, r3, #4
 8006ebe:	602a      	str	r2, [r5, #0]
 8006ec0:	681d      	ldr	r5, [r3, #0]
 8006ec2:	6862      	ldr	r2, [r4, #4]
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f7f9 f982 	bl	80001d0 <memchr>
 8006ecc:	b108      	cbz	r0, 8006ed2 <_printf_i+0x1ea>
 8006ece:	1b40      	subs	r0, r0, r5
 8006ed0:	6060      	str	r0, [r4, #4]
 8006ed2:	6863      	ldr	r3, [r4, #4]
 8006ed4:	6123      	str	r3, [r4, #16]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006edc:	e7aa      	b.n	8006e34 <_printf_i+0x14c>
 8006ede:	6923      	ldr	r3, [r4, #16]
 8006ee0:	462a      	mov	r2, r5
 8006ee2:	4649      	mov	r1, r9
 8006ee4:	4640      	mov	r0, r8
 8006ee6:	47d0      	blx	sl
 8006ee8:	3001      	adds	r0, #1
 8006eea:	d0ad      	beq.n	8006e48 <_printf_i+0x160>
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	079b      	lsls	r3, r3, #30
 8006ef0:	d413      	bmi.n	8006f1a <_printf_i+0x232>
 8006ef2:	68e0      	ldr	r0, [r4, #12]
 8006ef4:	9b03      	ldr	r3, [sp, #12]
 8006ef6:	4298      	cmp	r0, r3
 8006ef8:	bfb8      	it	lt
 8006efa:	4618      	movlt	r0, r3
 8006efc:	e7a6      	b.n	8006e4c <_printf_i+0x164>
 8006efe:	2301      	movs	r3, #1
 8006f00:	4632      	mov	r2, r6
 8006f02:	4649      	mov	r1, r9
 8006f04:	4640      	mov	r0, r8
 8006f06:	47d0      	blx	sl
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d09d      	beq.n	8006e48 <_printf_i+0x160>
 8006f0c:	3501      	adds	r5, #1
 8006f0e:	68e3      	ldr	r3, [r4, #12]
 8006f10:	9903      	ldr	r1, [sp, #12]
 8006f12:	1a5b      	subs	r3, r3, r1
 8006f14:	42ab      	cmp	r3, r5
 8006f16:	dcf2      	bgt.n	8006efe <_printf_i+0x216>
 8006f18:	e7eb      	b.n	8006ef2 <_printf_i+0x20a>
 8006f1a:	2500      	movs	r5, #0
 8006f1c:	f104 0619 	add.w	r6, r4, #25
 8006f20:	e7f5      	b.n	8006f0e <_printf_i+0x226>
 8006f22:	bf00      	nop
 8006f24:	080073c0 	.word	0x080073c0
 8006f28:	080073d1 	.word	0x080073d1

08006f2c <__swbuf_r>:
 8006f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2e:	460e      	mov	r6, r1
 8006f30:	4614      	mov	r4, r2
 8006f32:	4605      	mov	r5, r0
 8006f34:	b118      	cbz	r0, 8006f3e <__swbuf_r+0x12>
 8006f36:	6a03      	ldr	r3, [r0, #32]
 8006f38:	b90b      	cbnz	r3, 8006f3e <__swbuf_r+0x12>
 8006f3a:	f7ff f9ff 	bl	800633c <__sinit>
 8006f3e:	69a3      	ldr	r3, [r4, #24]
 8006f40:	60a3      	str	r3, [r4, #8]
 8006f42:	89a3      	ldrh	r3, [r4, #12]
 8006f44:	071a      	lsls	r2, r3, #28
 8006f46:	d525      	bpl.n	8006f94 <__swbuf_r+0x68>
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	b31b      	cbz	r3, 8006f94 <__swbuf_r+0x68>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	6922      	ldr	r2, [r4, #16]
 8006f50:	1a98      	subs	r0, r3, r2
 8006f52:	6963      	ldr	r3, [r4, #20]
 8006f54:	b2f6      	uxtb	r6, r6
 8006f56:	4283      	cmp	r3, r0
 8006f58:	4637      	mov	r7, r6
 8006f5a:	dc04      	bgt.n	8006f66 <__swbuf_r+0x3a>
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	4628      	mov	r0, r5
 8006f60:	f7ff fcc0 	bl	80068e4 <_fflush_r>
 8006f64:	b9e0      	cbnz	r0, 8006fa0 <__swbuf_r+0x74>
 8006f66:	68a3      	ldr	r3, [r4, #8]
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	60a3      	str	r3, [r4, #8]
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	1c5a      	adds	r2, r3, #1
 8006f70:	6022      	str	r2, [r4, #0]
 8006f72:	701e      	strb	r6, [r3, #0]
 8006f74:	6962      	ldr	r2, [r4, #20]
 8006f76:	1c43      	adds	r3, r0, #1
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d004      	beq.n	8006f86 <__swbuf_r+0x5a>
 8006f7c:	89a3      	ldrh	r3, [r4, #12]
 8006f7e:	07db      	lsls	r3, r3, #31
 8006f80:	d506      	bpl.n	8006f90 <__swbuf_r+0x64>
 8006f82:	2e0a      	cmp	r6, #10
 8006f84:	d104      	bne.n	8006f90 <__swbuf_r+0x64>
 8006f86:	4621      	mov	r1, r4
 8006f88:	4628      	mov	r0, r5
 8006f8a:	f7ff fcab 	bl	80068e4 <_fflush_r>
 8006f8e:	b938      	cbnz	r0, 8006fa0 <__swbuf_r+0x74>
 8006f90:	4638      	mov	r0, r7
 8006f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f94:	4621      	mov	r1, r4
 8006f96:	4628      	mov	r0, r5
 8006f98:	f000 f806 	bl	8006fa8 <__swsetup_r>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	d0d5      	beq.n	8006f4c <__swbuf_r+0x20>
 8006fa0:	f04f 37ff 	mov.w	r7, #4294967295
 8006fa4:	e7f4      	b.n	8006f90 <__swbuf_r+0x64>
	...

08006fa8 <__swsetup_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	4b2a      	ldr	r3, [pc, #168]	; (8007054 <__swsetup_r+0xac>)
 8006fac:	4605      	mov	r5, r0
 8006fae:	6818      	ldr	r0, [r3, #0]
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	b118      	cbz	r0, 8006fbc <__swsetup_r+0x14>
 8006fb4:	6a03      	ldr	r3, [r0, #32]
 8006fb6:	b90b      	cbnz	r3, 8006fbc <__swsetup_r+0x14>
 8006fb8:	f7ff f9c0 	bl	800633c <__sinit>
 8006fbc:	89a3      	ldrh	r3, [r4, #12]
 8006fbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fc2:	0718      	lsls	r0, r3, #28
 8006fc4:	d422      	bmi.n	800700c <__swsetup_r+0x64>
 8006fc6:	06d9      	lsls	r1, r3, #27
 8006fc8:	d407      	bmi.n	8006fda <__swsetup_r+0x32>
 8006fca:	2309      	movs	r3, #9
 8006fcc:	602b      	str	r3, [r5, #0]
 8006fce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd8:	e034      	b.n	8007044 <__swsetup_r+0x9c>
 8006fda:	0758      	lsls	r0, r3, #29
 8006fdc:	d512      	bpl.n	8007004 <__swsetup_r+0x5c>
 8006fde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fe0:	b141      	cbz	r1, 8006ff4 <__swsetup_r+0x4c>
 8006fe2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fe6:	4299      	cmp	r1, r3
 8006fe8:	d002      	beq.n	8006ff0 <__swsetup_r+0x48>
 8006fea:	4628      	mov	r0, r5
 8006fec:	f7ff faf4 	bl	80065d8 <_free_r>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	6363      	str	r3, [r4, #52]	; 0x34
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	6063      	str	r3, [r4, #4]
 8007000:	6923      	ldr	r3, [r4, #16]
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	f043 0308 	orr.w	r3, r3, #8
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	6923      	ldr	r3, [r4, #16]
 800700e:	b94b      	cbnz	r3, 8007024 <__swsetup_r+0x7c>
 8007010:	89a3      	ldrh	r3, [r4, #12]
 8007012:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007016:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800701a:	d003      	beq.n	8007024 <__swsetup_r+0x7c>
 800701c:	4621      	mov	r1, r4
 800701e:	4628      	mov	r0, r5
 8007020:	f000 f884 	bl	800712c <__smakebuf_r>
 8007024:	89a0      	ldrh	r0, [r4, #12]
 8007026:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800702a:	f010 0301 	ands.w	r3, r0, #1
 800702e:	d00a      	beq.n	8007046 <__swsetup_r+0x9e>
 8007030:	2300      	movs	r3, #0
 8007032:	60a3      	str	r3, [r4, #8]
 8007034:	6963      	ldr	r3, [r4, #20]
 8007036:	425b      	negs	r3, r3
 8007038:	61a3      	str	r3, [r4, #24]
 800703a:	6923      	ldr	r3, [r4, #16]
 800703c:	b943      	cbnz	r3, 8007050 <__swsetup_r+0xa8>
 800703e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007042:	d1c4      	bne.n	8006fce <__swsetup_r+0x26>
 8007044:	bd38      	pop	{r3, r4, r5, pc}
 8007046:	0781      	lsls	r1, r0, #30
 8007048:	bf58      	it	pl
 800704a:	6963      	ldrpl	r3, [r4, #20]
 800704c:	60a3      	str	r3, [r4, #8]
 800704e:	e7f4      	b.n	800703a <__swsetup_r+0x92>
 8007050:	2000      	movs	r0, #0
 8007052:	e7f7      	b.n	8007044 <__swsetup_r+0x9c>
 8007054:	20000068 	.word	0x20000068

08007058 <_raise_r>:
 8007058:	291f      	cmp	r1, #31
 800705a:	b538      	push	{r3, r4, r5, lr}
 800705c:	4604      	mov	r4, r0
 800705e:	460d      	mov	r5, r1
 8007060:	d904      	bls.n	800706c <_raise_r+0x14>
 8007062:	2316      	movs	r3, #22
 8007064:	6003      	str	r3, [r0, #0]
 8007066:	f04f 30ff 	mov.w	r0, #4294967295
 800706a:	bd38      	pop	{r3, r4, r5, pc}
 800706c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800706e:	b112      	cbz	r2, 8007076 <_raise_r+0x1e>
 8007070:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007074:	b94b      	cbnz	r3, 800708a <_raise_r+0x32>
 8007076:	4620      	mov	r0, r4
 8007078:	f000 f830 	bl	80070dc <_getpid_r>
 800707c:	462a      	mov	r2, r5
 800707e:	4601      	mov	r1, r0
 8007080:	4620      	mov	r0, r4
 8007082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007086:	f000 b817 	b.w	80070b8 <_kill_r>
 800708a:	2b01      	cmp	r3, #1
 800708c:	d00a      	beq.n	80070a4 <_raise_r+0x4c>
 800708e:	1c59      	adds	r1, r3, #1
 8007090:	d103      	bne.n	800709a <_raise_r+0x42>
 8007092:	2316      	movs	r3, #22
 8007094:	6003      	str	r3, [r0, #0]
 8007096:	2001      	movs	r0, #1
 8007098:	e7e7      	b.n	800706a <_raise_r+0x12>
 800709a:	2400      	movs	r4, #0
 800709c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070a0:	4628      	mov	r0, r5
 80070a2:	4798      	blx	r3
 80070a4:	2000      	movs	r0, #0
 80070a6:	e7e0      	b.n	800706a <_raise_r+0x12>

080070a8 <raise>:
 80070a8:	4b02      	ldr	r3, [pc, #8]	; (80070b4 <raise+0xc>)
 80070aa:	4601      	mov	r1, r0
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	f7ff bfd3 	b.w	8007058 <_raise_r>
 80070b2:	bf00      	nop
 80070b4:	20000068 	.word	0x20000068

080070b8 <_kill_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4d07      	ldr	r5, [pc, #28]	; (80070d8 <_kill_r+0x20>)
 80070bc:	2300      	movs	r3, #0
 80070be:	4604      	mov	r4, r0
 80070c0:	4608      	mov	r0, r1
 80070c2:	4611      	mov	r1, r2
 80070c4:	602b      	str	r3, [r5, #0]
 80070c6:	f7fa fc70 	bl	80019aa <_kill>
 80070ca:	1c43      	adds	r3, r0, #1
 80070cc:	d102      	bne.n	80070d4 <_kill_r+0x1c>
 80070ce:	682b      	ldr	r3, [r5, #0]
 80070d0:	b103      	cbz	r3, 80070d4 <_kill_r+0x1c>
 80070d2:	6023      	str	r3, [r4, #0]
 80070d4:	bd38      	pop	{r3, r4, r5, pc}
 80070d6:	bf00      	nop
 80070d8:	20004244 	.word	0x20004244

080070dc <_getpid_r>:
 80070dc:	f7fa bc5d 	b.w	800199a <_getpid>

080070e0 <__swhatbuf_r>:
 80070e0:	b570      	push	{r4, r5, r6, lr}
 80070e2:	460c      	mov	r4, r1
 80070e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e8:	2900      	cmp	r1, #0
 80070ea:	b096      	sub	sp, #88	; 0x58
 80070ec:	4615      	mov	r5, r2
 80070ee:	461e      	mov	r6, r3
 80070f0:	da0d      	bge.n	800710e <__swhatbuf_r+0x2e>
 80070f2:	89a3      	ldrh	r3, [r4, #12]
 80070f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80070f8:	f04f 0100 	mov.w	r1, #0
 80070fc:	bf0c      	ite	eq
 80070fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007102:	2340      	movne	r3, #64	; 0x40
 8007104:	2000      	movs	r0, #0
 8007106:	6031      	str	r1, [r6, #0]
 8007108:	602b      	str	r3, [r5, #0]
 800710a:	b016      	add	sp, #88	; 0x58
 800710c:	bd70      	pop	{r4, r5, r6, pc}
 800710e:	466a      	mov	r2, sp
 8007110:	f000 f848 	bl	80071a4 <_fstat_r>
 8007114:	2800      	cmp	r0, #0
 8007116:	dbec      	blt.n	80070f2 <__swhatbuf_r+0x12>
 8007118:	9901      	ldr	r1, [sp, #4]
 800711a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800711e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007122:	4259      	negs	r1, r3
 8007124:	4159      	adcs	r1, r3
 8007126:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800712a:	e7eb      	b.n	8007104 <__swhatbuf_r+0x24>

0800712c <__smakebuf_r>:
 800712c:	898b      	ldrh	r3, [r1, #12]
 800712e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007130:	079d      	lsls	r5, r3, #30
 8007132:	4606      	mov	r6, r0
 8007134:	460c      	mov	r4, r1
 8007136:	d507      	bpl.n	8007148 <__smakebuf_r+0x1c>
 8007138:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	6123      	str	r3, [r4, #16]
 8007140:	2301      	movs	r3, #1
 8007142:	6163      	str	r3, [r4, #20]
 8007144:	b002      	add	sp, #8
 8007146:	bd70      	pop	{r4, r5, r6, pc}
 8007148:	ab01      	add	r3, sp, #4
 800714a:	466a      	mov	r2, sp
 800714c:	f7ff ffc8 	bl	80070e0 <__swhatbuf_r>
 8007150:	9900      	ldr	r1, [sp, #0]
 8007152:	4605      	mov	r5, r0
 8007154:	4630      	mov	r0, r6
 8007156:	f7ff fab3 	bl	80066c0 <_malloc_r>
 800715a:	b948      	cbnz	r0, 8007170 <__smakebuf_r+0x44>
 800715c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007160:	059a      	lsls	r2, r3, #22
 8007162:	d4ef      	bmi.n	8007144 <__smakebuf_r+0x18>
 8007164:	f023 0303 	bic.w	r3, r3, #3
 8007168:	f043 0302 	orr.w	r3, r3, #2
 800716c:	81a3      	strh	r3, [r4, #12]
 800716e:	e7e3      	b.n	8007138 <__smakebuf_r+0xc>
 8007170:	89a3      	ldrh	r3, [r4, #12]
 8007172:	6020      	str	r0, [r4, #0]
 8007174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007178:	81a3      	strh	r3, [r4, #12]
 800717a:	9b00      	ldr	r3, [sp, #0]
 800717c:	6163      	str	r3, [r4, #20]
 800717e:	9b01      	ldr	r3, [sp, #4]
 8007180:	6120      	str	r0, [r4, #16]
 8007182:	b15b      	cbz	r3, 800719c <__smakebuf_r+0x70>
 8007184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007188:	4630      	mov	r0, r6
 800718a:	f000 f81d 	bl	80071c8 <_isatty_r>
 800718e:	b128      	cbz	r0, 800719c <__smakebuf_r+0x70>
 8007190:	89a3      	ldrh	r3, [r4, #12]
 8007192:	f023 0303 	bic.w	r3, r3, #3
 8007196:	f043 0301 	orr.w	r3, r3, #1
 800719a:	81a3      	strh	r3, [r4, #12]
 800719c:	89a3      	ldrh	r3, [r4, #12]
 800719e:	431d      	orrs	r5, r3
 80071a0:	81a5      	strh	r5, [r4, #12]
 80071a2:	e7cf      	b.n	8007144 <__smakebuf_r+0x18>

080071a4 <_fstat_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4d07      	ldr	r5, [pc, #28]	; (80071c4 <_fstat_r+0x20>)
 80071a8:	2300      	movs	r3, #0
 80071aa:	4604      	mov	r4, r0
 80071ac:	4608      	mov	r0, r1
 80071ae:	4611      	mov	r1, r2
 80071b0:	602b      	str	r3, [r5, #0]
 80071b2:	f7fa fc59 	bl	8001a68 <_fstat>
 80071b6:	1c43      	adds	r3, r0, #1
 80071b8:	d102      	bne.n	80071c0 <_fstat_r+0x1c>
 80071ba:	682b      	ldr	r3, [r5, #0]
 80071bc:	b103      	cbz	r3, 80071c0 <_fstat_r+0x1c>
 80071be:	6023      	str	r3, [r4, #0]
 80071c0:	bd38      	pop	{r3, r4, r5, pc}
 80071c2:	bf00      	nop
 80071c4:	20004244 	.word	0x20004244

080071c8 <_isatty_r>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	4d06      	ldr	r5, [pc, #24]	; (80071e4 <_isatty_r+0x1c>)
 80071cc:	2300      	movs	r3, #0
 80071ce:	4604      	mov	r4, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	602b      	str	r3, [r5, #0]
 80071d4:	f7fa fc58 	bl	8001a88 <_isatty>
 80071d8:	1c43      	adds	r3, r0, #1
 80071da:	d102      	bne.n	80071e2 <_isatty_r+0x1a>
 80071dc:	682b      	ldr	r3, [r5, #0]
 80071de:	b103      	cbz	r3, 80071e2 <_isatty_r+0x1a>
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
 80071e4:	20004244 	.word	0x20004244

080071e8 <_gettimeofday>:
 80071e8:	4b02      	ldr	r3, [pc, #8]	; (80071f4 <_gettimeofday+0xc>)
 80071ea:	2258      	movs	r2, #88	; 0x58
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	f04f 30ff 	mov.w	r0, #4294967295
 80071f2:	4770      	bx	lr
 80071f4:	20004244 	.word	0x20004244

080071f8 <_init>:
 80071f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fa:	bf00      	nop
 80071fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fe:	bc08      	pop	{r3}
 8007200:	469e      	mov	lr, r3
 8007202:	4770      	bx	lr

08007204 <_fini>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	bf00      	nop
 8007208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800720a:	bc08      	pop	{r3}
 800720c:	469e      	mov	lr, r3
 800720e:	4770      	bx	lr
