{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618959465318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618959465319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 17:57:45 2021 " "Processing started: Tue Apr 20 17:57:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618959465319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959465319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959465319 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959465554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618959465929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618959465932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-MEALY_ARCHITECTURE " "Found design unit 1: input_handler-MEALY_ARCHITECTURE" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-MEALY_ARCHITECTURE " "Found design unit 1: edge_detect-MEALY_ARCHITECTURE" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_game-my_structural " "Found design unit 1: memory_game-my_structural" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-Behavioral " "Found design unit 1: clk_divider-Behavioral" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476100 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc_1_to_many " "Found design unit 1: LFSR-arc_1_to_many" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476102 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618959476102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_game " "Elaborating entity \"memory_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clock_divider_inst " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clock_divider_inst\"" {  } { { "memory_game.vhd" "clock_divider_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lsfr_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lsfr_inst\"" {  } { { "memory_game.vhd" "lsfr_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(29) " "VHDL Process Statement warning at 2_lfsr.vhd(29): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(30) " "VHDL Process Statement warning at 2_lfsr.vhd(30): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(31) " "VHDL Process Statement warning at 2_lfsr.vhd(31): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(32) " "VHDL Process Statement warning at 2_lfsr.vhd(32): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(33) " "VHDL Process Statement warning at 2_lfsr.vhd(33): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(34) " "VHDL Process Statement warning at 2_lfsr.vhd(34): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(37) " "VHDL Process Statement warning at 2_lfsr.vhd(37): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q 2_lfsr.vhd(23) " "VHDL Process Statement warning at 2_lfsr.vhd(23): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[0\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[1\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[2\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[3\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[4\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[5\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[6\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] 2_lfsr.vhd(23) " "Inferred latch for \"q\[7\]\" at 2_lfsr.vhd(23)" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476143 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:input_handler_inst " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:input_handler_inst\"" {  } { { "memory_game.vhd" "input_handler_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick1 input_handler.vhd(31) " "VHDL Process Statement warning at input_handler.vhd(31): signal \"tick1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick2 input_handler.vhd(32) " "VHDL Process Statement warning at input_handler.vhd(32): signal \"tick2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick3 input_handler.vhd(33) " "VHDL Process Statement warning at input_handler.vhd(33): signal \"tick3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick4 input_handler.vhd(34) " "VHDL Process Statement warning at input_handler.vhd(34): signal \"tick4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_to_validate input_handler.vhd(59) " "VHDL Process Statement warning at input_handler.vhd(59): signal \"input_to_validate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expected_input input_handler.vhd(59) " "VHDL Process Statement warning at input_handler.vhd(59): signal \"expected_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476153 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_done input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): signal \"internal_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_success input_handler.vhd(66) " "VHDL Process Statement warning at input_handler.vhd(66): signal \"internal_success\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input_to_validate input_handler.vhd(43) " "VHDL Process Statement warning at input_handler.vhd(43): inferring latch(es) for signal or variable \"input_to_validate\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_to_validate\[0\] input_handler.vhd(43) " "Inferred latch for \"input_to_validate\[0\]\" at input_handler.vhd(43)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_to_validate\[1\] input_handler.vhd(43) " "Inferred latch for \"input_to_validate\[1\]\" at input_handler.vhd(43)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_to_validate\[2\] input_handler.vhd(43) " "Inferred latch for \"input_to_validate\[2\]\" at input_handler.vhd(43)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_to_validate\[3\] input_handler.vhd(43) " "Inferred latch for \"input_to_validate\[3\]\" at input_handler.vhd(43)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959476161 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_handler:input_handler_inst\|input_to_validate\[0\] " "Latch input_handler:input_handler_inst\|input_to_validate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_one " "Ports D and ENA on the latch are fed by the same signal btn_one" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618959476704 ""}  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618959476704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_handler:input_handler_inst\|input_to_validate\[1\] " "Latch input_handler:input_handler_inst\|input_to_validate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_two " "Ports D and ENA on the latch are fed by the same signal btn_two" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618959476704 ""}  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618959476704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_handler:input_handler_inst\|input_to_validate\[2\] " "Latch input_handler:input_handler_inst\|input_to_validate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_three " "Ports D and ENA on the latch are fed by the same signal btn_three" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618959476704 ""}  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618959476704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_handler:input_handler_inst\|input_to_validate\[3\] " "Latch input_handler:input_handler_inst\|input_to_validate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_four " "Ports D and ENA on the latch are fed by the same signal btn_four" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618959476704 ""}  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618959476704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618959476816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618959477181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618959477181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618959477235 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618959477235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618959477235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618959477235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618959477249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 17:57:57 2021 " "Processing ended: Tue Apr 20 17:57:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618959477249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618959477249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618959477249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618959477249 ""}
