// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module PEG_Xvec_PEG_Xvec_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_aXvec_din,
        fifo_aXvec_full_n,
        fifo_aXvec_write,
        start_32_3,
        end_32,
        fifo_A_s_dout,
        fifo_A_s_empty_n,
        fifo_A_s_read,
        local_X_address0,
        local_X_ce0,
        local_X_q0,
        local_X_address1,
        local_X_ce1,
        local_X_q1,
        local_X_1_address0,
        local_X_1_ce0,
        local_X_1_q0,
        local_X_1_address1,
        local_X_1_ce1,
        local_X_1_q1,
        local_X_2_address0,
        local_X_2_ce0,
        local_X_2_q0,
        local_X_2_address1,
        local_X_2_ce1,
        local_X_2_q1,
        local_X_3_address0,
        local_X_3_ce0,
        local_X_3_q0,
        local_X_3_address1,
        local_X_3_ce1,
        local_X_3_q1,
        local_X_4_address0,
        local_X_4_ce0,
        local_X_4_q0,
        local_X_4_address1,
        local_X_4_ce1,
        local_X_4_q1,
        local_X_5_address0,
        local_X_5_ce0,
        local_X_5_q0,
        local_X_5_address1,
        local_X_5_ce1,
        local_X_5_q1,
        local_X_6_address0,
        local_X_6_ce0,
        local_X_6_q0,
        local_X_6_address1,
        local_X_6_ce1,
        local_X_6_q1,
        local_X_7_address0,
        local_X_7_ce0,
        local_X_7_q0,
        local_X_7_address1,
        local_X_7_ce1,
        local_X_7_q1,
        local_X_8_address0,
        local_X_8_ce0,
        local_X_8_q0,
        local_X_8_address1,
        local_X_8_ce1,
        local_X_8_q1,
        local_X_9_address0,
        local_X_9_ce0,
        local_X_9_q0,
        local_X_9_address1,
        local_X_9_ce1,
        local_X_9_q1,
        local_X_10_address0,
        local_X_10_ce0,
        local_X_10_q0,
        local_X_10_address1,
        local_X_10_ce1,
        local_X_10_q1,
        local_X_11_address0,
        local_X_11_ce0,
        local_X_11_q0,
        local_X_11_address1,
        local_X_11_ce1,
        local_X_11_q1,
        local_X_12_address0,
        local_X_12_ce0,
        local_X_12_q0,
        local_X_12_address1,
        local_X_12_ce1,
        local_X_12_q1,
        local_X_13_address0,
        local_X_13_ce0,
        local_X_13_q0,
        local_X_13_address1,
        local_X_13_ce1,
        local_X_13_q1,
        local_X_14_address0,
        local_X_14_ce0,
        local_X_14_q0,
        local_X_14_address1,
        local_X_14_ce1,
        local_X_14_q1,
        local_X_15_address0,
        local_X_15_ce0,
        local_X_15_q0,
        local_X_15_address1,
        local_X_15_ce1,
        local_X_15_q1,
        local_X_16_address0,
        local_X_16_ce0,
        local_X_16_q0,
        local_X_16_address1,
        local_X_16_ce1,
        local_X_16_q1,
        local_X_17_address0,
        local_X_17_ce0,
        local_X_17_q0,
        local_X_17_address1,
        local_X_17_ce1,
        local_X_17_q1,
        local_X_18_address0,
        local_X_18_ce0,
        local_X_18_q0,
        local_X_18_address1,
        local_X_18_ce1,
        local_X_18_q1,
        local_X_19_address0,
        local_X_19_ce0,
        local_X_19_q0,
        local_X_19_address1,
        local_X_19_ce1,
        local_X_19_q1,
        local_X_20_address0,
        local_X_20_ce0,
        local_X_20_q0,
        local_X_20_address1,
        local_X_20_ce1,
        local_X_20_q1,
        local_X_21_address0,
        local_X_21_ce0,
        local_X_21_q0,
        local_X_21_address1,
        local_X_21_ce1,
        local_X_21_q1,
        local_X_22_address0,
        local_X_22_ce0,
        local_X_22_q0,
        local_X_22_address1,
        local_X_22_ce1,
        local_X_22_q1,
        local_X_23_address0,
        local_X_23_ce0,
        local_X_23_q0,
        local_X_23_address1,
        local_X_23_ce1,
        local_X_23_q1,
        local_X_24_address0,
        local_X_24_ce0,
        local_X_24_q0,
        local_X_24_address1,
        local_X_24_ce1,
        local_X_24_q1,
        local_X_25_address0,
        local_X_25_ce0,
        local_X_25_q0,
        local_X_25_address1,
        local_X_25_ce1,
        local_X_25_q1,
        local_X_26_address0,
        local_X_26_ce0,
        local_X_26_q0,
        local_X_26_address1,
        local_X_26_ce1,
        local_X_26_q1,
        local_X_27_address0,
        local_X_27_ce0,
        local_X_27_q0,
        local_X_27_address1,
        local_X_27_ce1,
        local_X_27_q1,
        local_X_28_address0,
        local_X_28_ce0,
        local_X_28_q0,
        local_X_28_address1,
        local_X_28_ce1,
        local_X_28_q1,
        local_X_29_address0,
        local_X_29_ce0,
        local_X_29_q0,
        local_X_29_address1,
        local_X_29_ce1,
        local_X_29_q1,
        local_X_30_address0,
        local_X_30_ce0,
        local_X_30_q0,
        local_X_30_address1,
        local_X_30_ce1,
        local_X_30_q1,
        local_X_31_address0,
        local_X_31_ce0,
        local_X_31_q0,
        local_X_31_address1,
        local_X_31_ce1,
        local_X_31_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [400:0] fifo_aXvec_din;
input   fifo_aXvec_full_n;
output   fifo_aXvec_write;
input  [31:0] start_32_3;
input  [31:0] end_32;
input  [512:0] fifo_A_s_dout;
input   fifo_A_s_empty_n;
output   fifo_A_s_read;
output  [9:0] local_X_address0;
output   local_X_ce0;
input  [31:0] local_X_q0;
output  [9:0] local_X_address1;
output   local_X_ce1;
input  [31:0] local_X_q1;
output  [9:0] local_X_1_address0;
output   local_X_1_ce0;
input  [31:0] local_X_1_q0;
output  [9:0] local_X_1_address1;
output   local_X_1_ce1;
input  [31:0] local_X_1_q1;
output  [9:0] local_X_2_address0;
output   local_X_2_ce0;
input  [31:0] local_X_2_q0;
output  [9:0] local_X_2_address1;
output   local_X_2_ce1;
input  [31:0] local_X_2_q1;
output  [9:0] local_X_3_address0;
output   local_X_3_ce0;
input  [31:0] local_X_3_q0;
output  [9:0] local_X_3_address1;
output   local_X_3_ce1;
input  [31:0] local_X_3_q1;
output  [9:0] local_X_4_address0;
output   local_X_4_ce0;
input  [31:0] local_X_4_q0;
output  [9:0] local_X_4_address1;
output   local_X_4_ce1;
input  [31:0] local_X_4_q1;
output  [9:0] local_X_5_address0;
output   local_X_5_ce0;
input  [31:0] local_X_5_q0;
output  [9:0] local_X_5_address1;
output   local_X_5_ce1;
input  [31:0] local_X_5_q1;
output  [9:0] local_X_6_address0;
output   local_X_6_ce0;
input  [31:0] local_X_6_q0;
output  [9:0] local_X_6_address1;
output   local_X_6_ce1;
input  [31:0] local_X_6_q1;
output  [9:0] local_X_7_address0;
output   local_X_7_ce0;
input  [31:0] local_X_7_q0;
output  [9:0] local_X_7_address1;
output   local_X_7_ce1;
input  [31:0] local_X_7_q1;
output  [9:0] local_X_8_address0;
output   local_X_8_ce0;
input  [31:0] local_X_8_q0;
output  [9:0] local_X_8_address1;
output   local_X_8_ce1;
input  [31:0] local_X_8_q1;
output  [9:0] local_X_9_address0;
output   local_X_9_ce0;
input  [31:0] local_X_9_q0;
output  [9:0] local_X_9_address1;
output   local_X_9_ce1;
input  [31:0] local_X_9_q1;
output  [9:0] local_X_10_address0;
output   local_X_10_ce0;
input  [31:0] local_X_10_q0;
output  [9:0] local_X_10_address1;
output   local_X_10_ce1;
input  [31:0] local_X_10_q1;
output  [9:0] local_X_11_address0;
output   local_X_11_ce0;
input  [31:0] local_X_11_q0;
output  [9:0] local_X_11_address1;
output   local_X_11_ce1;
input  [31:0] local_X_11_q1;
output  [9:0] local_X_12_address0;
output   local_X_12_ce0;
input  [31:0] local_X_12_q0;
output  [9:0] local_X_12_address1;
output   local_X_12_ce1;
input  [31:0] local_X_12_q1;
output  [9:0] local_X_13_address0;
output   local_X_13_ce0;
input  [31:0] local_X_13_q0;
output  [9:0] local_X_13_address1;
output   local_X_13_ce1;
input  [31:0] local_X_13_q1;
output  [9:0] local_X_14_address0;
output   local_X_14_ce0;
input  [31:0] local_X_14_q0;
output  [9:0] local_X_14_address1;
output   local_X_14_ce1;
input  [31:0] local_X_14_q1;
output  [9:0] local_X_15_address0;
output   local_X_15_ce0;
input  [31:0] local_X_15_q0;
output  [9:0] local_X_15_address1;
output   local_X_15_ce1;
input  [31:0] local_X_15_q1;
output  [9:0] local_X_16_address0;
output   local_X_16_ce0;
input  [31:0] local_X_16_q0;
output  [9:0] local_X_16_address1;
output   local_X_16_ce1;
input  [31:0] local_X_16_q1;
output  [9:0] local_X_17_address0;
output   local_X_17_ce0;
input  [31:0] local_X_17_q0;
output  [9:0] local_X_17_address1;
output   local_X_17_ce1;
input  [31:0] local_X_17_q1;
output  [9:0] local_X_18_address0;
output   local_X_18_ce0;
input  [31:0] local_X_18_q0;
output  [9:0] local_X_18_address1;
output   local_X_18_ce1;
input  [31:0] local_X_18_q1;
output  [9:0] local_X_19_address0;
output   local_X_19_ce0;
input  [31:0] local_X_19_q0;
output  [9:0] local_X_19_address1;
output   local_X_19_ce1;
input  [31:0] local_X_19_q1;
output  [9:0] local_X_20_address0;
output   local_X_20_ce0;
input  [31:0] local_X_20_q0;
output  [9:0] local_X_20_address1;
output   local_X_20_ce1;
input  [31:0] local_X_20_q1;
output  [9:0] local_X_21_address0;
output   local_X_21_ce0;
input  [31:0] local_X_21_q0;
output  [9:0] local_X_21_address1;
output   local_X_21_ce1;
input  [31:0] local_X_21_q1;
output  [9:0] local_X_22_address0;
output   local_X_22_ce0;
input  [31:0] local_X_22_q0;
output  [9:0] local_X_22_address1;
output   local_X_22_ce1;
input  [31:0] local_X_22_q1;
output  [9:0] local_X_23_address0;
output   local_X_23_ce0;
input  [31:0] local_X_23_q0;
output  [9:0] local_X_23_address1;
output   local_X_23_ce1;
input  [31:0] local_X_23_q1;
output  [9:0] local_X_24_address0;
output   local_X_24_ce0;
input  [31:0] local_X_24_q0;
output  [9:0] local_X_24_address1;
output   local_X_24_ce1;
input  [31:0] local_X_24_q1;
output  [9:0] local_X_25_address0;
output   local_X_25_ce0;
input  [31:0] local_X_25_q0;
output  [9:0] local_X_25_address1;
output   local_X_25_ce1;
input  [31:0] local_X_25_q1;
output  [9:0] local_X_26_address0;
output   local_X_26_ce0;
input  [31:0] local_X_26_q0;
output  [9:0] local_X_26_address1;
output   local_X_26_ce1;
input  [31:0] local_X_26_q1;
output  [9:0] local_X_27_address0;
output   local_X_27_ce0;
input  [31:0] local_X_27_q0;
output  [9:0] local_X_27_address1;
output   local_X_27_ce1;
input  [31:0] local_X_27_q1;
output  [9:0] local_X_28_address0;
output   local_X_28_ce0;
input  [31:0] local_X_28_q0;
output  [9:0] local_X_28_address1;
output   local_X_28_ce1;
input  [31:0] local_X_28_q1;
output  [9:0] local_X_29_address0;
output   local_X_29_ce0;
input  [31:0] local_X_29_q0;
output  [9:0] local_X_29_address1;
output   local_X_29_ce1;
input  [31:0] local_X_29_q1;
output  [9:0] local_X_30_address0;
output   local_X_30_ce0;
input  [31:0] local_X_30_q0;
output  [9:0] local_X_30_address1;
output   local_X_30_ce1;
input  [31:0] local_X_30_q1;
output  [9:0] local_X_31_address0;
output   local_X_31_ce0;
input  [31:0] local_X_31_q0;
output  [9:0] local_X_31_address1;
output   local_X_31_ce1;
input  [31:0] local_X_31_q1;

reg ap_idle;
reg fifo_aXvec_write;
reg fifo_A_s_read;
reg local_X_ce0;
reg local_X_ce1;
reg local_X_1_ce0;
reg local_X_1_ce1;
reg local_X_2_ce0;
reg local_X_2_ce1;
reg local_X_3_ce0;
reg local_X_3_ce1;
reg local_X_4_ce0;
reg local_X_4_ce1;
reg local_X_5_ce0;
reg local_X_5_ce1;
reg local_X_6_ce0;
reg local_X_6_ce1;
reg local_X_7_ce0;
reg local_X_7_ce1;
reg local_X_8_ce0;
reg local_X_8_ce1;
reg local_X_9_ce0;
reg local_X_9_ce1;
reg local_X_10_ce0;
reg local_X_10_ce1;
reg local_X_11_ce0;
reg local_X_11_ce1;
reg local_X_12_ce0;
reg local_X_12_ce1;
reg local_X_13_ce0;
reg local_X_13_ce1;
reg local_X_14_ce0;
reg local_X_14_ce1;
reg local_X_15_ce0;
reg local_X_15_ce1;
reg local_X_16_ce0;
reg local_X_16_ce1;
reg local_X_17_ce0;
reg local_X_17_ce1;
reg local_X_18_ce0;
reg local_X_18_ce1;
reg local_X_19_ce0;
reg local_X_19_ce1;
reg local_X_20_ce0;
reg local_X_20_ce1;
reg local_X_21_ce0;
reg local_X_21_ce1;
reg local_X_22_ce0;
reg local_X_22_ce1;
reg local_X_23_ce0;
reg local_X_23_ce1;
reg local_X_24_ce0;
reg local_X_24_ce1;
reg local_X_25_ce0;
reg local_X_25_ce1;
reg local_X_26_ce0;
reg local_X_26_ce1;
reg local_X_27_ce0;
reg local_X_27_ce1;
reg local_X_28_ce0;
reg local_X_28_ce1;
reg local_X_29_ce0;
reg local_X_29_ce1;
reg local_X_30_ce0;
reg local_X_30_ce1;
reg local_X_31_ce0;
reg local_X_31_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg   [0:0] tmp_s_reg_2052;
reg   [0:0] tmp_s_reg_2052_pp0_iter7_reg;
reg    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln182_fu_1166_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_aXvec_blk_n;
wire    ap_block_pp0_stage0;
reg   [63:0] reg_1154;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_s_reg_2052_pp0_iter6_reg;
reg   [0:0] p_Result_4_reg_2182;
reg   [0:0] p_Result_4_reg_2182_pp0_iter6_reg;
wire   [0:0] tmp_s_nbreadreq_fu_292_p3;
reg   [0:0] tmp_s_reg_2052_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_2052_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_2052_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_2052_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_2052_pp0_iter5_reg;
reg   [512:0] p_s_reg_2056;
reg   [512:0] p_s_reg_2056_pp0_iter1_reg;
reg   [512:0] p_s_reg_2056_pp0_iter2_reg;
reg   [512:0] p_s_reg_2056_pp0_iter3_reg;
reg   [512:0] p_s_reg_2056_pp0_iter4_reg;
reg   [512:0] p_s_reg_2056_pp0_iter5_reg;
reg   [512:0] p_s_reg_2056_pp0_iter6_reg;
reg   [17:0] a_row_V_reg_2062;
reg   [17:0] a_row_V_reg_2062_pp0_iter1_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter2_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter3_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter4_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter5_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter6_reg;
reg   [17:0] a_row_V_reg_2062_pp0_iter7_reg;
wire   [31:0] a_val_V_fu_1186_p1;
reg   [31:0] a_val_V_reg_2067;
reg   [31:0] a_val_V_reg_2067_pp0_iter1_reg;
reg   [31:0] a_val_V_reg_2067_pp0_iter2_reg;
reg   [9:0] lshr_ln_reg_2072;
reg   [2:0] trunc_ln1_reg_2077;
reg   [2:0] trunc_ln1_reg_2077_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_2082;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter2_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter3_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter4_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter5_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter6_reg;
reg   [17:0] a_row_V_1_reg_2082_pp0_iter7_reg;
reg   [31:0] a_val_V_1_reg_2087;
reg   [31:0] a_val_V_1_reg_2087_pp0_iter1_reg;
reg   [31:0] a_val_V_1_reg_2087_pp0_iter2_reg;
reg   [9:0] lshr_ln196_1_reg_2092;
reg   [2:0] trunc_ln196_1_reg_2097;
reg   [2:0] trunc_ln196_1_reg_2097_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_2102;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter2_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter3_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter4_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter5_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter6_reg;
reg   [17:0] a_row_V_2_reg_2102_pp0_iter7_reg;
reg   [31:0] a_val_V_2_reg_2107;
reg   [31:0] a_val_V_2_reg_2107_pp0_iter1_reg;
reg   [31:0] a_val_V_2_reg_2107_pp0_iter2_reg;
reg   [9:0] lshr_ln196_2_reg_2112;
reg   [2:0] trunc_ln196_2_reg_2117;
reg   [2:0] trunc_ln196_2_reg_2117_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_2122;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter2_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter3_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter4_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter5_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter6_reg;
reg   [17:0] a_row_V_3_reg_2122_pp0_iter7_reg;
reg   [31:0] a_val_V_3_reg_2127;
reg   [31:0] a_val_V_3_reg_2127_pp0_iter1_reg;
reg   [31:0] a_val_V_3_reg_2127_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_2132;
reg   [0:0] p_Result_2_reg_2132_pp0_iter1_reg;
reg   [0:0] p_Result_2_reg_2132_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_2132_pp0_iter3_reg;
reg   [0:0] p_Result_2_reg_2132_pp0_iter4_reg;
reg   [0:0] p_Result_2_reg_2132_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_2132_pp0_iter6_reg;
reg   [9:0] lshr_ln196_3_reg_2137;
reg   [2:0] trunc_ln196_3_reg_2142;
reg   [2:0] trunc_ln196_3_reg_2142_pp0_iter1_reg;
reg   [17:0] a_row_V_4_reg_2147;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter1_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter2_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter3_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter4_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter5_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter6_reg;
reg   [17:0] a_row_V_4_reg_2147_pp0_iter7_reg;
reg   [31:0] a_val_V_4_reg_2152;
reg   [31:0] a_val_V_4_reg_2152_pp0_iter1_reg;
reg   [31:0] a_val_V_4_reg_2152_pp0_iter2_reg;
reg   [0:0] p_Result_3_reg_2157;
reg   [0:0] p_Result_3_reg_2157_pp0_iter1_reg;
reg   [0:0] p_Result_3_reg_2157_pp0_iter2_reg;
reg   [0:0] p_Result_3_reg_2157_pp0_iter3_reg;
reg   [0:0] p_Result_3_reg_2157_pp0_iter4_reg;
reg   [0:0] p_Result_3_reg_2157_pp0_iter5_reg;
reg   [0:0] p_Result_3_reg_2157_pp0_iter6_reg;
reg   [9:0] lshr_ln196_4_reg_2162;
reg   [2:0] trunc_ln196_4_reg_2167;
reg   [2:0] trunc_ln196_4_reg_2167_pp0_iter1_reg;
reg   [17:0] a_row_V_5_reg_2172;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter1_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter2_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter3_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter4_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter5_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter6_reg;
reg   [17:0] a_row_V_5_reg_2172_pp0_iter7_reg;
reg   [31:0] a_val_V_5_reg_2177;
reg   [31:0] a_val_V_5_reg_2177_pp0_iter1_reg;
reg   [31:0] a_val_V_5_reg_2177_pp0_iter2_reg;
reg   [31:0] a_val_V_5_reg_2177_pp0_iter3_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter1_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter2_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter3_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter4_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter5_reg;
reg   [0:0] p_Result_4_reg_2182_pp0_iter7_reg;
reg   [9:0] lshr_ln196_5_reg_2187;
reg   [9:0] lshr_ln196_5_reg_2187_pp0_iter1_reg;
reg   [2:0] trunc_ln196_5_reg_2192;
reg   [2:0] trunc_ln196_5_reg_2192_pp0_iter1_reg;
reg   [2:0] trunc_ln196_5_reg_2192_pp0_iter2_reg;
reg   [17:0] a_row_V_6_reg_2197;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter1_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter2_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter3_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter4_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter5_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter6_reg;
reg   [17:0] a_row_V_6_reg_2197_pp0_iter7_reg;
reg   [31:0] a_val_V_6_reg_2202;
reg   [31:0] a_val_V_6_reg_2202_pp0_iter1_reg;
reg   [31:0] a_val_V_6_reg_2202_pp0_iter2_reg;
reg   [31:0] a_val_V_6_reg_2202_pp0_iter3_reg;
reg   [0:0] p_Result_5_reg_2207;
reg   [0:0] p_Result_5_reg_2207_pp0_iter1_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter2_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter3_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter4_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter5_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter6_reg;
reg   [0:0] p_Result_5_reg_2207_pp0_iter7_reg;
reg   [9:0] lshr_ln196_6_reg_2212;
reg   [9:0] lshr_ln196_6_reg_2212_pp0_iter1_reg;
reg   [2:0] trunc_ln196_6_reg_2217;
reg   [2:0] trunc_ln196_6_reg_2217_pp0_iter1_reg;
reg   [2:0] trunc_ln196_6_reg_2217_pp0_iter2_reg;
reg   [17:0] a_row_V_7_reg_2222;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter1_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter2_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter3_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter4_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter5_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter6_reg;
reg   [17:0] a_row_V_7_reg_2222_pp0_iter7_reg;
reg   [31:0] a_val_V_7_reg_2227;
reg   [31:0] a_val_V_7_reg_2227_pp0_iter1_reg;
reg   [31:0] a_val_V_7_reg_2227_pp0_iter2_reg;
reg   [31:0] a_val_V_7_reg_2227_pp0_iter3_reg;
reg   [0:0] p_Result_6_reg_2232;
reg   [0:0] p_Result_6_reg_2232_pp0_iter1_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter2_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter3_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter4_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter5_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter6_reg;
reg   [0:0] p_Result_6_reg_2232_pp0_iter7_reg;
reg   [9:0] lshr_ln196_7_reg_2237;
reg   [9:0] lshr_ln196_7_reg_2237_pp0_iter1_reg;
reg   [2:0] trunc_ln196_7_reg_2242;
reg   [2:0] trunc_ln196_7_reg_2242_pp0_iter1_reg;
reg   [2:0] trunc_ln196_7_reg_2242_pp0_iter2_reg;
wire   [31:0] tmp_15_fu_1596_p10;
reg   [31:0] tmp_15_reg_2447;
wire   [31:0] tmp_16_fu_1617_p10;
reg   [31:0] tmp_16_reg_2452;
wire   [31:0] tmp_17_fu_1638_p10;
reg   [31:0] tmp_17_reg_2457;
wire   [31:0] tmp_18_fu_1659_p10;
reg   [31:0] tmp_18_reg_2462;
wire   [31:0] tmp_22_fu_1680_p10;
reg   [31:0] tmp_22_reg_2467;
wire   [31:0] tmp_23_fu_1754_p10;
reg   [31:0] tmp_23_reg_2617;
wire   [31:0] tmp_24_fu_1775_p10;
reg   [31:0] tmp_24_reg_2622;
wire   [31:0] tmp_25_fu_1796_p10;
reg   [31:0] tmp_25_reg_2627;
wire   [31:0] grp_fu_1113_p2;
reg   [31:0] mul1_reg_2647;
wire   [31:0] grp_fu_1117_p2;
reg   [31:0] mul87_1_reg_2652;
wire   [31:0] grp_fu_1121_p2;
reg   [31:0] mul87_2_reg_2657;
wire   [31:0] grp_fu_1125_p2;
reg   [31:0] mul87_3_reg_2662;
wire   [31:0] grp_fu_1129_p2;
reg   [31:0] mul87_4_reg_2667;
wire   [31:0] bitcast_ln196_fu_1829_p1;
reg   [31:0] bitcast_ln196_reg_2672;
reg   [31:0] tmp_21_reg_2677;
wire   [31:0] select_ln779_3_fu_1940_p3;
reg   [31:0] select_ln779_3_reg_2683;
wire   [31:0] grp_fu_1133_p2;
reg   [31:0] mul87_5_reg_2689;
wire   [31:0] grp_fu_1137_p2;
reg   [31:0] mul87_6_reg_2694;
wire   [31:0] grp_fu_1141_p2;
reg   [31:0] mul87_7_reg_2699;
wire   [63:0] zext_ln196_fu_1541_p1;
wire   [63:0] zext_ln196_1_fu_1552_p1;
wire   [63:0] zext_ln196_2_fu_1563_p1;
wire   [63:0] zext_ln196_3_fu_1574_p1;
wire   [63:0] zext_ln196_4_fu_1585_p1;
wire   [63:0] zext_ln196_5_fu_1701_p1;
wire   [63:0] zext_ln196_6_fu_1712_p1;
wire   [63:0] zext_ln196_7_fu_1723_p1;
reg   [31:0] j_fu_276;
wire   [31:0] j_4_fu_1530_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_1113_p0;
wire   [31:0] grp_fu_1117_p0;
wire   [31:0] grp_fu_1121_p0;
wire   [31:0] grp_fu_1125_p0;
wire   [31:0] grp_fu_1129_p0;
wire   [31:0] grp_fu_1133_p0;
wire   [31:0] grp_fu_1137_p0;
wire   [31:0] grp_fu_1141_p0;
wire   [95:0] or_ln779_fu_1920_p2;
wire   [31:0] bitcast_ln196_1_fu_1839_p1;
wire   [0:0] p_Result_s_fu_1832_p3;
wire   [63:0] shl_ln1_fu_1842_p3;
wire   [31:0] bitcast_ln196_3_fu_1868_p1;
wire   [127:0] shl_ln196_2_fu_1871_p3;
wire   [0:0] p_Result_1_fu_1858_p3;
wire   [31:0] bitcast_ln196_2_fu_1865_p1;
wire   [31:0] select_ln779_2_fu_1886_p3;
wire   [63:0] select_ln779_fu_1850_p3;
wire   [127:0] select_ln779_1_fu_1879_p3;
wire   [63:0] tmp_19_fu_1902_p4;
wire   [95:0] tmp_20_fu_1912_p3;
wire   [95:0] tmp_fu_1894_p3;
wire   [31:0] bitcast_ln196_4_fu_1937_p1;
wire   [127:0] tmp_6_fu_1956_p4;
wire   [31:0] bitcast_ln196_5_fu_1947_p1;
wire   [159:0] zext_ln151_1_fu_1964_p1;
wire   [159:0] tmp_8_fu_1968_p5;
wire   [159:0] select_ln779_4_fu_1978_p3;
wire   [31:0] bitcast_ln196_6_fu_1950_p1;
wire   [191:0] zext_ln151_2_fu_1985_p1;
wire   [191:0] tmp_9_fu_1989_p3;
wire   [191:0] select_ln779_5_fu_1997_p3;
wire   [31:0] bitcast_ln196_7_fu_1953_p1;
wire   [223:0] zext_ln151_fu_2004_p1;
wire   [223:0] tmp_26_fu_2008_p3;
wire   [223:0] select_ln779_6_fu_2016_p3;
reg    grp_fu_1113_ce;
reg    grp_fu_1117_ce;
reg    grp_fu_1121_ce;
reg    grp_fu_1125_ce;
reg    grp_fu_1129_ce;
reg    grp_fu_1133_ce;
reg    grp_fu_1137_ce;
reg    grp_fu_1141_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1663;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
end

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1113_p0),
    .din1(tmp_15_reg_2447),
    .ce(grp_fu_1113_ce),
    .dout(grp_fu_1113_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1117_p0),
    .din1(tmp_16_reg_2452),
    .ce(grp_fu_1117_ce),
    .dout(grp_fu_1117_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1121_p0),
    .din1(tmp_17_reg_2457),
    .ce(grp_fu_1121_ce),
    .dout(grp_fu_1121_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1125_p0),
    .din1(tmp_18_reg_2462),
    .ce(grp_fu_1125_ce),
    .dout(grp_fu_1125_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1129_p0),
    .din1(tmp_22_reg_2467),
    .ce(grp_fu_1129_ce),
    .dout(grp_fu_1129_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(tmp_23_reg_2617),
    .ce(grp_fu_1133_ce),
    .dout(grp_fu_1133_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(tmp_24_reg_2622),
    .ce(grp_fu_1137_ce),
    .dout(grp_fu_1137_p2)
);

PEG_Xvec_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1141_p0),
    .din1(tmp_25_reg_2627),
    .ce(grp_fu_1141_ce),
    .dout(grp_fu_1141_p2)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U44(
    .din0(local_X_q1),
    .din1(local_X_1_q1),
    .din2(local_X_2_q1),
    .din3(local_X_3_q1),
    .din4(local_X_4_q1),
    .din5(local_X_5_q1),
    .din6(local_X_6_q1),
    .din7(local_X_7_q1),
    .din8(trunc_ln1_reg_2077_pp0_iter1_reg),
    .dout(tmp_15_fu_1596_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U45(
    .din0(local_X_q0),
    .din1(local_X_1_q0),
    .din2(local_X_2_q0),
    .din3(local_X_3_q0),
    .din4(local_X_4_q0),
    .din5(local_X_5_q0),
    .din6(local_X_6_q0),
    .din7(local_X_7_q0),
    .din8(trunc_ln196_1_reg_2097_pp0_iter1_reg),
    .dout(tmp_16_fu_1617_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U46(
    .din0(local_X_8_q1),
    .din1(local_X_9_q1),
    .din2(local_X_10_q1),
    .din3(local_X_11_q1),
    .din4(local_X_12_q1),
    .din5(local_X_13_q1),
    .din6(local_X_14_q1),
    .din7(local_X_15_q1),
    .din8(trunc_ln196_2_reg_2117_pp0_iter1_reg),
    .dout(tmp_17_fu_1638_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U47(
    .din0(local_X_8_q0),
    .din1(local_X_9_q0),
    .din2(local_X_10_q0),
    .din3(local_X_11_q0),
    .din4(local_X_12_q0),
    .din5(local_X_13_q0),
    .din6(local_X_14_q0),
    .din7(local_X_15_q0),
    .din8(trunc_ln196_3_reg_2142_pp0_iter1_reg),
    .dout(tmp_18_fu_1659_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U48(
    .din0(local_X_16_q1),
    .din1(local_X_17_q1),
    .din2(local_X_18_q1),
    .din3(local_X_19_q1),
    .din4(local_X_20_q1),
    .din5(local_X_21_q1),
    .din6(local_X_22_q1),
    .din7(local_X_23_q1),
    .din8(trunc_ln196_4_reg_2167_pp0_iter1_reg),
    .dout(tmp_22_fu_1680_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U49(
    .din0(local_X_16_q0),
    .din1(local_X_17_q0),
    .din2(local_X_18_q0),
    .din3(local_X_19_q0),
    .din4(local_X_20_q0),
    .din5(local_X_21_q0),
    .din6(local_X_22_q0),
    .din7(local_X_23_q0),
    .din8(trunc_ln196_5_reg_2192_pp0_iter2_reg),
    .dout(tmp_23_fu_1754_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U50(
    .din0(local_X_24_q1),
    .din1(local_X_25_q1),
    .din2(local_X_26_q1),
    .din3(local_X_27_q1),
    .din4(local_X_28_q1),
    .din5(local_X_29_q1),
    .din6(local_X_30_q1),
    .din7(local_X_31_q1),
    .din8(trunc_ln196_6_reg_2217_pp0_iter2_reg),
    .dout(tmp_24_fu_1775_p10)
);

PEG_Xvec_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U51(
    .din0(local_X_24_q0),
    .din1(local_X_25_q0),
    .din2(local_X_26_q0),
    .din3(local_X_27_q0),
    .din4(local_X_28_q0),
    .din5(local_X_29_q0),
    .din6(local_X_30_q0),
    .din7(local_X_31_q0),
    .din8(trunc_ln196_7_reg_2242_pp0_iter2_reg),
    .dout(tmp_25_fu_1796_p10)
);

PEG_Xvec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1663)) begin
            j_fu_276 <= j_4_fu_1530_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_276 <= start_32_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_1166_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_292_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_2082 <= {{fifo_A_s_dout[113:96]}};
        a_row_V_2_reg_2102 <= {{fifo_A_s_dout[177:160]}};
        a_row_V_3_reg_2122 <= {{fifo_A_s_dout[241:224]}};
        a_row_V_4_reg_2147 <= {{fifo_A_s_dout[305:288]}};
        a_row_V_5_reg_2172 <= {{fifo_A_s_dout[369:352]}};
        a_row_V_6_reg_2197 <= {{fifo_A_s_dout[433:416]}};
        a_row_V_7_reg_2222 <= {{fifo_A_s_dout[497:480]}};
        a_row_V_reg_2062 <= {{fifo_A_s_dout[49:32]}};
        a_val_V_1_reg_2087 <= {{fifo_A_s_dout[95:64]}};
        a_val_V_2_reg_2107 <= {{fifo_A_s_dout[159:128]}};
        a_val_V_3_reg_2127 <= {{fifo_A_s_dout[223:192]}};
        a_val_V_4_reg_2152 <= {{fifo_A_s_dout[287:256]}};
        a_val_V_5_reg_2177 <= {{fifo_A_s_dout[351:320]}};
        a_val_V_6_reg_2202 <= {{fifo_A_s_dout[415:384]}};
        a_val_V_7_reg_2227 <= {{fifo_A_s_dout[479:448]}};
        a_val_V_reg_2067 <= a_val_V_fu_1186_p1;
        lshr_ln196_1_reg_2092 <= {{fifo_A_s_dout[126:117]}};
        lshr_ln196_2_reg_2112 <= {{fifo_A_s_dout[190:181]}};
        lshr_ln196_3_reg_2137 <= {{fifo_A_s_dout[254:245]}};
        lshr_ln196_4_reg_2162 <= {{fifo_A_s_dout[318:309]}};
        lshr_ln196_5_reg_2187 <= {{fifo_A_s_dout[382:373]}};
        lshr_ln196_6_reg_2212 <= {{fifo_A_s_dout[446:437]}};
        lshr_ln196_7_reg_2237 <= {{fifo_A_s_dout[510:501]}};
        lshr_ln_reg_2072 <= {{fifo_A_s_dout[62:53]}};
        p_Result_2_reg_2132 <= fifo_A_s_dout[32'd241];
        p_Result_3_reg_2157 <= fifo_A_s_dout[32'd305];
        p_Result_4_reg_2182 <= fifo_A_s_dout[32'd369];
        p_Result_5_reg_2207 <= fifo_A_s_dout[32'd433];
        p_Result_6_reg_2232 <= fifo_A_s_dout[32'd497];
        p_s_reg_2056 <= fifo_A_s_dout;
        trunc_ln196_1_reg_2097 <= {{fifo_A_s_dout[116:114]}};
        trunc_ln196_2_reg_2117 <= {{fifo_A_s_dout[180:178]}};
        trunc_ln196_3_reg_2142 <= {{fifo_A_s_dout[244:242]}};
        trunc_ln196_4_reg_2167 <= {{fifo_A_s_dout[308:306]}};
        trunc_ln196_5_reg_2192 <= {{fifo_A_s_dout[372:370]}};
        trunc_ln196_6_reg_2217 <= {{fifo_A_s_dout[436:434]}};
        trunc_ln196_7_reg_2242 <= {{fifo_A_s_dout[500:498]}};
        trunc_ln1_reg_2077 <= {{fifo_A_s_dout[52:50]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_2082_pp0_iter1_reg <= a_row_V_1_reg_2082;
        a_row_V_2_reg_2102_pp0_iter1_reg <= a_row_V_2_reg_2102;
        a_row_V_3_reg_2122_pp0_iter1_reg <= a_row_V_3_reg_2122;
        a_row_V_4_reg_2147_pp0_iter1_reg <= a_row_V_4_reg_2147;
        a_row_V_5_reg_2172_pp0_iter1_reg <= a_row_V_5_reg_2172;
        a_row_V_6_reg_2197_pp0_iter1_reg <= a_row_V_6_reg_2197;
        a_row_V_7_reg_2222_pp0_iter1_reg <= a_row_V_7_reg_2222;
        a_row_V_reg_2062_pp0_iter1_reg <= a_row_V_reg_2062;
        a_val_V_1_reg_2087_pp0_iter1_reg <= a_val_V_1_reg_2087;
        a_val_V_2_reg_2107_pp0_iter1_reg <= a_val_V_2_reg_2107;
        a_val_V_3_reg_2127_pp0_iter1_reg <= a_val_V_3_reg_2127;
        a_val_V_4_reg_2152_pp0_iter1_reg <= a_val_V_4_reg_2152;
        a_val_V_5_reg_2177_pp0_iter1_reg <= a_val_V_5_reg_2177;
        a_val_V_6_reg_2202_pp0_iter1_reg <= a_val_V_6_reg_2202;
        a_val_V_7_reg_2227_pp0_iter1_reg <= a_val_V_7_reg_2227;
        a_val_V_reg_2067_pp0_iter1_reg <= a_val_V_reg_2067;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln196_5_reg_2187_pp0_iter1_reg <= lshr_ln196_5_reg_2187;
        lshr_ln196_6_reg_2212_pp0_iter1_reg <= lshr_ln196_6_reg_2212;
        lshr_ln196_7_reg_2237_pp0_iter1_reg <= lshr_ln196_7_reg_2237;
        p_Result_2_reg_2132_pp0_iter1_reg <= p_Result_2_reg_2132;
        p_Result_3_reg_2157_pp0_iter1_reg <= p_Result_3_reg_2157;
        p_Result_4_reg_2182_pp0_iter1_reg <= p_Result_4_reg_2182;
        p_Result_5_reg_2207_pp0_iter1_reg <= p_Result_5_reg_2207;
        p_Result_6_reg_2232_pp0_iter1_reg <= p_Result_6_reg_2232;
        p_s_reg_2056_pp0_iter1_reg <= p_s_reg_2056;
        tmp_s_reg_2052_pp0_iter1_reg <= tmp_s_reg_2052;
        trunc_ln196_1_reg_2097_pp0_iter1_reg <= trunc_ln196_1_reg_2097;
        trunc_ln196_2_reg_2117_pp0_iter1_reg <= trunc_ln196_2_reg_2117;
        trunc_ln196_3_reg_2142_pp0_iter1_reg <= trunc_ln196_3_reg_2142;
        trunc_ln196_4_reg_2167_pp0_iter1_reg <= trunc_ln196_4_reg_2167;
        trunc_ln196_5_reg_2192_pp0_iter1_reg <= trunc_ln196_5_reg_2192;
        trunc_ln196_6_reg_2217_pp0_iter1_reg <= trunc_ln196_6_reg_2217;
        trunc_ln196_7_reg_2242_pp0_iter1_reg <= trunc_ln196_7_reg_2242;
        trunc_ln1_reg_2077_pp0_iter1_reg <= trunc_ln1_reg_2077;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_row_V_1_reg_2082_pp0_iter2_reg <= a_row_V_1_reg_2082_pp0_iter1_reg;
        a_row_V_1_reg_2082_pp0_iter3_reg <= a_row_V_1_reg_2082_pp0_iter2_reg;
        a_row_V_1_reg_2082_pp0_iter4_reg <= a_row_V_1_reg_2082_pp0_iter3_reg;
        a_row_V_1_reg_2082_pp0_iter5_reg <= a_row_V_1_reg_2082_pp0_iter4_reg;
        a_row_V_1_reg_2082_pp0_iter6_reg <= a_row_V_1_reg_2082_pp0_iter5_reg;
        a_row_V_1_reg_2082_pp0_iter7_reg <= a_row_V_1_reg_2082_pp0_iter6_reg;
        a_row_V_2_reg_2102_pp0_iter2_reg <= a_row_V_2_reg_2102_pp0_iter1_reg;
        a_row_V_2_reg_2102_pp0_iter3_reg <= a_row_V_2_reg_2102_pp0_iter2_reg;
        a_row_V_2_reg_2102_pp0_iter4_reg <= a_row_V_2_reg_2102_pp0_iter3_reg;
        a_row_V_2_reg_2102_pp0_iter5_reg <= a_row_V_2_reg_2102_pp0_iter4_reg;
        a_row_V_2_reg_2102_pp0_iter6_reg <= a_row_V_2_reg_2102_pp0_iter5_reg;
        a_row_V_2_reg_2102_pp0_iter7_reg <= a_row_V_2_reg_2102_pp0_iter6_reg;
        a_row_V_3_reg_2122_pp0_iter2_reg <= a_row_V_3_reg_2122_pp0_iter1_reg;
        a_row_V_3_reg_2122_pp0_iter3_reg <= a_row_V_3_reg_2122_pp0_iter2_reg;
        a_row_V_3_reg_2122_pp0_iter4_reg <= a_row_V_3_reg_2122_pp0_iter3_reg;
        a_row_V_3_reg_2122_pp0_iter5_reg <= a_row_V_3_reg_2122_pp0_iter4_reg;
        a_row_V_3_reg_2122_pp0_iter6_reg <= a_row_V_3_reg_2122_pp0_iter5_reg;
        a_row_V_3_reg_2122_pp0_iter7_reg <= a_row_V_3_reg_2122_pp0_iter6_reg;
        a_row_V_4_reg_2147_pp0_iter2_reg <= a_row_V_4_reg_2147_pp0_iter1_reg;
        a_row_V_4_reg_2147_pp0_iter3_reg <= a_row_V_4_reg_2147_pp0_iter2_reg;
        a_row_V_4_reg_2147_pp0_iter4_reg <= a_row_V_4_reg_2147_pp0_iter3_reg;
        a_row_V_4_reg_2147_pp0_iter5_reg <= a_row_V_4_reg_2147_pp0_iter4_reg;
        a_row_V_4_reg_2147_pp0_iter6_reg <= a_row_V_4_reg_2147_pp0_iter5_reg;
        a_row_V_4_reg_2147_pp0_iter7_reg <= a_row_V_4_reg_2147_pp0_iter6_reg;
        a_row_V_5_reg_2172_pp0_iter2_reg <= a_row_V_5_reg_2172_pp0_iter1_reg;
        a_row_V_5_reg_2172_pp0_iter3_reg <= a_row_V_5_reg_2172_pp0_iter2_reg;
        a_row_V_5_reg_2172_pp0_iter4_reg <= a_row_V_5_reg_2172_pp0_iter3_reg;
        a_row_V_5_reg_2172_pp0_iter5_reg <= a_row_V_5_reg_2172_pp0_iter4_reg;
        a_row_V_5_reg_2172_pp0_iter6_reg <= a_row_V_5_reg_2172_pp0_iter5_reg;
        a_row_V_5_reg_2172_pp0_iter7_reg <= a_row_V_5_reg_2172_pp0_iter6_reg;
        a_row_V_6_reg_2197_pp0_iter2_reg <= a_row_V_6_reg_2197_pp0_iter1_reg;
        a_row_V_6_reg_2197_pp0_iter3_reg <= a_row_V_6_reg_2197_pp0_iter2_reg;
        a_row_V_6_reg_2197_pp0_iter4_reg <= a_row_V_6_reg_2197_pp0_iter3_reg;
        a_row_V_6_reg_2197_pp0_iter5_reg <= a_row_V_6_reg_2197_pp0_iter4_reg;
        a_row_V_6_reg_2197_pp0_iter6_reg <= a_row_V_6_reg_2197_pp0_iter5_reg;
        a_row_V_6_reg_2197_pp0_iter7_reg <= a_row_V_6_reg_2197_pp0_iter6_reg;
        a_row_V_7_reg_2222_pp0_iter2_reg <= a_row_V_7_reg_2222_pp0_iter1_reg;
        a_row_V_7_reg_2222_pp0_iter3_reg <= a_row_V_7_reg_2222_pp0_iter2_reg;
        a_row_V_7_reg_2222_pp0_iter4_reg <= a_row_V_7_reg_2222_pp0_iter3_reg;
        a_row_V_7_reg_2222_pp0_iter5_reg <= a_row_V_7_reg_2222_pp0_iter4_reg;
        a_row_V_7_reg_2222_pp0_iter6_reg <= a_row_V_7_reg_2222_pp0_iter5_reg;
        a_row_V_7_reg_2222_pp0_iter7_reg <= a_row_V_7_reg_2222_pp0_iter6_reg;
        a_row_V_reg_2062_pp0_iter2_reg <= a_row_V_reg_2062_pp0_iter1_reg;
        a_row_V_reg_2062_pp0_iter3_reg <= a_row_V_reg_2062_pp0_iter2_reg;
        a_row_V_reg_2062_pp0_iter4_reg <= a_row_V_reg_2062_pp0_iter3_reg;
        a_row_V_reg_2062_pp0_iter5_reg <= a_row_V_reg_2062_pp0_iter4_reg;
        a_row_V_reg_2062_pp0_iter6_reg <= a_row_V_reg_2062_pp0_iter5_reg;
        a_row_V_reg_2062_pp0_iter7_reg <= a_row_V_reg_2062_pp0_iter6_reg;
        a_val_V_1_reg_2087_pp0_iter2_reg <= a_val_V_1_reg_2087_pp0_iter1_reg;
        a_val_V_2_reg_2107_pp0_iter2_reg <= a_val_V_2_reg_2107_pp0_iter1_reg;
        a_val_V_3_reg_2127_pp0_iter2_reg <= a_val_V_3_reg_2127_pp0_iter1_reg;
        a_val_V_4_reg_2152_pp0_iter2_reg <= a_val_V_4_reg_2152_pp0_iter1_reg;
        a_val_V_5_reg_2177_pp0_iter2_reg <= a_val_V_5_reg_2177_pp0_iter1_reg;
        a_val_V_5_reg_2177_pp0_iter3_reg <= a_val_V_5_reg_2177_pp0_iter2_reg;
        a_val_V_6_reg_2202_pp0_iter2_reg <= a_val_V_6_reg_2202_pp0_iter1_reg;
        a_val_V_6_reg_2202_pp0_iter3_reg <= a_val_V_6_reg_2202_pp0_iter2_reg;
        a_val_V_7_reg_2227_pp0_iter2_reg <= a_val_V_7_reg_2227_pp0_iter1_reg;
        a_val_V_7_reg_2227_pp0_iter3_reg <= a_val_V_7_reg_2227_pp0_iter2_reg;
        a_val_V_reg_2067_pp0_iter2_reg <= a_val_V_reg_2067_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        p_Result_2_reg_2132_pp0_iter2_reg <= p_Result_2_reg_2132_pp0_iter1_reg;
        p_Result_2_reg_2132_pp0_iter3_reg <= p_Result_2_reg_2132_pp0_iter2_reg;
        p_Result_2_reg_2132_pp0_iter4_reg <= p_Result_2_reg_2132_pp0_iter3_reg;
        p_Result_2_reg_2132_pp0_iter5_reg <= p_Result_2_reg_2132_pp0_iter4_reg;
        p_Result_2_reg_2132_pp0_iter6_reg <= p_Result_2_reg_2132_pp0_iter5_reg;
        p_Result_3_reg_2157_pp0_iter2_reg <= p_Result_3_reg_2157_pp0_iter1_reg;
        p_Result_3_reg_2157_pp0_iter3_reg <= p_Result_3_reg_2157_pp0_iter2_reg;
        p_Result_3_reg_2157_pp0_iter4_reg <= p_Result_3_reg_2157_pp0_iter3_reg;
        p_Result_3_reg_2157_pp0_iter5_reg <= p_Result_3_reg_2157_pp0_iter4_reg;
        p_Result_3_reg_2157_pp0_iter6_reg <= p_Result_3_reg_2157_pp0_iter5_reg;
        p_Result_4_reg_2182_pp0_iter2_reg <= p_Result_4_reg_2182_pp0_iter1_reg;
        p_Result_4_reg_2182_pp0_iter3_reg <= p_Result_4_reg_2182_pp0_iter2_reg;
        p_Result_4_reg_2182_pp0_iter4_reg <= p_Result_4_reg_2182_pp0_iter3_reg;
        p_Result_4_reg_2182_pp0_iter5_reg <= p_Result_4_reg_2182_pp0_iter4_reg;
        p_Result_4_reg_2182_pp0_iter6_reg <= p_Result_4_reg_2182_pp0_iter5_reg;
        p_Result_4_reg_2182_pp0_iter7_reg <= p_Result_4_reg_2182_pp0_iter6_reg;
        p_Result_5_reg_2207_pp0_iter2_reg <= p_Result_5_reg_2207_pp0_iter1_reg;
        p_Result_5_reg_2207_pp0_iter3_reg <= p_Result_5_reg_2207_pp0_iter2_reg;
        p_Result_5_reg_2207_pp0_iter4_reg <= p_Result_5_reg_2207_pp0_iter3_reg;
        p_Result_5_reg_2207_pp0_iter5_reg <= p_Result_5_reg_2207_pp0_iter4_reg;
        p_Result_5_reg_2207_pp0_iter6_reg <= p_Result_5_reg_2207_pp0_iter5_reg;
        p_Result_5_reg_2207_pp0_iter7_reg <= p_Result_5_reg_2207_pp0_iter6_reg;
        p_Result_6_reg_2232_pp0_iter2_reg <= p_Result_6_reg_2232_pp0_iter1_reg;
        p_Result_6_reg_2232_pp0_iter3_reg <= p_Result_6_reg_2232_pp0_iter2_reg;
        p_Result_6_reg_2232_pp0_iter4_reg <= p_Result_6_reg_2232_pp0_iter3_reg;
        p_Result_6_reg_2232_pp0_iter5_reg <= p_Result_6_reg_2232_pp0_iter4_reg;
        p_Result_6_reg_2232_pp0_iter6_reg <= p_Result_6_reg_2232_pp0_iter5_reg;
        p_Result_6_reg_2232_pp0_iter7_reg <= p_Result_6_reg_2232_pp0_iter6_reg;
        p_s_reg_2056_pp0_iter2_reg <= p_s_reg_2056_pp0_iter1_reg;
        p_s_reg_2056_pp0_iter3_reg <= p_s_reg_2056_pp0_iter2_reg;
        p_s_reg_2056_pp0_iter4_reg <= p_s_reg_2056_pp0_iter3_reg;
        p_s_reg_2056_pp0_iter5_reg <= p_s_reg_2056_pp0_iter4_reg;
        p_s_reg_2056_pp0_iter6_reg <= p_s_reg_2056_pp0_iter5_reg;
        tmp_s_reg_2052_pp0_iter2_reg <= tmp_s_reg_2052_pp0_iter1_reg;
        tmp_s_reg_2052_pp0_iter3_reg <= tmp_s_reg_2052_pp0_iter2_reg;
        tmp_s_reg_2052_pp0_iter4_reg <= tmp_s_reg_2052_pp0_iter3_reg;
        tmp_s_reg_2052_pp0_iter5_reg <= tmp_s_reg_2052_pp0_iter4_reg;
        tmp_s_reg_2052_pp0_iter6_reg <= tmp_s_reg_2052_pp0_iter5_reg;
        tmp_s_reg_2052_pp0_iter7_reg <= tmp_s_reg_2052_pp0_iter6_reg;
        trunc_ln196_5_reg_2192_pp0_iter2_reg <= trunc_ln196_5_reg_2192_pp0_iter1_reg;
        trunc_ln196_6_reg_2217_pp0_iter2_reg <= trunc_ln196_6_reg_2217_pp0_iter1_reg;
        trunc_ln196_7_reg_2242_pp0_iter2_reg <= trunc_ln196_7_reg_2242_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1))) begin
        bitcast_ln196_reg_2672 <= bitcast_ln196_fu_1829_p1;
        select_ln779_3_reg_2683 <= select_ln779_3_fu_1940_p3;
        tmp_21_reg_2677 <= {{select_ln779_1_fu_1879_p3[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2052_pp0_iter5_reg == 1'd1))) begin
        mul1_reg_2647 <= grp_fu_1113_p2;
        mul87_1_reg_2652 <= grp_fu_1117_p2;
        mul87_2_reg_2657 <= grp_fu_1121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_2132_pp0_iter5_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter5_reg == 1'd1))) begin
        mul87_3_reg_2662 <= grp_fu_1125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_3_reg_2157_pp0_iter5_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter5_reg == 1'd1))) begin
        mul87_4_reg_2667 <= grp_fu_1129_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_4_reg_2182_pp0_iter6_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1))) begin
        mul87_5_reg_2689 <= grp_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_2207_pp0_iter6_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1))) begin
        mul87_6_reg_2694 <= grp_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_6_reg_2232_pp0_iter6_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1))) begin
        mul87_7_reg_2699 <= grp_fu_1141_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (p_Result_4_reg_2182_pp0_iter6_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (p_Result_4_reg_2182_pp0_iter6_reg == 1'd1) & (tmp_s_reg_2052_pp0_iter6_reg == 1'd1)))) begin
        reg_1154 <= {{or_ln779_fu_1920_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2052_pp0_iter1_reg == 1'd1))) begin
        tmp_15_reg_2447 <= tmp_15_fu_1596_p10;
        tmp_16_reg_2452 <= tmp_16_fu_1617_p10;
        tmp_17_reg_2457 <= tmp_17_fu_1638_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_2132_pp0_iter1_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter1_reg == 1'd1))) begin
        tmp_18_reg_2462 <= tmp_18_fu_1659_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_3_reg_2157_pp0_iter1_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter1_reg == 1'd1))) begin
        tmp_22_reg_2467 <= tmp_22_fu_1680_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_4_reg_2182_pp0_iter2_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter2_reg == 1'd1))) begin
        tmp_23_reg_2617 <= tmp_23_fu_1754_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_2207_pp0_iter2_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter2_reg == 1'd1))) begin
        tmp_24_reg_2622 <= tmp_24_fu_1775_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_6_reg_2232_pp0_iter2_reg == 1'd0) & (tmp_s_reg_2052_pp0_iter2_reg == 1'd1))) begin
        tmp_25_reg_2627 <= tmp_25_fu_1796_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_1166_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2052 <= tmp_s_nbreadreq_fu_292_p3;
    end
end

always @ (*) begin
    if (((icmp_ln182_fu_1166_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_276;
    end
end

always @ (*) begin
    if (((fifo_A_s_empty_n == 1'b1) & (icmp_ln182_fu_1166_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_292_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_s_read = 1'b1;
    end else begin
        fifo_A_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fifo_aXvec_blk_n = fifo_aXvec_full_n;
    end else begin
        fifo_aXvec_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fifo_aXvec_write = 1'b1;
    end else begin
        fifo_aXvec_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1113_ce = 1'b1;
    end else begin
        grp_fu_1113_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1117_ce = 1'b1;
    end else begin
        grp_fu_1117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1121_ce = 1'b1;
    end else begin
        grp_fu_1121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1125_ce = 1'b1;
    end else begin
        grp_fu_1125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1129_ce = 1'b1;
    end else begin
        grp_fu_1129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1133_ce = 1'b1;
    end else begin
        grp_fu_1133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1137_ce = 1'b1;
    end else begin
        grp_fu_1137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1141_ce = 1'b1;
    end else begin
        grp_fu_1141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_10_ce0 = 1'b1;
    end else begin
        local_X_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_10_ce1 = 1'b1;
    end else begin
        local_X_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_11_ce0 = 1'b1;
    end else begin
        local_X_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_11_ce1 = 1'b1;
    end else begin
        local_X_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_12_ce0 = 1'b1;
    end else begin
        local_X_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_12_ce1 = 1'b1;
    end else begin
        local_X_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_13_ce0 = 1'b1;
    end else begin
        local_X_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_13_ce1 = 1'b1;
    end else begin
        local_X_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_14_ce0 = 1'b1;
    end else begin
        local_X_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_14_ce1 = 1'b1;
    end else begin
        local_X_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_15_ce0 = 1'b1;
    end else begin
        local_X_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_15_ce1 = 1'b1;
    end else begin
        local_X_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_16_ce0 = 1'b1;
    end else begin
        local_X_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_16_ce1 = 1'b1;
    end else begin
        local_X_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_17_ce0 = 1'b1;
    end else begin
        local_X_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_17_ce1 = 1'b1;
    end else begin
        local_X_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_18_ce0 = 1'b1;
    end else begin
        local_X_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_18_ce1 = 1'b1;
    end else begin
        local_X_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_19_ce0 = 1'b1;
    end else begin
        local_X_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_19_ce1 = 1'b1;
    end else begin
        local_X_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce0 = 1'b1;
    end else begin
        local_X_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce1 = 1'b1;
    end else begin
        local_X_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_20_ce0 = 1'b1;
    end else begin
        local_X_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_20_ce1 = 1'b1;
    end else begin
        local_X_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_21_ce0 = 1'b1;
    end else begin
        local_X_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_21_ce1 = 1'b1;
    end else begin
        local_X_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_22_ce0 = 1'b1;
    end else begin
        local_X_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_22_ce1 = 1'b1;
    end else begin
        local_X_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_23_ce0 = 1'b1;
    end else begin
        local_X_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_23_ce1 = 1'b1;
    end else begin
        local_X_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_24_ce0 = 1'b1;
    end else begin
        local_X_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_24_ce1 = 1'b1;
    end else begin
        local_X_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_25_ce0 = 1'b1;
    end else begin
        local_X_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_25_ce1 = 1'b1;
    end else begin
        local_X_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_26_ce0 = 1'b1;
    end else begin
        local_X_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_26_ce1 = 1'b1;
    end else begin
        local_X_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_27_ce0 = 1'b1;
    end else begin
        local_X_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_27_ce1 = 1'b1;
    end else begin
        local_X_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_28_ce0 = 1'b1;
    end else begin
        local_X_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_28_ce1 = 1'b1;
    end else begin
        local_X_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_29_ce0 = 1'b1;
    end else begin
        local_X_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_29_ce1 = 1'b1;
    end else begin
        local_X_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce0 = 1'b1;
    end else begin
        local_X_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce1 = 1'b1;
    end else begin
        local_X_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_30_ce0 = 1'b1;
    end else begin
        local_X_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_30_ce1 = 1'b1;
    end else begin
        local_X_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_31_ce0 = 1'b1;
    end else begin
        local_X_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_31_ce1 = 1'b1;
    end else begin
        local_X_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce0 = 1'b1;
    end else begin
        local_X_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce1 = 1'b1;
    end else begin
        local_X_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce0 = 1'b1;
    end else begin
        local_X_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce1 = 1'b1;
    end else begin
        local_X_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce0 = 1'b1;
    end else begin
        local_X_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce1 = 1'b1;
    end else begin
        local_X_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce0 = 1'b1;
    end else begin
        local_X_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce1 = 1'b1;
    end else begin
        local_X_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce0 = 1'b1;
    end else begin
        local_X_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce1 = 1'b1;
    end else begin
        local_X_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_8_ce0 = 1'b1;
    end else begin
        local_X_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_8_ce1 = 1'b1;
    end else begin
        local_X_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_9_ce0 = 1'b1;
    end else begin
        local_X_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_9_ce1 = 1'b1;
    end else begin
        local_X_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce0 = 1'b1;
    end else begin
        local_X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce1 = 1'b1;
    end else begin
        local_X_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_val_V_fu_1186_p1 = fifo_A_s_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((tmp_s_reg_2052_pp0_iter7_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1663 = ((icmp_ln182_fu_1166_p2 == 1'd1) & (tmp_s_nbreadreq_fu_292_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln196_1_fu_1839_p1 = mul87_1_reg_2652;

assign bitcast_ln196_2_fu_1865_p1 = mul87_2_reg_2657;

assign bitcast_ln196_3_fu_1868_p1 = mul87_3_reg_2662;

assign bitcast_ln196_4_fu_1937_p1 = mul87_4_reg_2667;

assign bitcast_ln196_5_fu_1947_p1 = mul87_5_reg_2689;

assign bitcast_ln196_6_fu_1950_p1 = mul87_6_reg_2694;

assign bitcast_ln196_7_fu_1953_p1 = mul87_7_reg_2699;

assign bitcast_ln196_fu_1829_p1 = mul1_reg_2647;

assign fifo_aXvec_din = {{{{{{{{{{{{{{{{{{{{1'd0}, {select_ln779_6_fu_2016_p3}}}, {bitcast_ln196_reg_2672}}}, {a_row_V_7_reg_2222_pp0_iter7_reg}}}, {a_row_V_6_reg_2197_pp0_iter7_reg}}}, {a_row_V_5_reg_2172_pp0_iter7_reg}}}, {a_row_V_4_reg_2147_pp0_iter7_reg}}}, {a_row_V_3_reg_2122_pp0_iter7_reg}}}, {a_row_V_2_reg_2102_pp0_iter7_reg}}}, {a_row_V_1_reg_2082_pp0_iter7_reg}}}, {a_row_V_reg_2062_pp0_iter7_reg}};

assign grp_fu_1113_p0 = a_val_V_reg_2067_pp0_iter2_reg;

assign grp_fu_1117_p0 = a_val_V_1_reg_2087_pp0_iter2_reg;

assign grp_fu_1121_p0 = a_val_V_2_reg_2107_pp0_iter2_reg;

assign grp_fu_1125_p0 = a_val_V_3_reg_2127_pp0_iter2_reg;

assign grp_fu_1129_p0 = a_val_V_4_reg_2152_pp0_iter2_reg;

assign grp_fu_1133_p0 = a_val_V_5_reg_2177_pp0_iter3_reg;

assign grp_fu_1137_p0 = a_val_V_6_reg_2202_pp0_iter3_reg;

assign grp_fu_1141_p0 = a_val_V_7_reg_2227_pp0_iter3_reg;

assign icmp_ln182_fu_1166_p2 = (($signed(ap_sig_allocacmp_j_3) < $signed(end_32)) ? 1'b1 : 1'b0);

assign j_4_fu_1530_p2 = (ap_sig_allocacmp_j_3 + 32'd1);

assign local_X_10_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_10_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_11_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_11_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_12_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_12_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_13_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_13_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_14_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_14_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_15_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_15_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_16_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_16_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_17_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_17_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_18_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_18_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_19_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_19_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_1_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_1_address1 = zext_ln196_fu_1541_p1;

assign local_X_20_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_20_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_21_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_21_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_22_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_22_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_23_address0 = zext_ln196_5_fu_1701_p1;

assign local_X_23_address1 = zext_ln196_4_fu_1585_p1;

assign local_X_24_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_24_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_25_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_25_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_26_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_26_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_27_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_27_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_28_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_28_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_29_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_29_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_2_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_2_address1 = zext_ln196_fu_1541_p1;

assign local_X_30_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_30_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_31_address0 = zext_ln196_7_fu_1723_p1;

assign local_X_31_address1 = zext_ln196_6_fu_1712_p1;

assign local_X_3_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_3_address1 = zext_ln196_fu_1541_p1;

assign local_X_4_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_4_address1 = zext_ln196_fu_1541_p1;

assign local_X_5_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_5_address1 = zext_ln196_fu_1541_p1;

assign local_X_6_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_6_address1 = zext_ln196_fu_1541_p1;

assign local_X_7_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_7_address1 = zext_ln196_fu_1541_p1;

assign local_X_8_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_8_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_9_address0 = zext_ln196_3_fu_1574_p1;

assign local_X_9_address1 = zext_ln196_2_fu_1563_p1;

assign local_X_address0 = zext_ln196_1_fu_1552_p1;

assign local_X_address1 = zext_ln196_fu_1541_p1;

assign or_ln779_fu_1920_p2 = (tmp_fu_1894_p3 | tmp_20_fu_1912_p3);

assign p_Result_1_fu_1858_p3 = p_s_reg_2056_pp0_iter6_reg[32'd177];

assign p_Result_s_fu_1832_p3 = p_s_reg_2056_pp0_iter6_reg[32'd113];

assign select_ln779_1_fu_1879_p3 = ((p_Result_2_reg_2132_pp0_iter6_reg[0:0] == 1'b1) ? 128'd0 : shl_ln196_2_fu_1871_p3);

assign select_ln779_2_fu_1886_p3 = ((p_Result_1_fu_1858_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln196_2_fu_1865_p1);

assign select_ln779_3_fu_1940_p3 = ((p_Result_3_reg_2157_pp0_iter6_reg[0:0] == 1'b1) ? 32'd0 : bitcast_ln196_4_fu_1937_p1);

assign select_ln779_4_fu_1978_p3 = ((p_Result_4_reg_2182_pp0_iter7_reg[0:0] == 1'b1) ? zext_ln151_1_fu_1964_p1 : tmp_8_fu_1968_p5);

assign select_ln779_5_fu_1997_p3 = ((p_Result_5_reg_2207_pp0_iter7_reg[0:0] == 1'b1) ? zext_ln151_2_fu_1985_p1 : tmp_9_fu_1989_p3);

assign select_ln779_6_fu_2016_p3 = ((p_Result_6_reg_2232_pp0_iter7_reg[0:0] == 1'b1) ? zext_ln151_fu_2004_p1 : tmp_26_fu_2008_p3);

assign select_ln779_fu_1850_p3 = ((p_Result_s_fu_1832_p3[0:0] == 1'b1) ? 64'd0 : shl_ln1_fu_1842_p3);

assign shl_ln196_2_fu_1871_p3 = {{bitcast_ln196_3_fu_1868_p1}, {96'd0}};

assign shl_ln1_fu_1842_p3 = {{bitcast_ln196_1_fu_1839_p1}, {32'd0}};

assign tmp_19_fu_1902_p4 = {{select_ln779_1_fu_1879_p3[95:32]}};

assign tmp_20_fu_1912_p3 = {{tmp_19_fu_1902_p4}, {bitcast_ln196_fu_1829_p1}};

assign tmp_26_fu_2008_p3 = {{bitcast_ln196_7_fu_1953_p1}, {select_ln779_5_fu_1997_p3}};

assign tmp_6_fu_1956_p4 = {{{select_ln779_3_reg_2683}, {tmp_21_reg_2677}}, {reg_1154}};

assign tmp_8_fu_1968_p5 = {{{{bitcast_ln196_5_fu_1947_p1}, {select_ln779_3_reg_2683}}, {tmp_21_reg_2677}}, {reg_1154}};

assign tmp_9_fu_1989_p3 = {{bitcast_ln196_6_fu_1950_p1}, {select_ln779_4_fu_1978_p3}};

assign tmp_fu_1894_p3 = {{select_ln779_2_fu_1886_p3}, {select_ln779_fu_1850_p3}};

assign tmp_s_nbreadreq_fu_292_p3 = fifo_A_s_empty_n;

assign zext_ln151_1_fu_1964_p1 = tmp_6_fu_1956_p4;

assign zext_ln151_2_fu_1985_p1 = select_ln779_4_fu_1978_p3;

assign zext_ln151_fu_2004_p1 = select_ln779_5_fu_1997_p3;

assign zext_ln196_1_fu_1552_p1 = lshr_ln196_1_reg_2092;

assign zext_ln196_2_fu_1563_p1 = lshr_ln196_2_reg_2112;

assign zext_ln196_3_fu_1574_p1 = lshr_ln196_3_reg_2137;

assign zext_ln196_4_fu_1585_p1 = lshr_ln196_4_reg_2162;

assign zext_ln196_5_fu_1701_p1 = lshr_ln196_5_reg_2187_pp0_iter1_reg;

assign zext_ln196_6_fu_1712_p1 = lshr_ln196_6_reg_2212_pp0_iter1_reg;

assign zext_ln196_7_fu_1723_p1 = lshr_ln196_7_reg_2237_pp0_iter1_reg;

assign zext_ln196_fu_1541_p1 = lshr_ln_reg_2072;

endmodule //PEG_Xvec_PEG_Xvec_Pipeline_computation
