// Seed: 3851928663
module module_0;
  assign id_1 = 1 / -1;
  reg id_2 = id_1, id_3;
  initial id_1 <= id_1;
  bit  id_4;
  wire id_5;
  always
    if (-1'b0) begin : LABEL_0
      begin : LABEL_0
        id_4 = id_1;
        id_1 -= 1'd0;
      end
    end else id_2 = -1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5;
  assign id_4 = -1'h0;
  assign id_2 = {id_3 & 1, 1};
  assign id_3 = id_3;
  reg id_6;
  assign id_4 = id_2;
  wire id_7;
  assign id_5 = id_3;
  always id_5 = id_3;
  supply1 id_8;
  wire id_9;
  assign id_2 = id_2;
  always @(posedge -1 or {id_2} - id_4) id_8 = id_8;
  reg  id_10;
  wire id_11;
  always
    if (-1)
      #1
        if (id_6) begin : LABEL_0
          id_10 <= -1;
          if (id_8);
          else id_1 = 1 ? 1 : id_10;
          begin : LABEL_0$display
            ;
          end
        end
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_1.id_6 = -1;
endmodule
