# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->REF_CLK(R)	10.545   */-0.454        */0.229         ALU_dut/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.522   */1.210         */0.252         ALU_dut/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.377   */2.026         */0.398         ALU_dut/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	10.378   */2.253         */0.397         ALU_dut/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	10.378   */2.666         */0.397         ALU_dut/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	10.378   */2.980         */0.397         ALU_dut/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	10.554   */3.002         */0.223         ALU_dut/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.377   */3.331         */0.398         ALU_dut/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	10.377   */3.473         */0.397         ALU_dut/\ALU_OUT_reg[10] /D    1
@(R)->REF_CLK(R)	10.364   */3.495         */0.380         Data_Sync_dut/\SYNC_bus_reg[0] /D    1
@(R)->REF_CLK(R)	10.366   */3.518         */0.379         Data_Sync_dut/\SYNC_bus_reg[7] /D    1
@(R)->REF_CLK(R)	10.364   */3.518         */0.380         Data_Sync_dut/\SYNC_bus_reg[5] /D    1
@(R)->REF_CLK(R)	10.365   */3.539         */0.378         Data_Sync_dut/\SYNC_bus_reg[4] /D    1
@(R)->REF_CLK(R)	10.368   */3.547         */0.376         Data_Sync_dut/\SYNC_bus_reg[1] /D    1
@(R)->REF_CLK(R)	10.368   */3.554         */0.377         Data_Sync_dut/\SYNC_bus_reg[6] /D    1
@(R)->REF_CLK(R)	10.365   */3.558         */0.378         Data_Sync_dut/\SYNC_bus_reg[3] /D    1
@(R)->REF_CLK(R)	10.368   */3.573         */0.377         Data_Sync_dut/\SYNC_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.343   */3.668         */0.392         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.682         */0.396         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.333   */3.683         */0.396         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.337   */3.700         */0.394         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.337   */3.701         */0.394         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.706         */0.393         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.339   */3.716         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.720         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.721         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */3.721         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.347   */3.724         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */3.726         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.338   */3.728         */0.393         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */3.731         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.734         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */3.735         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.737         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.740         */0.394         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.341   */3.741         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.742         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.743         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.340   */3.745         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.746         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */3.748         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.749         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.356   */3.750         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.344   */3.751         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */3.756         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */3.757         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.765         */0.414         ALU_dut/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */3.768         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */3.769         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.774         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.775         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.776         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.778         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.781         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */3.782         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.783         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.783         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.784         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.341   */3.785         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.785         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.787         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.343   */3.792         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.792         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.794         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.795         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.797         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.799         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.809         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */3.814         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.817         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.817         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.817         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */3.817         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */3.821         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.821         */0.393         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.822         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.348   */3.822         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.824         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.825         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.826         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.827         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.828         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.830         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.830         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.831         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */3.831         */0.393         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */3.832         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.833         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.833         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */3.833         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.834         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.834         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */3.836         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.837         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.348   */3.837         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.345   */3.837         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.838         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */3.839         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.840         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.841         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.841         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.344   */3.841         */0.392         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */3.841         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.841         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.842         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.842         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.843         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.844         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.846         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.846         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.846         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.847         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.848         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */3.848         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.849         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.849         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.850         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.850         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.850         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.364   */3.850         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.851         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.851         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.852         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */3.853         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.853         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */3.855         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.855         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.856         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.856         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.858         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.858         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.858         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */3.858         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.859         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */3.859         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.860         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */3.862         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.862         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.862         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.863         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.863         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.864         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.865         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */3.867         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */3.870         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.377   */3.872         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.376   */3.872         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.876         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.878         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */3.879         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */3.881         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.376   */3.886         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.376   */3.886         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */3.894         */0.378         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.378   */3.898         */0.397         ALU_dut/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */3.961         */0.405         ALU_dut/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */4.211         */0.419         ALU_dut/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */4.304         */0.415         ALU_dut/\ALU_OUT_reg[6] /D    1
@(R)->REF_CLK(R)	10.300   */4.367         */0.447         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D    1
@(R)->REF_CLK(R)	10.298   */4.377         */0.449         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D    1
@(R)->REF_CLK(R)	10.300   */4.406         */0.447         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D    1
@(R)->REF_CLK(R)	10.299   */4.409         */0.449         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D    1
@(R)->REF_CLK(R)	10.306   */4.412         */0.441         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D    1
@(R)->REF_CLK(R)	10.307   */4.422         */0.440         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D    1
@(R)->REF_CLK(R)	10.306   */4.425         */0.441         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D    1
@(R)->REF_CLK(R)	10.306   */4.431         */0.441         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */4.521         */0.416         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /D    1
@(R)->REF_CLK(R)	10.458   4.523/*         0.281/*         Data_Sync_dut/\FF_Stage_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.324   */4.554         */0.410         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.350   */4.556         */0.384         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */4.583         */0.386         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.345   */4.601         */0.383         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.352   */4.684         */0.380         Reg_file_dut/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.351   */4.703         */0.379         Reg_file_dut/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.355   */4.716         */0.378         Reg_file_dut/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.352   */4.718         */0.380         Reg_file_dut/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.352   */4.729         */0.378         Reg_file_dut/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.357   */4.730         */0.378         Reg_file_dut/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.354   */4.749         */0.378         Reg_file_dut/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.356   */4.769         */0.379         Reg_file_dut/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */4.881         */0.415         ALU_dut/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.355   */4.940         */0.379         SYS_CTRL_dut/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.347   */4.976         */0.387         SYS_CTRL_dut/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.051         */0.417         ALU_dut/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */5.318         */0.387         Reg_file_dut/\reg_file_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */5.324         */0.384         Reg_file_dut/\reg_file_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.326         */0.384         Reg_file_dut/\reg_file_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.332         */0.383         Reg_file_dut/\reg_file_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */5.333         */0.386         Reg_file_dut/\reg_file_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.334         */0.382         Reg_file_dut/\reg_file_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.346   */5.335         */0.389         Reg_file_dut/\reg_file_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.336         */0.384         Reg_file_dut/\reg_file_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */5.337         */0.385         Reg_file_dut/\reg_file_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.339         */0.381         Reg_file_dut/\reg_file_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.357   */5.341         */0.388         Reg_file_dut/\reg_file_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.342         */0.385         Reg_file_dut/\reg_file_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */5.347         */0.384         Reg_file_dut/\reg_file_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */5.348         */0.385         Reg_file_dut/\reg_file_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.348         */0.383         Reg_file_dut/\reg_file_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */5.350         */0.379         Reg_file_dut/\reg_file_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */5.350         */0.383         Reg_file_dut/\reg_file_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.355   */5.351         */0.388         Reg_file_dut/\reg_file_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */5.358         */0.386         Reg_file_dut/\reg_file_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.364   */5.359         */0.384         Reg_file_dut/\reg_file_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */5.360         */0.381         Reg_file_dut/\reg_file_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */5.361         */0.386         Reg_file_dut/\reg_file_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */5.366         */0.384         Reg_file_dut/\reg_file_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.368         */0.381         Reg_file_dut/\reg_file_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */5.370         */0.386         Reg_file_dut/\reg_file_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.353   */5.373         */0.382         Reg_file_dut/\reg_file_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.373         */0.380         Reg_file_dut/\reg_file_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */5.381         */0.384         Reg_file_dut/\reg_file_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.382         */0.381         Reg_file_dut/\reg_file_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.364   */5.382         */0.381         Reg_file_dut/\reg_file_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.382         */0.380         Reg_file_dut/\reg_file_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.364   */5.383         */0.381         Reg_file_dut/\reg_file_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.384         */0.380         Reg_file_dut/\reg_file_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.385         */0.378         Reg_file_dut/\reg_file_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.385         */0.379         Reg_file_dut/\reg_file_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */5.386         */0.383         Reg_file_dut/\reg_file_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.387         */0.379         Reg_file_dut/\reg_file_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.389         */0.384         Reg_file_dut/\reg_file_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.390         */0.384         Reg_file_dut/\reg_file_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.390         */0.378         Reg_file_dut/\reg_file_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.391         */0.381         Reg_file_dut/\reg_file_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.364   */5.393         */0.381         Reg_file_dut/\reg_file_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.376   */5.393         */0.378         Reg_file_dut/\reg_file_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.396         */0.377         Reg_file_dut/\reg_file_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */5.398         */0.380         Reg_file_dut/\reg_file_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */5.399         */0.380         Reg_file_dut/\reg_file_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.400         */0.380         Reg_file_dut/\reg_file_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */5.410         */0.378         Reg_file_dut/\reg_file_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.436   */5.415         */0.299         Reg_file_dut/\reg_file_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.439   */5.430         */0.296         Reg_file_dut/\reg_file_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.498   */5.476         */0.237         Reg_file_dut/\reg_file_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.518   */5.479         */0.232         Reg_file_dut/\reg_file_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.517   */5.480         */0.232         Reg_file_dut/\reg_file_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.513   */5.481         */0.234         Reg_file_dut/\reg_file_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.519   */5.495         */0.227         Reg_file_dut/\reg_file_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.520   */5.500         */0.226         Reg_file_dut/\reg_file_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.666         */0.393         Reg_file_dut/\reg_file_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */5.689         */0.389         Reg_file_dut/\reg_file_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */5.691         */0.387         Reg_file_dut/\reg_file_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */5.694         */0.389         Reg_file_dut/\reg_file_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   */5.699         */0.387         Reg_file_dut/\reg_file_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.353   */5.701         */0.391         Reg_file_dut/\reg_file_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.704         */0.384         Reg_file_dut/\reg_file_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.706         */0.385         Reg_file_dut/\reg_file_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.357   */5.708         */0.387         Reg_file_dut/\reg_file_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */5.712         */0.386         Reg_file_dut/\reg_file_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.357   */5.714         */0.385         Reg_file_dut/\reg_file_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.714         */0.382         Reg_file_dut/\reg_file_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.714         */0.382         Reg_file_dut/\reg_file_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.714         */0.382         Reg_file_dut/\reg_file_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.715         */0.385         Reg_file_dut/\reg_file_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.718         */0.381         Reg_file_dut/\reg_file_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.357   */5.719         */0.386         Reg_file_dut/\reg_file_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.721         */0.383         Reg_file_dut/\reg_file_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */5.725         */0.380         Reg_file_dut/\reg_file_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.374   */5.727         */0.379         Reg_file_dut/\reg_file_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */5.728         */0.380         Reg_file_dut/\reg_file_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */5.733         */0.389         Reg_file_dut/\reg_file_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */5.733         */0.386         Reg_file_dut/\reg_file_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */5.734         */0.383         Reg_file_dut/\reg_file_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */5.735         */0.381         Reg_file_dut/\reg_file_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */5.736         */0.381         Reg_file_dut/\reg_file_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.359   */5.739         */0.385         Reg_file_dut/\reg_file_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */5.742         */0.386         Reg_file_dut/\reg_file_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.744         */0.383         Reg_file_dut/\reg_file_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.746         */0.381         Reg_file_dut/\reg_file_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.366   */5.747         */0.382         Reg_file_dut/\reg_file_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.376   */5.747         */0.379         Reg_file_dut/\reg_file_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */5.749         */0.382         Reg_file_dut/\reg_file_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.369   */5.751         */0.379         Reg_file_dut/\reg_file_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.362   */5.752         */0.382         Reg_file_dut/\reg_file_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.373   */5.754         */0.382         Reg_file_dut/\reg_file_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.755         */0.384         Reg_file_dut/\reg_file_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   */5.757         */0.378         Reg_file_dut/\reg_file_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.759         */0.378         Reg_file_dut/\reg_file_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.761         */0.378         Reg_file_dut/\reg_file_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */5.761         */0.383         Reg_file_dut/\reg_file_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */5.768         */0.379         Reg_file_dut/\reg_file_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.770         */0.380         Reg_file_dut/\reg_file_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.773         */0.383         Reg_file_dut/\reg_file_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.372   */5.774         */0.378         Reg_file_dut/\reg_file_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.774         */0.378         Reg_file_dut/\reg_file_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.371   */5.774         */0.377         Reg_file_dut/\reg_file_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.375   */5.775         */0.379         Reg_file_dut/\reg_file_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */6.032         */0.384         Reg_file_dut/\reg_file_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */6.035         */0.383         Reg_file_dut/\reg_file_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.354   */6.046         */0.381         Reg_file_dut/\reg_file_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.433   */6.096         */0.302         Reg_file_dut/\reg_file_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.445   */6.098         */0.304         Reg_file_dut/\reg_file_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.453   */6.119         */0.295         Reg_file_dut/\reg_file_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.451   */6.119         */0.294         Reg_file_dut/\reg_file_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.450   */6.122         */0.299         Reg_file_dut/\reg_file_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   6.380/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /E    1
REF_CLK(R)->REF_CLK(R)	10.174   6.380/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /E    1
REF_CLK(R)->REF_CLK(R)	10.173   6.380/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /E    1
REF_CLK(R)->REF_CLK(R)	10.174   6.381/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /E    1
REF_CLK(R)->REF_CLK(R)	10.174   6.381/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /E    1
REF_CLK(R)->REF_CLK(R)	10.174   6.383/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /E    1
REF_CLK(R)->REF_CLK(R)	10.177   6.383/*         0.570/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /E    1
REF_CLK(R)->REF_CLK(R)	10.174   6.384/*         0.574/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /E    1
REF_CLK(R)->REF_CLK(R)	10.403   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.402   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.404   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.404   6.479/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.401   6.480/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.402   6.480/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.482/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.482/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.482/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.482/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.482/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.483/*         0.345/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.493/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.493/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.494/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.496/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.496/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.496/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.497/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.497/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.498/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.499/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.499/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.499/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.499/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.500/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   6.500/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.500/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.504/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.505/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.505/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.506/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.507/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   6.510/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.379   6.511/*         0.355/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   6.515/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.515/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.515/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.515/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.515/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.516/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.516/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.517/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   6.518/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.386   6.519/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.386   6.519/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.386   6.519/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.522/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.390   6.522/*         0.344/*         SYS_CTRL_dut/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.390   6.522/*         0.344/*         SYS_CTRL_dut/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.391   6.523/*         0.344/*         SYS_CTRL_dut/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.391   6.523/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.391   6.524/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.391   6.524/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.391   6.525/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.392   6.527/*         0.344/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.387   6.527/*         0.344/*         Reg_file_dut/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.387   6.528/*         0.344/*         Reg_file_dut/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.528/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.389   6.529/*         0.344/*         Reg_file_dut/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.389   6.529/*         0.344/*         Reg_file_dut/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.389   6.530/*         0.344/*         Reg_file_dut/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.534/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.392   6.536/*         0.344/*         Reg_file_dut/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.392   6.537/*         0.344/*         Reg_file_dut/\reg_file_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.405   6.541/*         0.371/*         ALU_dut/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.405   6.543/*         0.371/*         ALU_dut/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.403   6.543/*         0.371/*         ALU_dut/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	10.405   6.543/*         0.371/*         ALU_dut/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.406   6.544/*         0.371/*         ALU_dut/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.406   6.547/*         0.371/*         ALU_dut/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.406   6.548/*         0.371/*         ALU_dut/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.555/*         0.339/*         Reg_file_dut/\reg_file_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.555/*         0.339/*         Reg_file_dut/\reg_file_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.556/*         0.339/*         Reg_file_dut/\reg_file_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.556/*         0.339/*         Reg_file_dut/\reg_file_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.556/*         0.339/*         Reg_file_dut/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.556/*         0.339/*         Reg_file_dut/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.557/*         0.339/*         Reg_file_dut/\reg_file_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   6.557/*         0.339/*         Reg_file_dut/\reg_file_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   6.557/*         0.339/*         Reg_file_dut/\reg_file_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.406   6.559/*         0.339/*         Reg_file_dut/\reg_file_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.560/*         0.339/*         Reg_file_dut/\reg_file_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.560/*         0.339/*         Reg_file_dut/\reg_file_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.387   6.601/*         0.347/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   6.610/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   6.611/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   6.612/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.612/*         0.336/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   6.613/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   6.613/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   6.615/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   6.615/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.617/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.618/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.618/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   6.618/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   6.618/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.619/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   6.620/*         0.363/*         ALU_dut/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.620/*         0.363/*         ALU_dut/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	10.416   6.621/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.621/*         0.363/*         ALU_dut/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   6.621/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.416   6.621/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.621/*         0.363/*         ALU_dut/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.621/*         0.363/*         ALU_dut/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.621/*         0.363/*         ALU_dut/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   6.621/*         0.363/*         ALU_dut/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.392   6.623/*         0.336/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   6.626/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   6.626/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.392   6.626/*         0.336/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.627/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   6.627/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.420   6.630/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.422   6.631/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.422   6.632/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.422   6.633/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.424   6.634/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.425   6.634/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.425   6.636/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.425   6.637/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.637/*         0.335/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.425   6.637/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.639/*         0.335/*         SYS_CTRL_dut/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   */6.779         */0.414         ALU_dut/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.685   6.835/*         0.051/*         Reg_file_dut/\reg_file_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.699   6.848/*         0.036/*         Reg_file_dut/\reg_file_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.701   6.852/*         0.045/*         Reg_file_dut/\reg_file_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.701   6.852/*         0.045/*         Reg_file_dut/\reg_file_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.699   6.852/*         0.036/*         Reg_file_dut/\reg_file_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.701   6.853/*         0.045/*         Reg_file_dut/\reg_file_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.704   6.854/*         0.045/*         Reg_file_dut/\reg_file_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.704   6.854/*         0.045/*         Reg_file_dut/\reg_file_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.718   6.864/*         0.031/*         Reg_file_dut/\reg_file_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.718   6.864/*         0.031/*         Reg_file_dut/\reg_file_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.718   6.864/*         0.031/*         Reg_file_dut/\reg_file_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.715   6.866/*         0.031/*         Reg_file_dut/\reg_file_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.726   6.866/*         0.048/*         ALU_dut/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.726   6.866/*         0.048/*         ALU_dut/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.729   6.870/*         0.048/*         ALU_dut/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.495   7.111/*         0.244/*         Data_Sync_dut/pulse_gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.384   7.242/*         0.350/*         SYS_CTRL_dut/flag_1_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.389   7.246/*         0.350/*         Data_Sync_dut/\FF_Stage_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.388   7.247/*         0.350/*         Data_Sync_dut/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.383   7.247/*         0.349/*         Reg_file_dut/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.383   7.247/*         0.349/*         Reg_file_dut/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.384   7.249/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   7.250/*         0.349/*         Reg_file_dut/\reg_file_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   7.250/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.384   7.250/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   7.250/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.386   7.250/*         0.349/*         Reg_file_dut/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   7.250/*         0.349/*         Reg_file_dut/\reg_file_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.385   7.251/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.253/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.253/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.254/*         0.349/*         SYS_CTRL_dut/\Counter_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.254/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.254/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.254/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.255/*         0.349/*         Reg_file_dut/\reg_file_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.255/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.255/*         0.349/*         Reg_file_dut/\reg_file_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.255/*         0.349/*         Reg_file_dut/\reg_file_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   7.255/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.256/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   7.256/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   7.256/*         0.349/*         Data_Sync_dut/\SYNC_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.259/*         0.349/*         SYS_CTRL_dut/\Addr_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.260/*         0.348/*         Reg_file_dut/\reg_file_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.263/*         0.348/*         Reg_file_dut/\reg_file_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.265/*         0.348/*         Reg_file_dut/\reg_file_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.404   7.269/*         0.345/*         Reg_file_dut/\reg_file_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.271/*         0.348/*         Reg_file_dut/\reg_file_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.272/*         0.348/*         Reg_file_dut/\reg_file_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.278/*         0.347/*         Reg_file_dut/\reg_file_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.406   7.285/*         0.344/*         Reg_file_dut/\reg_file_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.293/*         0.345/*         Reg_file_dut/\reg_file_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.296/*         0.345/*         Reg_file_dut/\reg_file_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.296/*         0.345/*         Reg_file_dut/\reg_file_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.296/*         0.345/*         Reg_file_dut/\reg_file_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   7.298/*         0.374/*         SYS_CTRL_dut/\Addr_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.409   7.299/*         0.345/*         Reg_file_dut/\reg_file_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.300/*         0.345/*         Reg_file_dut/\reg_file_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.300/*         0.345/*         Reg_file_dut/\reg_file_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.303/*         0.341/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.303/*         0.341/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   7.303/*         0.341/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   7.304/*         0.345/*         Reg_file_dut/\reg_file_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   7.304/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.395   7.304/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.305/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.305/*         0.345/*         Reg_file_dut/\reg_file_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.305/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.305/*         0.345/*         Reg_file_dut/\reg_file_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.306/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   7.306/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.307/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.307/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   7.307/*         0.345/*         Reg_file_dut/\reg_file_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.308/*         0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.308/*         0.341/*         SYS_CTRL_dut/\Counter_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   7.309/*         0.341/*         Data_Sync_dut/Q_in_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.398   7.309/*         0.341/*         Data_Sync_dut/\FF_Stage_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   7.310/*         0.347/*         Reg_file_dut/\reg_file_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   7.310/*         0.347/*         Reg_file_dut/\reg_file_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   7.310/*         0.341/*         Data_Sync_dut/pulse_gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.408   7.313/*         0.345/*         Reg_file_dut/\reg_file_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   7.315/*         0.345/*         Reg_file_dut/\reg_file_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.317/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.318/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.318/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.318/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.318/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.318/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.319/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.319/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.319/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.418   7.320/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   7.320/*         0.337/*         Reg_file_dut/\reg_file_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   7.320/*         0.345/*         Reg_file_dut/\reg_file_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.320/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   7.320/*         0.337/*         Reg_file_dut/\reg_file_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.321/*         0.337/*         Reg_file_dut/\reg_file_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.321/*         0.337/*         Reg_file_dut/\reg_file_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.321/*         0.338/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.418   7.321/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.321/*         0.337/*         Reg_file_dut/\reg_file_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.321/*         0.337/*         Reg_file_dut/\reg_file_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   7.321/*         0.337/*         Reg_file_dut/\reg_file_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.322/*         0.337/*         Reg_file_dut/\reg_file_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.322/*         0.337/*         Reg_file_dut/\reg_file_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.322/*         0.337/*         Reg_file_dut/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.323/*         0.337/*         Reg_file_dut/\reg_file_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.412   7.323/*         0.337/*         Reg_file_dut/\reg_file_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.417   7.324/*         0.337/*         Reg_file_dut/\reg_file_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.414   7.324/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.325/*         0.337/*         Reg_file_dut/\reg_file_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.326/*         0.337/*         Reg_file_dut/\reg_file_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   7.327/*         0.345/*         Reg_file_dut/\reg_file_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   7.327/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.419   7.327/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.417   7.328/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.328/*         0.337/*         Reg_file_dut/\reg_file_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.417   7.328/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   7.328/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.418   7.329/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.418   7.329/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.411   7.329/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.413   7.329/*         0.337/*         Reg_file_dut/\reg_file_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.418   7.333/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.419   7.334/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.417   7.335/*         0.337/*         Reg_file_dut/\reg_file_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.417   7.336/*         0.337/*         Reg_file_dut/\reg_file_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.419   7.337/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.420   7.341/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.420   7.344/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.421   7.347/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   */7.358         */0.384         Reg_file_dut/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.314   */7.424         */0.419         SYS_CTRL_dut/\Addr_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */7.500         */0.430         SYS_CTRL_dut/\Addr_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.689   7.553/*         0.047/*         Reg_file_dut/\reg_file_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.350   */7.719         */0.384         SYS_CTRL_dut/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.340   */7.725         */0.394         SYS_CTRL_dut/\Addr_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.340   */7.772         */0.394         SYS_CTRL_dut/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.349   */7.793         */0.384         SYS_CTRL_dut/\Addr_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.360   */7.798         */0.384         SYS_CTRL_dut/\Addr_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */7.805         */0.383         SYS_CTRL_dut/\Addr_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.361   */7.807         */0.383         SYS_CTRL_dut/\Addr_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.201   7.854/*         0.120/*         CLK_GATE_dut/ICG_DUT/E    1
REF_CLK(R)->REF_CLK(R)	10.395   8.088/*         0.347/*         Reg_file_dut/\reg_file_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.089/*         0.347/*         Reg_file_dut/\reg_file_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.089/*         0.347/*         Reg_file_dut/\reg_file_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.089/*         0.347/*         Reg_file_dut/\reg_file_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.396   8.089/*         0.347/*         Reg_file_dut/\reg_file_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.090/*         0.347/*         Reg_file_dut/\reg_file_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.090/*         0.347/*         Reg_file_dut/\reg_file_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.090/*         0.347/*         Reg_file_dut/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.091/*         0.347/*         Reg_file_dut/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   8.093/*         0.347/*         Reg_file_dut/\reg_file_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   8.094/*         0.347/*         Reg_file_dut/\reg_file_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   8.094/*         0.347/*         Reg_file_dut/\reg_file_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.398   8.094/*         0.347/*         Reg_file_dut/\reg_file_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.095/*         0.347/*         Reg_file_dut/\reg_file_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.095/*         0.347/*         Reg_file_dut/\reg_file_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.397   8.095/*         0.347/*         Reg_file_dut/\reg_file_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   8.098/*         0.345/*         Reg_file_dut/\reg_file_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   8.099/*         0.345/*         Reg_file_dut/\reg_file_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.100/*         0.345/*         Reg_file_dut/\reg_file_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.100/*         0.345/*         Reg_file_dut/\reg_file_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.100/*         0.345/*         Reg_file_dut/\reg_file_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   8.100/*         0.345/*         Reg_file_dut/\reg_file_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   8.101/*         0.345/*         Reg_file_dut/\reg_file_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.102/*         0.345/*         Reg_file_dut/\reg_file_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.103/*         0.345/*         Reg_file_dut/\reg_file_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   8.105/*         0.345/*         Reg_file_dut/\reg_file_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   8.107/*         0.345/*         Reg_file_dut/\reg_file_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.410   8.110/*         0.345/*         Reg_file_dut/\reg_file_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.113/*         0.345/*         Reg_file_dut/\reg_file_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   8.113/*         0.345/*         Reg_file_dut/\reg_file_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.490   8.256/*         0.248/*         SYS_CTRL_dut/\Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.358   */8.290         */0.376         SYS_CTRL_dut/flag_1_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.353   */8.394         */0.382         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.356   */8.414         */0.380         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.354   */8.479         */0.381         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.352   */8.480         */0.384         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.339   */8.805         */0.400         Data_Sync_dut/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.372   */8.809         */0.372         SYS_CTRL_dut/\Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */8.930         */0.376         Data_Sync_dut/Q_in_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.362   */8.930         */0.376         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */8.943         */0.374         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.363   */8.943         */0.374         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */8.947         */0.373         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.365   */8.952         */0.372         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.386   */8.956         */0.368         Rst_Sync_D1_dut/\FF_Stage_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.368   */8.958         */0.371         Data_Sync_dut/\FF_Stage_reg[1] /D    1
@(R)->REF_CLK(R)	10.460   10.189/*        0.294/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN    1
@(R)->REF_CLK(R)	10.465   10.194/*        0.289/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */94.105        */0.398         UART_RX_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  */94.111        */0.399         UART_RX_dut/\out_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */94.118        */0.398         UART_RX_dut/\out_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.597  */94.121        */0.397         UART_RX_dut/\out_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.597  */94.128        */0.397         UART_RX_dut/\out_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.597  */94.131        */0.397         UART_RX_dut/\out_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.598  */94.144        */0.396         UART_RX_dut/\out_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */94.149        */0.395         UART_RX_dut/\out_next_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.635  */95.376        */0.401         UART_TX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.638  */95.573        */0.396         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /D    1
@(R)->SCAN_CLK(R)	100.637  */95.586        */0.400         UART_TX_dut/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.626  */95.646        */0.409         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.628  */95.657        */0.406         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.629  */95.659        */0.406         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  95.659/*        0.288/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  95.662/*        0.287/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.628  */95.672        */0.408         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.646  */95.672        */0.390         UART_TX_dut/\Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  95.673/*        0.285/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  95.674/*        0.284/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  95.683/*        0.283/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  95.695/*        0.280/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  95.697/*        0.280/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  95.698/*        0.279/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */95.727        */0.394         UART_RX_dut/srt_dut/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	100.637  */95.789        */0.399         UART_TX_dut/\Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.627  */95.795        */0.409         UART_TX_dut/\Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.644  */95.867        */0.392         UART_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.587  */95.890        */0.406         UART_RX_dut/stp_dut/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.565  */96.332        */0.427         UART_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.442        */0.379         CLK_DIV_TX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.452        */0.378         CLK_DIV_TX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.452        */0.378         CLK_DIV_TX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.455        */0.377         CLK_DIV_TX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */96.456        */0.378         CLK_DIV_TX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.462        */0.374         CLK_DIV_TX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.464        */0.379         CLK_DIV_TX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.465        */0.379         CLK_DIV_TX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.465        */0.379         CLK_DIV_TX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.626  */96.466        */0.376         CLK_DIV_TX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.469        */0.373         CLK_DIV_TX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.469        */0.378         CLK_DIV_TX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.475        */0.377         CLK_DIV_TX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.485        */0.374         CLK_DIV_TX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.626  */96.486        */0.376         CLK_DIV_TX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.488        */0.374         CLK_DIV_TX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  96.614/*        0.286/*         UART_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  */96.656        */0.371         CLK_DIV_TX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */96.673        */0.373         CLK_DIV_RX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.570  */96.697        */0.422         UART_RX_dut/dut_sample/out_next_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */96.716        */0.376         CLK_DIV_RX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */96.720        */0.376         CLK_DIV_RX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */96.723        */0.376         CLK_DIV_RX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */96.730        */0.374         CLK_DIV_RX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */96.731        */0.374         CLK_DIV_RX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */96.732        */0.374         CLK_DIV_RX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.734        */0.373         CLK_DIV_RX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */96.735        */0.373         CLK_DIV_RX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.736        */0.373         CLK_DIV_RX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */96.736        */0.373         CLK_DIV_RX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.737        */0.373         CLK_DIV_RX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */96.738        */0.373         CLK_DIV_RX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.740        */0.372         CLK_DIV_RX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.743        */0.372         CLK_DIV_RX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */96.745        */0.372         CLK_DIV_RX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.611  */96.745        */0.390         CLK_DIV_TX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */96.747        */0.372         CLK_DIV_RX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */96.769        */0.383         CLK_DIV_TX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */96.794        */0.378         CLK_DIV_TX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */96.808        */0.378         CLK_DIV_TX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */96.824        */0.371         CLK_DIV_RX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */96.826        */0.373         CLK_DIV_TX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */96.828        */0.381         CLK_DIV_RX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.859        */0.379         CLK_DIV_RX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */96.867        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */96.908        */0.371         CLK_DIV_RX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */96.930        */0.378         CLK_DIV_TX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */96.941        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.627  */96.943        */0.376         CLK_DIV_TX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.627  */96.943        */0.376         CLK_DIV_TX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  */96.954        */0.372         CLK_DIV_TX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.955        */0.372         CLK_DIV_TX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.955        */0.372         CLK_DIV_TX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */96.958        */0.372         CLK_DIV_TX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  */96.990        */0.400         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.592  */96.993        */0.402         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.627  */97.006        */0.386         CLK_DIV_RX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.565  */97.011        */0.429         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.567  */97.019        */0.427         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */97.027        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.569  */97.030        */0.425         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.565  */97.032        */0.428         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */97.033        */0.398         UART_RX_dut/dut_sample/out_next_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */97.047        */0.380         CLK_DIV_RX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */97.059        */0.369         CLK_DIV_RX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */97.061        */0.414         UART_RX_dut/dut_sample/out_next_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */97.061        */0.375         CLK_DIV_TX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */97.068        */0.373         CLK_DIV_TX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */97.073        */0.373         CLK_DIV_TX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */97.078        */0.372         CLK_DIV_TX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */97.081        */0.372         CLK_DIV_TX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */97.082        */0.372         CLK_DIV_TX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */97.084        */0.371         CLK_DIV_TX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */97.086        */0.371         CLK_DIV_TX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */97.101        */0.373         CLK_DIV_RX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */97.101        */0.373         CLK_DIV_RX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */97.103        */0.370         CLK_DIV_RX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  97.104/*        0.302/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */97.112        */0.371         CLK_DIV_RX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */97.112        */0.371         CLK_DIV_RX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */97.112        */0.371         CLK_DIV_RX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */97.113        */0.371         CLK_DIV_RX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */97.115        */0.370         CLK_DIV_RX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */97.116        */0.370         CLK_DIV_RX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  97.117/*        0.299/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */97.128        */0.373         CLK_DIV_RX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  */97.130        */0.373         CLK_DIV_RX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  */97.131        */0.372         CLK_DIV_RX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */97.132        */0.372         CLK_DIV_RX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.602  */97.133        */0.392         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */97.139        */0.371         CLK_DIV_RX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */97.147        */0.370         CLK_DIV_RX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */97.147        */0.370         CLK_DIV_RX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  97.232/*        0.270/*         UART_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */97.398        */0.395         CLK_DIV_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.411        */0.397         CLK_DIV_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  97.582/*        0.283/*         CLK_DIV_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  97.660/*        0.243/*         CLK_DIV_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  97.714/*        0.296/*         CLK_DIV_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */97.716        */0.383         CLK_DIV_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.366  */98.226        */0.574         Reg_file_dut/\reg_file_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	100.669  98.376/*        0.367/*         UART_TX_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.669  98.377/*        0.367/*         UART_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.669  98.377/*        0.367/*         UART_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.669  98.377/*        0.367/*         UART_TX_dut/\Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.669  98.377/*        0.367/*         pulse_gen_dut/out_reg/RN    1
@(R)->SCAN_CLK(R)	100.669  98.377/*        0.367/*         UART_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.669  98.378/*        0.367/*         pulse_gen_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	100.669  98.382/*        0.367/*         UART_TX_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.384/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.667  98.385/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.667  98.385/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.388/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.667  98.389/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.394        */0.389         pulse_gen_dut/out_reg/D    1
@(R)->SCAN_CLK(R)	100.685  98.394/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.394/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.394/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.394/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.395/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.684  98.395/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.667  98.395/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.684  98.396/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.396/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.396/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.396/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.396/*        0.367/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.396/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.684  98.397/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.400/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.403/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.404/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.405/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.405/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.405/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.406/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.406/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	100.668  98.411/*        0.367/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	100.680  98.415/*        0.335/*         CLK_DIV_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.680  98.415/*        0.335/*         CLK_DIV_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.680  98.415/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.680  98.416/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.417/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.680  98.417/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.417/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.420/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.685  98.420/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.421/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.421/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.421/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.427/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.428/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.433/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.434/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.442/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.677  98.442/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.442/*        0.335/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.681  98.444/*        0.335/*         CLK_DIV_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.445/*        0.335/*         CLK_DIV_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.445/*        0.335/*         CLK_DIV_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.686  98.450/*        0.335/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.474        */0.489         Reg_file_dut/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.481  */98.516        */0.512         UART_RX_dut/deser_dut/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.533        */0.412         pulse_gen_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.544        */0.538         Reg_file_dut/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  */98.558        */0.406         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.226  */98.566        */0.712         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.573        */0.401         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.582        */0.401         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.585        */0.401         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.524  */98.598        */0.512         UART_TX_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.232  */98.662        */0.706         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.476  */98.672        */0.517         UART_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.677        */0.525         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.427  */98.679        */0.498         SYS_CTRL_dut/\Addr_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.683        */0.491         Data_Sync_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.416  */98.688        */0.507         Reg_file_dut/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.693        */0.492         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.694        */0.487         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.233  */98.704        */0.704         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.483  */98.704        */0.512         UART_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.706        */0.534         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.234  */98.707        */0.704         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.707        */0.506         UART_TX_dut/\Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.709        */0.508         UART_RX_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.439  */98.714        */0.485         SYS_CTRL_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.235  */98.714        */0.703         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.231  */98.715        */0.707         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.236  */98.718        */0.702         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.528  */98.719        */0.506         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.508  */98.720        */0.526         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.236  */98.722        */0.702         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.725        */0.506         UART_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.428  */98.728        */0.501         Data_Sync_dut/pulse_gen_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.440  */98.736        */0.554         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.738        */0.509         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.749        */0.520         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.524  */98.750        */0.489         CLK_DIV_TX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.751        */0.520         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.753        */0.494         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.755        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.756        */0.490         CLK_DIV_TX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.759        */0.542         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.760        */0.507         pulse_gen_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.488  */98.761        */0.506         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.762        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.765        */0.493         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.765        */0.493         SYS_CTRL_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.765        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.766        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.767        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.767        */0.548         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.529  */98.767        */0.486         CLK_DIV_RX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.767        */0.525         UART_TX_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.767        */0.486         CLK_DIV_RX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.768        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.769        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.429  */98.769        */0.492         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.446  */98.770        */0.548         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.770        */0.485         CLK_DIV_RX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.770        */0.485         CLK_DIV_RX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.770        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.435  */98.771        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.518  */98.771        */0.517         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.771        */0.485         CLK_DIV_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.771        */0.492         Reg_file_dut/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.771        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.772        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.772        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.528  */98.772        */0.485         CLK_DIV_TX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.772        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.773        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.535  */98.773        */0.484         CLK_DIV_RX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.536  */98.773        */0.484         CLK_DIV_RX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.773        */0.491         Data_Sync_dut/\SYNC_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.773        */0.491         SYS_CTRL_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.773        */0.484         CLK_DIV_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.774        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.479  */98.774        */0.515         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.774        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.774        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.774        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.434  */98.775        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.535  */98.775        */0.484         CLK_DIV_RX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.776        */0.490         CLK_DIV_TX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.776        */0.490         Data_Sync_dut/\SYNC_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.776        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.776        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.776        */0.490         Data_Sync_dut/\SYNC_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.777        */0.490         Data_Sync_dut/\SYNC_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.521  */98.777        */0.515         UART_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.778        */0.490         Data_Sync_dut/\SYNC_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.778        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.778        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.536  */98.778        */0.483         CLK_DIV_RX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.778        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.779        */0.486         CLK_DIV_TX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.779        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.779        */0.486         Reg_file_dut/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.779        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.779        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.779        */0.490         Data_Sync_dut/\SYNC_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.779        */0.483         CLK_DIV_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.779        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.780        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.780        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.780        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.780        */0.484         CLK_DIV_TX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.529  */98.781        */0.484         CLK_DIV_TX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.781        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.781        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.435  */98.781        */0.490         Reg_file_dut/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.521  */98.782        */0.515         UART_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.782        */0.483         CLK_DIV_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.782        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.782        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.782        */0.483         CLK_DIV_RX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.782        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.782        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.782        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.782        */0.483         CLK_DIV_TX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.783        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.783        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.429  */98.783        */0.490         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.783        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.479  */98.783        */0.513         UART_RX_dut/deser_dut/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.783        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.783        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.783        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.783        */0.482         CLK_DIV_RX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.783        */0.488         CLK_DIV_TX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.783        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.783        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.783        */0.484         CLK_DIV_RX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.783        */0.482         CLK_DIV_RX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.783        */0.482         CLK_DIV_RX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.783        */0.484         CLK_DIV_RX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.440  */98.783        */0.489         Data_Sync_dut/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.783        */0.484         CLK_DIV_RX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.480  */98.783        */0.446         Reg_file_dut/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.783        */0.482         CLK_DIV_RX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.784        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.480  */98.784        */0.513         UART_RX_dut/stp_dut/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.784        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.784        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.430  */98.784        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.479  */98.784        */0.513         UART_RX_dut/dut_sample/out_next_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.784        */0.488         CLK_DIV_TX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.784        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.785        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.785        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.785        */0.483         CLK_DIV_TX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.785        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.785        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.785        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.785        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.785        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.785        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.785        */0.482         CLK_DIV_RX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.785        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.785        */0.486         Reg_file_dut/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.785        */0.483         CLK_DIV_TX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.785        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.785        */0.488         CLK_DIV_TX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.785        */0.483         CLK_DIV_TX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.786        */0.483         CLK_DIV_RX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.786        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.786        */0.483         CLK_DIV_TX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.786        */0.488         CLK_DIV_TX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.786        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.786        */0.488         CLK_DIV_TX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.786        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.786        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.786        */0.483         CLK_DIV_TX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.786        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.479  */98.786        */0.512         UART_RX_dut/deser_dut/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.435  */98.786        */0.489         SYS_CTRL_dut/flag_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.787        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.787        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.787        */0.486         Rst_Sync_D1_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.787        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.787        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.787        */0.487         CLK_DIV_TX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.787        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.787        */0.482         CLK_DIV_TX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.787        */0.485         Reg_file_dut/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.787        */0.482         CLK_DIV_RX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.787        */0.482         CLK_DIV_TX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.464  */98.787        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.788        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.788        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.788        */0.483         CLK_DIV_RX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.788        */0.487         CLK_DIV_TX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.788        */0.483         CLK_DIV_RX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.788        */0.482         CLK_DIV_RX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.788        */0.483         CLK_DIV_TX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.788        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.788        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.789        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.789        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.789        */0.485         Reg_file_dut/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.789        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.789        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.789        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.539  */98.790        */0.481         CLK_DIV_RX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.790        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.790        */0.482         CLK_DIV_TX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.790        */0.487         CLK_DIV_TX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.790        */0.483         CLK_DIV_RX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.790        */0.484         Reg_file_dut/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.790        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.464  */98.790        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.790        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.790        */0.487         CLK_DIV_TX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.791        */0.481         CLK_DIV_RX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.791        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.791        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.791        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.791        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.791        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.791        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.791        */0.485         Reg_file_dut/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.791        */0.488         SYS_CTRL_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.464  */98.792        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.792        */0.484         Reg_file_dut/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.792        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.792        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.792        */0.482         CLK_DIV_TX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.792        */0.488         Reg_file_dut/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.465  */98.792        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.792        */0.482         CLK_DIV_RX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.792        */0.482         CLK_DIV_RX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.792        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.792        */0.485         Reg_file_dut/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.793        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.793        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.793        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.793        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.793        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.793        */0.485         Reg_file_dut/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.793        */0.482         CLK_DIV_RX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.793        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.793        */0.486         CLK_DIV_TX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.793        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.794        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.794        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.794        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.794        */0.484         Reg_file_dut/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.794        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.794        */0.481         CLK_DIV_TX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.794        */0.482         CLK_DIV_TX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.794        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.795        */0.488         SYS_CTRL_dut/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.795        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.795        */0.482         CLK_DIV_RX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.539  */98.795        */0.480         CLK_DIV_RX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.439  */98.795        */0.486         Reg_file_dut/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.795        */0.485         Reg_file_dut/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.795        */0.483         Reg_file_dut/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.795        */0.481         CLK_DIV_TX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.796        */0.486         CLK_DIV_TX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.539  */98.796        */0.482         CLK_DIV_RX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.796        */0.484         Reg_file_dut/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.796        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.540  */98.796        */0.480         CLK_DIV_RX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.796        */0.485         Reg_file_dut/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.482  */98.797        */0.510         UART_RX_dut/deser_dut/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.797        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.797        */0.484         Reg_file_dut/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.439  */98.798        */0.488         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.798        */0.483         Reg_file_dut/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.798        */0.481         CLK_DIV_RX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.798        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.798        */0.483         Reg_file_dut/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.798        */0.488         Reg_file_dut/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.798        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.435  */98.799        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.799        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.799        */0.483         Reg_file_dut/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.799        */0.483         Reg_file_dut/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.800        */0.513         ALU_dut/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.800        */0.483         Reg_file_dut/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.800        */0.483         Reg_file_dut/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.484  */98.800        */0.510         UART_RX_dut/deser_dut/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.800        */0.483         Reg_file_dut/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.800        */0.486         Reg_file_dut/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.800        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.801        */0.483         Reg_file_dut/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.439  */98.801        */0.487         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.801        */0.483         Reg_file_dut/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.801        */0.483         Reg_file_dut/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.801        */0.485         Reg_file_dut/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.801        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.483  */98.802        */0.510         UART_RX_dut/deser_dut/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.802        */0.485         Reg_file_dut/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.802        */0.483         Reg_file_dut/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.802        */0.482         Reg_file_dut/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.435  */98.802        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.803        */0.481         CLK_DIV_TX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.803        */0.486         Reg_file_dut/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.803        */0.485         Reg_file_dut/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.803        */0.483         Reg_file_dut/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.803        */0.484         Reg_file_dut/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.482  */98.803        */0.509         UART_RX_dut/deser_dut/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.804        */0.485         CLK_DIV_TX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.804        */0.485         Reg_file_dut/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.484  */98.804        */0.509         UART_RX_dut/srt_dut/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.484  */98.804        */0.510         UART_RX_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.804        */0.482         Reg_file_dut/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.545  */98.804        */0.384         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.805        */0.483         Reg_file_dut/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.805        */0.485         Reg_file_dut/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.805        */0.485         Reg_file_dut/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.805        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.447  */98.805        */0.487         Reg_file_dut/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.525  */98.805        */0.510         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.805        */0.482         Reg_file_dut/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.806        */0.485         Reg_file_dut/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.483  */98.806        */0.509         UART_RX_dut/deser_dut/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.806        */0.485         Reg_file_dut/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.806        */0.482         Reg_file_dut/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.536  */98.806        */0.479         CLK_DIV_TX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.806        */0.482         Reg_file_dut/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.807        */0.482         Reg_file_dut/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.807        */0.482         Reg_file_dut/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.807        */0.482         Reg_file_dut/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.807        */0.482         Reg_file_dut/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.536  */98.808        */0.479         CLK_DIV_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.808        */0.485         Reg_file_dut/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.808        */0.482         Reg_file_dut/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.808        */0.483         Reg_file_dut/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.808        */0.482         Reg_file_dut/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.808        */0.482         Reg_file_dut/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.808        */0.481         Reg_file_dut/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.809        */0.484         CLK_DIV_TX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.809        */0.482         CLK_DIV_TX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.809        */0.485         Reg_file_dut/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.809        */0.482         Reg_file_dut/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.809        */0.482         Reg_file_dut/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.809        */0.481         Reg_file_dut/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.809        */0.484         Reg_file_dut/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.809        */0.484         Reg_file_dut/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.809        */0.482         Reg_file_dut/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.810        */0.482         Reg_file_dut/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.810        */0.482         Reg_file_dut/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.810        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.810        */0.482         Reg_file_dut/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.810        */0.485         Reg_file_dut/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.810        */0.508         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.810        */0.482         CLK_DIV_TX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.542  */98.810        */0.478         CLK_DIV_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.810        */0.484         Reg_file_dut/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.810        */0.508         UART_RX_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.811        */0.485         Reg_file_dut/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.811        */0.482         Reg_file_dut/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.440  */98.811        */0.485         Reg_file_dut/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.811        */0.482         Reg_file_dut/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.541  */98.812        */0.478         CLK_DIV_RX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.812        */0.508         UART_RX_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.812        */0.482         Reg_file_dut/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */98.812        */0.509         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.812        */0.481         Reg_file_dut/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.812        */0.481         Reg_file_dut/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.813        */0.484         Reg_file_dut/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.813        */0.482         Reg_file_dut/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.813        */0.481         Reg_file_dut/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.813        */0.484         Reg_file_dut/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.813        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.814        */0.481         Reg_file_dut/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.535  */98.814        */0.479         CLK_DIV_RX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.814        */0.484         Data_Sync_dut/\SYNC_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.464  */98.814        */0.481         Reg_file_dut/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.814        */0.481         Reg_file_dut/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.814        */0.484         Reg_file_dut/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.814        */0.485         Reg_file_dut/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.484  */98.815        */0.507         UART_RX_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.451  */98.815        */0.484         Reg_file_dut/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.815        */0.481         Reg_file_dut/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.815        */0.484         SYS_CTRL_dut/\Addr_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.815        */0.481         Reg_file_dut/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.452  */98.815        */0.484         Reg_file_dut/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.460  */98.815        */0.481         Reg_file_dut/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.461  */98.815        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.815        */0.484         Reg_file_dut/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.503  */98.815        */0.433         Reg_file_dut/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.816        */0.481         Reg_file_dut/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.486  */98.816        */0.507         UART_RX_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.816        */0.485         Reg_file_dut/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.464  */98.816        */0.481         Reg_file_dut/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.816        */0.481         Reg_file_dut/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.441  */98.817        */0.485         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.817        */0.478         CLK_DIV_TX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.542  */98.817        */0.478         CLK_DIV_RX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.437  */98.817        */0.484         Reg_file_dut/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.817        */0.483         Reg_file_dut/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.486  */98.818        */0.507         UART_RX_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.818        */0.484         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.441  */98.818        */0.484         SYS_CTRL_dut/\Addr_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.818        */0.484         Data_Sync_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.535  */98.818        */0.478         CLK_DIV_RX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.818        */0.485         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.456  */98.818        */0.511         ALU_dut/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.527  */98.820        */0.508         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.821        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.487  */98.821        */0.507         UART_RX_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.462  */98.822        */0.482         Reg_file_dut/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.822        */0.482         SYS_CTRL_dut/\Addr_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.822        */0.484         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.442  */98.823        */0.484         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.825        */0.510         ALU_dut/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.825        */0.482         Reg_file_dut/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.441  */98.826        */0.483         SYS_CTRL_dut/\Addr_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.826        */0.509         ALU_dut/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.826        */0.509         ALU_dut/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.826        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.826        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.463  */98.827        */0.481         Reg_file_dut/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.443  */98.827        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.828        */0.507         pulse_gen_dut/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.829        */0.488         Reg_file_dut/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.548  */98.829        */0.379         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.529  */98.829        */0.507         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.829        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.442  */98.829        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.442  */98.829        */0.482         SYS_CTRL_dut/\Addr_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.830        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.830        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.445  */98.830        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.454  */98.831        */0.481         SYS_CTRL_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.443  */98.831        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.832        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.529  */98.833        */0.506         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.443  */98.833        */0.482         SYS_CTRL_dut/\Addr_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.482  */98.833        */0.511         UART_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.834        */0.508         ALU_dut/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.834        */0.508         ALU_dut/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.834        */0.508         ALU_dut/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.834        */0.508         ALU_dut/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.447  */98.834        */0.482         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.447  */98.835        */0.482         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.529  */98.835        */0.506         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.836        */0.508         ALU_dut/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.453  */98.837        */0.482         SYS_CTRL_dut/\Addr_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.458  */98.837        */0.508         ALU_dut/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.838        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.457  */98.838        */0.508         ALU_dut/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.488  */98.838        */0.504         UART_RX_dut/dut_sample/out_next_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.447  */98.840        */0.481         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.840        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.524  */98.841        */0.476         Rst_Sync_D2_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.550  */98.843        */0.377         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.489  */98.843        */0.503         UART_RX_dut/dut_sample/out_next_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.844        */0.504         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.459  */98.844        */0.507         ALU_dut/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.449  */98.846        */0.480         Data_Sync_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.847        */0.504         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.540  */98.848        */0.476         CLK_DIV_RX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.472  */98.848        */0.473         Rst_Sync_D1_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.850        */0.503         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.852        */0.503         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.552  */98.856        */0.375         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.479  */98.862        */0.447         Reg_file_dut/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.874        */0.484         Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.477  */98.886        */0.449         Reg_file_dut/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  */98.891        */0.406         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.498  */98.899        */0.441         Reg_file_dut/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.499  */98.901        */0.441         Reg_file_dut/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.903        */0.427         Reg_file_dut/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.530  */98.916        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.489  */98.919        */0.448         Reg_file_dut/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.492  */98.928        */0.447         Reg_file_dut/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.450  */98.933        */0.518         ALU_dut/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.493  */98.934        */0.447         Reg_file_dut/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.480  */98.939        */0.446         Reg_file_dut/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.944        */0.397         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  */98.946        */0.371         Rst_Sync_D2_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.494  */98.947        */0.443         Reg_file_dut/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */98.956        */0.395         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */98.959        */0.395         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */98.961        */0.394         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.992        */0.402         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.996        */0.401         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.549  */99.001        */0.416         ALU_dut/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.441  */99.003        */0.484         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */99.012        */0.399         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	100.587  99.016/*        0.341/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */99.018        */0.397         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */99.019        */0.503         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.557  */99.030        */0.410         ALU_dut/\ALU_OUT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	100.627  99.154/*        0.367/*         UART_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.678  99.156/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.156/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.157/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.678  99.157/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.157/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.158/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.159/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.159/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.160/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.161/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.162/*        0.367/*         UART_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.162/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.162/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.162/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.162/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.685  99.163/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.685  99.163/*        0.335/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.685  99.163/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.685  99.163/*        0.335/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.685  99.163/*        0.335/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.164/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.164/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.164/*        0.367/*         UART_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.165/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.166/*        0.367/*         UART_RX_dut/stp_dut/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.626  99.166/*        0.367/*         UART_RX_dut/srt_dut/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.677  99.167/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.167/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.167/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.168/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.168/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.169/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.170/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.170/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.171/*        0.367/*         UART_RX_dut/\out_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.171/*        0.367/*         UART_RX_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.171/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.676  99.171/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.172/*        0.337/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.677  99.172/*        0.337/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.172/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.626  99.173/*        0.367/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.175/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.680  99.175/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.625  99.176/*        0.367/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.177/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.177/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.178/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.658  99.184/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.184/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.185/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.185/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.185/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.188/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.211/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.678  99.221/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.222/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.222/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.222/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.222/*        0.336/*         CLK_DIV_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.223/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.679  99.223/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.657  99.223/*        0.337/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.657  99.223/*        0.337/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.656  99.223/*        0.337/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.665  99.232/*        0.329/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.665  99.232/*        0.329/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.665  99.232/*        0.329/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.665  99.232/*        0.329/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.665  99.232/*        0.329/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.620  99.913/*        0.373/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.628  99.920/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.630  99.920/*        0.363/*         UART_RX_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.630  99.921/*        0.363/*         UART_RX_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.629  99.921/*        0.363/*         UART_RX_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.631  99.921/*        0.363/*         UART_RX_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.631  99.921/*        0.363/*         UART_RX_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.631  99.921/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.631  99.921/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.631  99.922/*        0.363/*         UART_RX_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.629  99.922/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.629  99.923/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.629  99.923/*        0.363/*         UART_RX_dut/dut_sample/out_next_2_reg/RN    1
@(R)->SCAN_CLK(R)	100.629  99.923/*        0.363/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.630  99.923/*        0.363/*         UART_RX_dut/dut_sample/out_next_3_reg/RN    1
@(R)->SCAN_CLK(R)	100.629  99.923/*        0.363/*         UART_RX_dut/dut_sample/out_next_1_reg/RN    1
@(R)->SCAN_CLK(R)	100.703  100.393/*       0.297/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.709  100.399/*       0.291/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.471  */100.470       */0.464         Data_Sync_dut/\SYNC_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.476  */100.476       */0.463         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI    1
@(R)->SCAN_CLK(R)	100.482  */100.482       */0.462         Reg_file_dut/\reg_file_reg[11][5] /SI    1
@(R)->SCAN_CLK(R)	100.547  */100.547       */0.488         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	100.587  */100.586       */0.378         ALU_dut/\ALU_OUT_reg[0] /SI    1
