$date
	Sun Oct 23 06:25:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#107280
b11010 !
1"
#107282
b11010 &
b11010 %
1$
#107283
0"
#107286
b1101 &
b1101 %
#107290
b101000 &
b101000 %
#107294
b10100 &
b10100 %
#107298
b1010 &
b1010 %
#107302
b101 &
b101 %
#107306
b10000 &
b10000 %
#107310
b1000 &
b1000 %
#107314
b100 &
b100 %
#107318
b10 &
b10 %
#107322
b1 &
b1 %
1#
#107326
b0 &
0#
b0 %
0$
#1021185
b10101 !
1"
#1021186
b10101 &
b10101 %
1$
#1021187
0"
#1021190
b1000000 &
b1000000 %
#1021194
b100000 &
b100000 %
#1021198
b10000 &
b10000 %
#1021202
b1000 &
b1000 %
#1021206
b100 &
b100 %
#1021210
b10 &
b10 %
#1021214
b1 &
1#
b1 %
#1021218
b0 &
b0 %
0#
0$
#2096194
b10001 &
b10001 %
1$
b10001 !
1"
#2096195
0"
#2096198
b110100 &
b110100 %
#2096202
b11010 &
b11010 %
#2096206
b1101 &
b1101 %
#2096210
b101000 &
b101000 %
#2096214
b10100 &
b10100 %
#2096218
b1010 &
b1010 %
#2096222
b101 &
b101 %
#2096226
b10000 &
b10000 %
#2096230
b1000 &
b1000 %
#2096234
b100 &
b100 %
#2096238
b10 &
b10 %
#2096242
b1 &
b1 %
1#
#2096246
b0 &
0#
b0 %
0$
#4500012
