ARM GAS  /tmp/ccZm17j6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc2;
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_dac1;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccZm17j6.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f4xx_hal_msp.c **** /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void
  67:Core/Src/stm32f4xx_hal_msp.c **** HAL_MspInit(void) {
  29              		.loc 1 67 19 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 72 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 72 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 72 3 view .LVU3
ARM GAS  /tmp/ccZm17j6.s 			page 3


  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 72 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 73 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 73 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 73 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 75 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 82 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE235:
  88              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_ADC_MspInit
  91              		.syntax unified
ARM GAS  /tmp/ccZm17j6.s 			page 4


  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	HAL_ADC_MspInit:
  97              	.LVL1:
  98              	.LFB236:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void 
  92:Core/Src/stm32f4xx_hal_msp.c **** HAL_ADC_MspInit(ADC_HandleTypeDef* hadc) {
  99              		.loc 1 92 42 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 40
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 92 42 is_stmt 0 view .LVU16
 104 0000 70B5     		push	{r4, r5, r6, lr}
 105              		.cfi_def_cfa_offset 16
 106              		.cfi_offset 4, -16
 107              		.cfi_offset 5, -12
 108              		.cfi_offset 6, -8
 109              		.cfi_offset 14, -4
 110 0002 8AB0     		sub	sp, sp, #40
 111              		.cfi_def_cfa_offset 56
 112 0004 0446     		mov	r4, r0
  93:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
 113              		.loc 1 93 5 is_stmt 1 view .LVU17
 114              		.loc 1 93 22 is_stmt 0 view .LVU18
 115 0006 0023     		movs	r3, #0
 116 0008 0593     		str	r3, [sp, #20]
 117 000a 0693     		str	r3, [sp, #24]
 118 000c 0793     		str	r3, [sp, #28]
 119 000e 0893     		str	r3, [sp, #32]
 120 0010 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****     if(hadc->Instance==ADC1) {
 121              		.loc 1 94 5 is_stmt 1 view .LVU19
 122              		.loc 1 94 12 is_stmt 0 view .LVU20
 123 0012 0368     		ldr	r3, [r0]
 124              		.loc 1 94 7 view .LVU21
 125 0014 474A     		ldr	r2, .L13
 126 0016 9342     		cmp	r3, r2
 127 0018 04D0     		beq	.L10
  95:Core/Src/stm32f4xx_hal_msp.c ****         /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****         PA0-WKUP     ------> ADC1_IN0
 100:Core/Src/stm32f4xx_hal_msp.c ****         */
 101:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pin  = GPIO_PIN_0;
 102:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccZm17j6.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****         /* ADC1 DMA Init */
 107:Core/Src/stm32f4xx_hal_msp.c ****         /* ADC1 Init */
 108:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Instance = DMA2_Stream0;
 109:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Channel             = DMA_CHANNEL_0;
 110:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 111:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphInc           = DMA_PINC_DISABLE;
 112:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemInc              = DMA_MINC_ENABLE;
 113:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 114:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 115:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Mode                = DMA_CIRCULAR;
 116:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Priority            = DMA_PRIORITY_LOW;
 117:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 118:Core/Src/stm32f4xx_hal_msp.c ****         if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 119:Core/Src/stm32f4xx_hal_msp.c ****           Error_Handler();
 120:Core/Src/stm32f4xx_hal_msp.c ****         }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc1);
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****         /* ADC1 interrupt Init */
 125:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 126:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_EnableIRQ(ADC_IRQn);
 127:Core/Src/stm32f4xx_hal_msp.c ****     }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     else if(hadc->Instance==ADC2) {
 128              		.loc 1 129 10 is_stmt 1 view .LVU22
 129              		.loc 1 129 12 is_stmt 0 view .LVU23
 130 001a 474A     		ldr	r2, .L13+4
 131 001c 9342     		cmp	r3, r2
 132 001e 45D0     		beq	.L11
 133              	.LVL2:
 134              	.L5:
 130:Core/Src/stm32f4xx_hal_msp.c ****         /* Peripheral clock enable */
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_ADC2_CLK_ENABLE();
 132:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 133:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****         PC4     ------> ADC2_IN14
 135:Core/Src/stm32f4xx_hal_msp.c ****         PC5     ------> ADC2_IN15
 136:Core/Src/stm32f4xx_hal_msp.c ****         */
 137:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pin  = GPIO_PIN_4|GPIO_PIN_5;
 138:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 139:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 140:Core/Src/stm32f4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Instance = DMA2_Stream2;
 143:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 144:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 145:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 146:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 147:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 148:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 149:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Mode = DMA_CIRCULAR;
 150:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 151:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 152:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 153:Core/Src/stm32f4xx_hal_msp.c ****         HAL_DMA_Init(&hdma_adc2);
 154:Core/Src/stm32f4xx_hal_msp.c ****         
ARM GAS  /tmp/ccZm17j6.s 			page 6


 155:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc2);
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****         /* ADC2 interrupt Init */
 158:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 159:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_EnableIRQ(ADC_IRQn);
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 161:Core/Src/stm32f4xx_hal_msp.c **** }
 135              		.loc 1 161 1 view .LVU24
 136 0020 0AB0     		add	sp, sp, #40
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 16
 139              		@ sp needed
 140 0022 70BD     		pop	{r4, r5, r6, pc}
 141              	.LVL3:
 142              	.L10:
 143              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 144              		.loc 1 96 9 is_stmt 1 view .LVU25
 145              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 96 9 view .LVU26
 147 0024 0025     		movs	r5, #0
 148 0026 0195     		str	r5, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 96 9 view .LVU27
 150 0028 444B     		ldr	r3, .L13+8
 151 002a 5A6C     		ldr	r2, [r3, #68]
 152 002c 42F48072 		orr	r2, r2, #256
 153 0030 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 154              		.loc 1 96 9 view .LVU28
 155 0032 5A6C     		ldr	r2, [r3, #68]
 156 0034 02F48072 		and	r2, r2, #256
 157 0038 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 158              		.loc 1 96 9 view .LVU29
 159 003a 019A     		ldr	r2, [sp, #4]
 160              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 161              		.loc 1 96 9 view .LVU30
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
 162              		.loc 1 97 9 view .LVU31
 163              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
 164              		.loc 1 97 9 view .LVU32
 165 003c 0295     		str	r5, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
 166              		.loc 1 97 9 view .LVU33
 167 003e 1A6B     		ldr	r2, [r3, #48]
 168 0040 42F00102 		orr	r2, r2, #1
 169 0044 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
 170              		.loc 1 97 9 view .LVU34
 171 0046 1B6B     		ldr	r3, [r3, #48]
 172 0048 03F00103 		and	r3, r3, #1
 173 004c 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccZm17j6.s 			page 7


 174              		.loc 1 97 9 view .LVU35
 175 004e 029B     		ldr	r3, [sp, #8]
 176              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC1 GPIO Configuration
 177              		.loc 1 97 9 view .LVU36
 101:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 101 9 view .LVU37
 101:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 179              		.loc 1 101 30 is_stmt 0 view .LVU38
 180 0050 0123     		movs	r3, #1
 181 0052 0593     		str	r3, [sp, #20]
 102:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 102 9 is_stmt 1 view .LVU39
 102:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 102 30 is_stmt 0 view .LVU40
 184 0054 0323     		movs	r3, #3
 185 0056 0693     		str	r3, [sp, #24]
 103:Core/Src/stm32f4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 103 9 is_stmt 1 view .LVU41
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 187              		.loc 1 104 9 view .LVU42
 188 0058 05A9     		add	r1, sp, #20
 189 005a 3948     		ldr	r0, .L13+12
 190              	.LVL4:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 191              		.loc 1 104 9 is_stmt 0 view .LVU43
 192 005c FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL5:
 108:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Channel             = DMA_CHANNEL_0;
 194              		.loc 1 108 9 is_stmt 1 view .LVU44
 108:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Channel             = DMA_CHANNEL_0;
 195              		.loc 1 108 28 is_stmt 0 view .LVU45
 196 0060 3848     		ldr	r0, .L13+16
 197 0062 394B     		ldr	r3, .L13+20
 198 0064 0360     		str	r3, [r0]
 109:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 199              		.loc 1 109 9 is_stmt 1 view .LVU46
 109:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 200              		.loc 1 109 44 is_stmt 0 view .LVU47
 201 0066 4560     		str	r5, [r0, #4]
 110:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphInc           = DMA_PINC_DISABLE;
 202              		.loc 1 110 9 is_stmt 1 view .LVU48
 110:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphInc           = DMA_PINC_DISABLE;
 203              		.loc 1 110 44 is_stmt 0 view .LVU49
 204 0068 8560     		str	r5, [r0, #8]
 111:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemInc              = DMA_MINC_ENABLE;
 205              		.loc 1 111 9 is_stmt 1 view .LVU50
 111:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemInc              = DMA_MINC_ENABLE;
 206              		.loc 1 111 44 is_stmt 0 view .LVU51
 207 006a C560     		str	r5, [r0, #12]
 112:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 208              		.loc 1 112 9 is_stmt 1 view .LVU52
 112:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 209              		.loc 1 112 44 is_stmt 0 view .LVU53
 210 006c 4FF48063 		mov	r3, #1024
 211 0070 0361     		str	r3, [r0, #16]
 113:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
ARM GAS  /tmp/ccZm17j6.s 			page 8


 212              		.loc 1 113 9 is_stmt 1 view .LVU54
 113:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 213              		.loc 1 113 44 is_stmt 0 view .LVU55
 214 0072 4FF40063 		mov	r3, #2048
 215 0076 4361     		str	r3, [r0, #20]
 114:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Mode                = DMA_CIRCULAR;
 216              		.loc 1 114 9 is_stmt 1 view .LVU56
 114:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Mode                = DMA_CIRCULAR;
 217              		.loc 1 114 44 is_stmt 0 view .LVU57
 218 0078 4FF40053 		mov	r3, #8192
 219 007c 8361     		str	r3, [r0, #24]
 115:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Priority            = DMA_PRIORITY_LOW;
 220              		.loc 1 115 9 is_stmt 1 view .LVU58
 115:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.Priority            = DMA_PRIORITY_LOW;
 221              		.loc 1 115 44 is_stmt 0 view .LVU59
 222 007e 4FF48073 		mov	r3, #256
 223 0082 C361     		str	r3, [r0, #28]
 116:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 224              		.loc 1 116 9 is_stmt 1 view .LVU60
 116:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc1.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 225              		.loc 1 116 44 is_stmt 0 view .LVU61
 226 0084 0562     		str	r5, [r0, #32]
 117:Core/Src/stm32f4xx_hal_msp.c ****         if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 227              		.loc 1 117 9 is_stmt 1 view .LVU62
 117:Core/Src/stm32f4xx_hal_msp.c ****         if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 228              		.loc 1 117 44 is_stmt 0 view .LVU63
 229 0086 4562     		str	r5, [r0, #36]
 118:Core/Src/stm32f4xx_hal_msp.c ****           Error_Handler();
 230              		.loc 1 118 9 is_stmt 1 view .LVU64
 118:Core/Src/stm32f4xx_hal_msp.c ****           Error_Handler();
 231              		.loc 1 118 13 is_stmt 0 view .LVU65
 232 0088 FFF7FEFF 		bl	HAL_DMA_Init
 233              	.LVL6:
 118:Core/Src/stm32f4xx_hal_msp.c ****           Error_Handler();
 234              		.loc 1 118 12 view .LVU66
 235 008c 58B9     		cbnz	r0, .L12
 236              	.L7:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 122 9 is_stmt 1 view .LVU67
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 122 9 view .LVU68
 239 008e 2D4B     		ldr	r3, .L13+16
 240 0090 A363     		str	r3, [r4, #56]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 122 9 view .LVU69
 242 0092 9C63     		str	r4, [r3, #56]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 122 9 view .LVU70
 125:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_EnableIRQ(ADC_IRQn);
 244              		.loc 1 125 9 view .LVU71
 245 0094 0022     		movs	r2, #0
 246 0096 1146     		mov	r1, r2
 247 0098 1220     		movs	r0, #18
 248 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 249              	.LVL7:
 126:Core/Src/stm32f4xx_hal_msp.c ****     }
 250              		.loc 1 126 9 view .LVU72
ARM GAS  /tmp/ccZm17j6.s 			page 9


 251 009e 1220     		movs	r0, #18
 252 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 253              	.LVL8:
 254 00a4 BCE7     		b	.L5
 255              	.L12:
 119:Core/Src/stm32f4xx_hal_msp.c ****         }
 256              		.loc 1 119 11 view .LVU73
 257 00a6 FFF7FEFF 		bl	Error_Handler
 258              	.LVL9:
 259 00aa F0E7     		b	.L7
 260              	.LVL10:
 261              	.L11:
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 262              		.loc 1 131 9 view .LVU74
 263              	.LBB6:
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 264              		.loc 1 131 9 view .LVU75
 265 00ac 0026     		movs	r6, #0
 266 00ae 0396     		str	r6, [sp, #12]
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 267              		.loc 1 131 9 view .LVU76
 268 00b0 224B     		ldr	r3, .L13+8
 269 00b2 5A6C     		ldr	r2, [r3, #68]
 270 00b4 42F40072 		orr	r2, r2, #512
 271 00b8 5A64     		str	r2, [r3, #68]
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 272              		.loc 1 131 9 view .LVU77
 273 00ba 5A6C     		ldr	r2, [r3, #68]
 274 00bc 02F40072 		and	r2, r2, #512
 275 00c0 0392     		str	r2, [sp, #12]
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 276              		.loc 1 131 9 view .LVU78
 277 00c2 039A     		ldr	r2, [sp, #12]
 278              	.LBE6:
 131:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 279              		.loc 1 131 9 view .LVU79
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 280              		.loc 1 132 9 view .LVU80
 281              	.LBB7:
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 282              		.loc 1 132 9 view .LVU81
 283 00c4 0496     		str	r6, [sp, #16]
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 284              		.loc 1 132 9 view .LVU82
 285 00c6 1A6B     		ldr	r2, [r3, #48]
 286 00c8 42F00402 		orr	r2, r2, #4
 287 00cc 1A63     		str	r2, [r3, #48]
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 288              		.loc 1 132 9 view .LVU83
 289 00ce 1B6B     		ldr	r3, [r3, #48]
 290 00d0 03F00403 		and	r3, r3, #4
 291 00d4 0493     		str	r3, [sp, #16]
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
 292              		.loc 1 132 9 view .LVU84
 293 00d6 049B     		ldr	r3, [sp, #16]
 294              	.LBE7:
 132:Core/Src/stm32f4xx_hal_msp.c ****         /**ADC2 GPIO Configuration
ARM GAS  /tmp/ccZm17j6.s 			page 10


 295              		.loc 1 132 9 view .LVU85
 137:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 296              		.loc 1 137 9 view .LVU86
 137:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 297              		.loc 1 137 30 is_stmt 0 view .LVU87
 298 00d8 3023     		movs	r3, #48
 299 00da 0593     		str	r3, [sp, #20]
 138:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 138 9 is_stmt 1 view .LVU88
 138:Core/Src/stm32f4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 138 30 is_stmt 0 view .LVU89
 302 00dc 0323     		movs	r3, #3
 303 00de 0693     		str	r3, [sp, #24]
 139:Core/Src/stm32f4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 304              		.loc 1 139 9 is_stmt 1 view .LVU90
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 305              		.loc 1 140 9 view .LVU91
 306 00e0 05A9     		add	r1, sp, #20
 307 00e2 1A48     		ldr	r0, .L13+24
 308              	.LVL11:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 309              		.loc 1 140 9 is_stmt 0 view .LVU92
 310 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 142:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 312              		.loc 1 142 9 is_stmt 1 view .LVU93
 142:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 313              		.loc 1 142 28 is_stmt 0 view .LVU94
 314 00e8 194D     		ldr	r5, .L13+28
 315 00ea 1A4B     		ldr	r3, .L13+32
 316 00ec 2B60     		str	r3, [r5]
 143:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 317              		.loc 1 143 9 is_stmt 1 view .LVU95
 143:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 318              		.loc 1 143 32 is_stmt 0 view .LVU96
 319 00ee 4FF00073 		mov	r3, #33554432
 320 00f2 6B60     		str	r3, [r5, #4]
 144:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 321              		.loc 1 144 9 is_stmt 1 view .LVU97
 144:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 322              		.loc 1 144 34 is_stmt 0 view .LVU98
 323 00f4 AE60     		str	r6, [r5, #8]
 145:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 324              		.loc 1 145 9 is_stmt 1 view .LVU99
 145:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 325              		.loc 1 145 34 is_stmt 0 view .LVU100
 326 00f6 EE60     		str	r6, [r5, #12]
 146:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 327              		.loc 1 146 9 is_stmt 1 view .LVU101
 146:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 328              		.loc 1 146 31 is_stmt 0 view .LVU102
 329 00f8 4FF48063 		mov	r3, #1024
 330 00fc 2B61     		str	r3, [r5, #16]
 147:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 331              		.loc 1 147 9 is_stmt 1 view .LVU103
 147:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 332              		.loc 1 147 44 is_stmt 0 view .LVU104
ARM GAS  /tmp/ccZm17j6.s 			page 11


 333 00fe 4FF40063 		mov	r3, #2048
 334 0102 6B61     		str	r3, [r5, #20]
 148:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Mode = DMA_CIRCULAR;
 335              		.loc 1 148 9 is_stmt 1 view .LVU105
 148:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Mode = DMA_CIRCULAR;
 336              		.loc 1 148 41 is_stmt 0 view .LVU106
 337 0104 4FF40053 		mov	r3, #8192
 338 0108 AB61     		str	r3, [r5, #24]
 149:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 339              		.loc 1 149 9 is_stmt 1 view .LVU107
 149:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 340              		.loc 1 149 29 is_stmt 0 view .LVU108
 341 010a 4FF48073 		mov	r3, #256
 342 010e EB61     		str	r3, [r5, #28]
 150:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 343              		.loc 1 150 9 is_stmt 1 view .LVU109
 150:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 344              		.loc 1 150 33 is_stmt 0 view .LVU110
 345 0110 2E62     		str	r6, [r5, #32]
 151:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 346              		.loc 1 151 9 is_stmt 1 view .LVU111
 151:Core/Src/stm32f4xx_hal_msp.c ****         hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 347              		.loc 1 151 33 is_stmt 0 view .LVU112
 348 0112 6E62     		str	r6, [r5, #36]
 152:Core/Src/stm32f4xx_hal_msp.c ****         HAL_DMA_Init(&hdma_adc2);
 349              		.loc 1 152 9 is_stmt 1 view .LVU113
 152:Core/Src/stm32f4xx_hal_msp.c ****         HAL_DMA_Init(&hdma_adc2);
 350              		.loc 1 152 38 is_stmt 0 view .LVU114
 351 0114 0123     		movs	r3, #1
 352 0116 AB62     		str	r3, [r5, #40]
 153:Core/Src/stm32f4xx_hal_msp.c ****         
 353              		.loc 1 153 9 is_stmt 1 view .LVU115
 354 0118 2846     		mov	r0, r5
 355 011a FFF7FEFF 		bl	HAL_DMA_Init
 356              	.LVL13:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 155 9 view .LVU116
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 358              		.loc 1 155 9 view .LVU117
 359 011e A563     		str	r5, [r4, #56]
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 155 9 view .LVU118
 361 0120 AC63     		str	r4, [r5, #56]
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 155 9 view .LVU119
 158:Core/Src/stm32f4xx_hal_msp.c ****         HAL_NVIC_EnableIRQ(ADC_IRQn);
 363              		.loc 1 158 9 view .LVU120
 364 0122 3246     		mov	r2, r6
 365 0124 3146     		mov	r1, r6
 366 0126 1220     		movs	r0, #18
 367 0128 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 368              	.LVL14:
 159:Core/Src/stm32f4xx_hal_msp.c ****     }
 369              		.loc 1 159 9 view .LVU121
 370 012c 1220     		movs	r0, #18
 371 012e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 372              	.LVL15:
ARM GAS  /tmp/ccZm17j6.s 			page 12


 373              		.loc 1 161 1 is_stmt 0 view .LVU122
 374 0132 75E7     		b	.L5
 375              	.L14:
 376              		.align	2
 377              	.L13:
 378 0134 00200140 		.word	1073815552
 379 0138 00210140 		.word	1073815808
 380 013c 00380240 		.word	1073887232
 381 0140 00000240 		.word	1073872896
 382 0144 00000000 		.word	hdma_adc1
 383 0148 10640240 		.word	1073898512
 384 014c 00080240 		.word	1073874944
 385 0150 00000000 		.word	hdma_adc2
 386 0154 40640240 		.word	1073898560
 387              		.cfi_endproc
 388              	.LFE236:
 390              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_ADC_MspDeInit
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu fpv4-sp-d16
 398              	HAL_ADC_MspDeInit:
 399              	.LVL16:
 400              	.LFB237:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** /**
 165:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 166:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 167:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 168:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 169:Core/Src/stm32f4xx_hal_msp.c **** */
 170:Core/Src/stm32f4xx_hal_msp.c **** void 
 171:Core/Src/stm32f4xx_hal_msp.c **** HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc) {
 401              		.loc 1 171 44 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		.loc 1 171 44 is_stmt 0 view .LVU124
 406 0000 10B5     		push	{r4, lr}
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 4, -8
 409              		.cfi_offset 14, -4
 172:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1) {
 410              		.loc 1 172 3 is_stmt 1 view .LVU125
 411              		.loc 1 172 10 is_stmt 0 view .LVU126
 412 0002 0368     		ldr	r3, [r0]
 413              		.loc 1 172 5 view .LVU127
 414 0004 124A     		ldr	r2, .L21
 415 0006 9342     		cmp	r3, r2
 416 0008 03D0     		beq	.L19
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccZm17j6.s 			page 13


 177:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 178:Core/Src/stm32f4xx_hal_msp.c ****     */
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2) {
 417              		.loc 1 188 8 is_stmt 1 view .LVU128
 418              		.loc 1 188 10 is_stmt 0 view .LVU129
 419 000a 124A     		ldr	r2, .L21+4
 420 000c 9342     		cmp	r3, r2
 421 000e 12D0     		beq	.L20
 422              	.LVL17:
 423              	.L15:
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 191:Core/Src/stm32f4xx_hal_msp.c ****       /**ADC2 GPIO Configuration
 192:Core/Src/stm32f4xx_hal_msp.c ****       PC4     ------> ADC2_IN14
 193:Core/Src/stm32f4xx_hal_msp.c ****       PC5     ------> ADC2_IN15
 194:Core/Src/stm32f4xx_hal_msp.c ****       */
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 199:Core/Src/stm32f4xx_hal_msp.c ****   }
 200:Core/Src/stm32f4xx_hal_msp.c **** }
 424              		.loc 1 200 1 view .LVU130
 425 0010 10BD     		pop	{r4, pc}
 426              	.LVL18:
 427              	.L19:
 428              		.loc 1 200 1 view .LVU131
 429 0012 0446     		mov	r4, r0
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 430              		.loc 1 174 5 is_stmt 1 view .LVU132
 431 0014 02F58C32 		add	r2, r2, #71680
 432 0018 536C     		ldr	r3, [r2, #68]
 433 001a 23F48073 		bic	r3, r3, #256
 434 001e 5364     		str	r3, [r2, #68]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 435              		.loc 1 179 5 view .LVU133
 436 0020 0121     		movs	r1, #1
 437 0022 0D48     		ldr	r0, .L21+8
 438              	.LVL19:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 439              		.loc 1 179 5 is_stmt 0 view .LVU134
 440 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 441              	.LVL20:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 182 5 is_stmt 1 view .LVU135
 443 0028 A06B     		ldr	r0, [r4, #56]
 444 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 445              	.LVL21:
ARM GAS  /tmp/ccZm17j6.s 			page 14


 185:Core/Src/stm32f4xx_hal_msp.c ****   }
 446              		.loc 1 185 5 view .LVU136
 447 002e 1220     		movs	r0, #18
 448 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 449              	.LVL22:
 450 0034 ECE7     		b	.L15
 451              	.LVL23:
 452              	.L20:
 190:Core/Src/stm32f4xx_hal_msp.c ****       /**ADC2 GPIO Configuration
 453              		.loc 1 190 5 view .LVU137
 454 0036 094A     		ldr	r2, .L21+12
 455 0038 536C     		ldr	r3, [r2, #68]
 456 003a 23F40073 		bic	r3, r3, #512
 457 003e 5364     		str	r3, [r2, #68]
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 458              		.loc 1 195 5 view .LVU138
 459 0040 3021     		movs	r1, #48
 460 0042 0748     		ldr	r0, .L21+16
 461              	.LVL24:
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 195 5 is_stmt 0 view .LVU139
 463 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 464              	.LVL25:
 198:Core/Src/stm32f4xx_hal_msp.c ****   }
 465              		.loc 1 198 5 is_stmt 1 view .LVU140
 466 0048 1220     		movs	r0, #18
 467 004a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 468              	.LVL26:
 469              		.loc 1 200 1 is_stmt 0 view .LVU141
 470 004e DFE7     		b	.L15
 471              	.L22:
 472              		.align	2
 473              	.L21:
 474 0050 00200140 		.word	1073815552
 475 0054 00210140 		.word	1073815808
 476 0058 00000240 		.word	1073872896
 477 005c 00380240 		.word	1073887232
 478 0060 00080240 		.word	1073874944
 479              		.cfi_endproc
 480              	.LFE237:
 482              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 483              		.align	1
 484              		.global	HAL_DAC_MspInit
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu fpv4-sp-d16
 490              	HAL_DAC_MspInit:
 491              	.LVL27:
 492              	.LFB238:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c **** /**
 204:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP Initialization
 205:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 206:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 207:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccZm17j6.s 			page 15


 208:Core/Src/stm32f4xx_hal_msp.c **** */
 209:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
 210:Core/Src/stm32f4xx_hal_msp.c **** {
 493              		.loc 1 210 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 32
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		.loc 1 210 1 is_stmt 0 view .LVU143
 498 0000 30B5     		push	{r4, r5, lr}
 499              		.cfi_def_cfa_offset 12
 500              		.cfi_offset 4, -12
 501              		.cfi_offset 5, -8
 502              		.cfi_offset 14, -4
 503 0002 89B0     		sub	sp, sp, #36
 504              		.cfi_def_cfa_offset 48
 211:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 505              		.loc 1 211 3 is_stmt 1 view .LVU144
 506              		.loc 1 211 20 is_stmt 0 view .LVU145
 507 0004 0023     		movs	r3, #0
 508 0006 0393     		str	r3, [sp, #12]
 509 0008 0493     		str	r3, [sp, #16]
 510 000a 0593     		str	r3, [sp, #20]
 511 000c 0693     		str	r3, [sp, #24]
 512 000e 0793     		str	r3, [sp, #28]
 212:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 513              		.loc 1 212 3 is_stmt 1 view .LVU146
 514              		.loc 1 212 10 is_stmt 0 view .LVU147
 515 0010 0268     		ldr	r2, [r0]
 516              		.loc 1 212 5 view .LVU148
 517 0012 274B     		ldr	r3, .L29
 518 0014 9A42     		cmp	r2, r3
 519 0016 01D0     		beq	.L27
 520              	.LVL28:
 521              	.L23:
 213:Core/Src/stm32f4xx_hal_msp.c ****   {
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_ENABLE();
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 221:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 222:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 223:Core/Src/stm32f4xx_hal_msp.c ****     */
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC DMA Init */
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC1 Init */
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Instance = DMA1_Stream5;
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccZm17j6.s 			page 16


 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 240:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 241:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 242:Core/Src/stm32f4xx_hal_msp.c ****     {
 243:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 244:Core/Src/stm32f4xx_hal_msp.c ****     }
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC interrupt Init */
 249:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 250:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c ****   }
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c **** }
 522              		.loc 1 256 1 view .LVU149
 523 0018 09B0     		add	sp, sp, #36
 524              		.cfi_remember_state
 525              		.cfi_def_cfa_offset 12
 526              		@ sp needed
 527 001a 30BD     		pop	{r4, r5, pc}
 528              	.LVL29:
 529              	.L27:
 530              		.cfi_restore_state
 531              		.loc 1 256 1 view .LVU150
 532 001c 0446     		mov	r4, r0
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 533              		.loc 1 218 5 is_stmt 1 view .LVU151
 534              	.LBB8:
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 535              		.loc 1 218 5 view .LVU152
 536 001e 0025     		movs	r5, #0
 537 0020 0195     		str	r5, [sp, #4]
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 538              		.loc 1 218 5 view .LVU153
 539 0022 03F5E233 		add	r3, r3, #115712
 540 0026 1A6C     		ldr	r2, [r3, #64]
 541 0028 42F00052 		orr	r2, r2, #536870912
 542 002c 1A64     		str	r2, [r3, #64]
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 218 5 view .LVU154
 544 002e 1A6C     		ldr	r2, [r3, #64]
 545 0030 02F00052 		and	r2, r2, #536870912
 546 0034 0192     		str	r2, [sp, #4]
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 547              		.loc 1 218 5 view .LVU155
 548 0036 019A     		ldr	r2, [sp, #4]
 549              	.LBE8:
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 550              		.loc 1 218 5 view .LVU156
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
ARM GAS  /tmp/ccZm17j6.s 			page 17


 551              		.loc 1 220 5 view .LVU157
 552              	.LBB9:
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 553              		.loc 1 220 5 view .LVU158
 554 0038 0295     		str	r5, [sp, #8]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 555              		.loc 1 220 5 view .LVU159
 556 003a 1A6B     		ldr	r2, [r3, #48]
 557 003c 42F00102 		orr	r2, r2, #1
 558 0040 1A63     		str	r2, [r3, #48]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 559              		.loc 1 220 5 view .LVU160
 560 0042 1B6B     		ldr	r3, [r3, #48]
 561 0044 03F00103 		and	r3, r3, #1
 562 0048 0293     		str	r3, [sp, #8]
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 563              		.loc 1 220 5 view .LVU161
 564 004a 029B     		ldr	r3, [sp, #8]
 565              	.LBE9:
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 566              		.loc 1 220 5 view .LVU162
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 567              		.loc 1 224 5 view .LVU163
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 568              		.loc 1 224 25 is_stmt 0 view .LVU164
 569 004c 1023     		movs	r3, #16
 570 004e 0393     		str	r3, [sp, #12]
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 571              		.loc 1 225 5 is_stmt 1 view .LVU165
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 572              		.loc 1 225 26 is_stmt 0 view .LVU166
 573 0050 0323     		movs	r3, #3
 574 0052 0493     		str	r3, [sp, #16]
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 575              		.loc 1 226 5 is_stmt 1 view .LVU167
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 576              		.loc 1 227 5 view .LVU168
 577 0054 03A9     		add	r1, sp, #12
 578 0056 1748     		ldr	r0, .L29+4
 579              	.LVL30:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 580              		.loc 1 227 5 is_stmt 0 view .LVU169
 581 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 582              	.LVL31:
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 583              		.loc 1 231 5 is_stmt 1 view .LVU170
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 584              		.loc 1 231 24 is_stmt 0 view .LVU171
 585 005c 1648     		ldr	r0, .L29+8
 586 005e 174B     		ldr	r3, .L29+12
 587 0060 0360     		str	r3, [r0]
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 588              		.loc 1 232 5 is_stmt 1 view .LVU172
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 589              		.loc 1 232 28 is_stmt 0 view .LVU173
 590 0062 4FF06063 		mov	r3, #234881024
 591 0066 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccZm17j6.s 			page 18


 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 592              		.loc 1 233 5 is_stmt 1 view .LVU174
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 593              		.loc 1 233 30 is_stmt 0 view .LVU175
 594 0068 4023     		movs	r3, #64
 595 006a 8360     		str	r3, [r0, #8]
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 596              		.loc 1 234 5 is_stmt 1 view .LVU176
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 597              		.loc 1 234 30 is_stmt 0 view .LVU177
 598 006c C560     		str	r5, [r0, #12]
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 599              		.loc 1 235 5 is_stmt 1 view .LVU178
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 600              		.loc 1 235 27 is_stmt 0 view .LVU179
 601 006e 4FF48063 		mov	r3, #1024
 602 0072 0361     		str	r3, [r0, #16]
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 603              		.loc 1 236 5 is_stmt 1 view .LVU180
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 604              		.loc 1 236 40 is_stmt 0 view .LVU181
 605 0074 4FF40063 		mov	r3, #2048
 606 0078 4361     		str	r3, [r0, #20]
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
 607              		.loc 1 237 5 is_stmt 1 view .LVU182
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
 608              		.loc 1 237 37 is_stmt 0 view .LVU183
 609 007a 4FF40053 		mov	r3, #8192
 610 007e 8361     		str	r3, [r0, #24]
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 611              		.loc 1 238 5 is_stmt 1 view .LVU184
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 612              		.loc 1 238 25 is_stmt 0 view .LVU185
 613 0080 4FF48073 		mov	r3, #256
 614 0084 C361     		str	r3, [r0, #28]
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 615              		.loc 1 239 5 is_stmt 1 view .LVU186
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 616              		.loc 1 239 29 is_stmt 0 view .LVU187
 617 0086 0562     		str	r5, [r0, #32]
 240:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 618              		.loc 1 240 5 is_stmt 1 view .LVU188
 240:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 619              		.loc 1 240 29 is_stmt 0 view .LVU189
 620 0088 4562     		str	r5, [r0, #36]
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 621              		.loc 1 241 5 is_stmt 1 view .LVU190
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 622              		.loc 1 241 9 is_stmt 0 view .LVU191
 623 008a FFF7FEFF 		bl	HAL_DMA_Init
 624              	.LVL32:
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 625              		.loc 1 241 8 view .LVU192
 626 008e 58B9     		cbnz	r0, .L28
 627              	.L25:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 628              		.loc 1 246 5 is_stmt 1 view .LVU193
ARM GAS  /tmp/ccZm17j6.s 			page 19


 246:Core/Src/stm32f4xx_hal_msp.c **** 
 629              		.loc 1 246 5 view .LVU194
 630 0090 094B     		ldr	r3, .L29+8
 631 0092 A360     		str	r3, [r4, #8]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 246 5 view .LVU195
 633 0094 9C63     		str	r4, [r3, #56]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 634              		.loc 1 246 5 view .LVU196
 249:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 635              		.loc 1 249 5 view .LVU197
 636 0096 0022     		movs	r2, #0
 637 0098 1146     		mov	r1, r2
 638 009a 3620     		movs	r0, #54
 639 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 640              	.LVL33:
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 641              		.loc 1 250 5 view .LVU198
 642 00a0 3620     		movs	r0, #54
 643 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 644              	.LVL34:
 645              		.loc 1 256 1 is_stmt 0 view .LVU199
 646 00a6 B7E7     		b	.L23
 647              	.L28:
 243:Core/Src/stm32f4xx_hal_msp.c ****     }
 648              		.loc 1 243 7 is_stmt 1 view .LVU200
 649 00a8 FFF7FEFF 		bl	Error_Handler
 650              	.LVL35:
 651 00ac F0E7     		b	.L25
 652              	.L30:
 653 00ae 00BF     		.align	2
 654              	.L29:
 655 00b0 00740040 		.word	1073771520
 656 00b4 00000240 		.word	1073872896
 657 00b8 00000000 		.word	hdma_dac1
 658 00bc 88600240 		.word	1073897608
 659              		.cfi_endproc
 660              	.LFE238:
 662              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 663              		.align	1
 664              		.global	HAL_DAC_MspDeInit
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 668              		.fpu fpv4-sp-d16
 670              	HAL_DAC_MspDeInit:
 671              	.LVL36:
 672              	.LFB239:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c **** /**
 259:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 260:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 261:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 262:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 263:Core/Src/stm32f4xx_hal_msp.c **** */
 264:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 265:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccZm17j6.s 			page 20


 673              		.loc 1 265 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 266:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 677              		.loc 1 266 3 view .LVU202
 678              		.loc 1 266 10 is_stmt 0 view .LVU203
 679 0000 0268     		ldr	r2, [r0]
 680              		.loc 1 266 5 view .LVU204
 681 0002 0B4B     		ldr	r3, .L38
 682 0004 9A42     		cmp	r2, r3
 683 0006 00D0     		beq	.L37
 684 0008 7047     		bx	lr
 685              	.L37:
 265:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 686              		.loc 1 265 1 view .LVU205
 687 000a 10B5     		push	{r4, lr}
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 4, -8
 690              		.cfi_offset 14, -4
 691 000c 0446     		mov	r4, r0
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 272:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_DISABLE();
 692              		.loc 1 272 5 is_stmt 1 view .LVU206
 693 000e 094A     		ldr	r2, .L38+4
 694 0010 136C     		ldr	r3, [r2, #64]
 695 0012 23F00053 		bic	r3, r3, #536870912
 696 0016 1364     		str	r3, [r2, #64]
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 275:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 276:Core/Src/stm32f4xx_hal_msp.c ****     */
 277:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 697              		.loc 1 277 5 view .LVU207
 698 0018 1021     		movs	r1, #16
 699 001a 0748     		ldr	r0, .L38+8
 700              	.LVL37:
 701              		.loc 1 277 5 is_stmt 0 view .LVU208
 702 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 703              	.LVL38:
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC DMA DeInit */
 280:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hdac->DMA_Handle1);
 704              		.loc 1 280 5 is_stmt 1 view .LVU209
 705 0020 A068     		ldr	r0, [r4, #8]
 706 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 707              	.LVL39:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC interrupt DeInit */
 283:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 708              		.loc 1 283 5 view .LVU210
 709 0026 3620     		movs	r0, #54
 710 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccZm17j6.s 			page 21


 711              	.LVL40:
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 287:Core/Src/stm32f4xx_hal_msp.c ****   }
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c **** }
 712              		.loc 1 289 1 is_stmt 0 view .LVU211
 713 002c 10BD     		pop	{r4, pc}
 714              	.LVL41:
 715              	.L39:
 716              		.loc 1 289 1 view .LVU212
 717 002e 00BF     		.align	2
 718              	.L38:
 719 0030 00740040 		.word	1073771520
 720 0034 00380240 		.word	1073887232
 721 0038 00000240 		.word	1073872896
 722              		.cfi_endproc
 723              	.LFE239:
 725              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 726              		.align	1
 727              		.global	HAL_TIM_Base_MspInit
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 731              		.fpu fpv4-sp-d16
 733              	HAL_TIM_Base_MspInit:
 734              	.LVL42:
 735              	.LFB240:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c **** /**
 292:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 293:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 294:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 295:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 296:Core/Src/stm32f4xx_hal_msp.c **** */
 297:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 298:Core/Src/stm32f4xx_hal_msp.c **** {
 736              		.loc 1 298 1 is_stmt 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 8
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 299:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 740              		.loc 1 299 3 view .LVU214
 741              		.loc 1 299 15 is_stmt 0 view .LVU215
 742 0000 0368     		ldr	r3, [r0]
 743              		.loc 1 299 5 view .LVU216
 744 0002 B3F1804F 		cmp	r3, #1073741824
 745 0006 00D0     		beq	.L46
 746 0008 7047     		bx	lr
 747              	.L46:
 298:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 748              		.loc 1 298 1 view .LVU217
 749 000a 00B5     		push	{lr}
 750              		.cfi_def_cfa_offset 4
 751              		.cfi_offset 14, -4
 752 000c 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccZm17j6.s 			page 22


 753              		.cfi_def_cfa_offset 16
 300:Core/Src/stm32f4xx_hal_msp.c ****   {
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 304:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 305:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 754              		.loc 1 305 5 is_stmt 1 view .LVU218
 755              	.LBB10:
 756              		.loc 1 305 5 view .LVU219
 757 000e 0021     		movs	r1, #0
 758 0010 0191     		str	r1, [sp, #4]
 759              		.loc 1 305 5 view .LVU220
 760 0012 03F50E33 		add	r3, r3, #145408
 761 0016 1A6C     		ldr	r2, [r3, #64]
 762 0018 42F00102 		orr	r2, r2, #1
 763 001c 1A64     		str	r2, [r3, #64]
 764              		.loc 1 305 5 view .LVU221
 765 001e 1B6C     		ldr	r3, [r3, #64]
 766 0020 03F00103 		and	r3, r3, #1
 767 0024 0193     		str	r3, [sp, #4]
 768              		.loc 1 305 5 view .LVU222
 769 0026 019B     		ldr	r3, [sp, #4]
 770              	.LBE10:
 771              		.loc 1 305 5 view .LVU223
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 772              		.loc 1 307 5 view .LVU224
 773 0028 0A46     		mov	r2, r1
 774 002a 1C20     		movs	r0, #28
 775              	.LVL43:
 776              		.loc 1 307 5 is_stmt 0 view .LVU225
 777 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 778              	.LVL44:
 308:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 779              		.loc 1 308 5 is_stmt 1 view .LVU226
 780 0030 1C20     		movs	r0, #28
 781 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 782              	.LVL45:
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 312:Core/Src/stm32f4xx_hal_msp.c ****   }
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c **** }
 783              		.loc 1 314 1 is_stmt 0 view .LVU227
 784 0036 03B0     		add	sp, sp, #12
 785              		.cfi_def_cfa_offset 4
 786              		@ sp needed
 787 0038 5DF804FB 		ldr	pc, [sp], #4
 788              		.cfi_endproc
 789              	.LFE240:
 791              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 792              		.align	1
 793              		.global	HAL_TIM_Base_MspDeInit
 794              		.syntax unified
 795              		.thumb
ARM GAS  /tmp/ccZm17j6.s 			page 23


 796              		.thumb_func
 797              		.fpu fpv4-sp-d16
 799              	HAL_TIM_Base_MspDeInit:
 800              	.LVL46:
 801              	.LFB241:
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c **** /**
 317:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 318:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 319:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 320:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 321:Core/Src/stm32f4xx_hal_msp.c **** */
 322:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 323:Core/Src/stm32f4xx_hal_msp.c **** {
 802              		.loc 1 323 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806              		.loc 1 323 1 is_stmt 0 view .LVU229
 807 0000 08B5     		push	{r3, lr}
 808              		.cfi_def_cfa_offset 8
 809              		.cfi_offset 3, -8
 810              		.cfi_offset 14, -4
 324:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 811              		.loc 1 324 3 is_stmt 1 view .LVU230
 812              		.loc 1 324 15 is_stmt 0 view .LVU231
 813 0002 0368     		ldr	r3, [r0]
 814              		.loc 1 324 5 view .LVU232
 815 0004 B3F1804F 		cmp	r3, #1073741824
 816 0008 00D0     		beq	.L50
 817              	.LVL47:
 818              	.L47:
 325:Core/Src/stm32f4xx_hal_msp.c ****   {
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 329:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 333:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 337:Core/Src/stm32f4xx_hal_msp.c ****   }
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c **** }
 819              		.loc 1 339 1 view .LVU233
 820 000a 08BD     		pop	{r3, pc}
 821              	.LVL48:
 822              	.L50:
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 330 5 is_stmt 1 view .LVU234
 824 000c 044A     		ldr	r2, .L51
 825 000e 136C     		ldr	r3, [r2, #64]
 826 0010 23F00103 		bic	r3, r3, #1
 827 0014 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/ccZm17j6.s 			page 24


 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 828              		.loc 1 333 5 view .LVU235
 829 0016 1C20     		movs	r0, #28
 830              	.LVL49:
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 831              		.loc 1 333 5 is_stmt 0 view .LVU236
 832 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 833              	.LVL50:
 834              		.loc 1 339 1 view .LVU237
 835 001c F5E7     		b	.L47
 836              	.L52:
 837 001e 00BF     		.align	2
 838              	.L51:
 839 0020 00380240 		.word	1073887232
 840              		.cfi_endproc
 841              	.LFE241:
 843              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 844              		.align	1
 845              		.global	HAL_UART_MspInit
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 849              		.fpu fpv4-sp-d16
 851              	HAL_UART_MspInit:
 852              	.LVL51:
 853              	.LFB242:
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c **** /**
 342:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 343:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 344:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 345:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 346:Core/Src/stm32f4xx_hal_msp.c **** */
 347:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 348:Core/Src/stm32f4xx_hal_msp.c **** {
 854              		.loc 1 348 1 is_stmt 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 32
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		.loc 1 348 1 is_stmt 0 view .LVU239
 859 0000 00B5     		push	{lr}
 860              		.cfi_def_cfa_offset 4
 861              		.cfi_offset 14, -4
 862 0002 89B0     		sub	sp, sp, #36
 863              		.cfi_def_cfa_offset 40
 349:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 864              		.loc 1 349 3 is_stmt 1 view .LVU240
 865              		.loc 1 349 20 is_stmt 0 view .LVU241
 866 0004 0023     		movs	r3, #0
 867 0006 0393     		str	r3, [sp, #12]
 868 0008 0493     		str	r3, [sp, #16]
 869 000a 0593     		str	r3, [sp, #20]
 870 000c 0693     		str	r3, [sp, #24]
 871 000e 0793     		str	r3, [sp, #28]
 350:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 872              		.loc 1 350 3 is_stmt 1 view .LVU242
 873              		.loc 1 350 11 is_stmt 0 view .LVU243
ARM GAS  /tmp/ccZm17j6.s 			page 25


 874 0010 0268     		ldr	r2, [r0]
 875              		.loc 1 350 5 view .LVU244
 876 0012 154B     		ldr	r3, .L57
 877 0014 9A42     		cmp	r2, r3
 878 0016 02D0     		beq	.L56
 879              	.LVL52:
 880              	.L53:
 351:Core/Src/stm32f4xx_hal_msp.c ****   {
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 355:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 359:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 360:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 361:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 362:Core/Src/stm32f4xx_hal_msp.c ****     */
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 373:Core/Src/stm32f4xx_hal_msp.c ****   }
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 375:Core/Src/stm32f4xx_hal_msp.c **** }
 881              		.loc 1 375 1 view .LVU245
 882 0018 09B0     		add	sp, sp, #36
 883              		.cfi_remember_state
 884              		.cfi_def_cfa_offset 4
 885              		@ sp needed
 886 001a 5DF804FB 		ldr	pc, [sp], #4
 887              	.LVL53:
 888              	.L56:
 889              		.cfi_restore_state
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 890              		.loc 1 356 5 is_stmt 1 view .LVU246
 891              	.LBB11:
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 892              		.loc 1 356 5 view .LVU247
 893 001e 0021     		movs	r1, #0
 894 0020 0191     		str	r1, [sp, #4]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 895              		.loc 1 356 5 view .LVU248
 896 0022 03F5FA33 		add	r3, r3, #128000
 897 0026 1A6C     		ldr	r2, [r3, #64]
 898 0028 42F40032 		orr	r2, r2, #131072
 899 002c 1A64     		str	r2, [r3, #64]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 900              		.loc 1 356 5 view .LVU249
 901 002e 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/ccZm17j6.s 			page 26


 902 0030 02F40032 		and	r2, r2, #131072
 903 0034 0192     		str	r2, [sp, #4]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 904              		.loc 1 356 5 view .LVU250
 905 0036 019A     		ldr	r2, [sp, #4]
 906              	.LBE11:
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 907              		.loc 1 356 5 view .LVU251
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 908              		.loc 1 358 5 view .LVU252
 909              	.LBB12:
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 910              		.loc 1 358 5 view .LVU253
 911 0038 0291     		str	r1, [sp, #8]
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 912              		.loc 1 358 5 view .LVU254
 913 003a 1A6B     		ldr	r2, [r3, #48]
 914 003c 42F00102 		orr	r2, r2, #1
 915 0040 1A63     		str	r2, [r3, #48]
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 916              		.loc 1 358 5 view .LVU255
 917 0042 1B6B     		ldr	r3, [r3, #48]
 918 0044 03F00103 		and	r3, r3, #1
 919 0048 0293     		str	r3, [sp, #8]
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 920              		.loc 1 358 5 view .LVU256
 921 004a 029B     		ldr	r3, [sp, #8]
 922              	.LBE12:
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 923              		.loc 1 358 5 view .LVU257
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 924              		.loc 1 363 5 view .LVU258
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 925              		.loc 1 363 25 is_stmt 0 view .LVU259
 926 004c 0C23     		movs	r3, #12
 927 004e 0393     		str	r3, [sp, #12]
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 928              		.loc 1 364 5 is_stmt 1 view .LVU260
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 929              		.loc 1 364 26 is_stmt 0 view .LVU261
 930 0050 0223     		movs	r3, #2
 931 0052 0493     		str	r3, [sp, #16]
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 932              		.loc 1 365 5 is_stmt 1 view .LVU262
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 933              		.loc 1 366 5 view .LVU263
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 934              		.loc 1 366 27 is_stmt 0 view .LVU264
 935 0054 0323     		movs	r3, #3
 936 0056 0693     		str	r3, [sp, #24]
 367:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 937              		.loc 1 367 5 is_stmt 1 view .LVU265
 367:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 938              		.loc 1 367 31 is_stmt 0 view .LVU266
 939 0058 0723     		movs	r3, #7
 940 005a 0793     		str	r3, [sp, #28]
 368:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccZm17j6.s 			page 27


 941              		.loc 1 368 5 is_stmt 1 view .LVU267
 942 005c 03A9     		add	r1, sp, #12
 943 005e 0348     		ldr	r0, .L57+4
 944              	.LVL54:
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 945              		.loc 1 368 5 is_stmt 0 view .LVU268
 946 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 947              	.LVL55:
 948              		.loc 1 375 1 view .LVU269
 949 0064 D8E7     		b	.L53
 950              	.L58:
 951 0066 00BF     		.align	2
 952              	.L57:
 953 0068 00440040 		.word	1073759232
 954 006c 00000240 		.word	1073872896
 955              		.cfi_endproc
 956              	.LFE242:
 958              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 959              		.align	1
 960              		.global	HAL_UART_MspDeInit
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 964              		.fpu fpv4-sp-d16
 966              	HAL_UART_MspDeInit:
 967              	.LVL56:
 968              	.LFB243:
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c **** /**
 379:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 380:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 381:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 382:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 383:Core/Src/stm32f4xx_hal_msp.c **** */
 384:Core/Src/stm32f4xx_hal_msp.c **** void 
 385:Core/Src/stm32f4xx_hal_msp.c **** HAL_UART_MspDeInit(UART_HandleTypeDef* huart) {
 969              		.loc 1 385 47 is_stmt 1 view -0
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973              		.loc 1 385 47 is_stmt 0 view .LVU271
 974 0000 08B5     		push	{r3, lr}
 975              		.cfi_def_cfa_offset 8
 976              		.cfi_offset 3, -8
 977              		.cfi_offset 14, -4
 386:Core/Src/stm32f4xx_hal_msp.c ****     if(huart->Instance==USART2) {
 978              		.loc 1 386 5 is_stmt 1 view .LVU272
 979              		.loc 1 386 13 is_stmt 0 view .LVU273
 980 0002 0268     		ldr	r2, [r0]
 981              		.loc 1 386 7 view .LVU274
 982 0004 064B     		ldr	r3, .L63
 983 0006 9A42     		cmp	r2, r3
 984 0008 00D0     		beq	.L62
 985              	.LVL57:
 986              	.L59:
 387:Core/Src/stm32f4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspDeInit 0 */
ARM GAS  /tmp/ccZm17j6.s 			page 28


 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c ****         /* USER CODE END USART2_MspDeInit 0 */
 390:Core/Src/stm32f4xx_hal_msp.c ****         /* Peripheral clock disable */
 391:Core/Src/stm32f4xx_hal_msp.c ****         __HAL_RCC_USART2_CLK_DISABLE();
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 394:Core/Src/stm32f4xx_hal_msp.c ****         PA2     ------> USART2_TX
 395:Core/Src/stm32f4xx_hal_msp.c ****         PA3     ------> USART2_RX
 396:Core/Src/stm32f4xx_hal_msp.c ****         */
 397:Core/Src/stm32f4xx_hal_msp.c ****         HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspDeInit 1 */
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 401:Core/Src/stm32f4xx_hal_msp.c ****         /* USER CODE END USART2_MspDeInit 1 */
 402:Core/Src/stm32f4xx_hal_msp.c ****     }
 403:Core/Src/stm32f4xx_hal_msp.c **** }
 987              		.loc 1 403 1 view .LVU275
 988 000a 08BD     		pop	{r3, pc}
 989              	.LVL58:
 990              	.L62:
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 991              		.loc 1 391 9 is_stmt 1 view .LVU276
 992 000c 054A     		ldr	r2, .L63+4
 993 000e 136C     		ldr	r3, [r2, #64]
 994 0010 23F40033 		bic	r3, r3, #131072
 995 0014 1364     		str	r3, [r2, #64]
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 996              		.loc 1 397 9 view .LVU277
 997 0016 0C21     		movs	r1, #12
 998 0018 0348     		ldr	r0, .L63+8
 999              	.LVL59:
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 397 9 is_stmt 0 view .LVU278
 1001 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1002              	.LVL60:
 1003              		.loc 1 403 1 view .LVU279
 1004 001e F4E7     		b	.L59
 1005              	.L64:
 1006              		.align	2
 1007              	.L63:
 1008 0020 00440040 		.word	1073759232
 1009 0024 00380240 		.word	1073887232
 1010 0028 00000240 		.word	1073872896
 1011              		.cfi_endproc
 1012              	.LFE243:
 1014              		.text
 1015              	.Letext0:
 1016              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1017              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1018              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1019              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1020              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1021              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1022              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1023              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 1024              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1025              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/ccZm17j6.s 			page 29


 1026              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1027              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccZm17j6.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccZm17j6.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccZm17j6.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccZm17j6.s:84     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccZm17j6.s:89     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccZm17j6.s:96     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccZm17j6.s:378    .text.HAL_ADC_MspInit:0000000000000134 $d
     /tmp/ccZm17j6.s:391    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccZm17j6.s:398    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccZm17j6.s:474    .text.HAL_ADC_MspDeInit:0000000000000050 $d
     /tmp/ccZm17j6.s:483    .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/ccZm17j6.s:490    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/ccZm17j6.s:655    .text.HAL_DAC_MspInit:00000000000000b0 $d
     /tmp/ccZm17j6.s:663    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/ccZm17j6.s:670    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/ccZm17j6.s:719    .text.HAL_DAC_MspDeInit:0000000000000030 $d
     /tmp/ccZm17j6.s:726    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccZm17j6.s:733    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccZm17j6.s:792    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccZm17j6.s:799    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccZm17j6.s:839    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccZm17j6.s:844    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccZm17j6.s:851    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccZm17j6.s:953    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccZm17j6.s:959    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccZm17j6.s:966    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccZm17j6.s:1008   .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
hdma_adc2
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_dac1
