/******************************************************************************
 * Copyright (c) 2023 Advanced Micro Devices, Inc. All Rights Reserved.
 * SPDX-License-Identifier: MIT
 *****************************************************************************/

#ifndef XPM_REPAIR_REGS_H_
#define XPM_REPAIR_REGS_H_

#ifdef __cplusplus
extern "C" {
#endif

/* LPX register definitions */
#define LPD_SLCR_BASEADDR				(0xEB410000U)
#define LPD_SLCR_BISR_CACHE_DATA_0			(LPD_SLCR_BASEADDR + 0x0000010CU)
#define LPD_SLCR_BISR_CACHE_CTRL_0			(LPD_SLCR_BASEADDR + 0x00000100U)
#define LPD_SLCR_BISR_CACHE_CTRL_1			(LPD_SLCR_BASEADDR + 0x00000104U)
#define LPD_SLCR_BISR_CACHE_CTRL_0_CLR_MASK		(0x00000010U)
#define LPD_SLCR_BISR_CACHE_CTRL_0_TRIGGER_MASK		(0x00000001U)
#define LPD_SLCR_BISR_CACHE_CTRL_1_FULLMASK		(0x0000001FU)
#define LPD_SLCR_BISR_CACHE_STATUS			(LPD_SLCR_BASEADDR + 0x00000108U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_GLOBAL_MASK	(0x40000000U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_0_MASK		(0x00000001U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_1_MASK		(0x00000004U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_2_MASK		(0x00000010U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_3_MASK		(0x00000040U)
#define LPD_SLCR_BISR_CACHE_STATUS_DONE_4_MASK		(0x00000100U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_GLOBAL_MASK	(0x80000000U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_0_MASK		(0x00000002U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_1_MASK		(0x00000008U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_2_MASK		(0x00000020U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_3_MASK		(0x00000080U)
#define LPD_SLCR_BISR_CACHE_STATUS_PASS_4_MASK		(0x00000200U)

#ifdef __cplusplus
}
#endif

#endif /* XPM_REPAIR_REGS_H_ */
