{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1391786958084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1391786958084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 16:29:17 2014 " "Processing started: Fri Feb 07 16:29:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1391786958084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1391786958084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1391786958084 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1391786958318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1391786958583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786958615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786958615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786958630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786958630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDL_SOFT_RESET_MODULE " "Found entity 1: DDL_SOFT_RESET_MODULE" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786958630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786958630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatore_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generatore_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Generatore_Clock " "Found entity 1: Generatore_Clock" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786958630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786958630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_remote.vhd 8 4 " "Found 8 design units, including 4 entities, in source file alt_remote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_remote_cntr_c88-RTL " "Found design unit 1: alt_remote_cntr_c88-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_remote_cntr_b88-RTL " "Found design unit 2: alt_remote_cntr_b88-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_remote_rmtupdt_srj-RTL " "Found design unit 3: alt_remote_rmtupdt_srj-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 550 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_remote-RTL " "Found design unit 4: alt_remote-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 1227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_remote_cntr_c88 " "Found entity 1: alt_remote_cntr_c88" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_remote_cntr_b88 " "Found entity 2: alt_remote_cntr_b88" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_remote_rmtupdt_srj " "Found entity 3: alt_remote_rmtupdt_srj" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_remote " "Found entity 4: alt_remote" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 1211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE_1 " "Found entity 1: TTCRX_SOFT_RESET_MODULE_1" {  } { { "TTCRX_SOFT_RESET_MODULE_1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE_1.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file auto_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_RESET_MODULE " "Found entity 1: AUTO_RESET_MODULE" {  } { { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BCNTRES " "Pin \"BCNTRES\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 544 -304 -136 560 "BCNTRES" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTHStr " "Pin \"EVCNTHStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 568 -304 -136 584 "EVCNTHStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTLStr " "Pin \"EVCNTLStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 592 -304 -136 608 "EVCNTLStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDA " "Pin \"SDA\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 944 -312 -144 960 "SDA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SCL " "Pin \"SCL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 928 -312 -144 944 "SCL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTRES " "Pin \"EVCNTRES\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 -304 -136 632 "EVCNTRES" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_L1A " "Pin \"CLK_L1A\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 680 -304 -136 696 "CLK_L1A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCSTSTR2 " "Pin \"BRCSTSTR2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 432 -304 -136 448 "BRCSTSTR2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "L1_EXT " "Pin \"L1_EXT\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 264 -280 -112 280 "L1_EXT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "G_BUSY " "Pin \"G_BUSY\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1008 -312 -144 1024 "G_BUSY" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DBLERRStr " "Pin \"DBLERRStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 816 -304 -136 832 "DBLERRStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SINERRStr " "Pin \"SINERRStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 840 -304 -136 856 "SINERRStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES2 " "Pin \"CLK40DES2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1216 -312 -144 1232 "CLK40DES2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCSTSTR1 " "Pin \"BRCSTSTR1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 456 -304 -136 472 "BRCSTSTR1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_1 " "Pin \"CLK40DES1_1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 64 -280 -112 80 "CLK40DES1_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_2 " "Pin \"CLK40DES1_2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 88 -280 -112 104 "CLK40DES1_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_3 " "Pin \"CLK40DES1_3\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 112 -280 -112 128 "CLK40DES1_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES2_1 " "Pin \"CLK40DES2_1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1240 -312 -144 1256 "CLK40DES2_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE1_TTL " "Pin \"SPARE1_TTL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1280 -320 -152 1296 "SPARE1_TTL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE2_TTL " "Pin \"SPARE2_TTL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1304 -320 -152 1320 "SPARE2_TTL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IN_RESETn_from_TTCRX " "Pin \"IN_RESETn_from_TTCRX\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -208 -328 -160 -192 "IN_RESETn_from_TTCRX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCST " "Pin \"BRCST\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST\[7..2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1391786959254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.tdf 1 1 " "Using design file pll0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/pll0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1391786959270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:inst44 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:inst44\"" {  } { { "ddl_ctrlr.bdf" "inst44" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 3256 288 528 3488 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:inst44\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "pll0.tdf" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_23/pll0.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:inst44\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/pll0.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391786959395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:inst44\|altpll:altpll_component " "Instantiated megafunction \"PLL0:inst44\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""}  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/pll0.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391786959410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDL_SOFT_RESET_MODULE DDL_SOFT_RESET_MODULE:inst7 " "Elaborating entity \"DDL_SOFT_RESET_MODULE\" for hierarchy \"DDL_SOFT_RESET_MODULE:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2648 248 600 2776 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generatore_Clock Generatore_Clock:inst19 " "Elaborating entity \"Generatore_Clock\" for hierarchy \"Generatore_Clock:inst19\"" {  } { { "ddl_ctrlr.bdf" "inst19" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2648 -160 56 2744 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2200 0 248 2296 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_RESET_MODULE AUTO_RESET_MODULE:inst54 " "Elaborating entity \"AUTO_RESET_MODULE\" for hierarchy \"AUTO_RESET_MODULE:inst54\"" {  } { { "ddl_ctrlr.bdf" "inst54" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2832 248 496 2960 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1704 0 368 2152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 96 296 448 192 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ddl_fifo.tdf 1 1 " "Using design file ddl_fifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_fifo " "Found entity 1: ddl_fifo" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1391786959441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddl_fifo ddl_fifo:inst1 " "Elaborating entity \"ddl_fifo\" for hierarchy \"ddl_fifo:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 392 584 744 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391786959519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddl_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"ddl_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE scfifo " "Parameter \"LPM_TYPE\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADD_RAM_OUTPUT_REGISTER ON " "Parameter \"ADD_RAM_OUTPUT_REGISTER\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959519 ""}  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391786959519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hu31 " "Found entity 1: scfifo_hu31" {  } { { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hu31 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated " "Elaborating entity \"scfifo_hu31\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o441 " "Found entity 1: a_dpfifo_o441" {  } { { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o441 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo " "Elaborating entity \"a_dpfifo_o441\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\"" {  } { { "db/scfifo_hu31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram " "Elaborating entity \"altsyncram_t3e1\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_o441.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o441.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_o441.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_kkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb " "Elaborating entity \"cntr_kkb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o441.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_8m7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter " "Elaborating entity \"cntr_8m7\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_o441.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr " "Elaborating entity \"cntr_slb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_o441.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1720 736 1040 2008 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ttcrx_resetn_counter.vhd 2 1 " "Using design file ttcrx_resetn_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ttcrx_resetn_counter-SYN " "Found design unit 1: ttcrx_resetn_counter-SYN" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ttcrx_resetn_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959878 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_RESETn_COUNTER " "Found entity 1: TTCRX_RESETn_COUNTER" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ttcrx_resetn_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1391786959878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_RESETn_COUNTER TTCRX_RESETn_COUNTER:inst50 " "Elaborating entity \"TTCRX_RESETn_COUNTER\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\"" {  } { { "ddl_ctrlr.bdf" "inst50" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -464 1640 1816 -368 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "ttcrx_resetn_counter.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391786959894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959909 ""}  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391786959909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786959956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated " "Elaborating entity \"cntr_d5i\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 48 592 848 176 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE_1 TTCRX_SOFT_RESET_MODULE_1:inst6 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE_1\" for hierarchy \"TTCRX_SOFT_RESET_MODULE_1:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2360 -16 248 2456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led_counter.vhd 2 1 " "Using design file led_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Found design unit 1: led_counter-SYN" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/led_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1391786959972 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Found entity 1: LED_COUNTER" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/led_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786959972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1391786959972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1520 1744 1888 1632 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "led_counter.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/led_counter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786959987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/led_counter.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1391786959987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1391786959987 ""}  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/led_counter.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1391786959987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c8j " "Found entity 1: cntr_c8j" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_c8j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c8j LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated " "Elaborating entity \"cntr_c8j\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786960034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote alt_remote:inst3 " "Elaborating entity \"alt_remote\" for hierarchy \"alt_remote:inst3\"" {  } { { "ddl_ctrlr.bdf" "inst3" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 3024 304 544 3216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786960034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_rmtupdt_srj alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component " "Elaborating entity \"alt_remote_rmtupdt_srj\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\"" {  } { { "alt_remote.vhd" "alt_remote_rmtupdt_srj_component" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786960050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w141w alt_remote.vhd(748) " "Verilog HDL or VHDL warning at alt_remote.vhd(748): object \"w141w\" assigned a value but never read" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1391786960050 "|ddl_ctrlr|alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w199w alt_remote.vhd(753) " "Verilog HDL or VHDL warning at alt_remote.vhd(753): object \"w199w\" assigned a value but never read" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1391786960050 "|ddl_ctrlr|alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_cntr_c88 alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_c88:cntr2 " "Elaborating entity \"alt_remote_cntr_c88\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_c88:cntr2\"" {  } { { "alt_remote.vhd" "cntr2" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786960050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_cntr_b88 alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_b88:cntr3 " "Elaborating entity \"alt_remote_cntr_b88\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_b88:cntr3\"" {  } { { "alt_remote.vhd" "cntr3" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1391786960050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_di14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di14 " "Found entity 1: altsyncram_di14" {  } { { "db/altsyncram_di14.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_di14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cpc " "Found entity 1: mux_cpc" {  } { { "db/mux_cpc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/mux_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_trf " "Found entity 1: decode_trf" {  } { { "db/decode_trf.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/decode_trf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cbi " "Found entity 1: cntr_cbi" {  } { { "db/cntr_cbi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_cbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9dc " "Found entity 1: cmpr_9dc" {  } { { "db/cmpr_9dc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_9dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786960955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786960955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786961017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786961017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uci " "Found entity 1: cntr_uci" {  } { { "db/cntr_uci.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_uci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786961079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786961079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_adc " "Found entity 1: cmpr_adc" {  } { { "db/cmpr_adc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_adc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786961126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786961126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ivi " "Found entity 1: cntr_ivi" {  } { { "db/cntr_ivi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_ivi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786961189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786961189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391786961235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391786961235 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1391786961298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst56 " "LATCH primitive \"Generatore_Clock:inst19\|inst56\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 872 856 920 952 "inst56" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst48 " "LATCH primitive \"Generatore_Clock:inst19\|inst48\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 864 736 800 944 "inst48" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst39 " "LATCH primitive \"Generatore_Clock:inst19\|inst39\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 856 624 688 936 "inst39" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst38 " "LATCH primitive \"Generatore_Clock:inst19\|inst38\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 848 512 576 928 "inst38" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst34 " "LATCH primitive \"Generatore_Clock:inst19\|inst34\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 840 384 448 920 "inst34" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst25 " "LATCH primitive \"Generatore_Clock:inst19\|inst25\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 832 264 328 912 "inst25" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1391786961516 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_EXPANDER" "3 " "Ignored 3 EXPANDER buffer(s)" {  } {  } 0 13018 "Ignored %1!d! EXPANDER buffer(s)" 0 0 "" 0 -1 1391786961781 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1391786961781 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1391786961781 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 248 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 248 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1391786963045 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1391786963575 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "454 " "Not allowed to move 454 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "136 " "Not allowed to move at least 136 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1391786963685 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "178 " "Not allowed to move at least 178 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1391786963685 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "110 " "Not allowed to move at least 110 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1391786963685 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "30 " "Not allowed to move at least 30 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1391786963685 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1391786963685 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "The Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "CLK40DES1 5 2 157 " "The Quartus II software applied gate-level register retiming to clock \"CLK40DES1\": created 5 new registers, removed 2 registers, left 157 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1391786964012 ""} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL0:inst44\|altpll:altpll_component\|_clk4 1 0 5 " "The Quartus II software applied gate-level register retiming to clock \"!PLL0:inst44\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1391786964012 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1391786964012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE_LVDS GND " "Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 136 1120 1296 152 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1391786964059 "|ddl_ctrlr|SPARE_LVDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE1 GND " "Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 168 1120 1296 184 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1391786964059 "|ddl_ctrlr|G_SPARE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE2 GND " "Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 200 1120 1296 216 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1391786964059 "|ddl_ctrlr|G_SPARE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 312 1080 1256 328 "DATABUS_ADD\[7..0\]" "" } { 256 1056 1232 272 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1391786964059 "|ddl_ctrlr|DATABUS_ADD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1391786964059 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 302 2 0 } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 25 2 0 } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 226 2 0 } } { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/alt_remote.vhd" 611 -1 0 } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 23 2 0 } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 64 2 0 } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 144 2 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1391786964106 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1391786964777 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst60 " "Logic cell \"Generatore_Clock:inst19\|inst60\"" {  } { { "Generatore_Clock.bdf" "inst60" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "ddl_ctrlr.bdf" "inst28" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 784 1272 1320 816 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst61 " "Logic cell \"Generatore_Clock:inst19\|inst61\"" {  } { { "Generatore_Clock.bdf" "inst61" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst62 " "Logic cell \"Generatore_Clock:inst19\|inst62\"" {  } { { "Generatore_Clock.bdf" "inst62" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 264 312 752 "inst62" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst63 " "Logic cell \"Generatore_Clock:inst19\|inst63\"" {  } { { "Generatore_Clock.bdf" "inst63" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 312 360 752 "inst63" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst64 " "Logic cell \"Generatore_Clock:inst19\|inst64\"" {  } { { "Generatore_Clock.bdf" "inst64" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 360 408 752 "inst64" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst65 " "Logic cell \"Generatore_Clock:inst19\|inst65\"" {  } { { "Generatore_Clock.bdf" "inst65" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 408 456 752 "inst65" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst66 " "Logic cell \"Generatore_Clock:inst19\|inst66\"" {  } { { "Generatore_Clock.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 456 504 752 "inst66" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst67 " "Logic cell \"Generatore_Clock:inst19\|inst67\"" {  } { { "Generatore_Clock.bdf" "inst67" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 504 552 752 "inst67" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst68 " "Logic cell \"Generatore_Clock:inst19\|inst68\"" {  } { { "Generatore_Clock.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 552 600 752 "inst68" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst69 " "Logic cell \"Generatore_Clock:inst19\|inst69\"" {  } { { "Generatore_Clock.bdf" "inst69" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 600 648 752 "inst69" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst70 " "Logic cell \"Generatore_Clock:inst19\|inst70\"" {  } { { "Generatore_Clock.bdf" "inst70" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 648 696 752 "inst70" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst71 " "Logic cell \"Generatore_Clock:inst19\|inst71\"" {  } { { "Generatore_Clock.bdf" "inst71" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 696 744 752 "inst71" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst72 " "Logic cell \"Generatore_Clock:inst19\|inst72\"" {  } { { "Generatore_Clock.bdf" "inst72" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 744 792 752 "inst72" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst73 " "Logic cell \"Generatore_Clock:inst19\|inst73\"" {  } { { "Generatore_Clock.bdf" "inst73" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 792 840 752 "inst73" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst74 " "Logic cell \"Generatore_Clock:inst19\|inst74\"" {  } { { "Generatore_Clock.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 840 888 752 "inst74" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst75 " "Logic cell \"Generatore_Clock:inst19\|inst75\"" {  } { { "Generatore_Clock.bdf" "inst75" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 720 888 936 752 "inst75" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst77 " "Logic cell \"Generatore_Clock:inst19\|inst77\"" {  } { { "Generatore_Clock.bdf" "inst77" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 168 216 680 "inst77" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst78 " "Logic cell \"Generatore_Clock:inst19\|inst78\"" {  } { { "Generatore_Clock.bdf" "inst78" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 216 264 680 "inst78" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst79 " "Logic cell \"Generatore_Clock:inst19\|inst79\"" {  } { { "Generatore_Clock.bdf" "inst79" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 264 312 680 "inst79" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst80 " "Logic cell \"Generatore_Clock:inst19\|inst80\"" {  } { { "Generatore_Clock.bdf" "inst80" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 312 360 680 "inst80" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst81 " "Logic cell \"Generatore_Clock:inst19\|inst81\"" {  } { { "Generatore_Clock.bdf" "inst81" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 360 408 680 "inst81" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst82 " "Logic cell \"Generatore_Clock:inst19\|inst82\"" {  } { { "Generatore_Clock.bdf" "inst82" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 408 456 680 "inst82" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst83 " "Logic cell \"Generatore_Clock:inst19\|inst83\"" {  } { { "Generatore_Clock.bdf" "inst83" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 456 504 680 "inst83" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst84 " "Logic cell \"Generatore_Clock:inst19\|inst84\"" {  } { { "Generatore_Clock.bdf" "inst84" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 504 552 680 "inst84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst85 " "Logic cell \"Generatore_Clock:inst19\|inst85\"" {  } { { "Generatore_Clock.bdf" "inst85" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 552 600 680 "inst85" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst86 " "Logic cell \"Generatore_Clock:inst19\|inst86\"" {  } { { "Generatore_Clock.bdf" "inst86" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 600 648 680 "inst86" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst87 " "Logic cell \"Generatore_Clock:inst19\|inst87\"" {  } { { "Generatore_Clock.bdf" "inst87" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 648 696 680 "inst87" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst88 " "Logic cell \"Generatore_Clock:inst19\|inst88\"" {  } { { "Generatore_Clock.bdf" "inst88" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 696 744 680 "inst88" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst89 " "Logic cell \"Generatore_Clock:inst19\|inst89\"" {  } { { "Generatore_Clock.bdf" "inst89" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 744 792 680 "inst89" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst90 " "Logic cell \"Generatore_Clock:inst19\|inst90\"" {  } { { "Generatore_Clock.bdf" "inst90" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 792 840 680 "inst90" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst91 " "Logic cell \"Generatore_Clock:inst19\|inst91\"" {  } { { "Generatore_Clock.bdf" "inst91" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 840 888 680 "inst91" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst92 " "Logic cell \"Generatore_Clock:inst19\|inst92\"" {  } { { "Generatore_Clock.bdf" "inst92" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 648 888 936 680 "inst92" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst93 " "Logic cell \"Generatore_Clock:inst19\|inst93\"" {  } { { "Generatore_Clock.bdf" "inst93" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 168 216 608 "inst93" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst94 " "Logic cell \"Generatore_Clock:inst19\|inst94\"" {  } { { "Generatore_Clock.bdf" "inst94" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 216 264 608 "inst94" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst95 " "Logic cell \"Generatore_Clock:inst19\|inst95\"" {  } { { "Generatore_Clock.bdf" "inst95" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 264 312 608 "inst95" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst96 " "Logic cell \"Generatore_Clock:inst19\|inst96\"" {  } { { "Generatore_Clock.bdf" "inst96" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 312 360 608 "inst96" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst97 " "Logic cell \"Generatore_Clock:inst19\|inst97\"" {  } { { "Generatore_Clock.bdf" "inst97" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 360 408 608 "inst97" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst98 " "Logic cell \"Generatore_Clock:inst19\|inst98\"" {  } { { "Generatore_Clock.bdf" "inst98" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 408 456 608 "inst98" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst99 " "Logic cell \"Generatore_Clock:inst19\|inst99\"" {  } { { "Generatore_Clock.bdf" "inst99" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 456 504 608 "inst99" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst100 " "Logic cell \"Generatore_Clock:inst19\|inst100\"" {  } { { "Generatore_Clock.bdf" "inst100" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 504 552 608 "inst100" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst101 " "Logic cell \"Generatore_Clock:inst19\|inst101\"" {  } { { "Generatore_Clock.bdf" "inst101" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 552 600 608 "inst101" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst102 " "Logic cell \"Generatore_Clock:inst19\|inst102\"" {  } { { "Generatore_Clock.bdf" "inst102" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 600 648 608 "inst102" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst103 " "Logic cell \"Generatore_Clock:inst19\|inst103\"" {  } { { "Generatore_Clock.bdf" "inst103" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 648 696 608 "inst103" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst104 " "Logic cell \"Generatore_Clock:inst19\|inst104\"" {  } { { "Generatore_Clock.bdf" "inst104" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 696 744 608 "inst104" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst105 " "Logic cell \"Generatore_Clock:inst19\|inst105\"" {  } { { "Generatore_Clock.bdf" "inst105" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 744 792 608 "inst105" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst106 " "Logic cell \"Generatore_Clock:inst19\|inst106\"" {  } { { "Generatore_Clock.bdf" "inst106" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 792 840 608 "inst106" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst107 " "Logic cell \"Generatore_Clock:inst19\|inst107\"" {  } { { "Generatore_Clock.bdf" "inst107" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 840 888 608 "inst107" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst108 " "Logic cell \"Generatore_Clock:inst19\|inst108\"" {  } { { "Generatore_Clock.bdf" "inst108" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 576 888 936 608 "inst108" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst109 " "Logic cell \"Generatore_Clock:inst19\|inst109\"" {  } { { "Generatore_Clock.bdf" "inst109" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 168 216 536 "inst109" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst110 " "Logic cell \"Generatore_Clock:inst19\|inst110\"" {  } { { "Generatore_Clock.bdf" "inst110" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 216 264 536 "inst110" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst111 " "Logic cell \"Generatore_Clock:inst19\|inst111\"" {  } { { "Generatore_Clock.bdf" "inst111" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 264 312 536 "inst111" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst112 " "Logic cell \"Generatore_Clock:inst19\|inst112\"" {  } { { "Generatore_Clock.bdf" "inst112" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 312 360 536 "inst112" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst113 " "Logic cell \"Generatore_Clock:inst19\|inst113\"" {  } { { "Generatore_Clock.bdf" "inst113" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 360 408 536 "inst113" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst114 " "Logic cell \"Generatore_Clock:inst19\|inst114\"" {  } { { "Generatore_Clock.bdf" "inst114" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 408 456 536 "inst114" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst115 " "Logic cell \"Generatore_Clock:inst19\|inst115\"" {  } { { "Generatore_Clock.bdf" "inst115" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 456 504 536 "inst115" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst116 " "Logic cell \"Generatore_Clock:inst19\|inst116\"" {  } { { "Generatore_Clock.bdf" "inst116" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 504 552 536 "inst116" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst117 " "Logic cell \"Generatore_Clock:inst19\|inst117\"" {  } { { "Generatore_Clock.bdf" "inst117" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 552 600 536 "inst117" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst118 " "Logic cell \"Generatore_Clock:inst19\|inst118\"" {  } { { "Generatore_Clock.bdf" "inst118" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 600 648 536 "inst118" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst119 " "Logic cell \"Generatore_Clock:inst19\|inst119\"" {  } { { "Generatore_Clock.bdf" "inst119" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 648 696 536 "inst119" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst120 " "Logic cell \"Generatore_Clock:inst19\|inst120\"" {  } { { "Generatore_Clock.bdf" "inst120" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 696 744 536 "inst120" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst121 " "Logic cell \"Generatore_Clock:inst19\|inst121\"" {  } { { "Generatore_Clock.bdf" "inst121" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 744 792 536 "inst121" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst122 " "Logic cell \"Generatore_Clock:inst19\|inst122\"" {  } { { "Generatore_Clock.bdf" "inst122" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 792 840 536 "inst122" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst123 " "Logic cell \"Generatore_Clock:inst19\|inst123\"" {  } { { "Generatore_Clock.bdf" "inst123" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 840 888 536 "inst123" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst124 " "Logic cell \"Generatore_Clock:inst19\|inst124\"" {  } { { "Generatore_Clock.bdf" "inst124" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 504 888 936 536 "inst124" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst125 " "Logic cell \"Generatore_Clock:inst19\|inst125\"" {  } { { "Generatore_Clock.bdf" "inst125" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 928 976 424 "inst125" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst126 " "Logic cell \"Generatore_Clock:inst19\|inst126\"" {  } { { "Generatore_Clock.bdf" "inst126" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 976 1024 424 "inst126" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst127 " "Logic cell \"Generatore_Clock:inst19\|inst127\"" {  } { { "Generatore_Clock.bdf" "inst127" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1024 1072 424 "inst127" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst128 " "Logic cell \"Generatore_Clock:inst19\|inst128\"" {  } { { "Generatore_Clock.bdf" "inst128" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1072 1120 424 "inst128" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst129 " "Logic cell \"Generatore_Clock:inst19\|inst129\"" {  } { { "Generatore_Clock.bdf" "inst129" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1120 1168 424 "inst129" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst130 " "Logic cell \"Generatore_Clock:inst19\|inst130\"" {  } { { "Generatore_Clock.bdf" "inst130" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1168 1216 424 "inst130" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst131 " "Logic cell \"Generatore_Clock:inst19\|inst131\"" {  } { { "Generatore_Clock.bdf" "inst131" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1216 1264 424 "inst131" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst132 " "Logic cell \"Generatore_Clock:inst19\|inst132\"" {  } { { "Generatore_Clock.bdf" "inst132" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1264 1312 424 "inst132" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst133 " "Logic cell \"Generatore_Clock:inst19\|inst133\"" {  } { { "Generatore_Clock.bdf" "inst133" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1312 1360 424 "inst133" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst134 " "Logic cell \"Generatore_Clock:inst19\|inst134\"" {  } { { "Generatore_Clock.bdf" "inst134" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1360 1408 424 "inst134" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst135 " "Logic cell \"Generatore_Clock:inst19\|inst135\"" {  } { { "Generatore_Clock.bdf" "inst135" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1408 1456 424 "inst135" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst136 " "Logic cell \"Generatore_Clock:inst19\|inst136\"" {  } { { "Generatore_Clock.bdf" "inst136" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1456 1504 424 "inst136" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst137 " "Logic cell \"Generatore_Clock:inst19\|inst137\"" {  } { { "Generatore_Clock.bdf" "inst137" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1504 1552 424 "inst137" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst138 " "Logic cell \"Generatore_Clock:inst19\|inst138\"" {  } { { "Generatore_Clock.bdf" "inst138" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1552 1600 424 "inst138" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst139 " "Logic cell \"Generatore_Clock:inst19\|inst139\"" {  } { { "Generatore_Clock.bdf" "inst139" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1600 1648 424 "inst139" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst140 " "Logic cell \"Generatore_Clock:inst19\|inst140\"" {  } { { "Generatore_Clock.bdf" "inst140" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 392 1648 1696 424 "inst140" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst141 " "Logic cell \"Generatore_Clock:inst19\|inst141\"" {  } { { "Generatore_Clock.bdf" "inst141" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 928 976 352 "inst141" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst142 " "Logic cell \"Generatore_Clock:inst19\|inst142\"" {  } { { "Generatore_Clock.bdf" "inst142" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 976 1024 352 "inst142" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst143 " "Logic cell \"Generatore_Clock:inst19\|inst143\"" {  } { { "Generatore_Clock.bdf" "inst143" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1024 1072 352 "inst143" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst144 " "Logic cell \"Generatore_Clock:inst19\|inst144\"" {  } { { "Generatore_Clock.bdf" "inst144" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1072 1120 352 "inst144" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst145 " "Logic cell \"Generatore_Clock:inst19\|inst145\"" {  } { { "Generatore_Clock.bdf" "inst145" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1120 1168 352 "inst145" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst146 " "Logic cell \"Generatore_Clock:inst19\|inst146\"" {  } { { "Generatore_Clock.bdf" "inst146" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1168 1216 352 "inst146" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst147 " "Logic cell \"Generatore_Clock:inst19\|inst147\"" {  } { { "Generatore_Clock.bdf" "inst147" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1216 1264 352 "inst147" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst148 " "Logic cell \"Generatore_Clock:inst19\|inst148\"" {  } { { "Generatore_Clock.bdf" "inst148" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1264 1312 352 "inst148" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst149 " "Logic cell \"Generatore_Clock:inst19\|inst149\"" {  } { { "Generatore_Clock.bdf" "inst149" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1312 1360 352 "inst149" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst150 " "Logic cell \"Generatore_Clock:inst19\|inst150\"" {  } { { "Generatore_Clock.bdf" "inst150" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1360 1408 352 "inst150" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst151 " "Logic cell \"Generatore_Clock:inst19\|inst151\"" {  } { { "Generatore_Clock.bdf" "inst151" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1408 1456 352 "inst151" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst152 " "Logic cell \"Generatore_Clock:inst19\|inst152\"" {  } { { "Generatore_Clock.bdf" "inst152" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1456 1504 352 "inst152" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst153 " "Logic cell \"Generatore_Clock:inst19\|inst153\"" {  } { { "Generatore_Clock.bdf" "inst153" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1504 1552 352 "inst153" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst154 " "Logic cell \"Generatore_Clock:inst19\|inst154\"" {  } { { "Generatore_Clock.bdf" "inst154" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1552 1600 352 "inst154" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst155 " "Logic cell \"Generatore_Clock:inst19\|inst155\"" {  } { { "Generatore_Clock.bdf" "inst155" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1600 1648 352 "inst155" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst156 " "Logic cell \"Generatore_Clock:inst19\|inst156\"" {  } { { "Generatore_Clock.bdf" "inst156" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 320 1648 1696 352 "inst156" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst157 " "Logic cell \"Generatore_Clock:inst19\|inst157\"" {  } { { "Generatore_Clock.bdf" "inst157" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 928 976 280 "inst157" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst158 " "Logic cell \"Generatore_Clock:inst19\|inst158\"" {  } { { "Generatore_Clock.bdf" "inst158" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 976 1024 280 "inst158" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst159 " "Logic cell \"Generatore_Clock:inst19\|inst159\"" {  } { { "Generatore_Clock.bdf" "inst159" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1024 1072 280 "inst159" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst160 " "Logic cell \"Generatore_Clock:inst19\|inst160\"" {  } { { "Generatore_Clock.bdf" "inst160" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1072 1120 280 "inst160" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst161 " "Logic cell \"Generatore_Clock:inst19\|inst161\"" {  } { { "Generatore_Clock.bdf" "inst161" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1120 1168 280 "inst161" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst162 " "Logic cell \"Generatore_Clock:inst19\|inst162\"" {  } { { "Generatore_Clock.bdf" "inst162" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1168 1216 280 "inst162" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst163 " "Logic cell \"Generatore_Clock:inst19\|inst163\"" {  } { { "Generatore_Clock.bdf" "inst163" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1216 1264 280 "inst163" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst164 " "Logic cell \"Generatore_Clock:inst19\|inst164\"" {  } { { "Generatore_Clock.bdf" "inst164" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1264 1312 280 "inst164" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst165 " "Logic cell \"Generatore_Clock:inst19\|inst165\"" {  } { { "Generatore_Clock.bdf" "inst165" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1312 1360 280 "inst165" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst166 " "Logic cell \"Generatore_Clock:inst19\|inst166\"" {  } { { "Generatore_Clock.bdf" "inst166" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1360 1408 280 "inst166" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst167 " "Logic cell \"Generatore_Clock:inst19\|inst167\"" {  } { { "Generatore_Clock.bdf" "inst167" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1408 1456 280 "inst167" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst168 " "Logic cell \"Generatore_Clock:inst19\|inst168\"" {  } { { "Generatore_Clock.bdf" "inst168" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1456 1504 280 "inst168" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst169 " "Logic cell \"Generatore_Clock:inst19\|inst169\"" {  } { { "Generatore_Clock.bdf" "inst169" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1504 1552 280 "inst169" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst170 " "Logic cell \"Generatore_Clock:inst19\|inst170\"" {  } { { "Generatore_Clock.bdf" "inst170" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1552 1600 280 "inst170" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst171 " "Logic cell \"Generatore_Clock:inst19\|inst171\"" {  } { { "Generatore_Clock.bdf" "inst171" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1600 1648 280 "inst171" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst172 " "Logic cell \"Generatore_Clock:inst19\|inst172\"" {  } { { "Generatore_Clock.bdf" "inst172" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 248 1648 1696 280 "inst172" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst173 " "Logic cell \"Generatore_Clock:inst19\|inst173\"" {  } { { "Generatore_Clock.bdf" "inst173" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 928 976 208 "inst173" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst174 " "Logic cell \"Generatore_Clock:inst19\|inst174\"" {  } { { "Generatore_Clock.bdf" "inst174" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 976 1024 208 "inst174" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst175 " "Logic cell \"Generatore_Clock:inst19\|inst175\"" {  } { { "Generatore_Clock.bdf" "inst175" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1024 1072 208 "inst175" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst176 " "Logic cell \"Generatore_Clock:inst19\|inst176\"" {  } { { "Generatore_Clock.bdf" "inst176" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1072 1120 208 "inst176" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst177 " "Logic cell \"Generatore_Clock:inst19\|inst177\"" {  } { { "Generatore_Clock.bdf" "inst177" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1120 1168 208 "inst177" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst178 " "Logic cell \"Generatore_Clock:inst19\|inst178\"" {  } { { "Generatore_Clock.bdf" "inst178" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1168 1216 208 "inst178" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst179 " "Logic cell \"Generatore_Clock:inst19\|inst179\"" {  } { { "Generatore_Clock.bdf" "inst179" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1216 1264 208 "inst179" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst180 " "Logic cell \"Generatore_Clock:inst19\|inst180\"" {  } { { "Generatore_Clock.bdf" "inst180" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1264 1312 208 "inst180" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst181 " "Logic cell \"Generatore_Clock:inst19\|inst181\"" {  } { { "Generatore_Clock.bdf" "inst181" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1312 1360 208 "inst181" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst182 " "Logic cell \"Generatore_Clock:inst19\|inst182\"" {  } { { "Generatore_Clock.bdf" "inst182" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1360 1408 208 "inst182" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst183 " "Logic cell \"Generatore_Clock:inst19\|inst183\"" {  } { { "Generatore_Clock.bdf" "inst183" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1408 1456 208 "inst183" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst184 " "Logic cell \"Generatore_Clock:inst19\|inst184\"" {  } { { "Generatore_Clock.bdf" "inst184" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1456 1504 208 "inst184" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst185 " "Logic cell \"Generatore_Clock:inst19\|inst185\"" {  } { { "Generatore_Clock.bdf" "inst185" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1504 1552 208 "inst185" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst186 " "Logic cell \"Generatore_Clock:inst19\|inst186\"" {  } { { "Generatore_Clock.bdf" "inst186" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1552 1600 208 "inst186" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst187 " "Logic cell \"Generatore_Clock:inst19\|inst187\"" {  } { { "Generatore_Clock.bdf" "inst187" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1600 1648 208 "inst187" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst188 " "Logic cell \"Generatore_Clock:inst19\|inst188\"" {  } { { "Generatore_Clock.bdf" "inst188" { Schematic "C:/HMPID-FPGA/RCB_P2_23/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1391786964792 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1391786964792 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1391786965120 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1391786965401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1391786965432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1391786965432 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCNTRES " "No output dependent on input pin \"BCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 544 -304 -136 560 "BCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTHStr " "No output dependent on input pin \"EVCNTHStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 568 -304 -136 584 "EVCNTHStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|EVCNTHStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTLStr " "No output dependent on input pin \"EVCNTLStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 592 -304 -136 608 "EVCNTLStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|EVCNTLStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 944 -312 -144 960 "SDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 928 -312 -144 944 "SCL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTRES " "No output dependent on input pin \"EVCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 -304 -136 632 "EVCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|EVCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_L1A " "No output dependent on input pin \"CLK_L1A\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 680 -304 -136 696 "CLK_L1A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK_L1A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR2 " "No output dependent on input pin \"BRCSTSTR2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 432 -304 -136 448 "BRCSTSTR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCSTSTR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L1_EXT " "No output dependent on input pin \"L1_EXT\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 264 -280 -112 280 "L1_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|L1_EXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_BUSY " "No output dependent on input pin \"G_BUSY\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1008 -312 -144 1024 "G_BUSY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|G_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBLERRStr " "No output dependent on input pin \"DBLERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 816 -304 -136 832 "DBLERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|DBLERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SINERRStr " "No output dependent on input pin \"SINERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 840 -304 -136 856 "SINERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|SINERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2 " "No output dependent on input pin \"CLK40DES2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1216 -312 -144 1232 "CLK40DES2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK40DES2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR1 " "No output dependent on input pin \"BRCSTSTR1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 456 -304 -136 472 "BRCSTSTR1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCSTSTR1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_1 " "No output dependent on input pin \"CLK40DES1_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 64 -280 -112 80 "CLK40DES1_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK40DES1_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_2 " "No output dependent on input pin \"CLK40DES1_2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 88 -280 -112 104 "CLK40DES1_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK40DES1_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_3 " "No output dependent on input pin \"CLK40DES1_3\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 112 -280 -112 128 "CLK40DES1_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK40DES1_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2_1 " "No output dependent on input pin \"CLK40DES2_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1240 -312 -144 1256 "CLK40DES2_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|CLK40DES2_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_TTL " "No output dependent on input pin \"SPARE1_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1280 -320 -152 1296 "SPARE1_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|SPARE1_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_TTL " "No output dependent on input pin \"SPARE2_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1304 -320 -152 1320 "SPARE2_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|SPARE2_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_RESETn_from_TTCRX " "No output dependent on input pin \"IN_RESETn_from_TTCRX\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -208 -328 -160 -192 "IN_RESETn_from_TTCRX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|IN_RESETn_from_TTCRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[7\] " "No output dependent on input pin \"BRCST\[7\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[6\] " "No output dependent on input pin \"BRCST\[6\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[5\] " "No output dependent on input pin \"BRCST\[5\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[4\] " "No output dependent on input pin \"BRCST\[4\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[3\] " "No output dependent on input pin \"BRCST\[3\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[2\] " "No output dependent on input pin \"BRCST\[2\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1391786965681 "|ddl_ctrlr|BRCST[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1391786965681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1908 " "Implemented 1908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1391786965681 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1391786965681 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1391786965681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1718 " "Implemented 1718 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1391786965681 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1391786965681 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1391786965681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1391786965681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1391786965744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 16:29:25 2014 " "Processing ended: Fri Feb 07 16:29:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1391786965744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1391786965744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1391786965744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1391786965744 ""}
