// Seed: 1639209509
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wor  id_6;
  assign module_1.id_3 = 0;
  assign id_6 = 1;
  assign id_2 = 1'h0;
  assign id_1 = id_6 - id_4 ? id_4 : 1;
  id_7(
      .id_0(id_5), .id_1(id_8)
  );
endmodule
module module_1 (
    output wand  id_0
    , id_6,
    input  tri1  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  uwire id_4
);
  wire id_7;
  tri  id_8 = 1 != id_3;
  wire id_9;
  wand id_10 = id_10 == 1;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9
  );
  wire id_11;
endmodule
