Analysis & Synthesis report for Phased_WiFi_Telescope_FW
Sun Aug 12 22:12:07 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component
 11. Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated
 12. Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in
 13. Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe
 14. Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe
 15. Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component
 16. Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated
 17. Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in
 18. Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe
 19. Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe
 20. Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component
 21. Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated
 22. Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in
 23. Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe
 24. Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe
 25. Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component
 26. Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated
 27. Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in
 28. Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe
 29. Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe
 30. Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component
 31. Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component
 32. Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component
 33. Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component
 34. Parameter Settings for User Entity Instance: pll_controller:pll|altpll:altpll_component
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "pll_controller:pll"
 37. Port Connectivity Checks: "hmcad1511_controller:adc"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug 12 22:12:07 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Phased_WiFi_Telescope_FW                    ;
; Top-level Entity Name              ; wifi_tele_phy                               ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 16                                          ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 16                                          ;
; Total registers                    ; 16                                          ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; 10CL025YU256C8G    ;                          ;
; Top-level entity name                                                      ; wifi_tele_phy      ; Phased_WiFi_Telescope_FW ;
; Family name                                                                ; Cyclone 10 LP      ; Cyclone V                ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                          ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993                ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto DSP Block Replacement                                                 ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                 ; On                       ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                           ; Library  ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v ; yes             ; User Verilog HDL File        ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v ; ethernet ;
; adc_lvds.vhd                                                  ; yes             ; User Wizard-Generated File   ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd                                                  ;          ;
; hmcad1511_controller.vhd                                      ; yes             ; User VHDL File               ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/hmcad1511_controller.vhd                                      ;          ;
; wifi_tele_phy.vhd                                             ; yes             ; User VHDL File               ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd                                             ;          ;
; pll_controller.vhd                                            ; yes             ; User Wizard-Generated File   ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd                                            ;          ;
; altlvds_rx.tdf                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altlvds_rx.tdf                                                                                                  ;          ;
; aglobal171.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                  ;          ;
; stratix_lvds_receiver.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                                                                                       ;          ;
; stratix_pll.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                 ;          ;
; stratixgx_lvds_receiver.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc                                                                                     ;          ;
; stratixgx_pll.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixgx_pll.inc                                                                                               ;          ;
; stratixii_lvds_receiver.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc                                                                                     ;          ;
; stratixii_clkctrl.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc                                                                                           ;          ;
; altddio_in.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_in.inc                                                                                                  ;          ;
; db/adc_lvds_lvds_rx.v                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v                                         ;          ;
; altpll.tdf                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                      ;          ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                               ;          ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                               ;          ;
; db/pll_controller_altpll.v                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/pll_controller_altpll.v                                    ;          ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 16                   ;
;                                             ;                      ;
; Total combinational functions               ; 0                    ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 0                    ;
;     -- 3 input functions                    ; 0                    ;
;     -- <=2 input functions                  ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 0                    ;
;     -- arithmetic mode                      ; 0                    ;
;                                             ;                      ;
; Total registers                             ; 16                   ;
;     -- Dedicated logic registers            ; 16                   ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 17                   ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
;                                             ;                      ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; hmcad1511_lclk~input ;
; Maximum fan-out                             ; 16                   ;
; Total fan-out                               ; 52                   ;
; Average fan-out                             ; 1.02                 ;
+---------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |wifi_tele_phy                                  ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |wifi_tele_phy                                                                                                                                        ; wifi_tele_phy         ; work         ;
;    |hmcad1511_controller:adc|                   ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc                                                                                                               ; hmcad1511_controller  ; work         ;
;       |adc_lvds:d1lvds|                         ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d2lvds|                         ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d3lvds|                         ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d4lvds|                         ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;    |pll_controller:pll|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|pll_controller:pll                                                                                                                     ; pll_controller        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|pll_controller:pll|altpll:altpll_component                                                                                             ; altpll                ; work         ;
;          |pll_controller_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wifi_tele_phy|pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated                                                        ; pll_controller_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------+
; Altera ; ALTLVDS_RX   ; 17.1    ; N/A          ; N/A          ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds ; adc_lvds.vhd       ;
; Altera ; ALTLVDS_RX   ; 17.1    ; N/A          ; N/A          ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds ; adc_lvds.vhd       ;
; Altera ; ALTLVDS_RX   ; 17.1    ; N/A          ; N/A          ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds ; adc_lvds.vhd       ;
; Altera ; ALTLVDS_RX   ; 17.1    ; N/A          ; N/A          ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds ; adc_lvds.vhd       ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |wifi_tele_phy|pll_controller:pll                       ; pll_controller.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+-----------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                  ;
+----------------------------+-------+------+-----------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                   ;
+----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                           ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                            ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+-----------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                  ;
+----------------------------+-------+------+-----------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                   ;
+----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                           ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                            ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+-----------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                  ;
+----------------------------+-------+------+-----------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                   ;
+----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                           ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                            ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+-----------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                  ;
+----------------------------+-------+------+-----------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                   ;
+----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                           ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                            ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                                                ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                                                ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                              ;
; NUMBER_OF_CHANNELS                   ; 2                ; Signed Integer                                              ;
; DESERIALIZATION_FACTOR               ; 4                ; Signed Integer                                              ;
; REGISTERED_OUTPUT                    ; OFF              ; Untyped                                                     ;
; INCLOCK_PERIOD                       ; 10000            ; Signed Integer                                              ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                              ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                     ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                                     ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED      ; Untyped                                                     ;
; INPUT_DATA_RATE                      ; 800              ; Signed Integer                                              ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                     ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                              ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                     ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                     ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                     ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                     ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                              ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                              ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                     ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                     ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                              ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                     ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                     ;
; USE_EXTERNAL_PLL                     ; ON               ; Untyped                                                     ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                     ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                     ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                              ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                     ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                     ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                     ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                     ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                              ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                              ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                     ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                     ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                     ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                     ;
; CBXI_PARAMETER                       ; adc_lvds_lvds_rx ; Untyped                                                     ;
+--------------------------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                              ;
; NUMBER_OF_CHANNELS                   ; 2                ; Signed Integer                                              ;
; DESERIALIZATION_FACTOR               ; 4                ; Signed Integer                                              ;
; REGISTERED_OUTPUT                    ; OFF              ; Untyped                                                     ;
; INCLOCK_PERIOD                       ; 10000            ; Signed Integer                                              ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                              ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                     ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                                     ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED      ; Untyped                                                     ;
; INPUT_DATA_RATE                      ; 800              ; Signed Integer                                              ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                     ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                              ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                     ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                     ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                     ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                     ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                              ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                              ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                     ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                     ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                              ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                     ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                     ;
; USE_EXTERNAL_PLL                     ; ON               ; Untyped                                                     ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                     ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                     ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                              ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                     ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                     ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                     ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                     ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                              ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                              ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                     ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                     ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                     ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                     ;
; CBXI_PARAMETER                       ; adc_lvds_lvds_rx ; Untyped                                                     ;
+--------------------------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                              ;
; NUMBER_OF_CHANNELS                   ; 2                ; Signed Integer                                              ;
; DESERIALIZATION_FACTOR               ; 4                ; Signed Integer                                              ;
; REGISTERED_OUTPUT                    ; OFF              ; Untyped                                                     ;
; INCLOCK_PERIOD                       ; 10000            ; Signed Integer                                              ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                              ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                     ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                                     ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED      ; Untyped                                                     ;
; INPUT_DATA_RATE                      ; 800              ; Signed Integer                                              ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                     ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                              ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                     ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                     ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                     ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                     ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                              ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                              ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                     ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                     ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                              ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                     ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                     ;
; USE_EXTERNAL_PLL                     ; ON               ; Untyped                                                     ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                     ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                     ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                              ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                     ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                     ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                     ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                     ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                              ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                              ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                     ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                     ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                     ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                     ;
; CBXI_PARAMETER                       ; adc_lvds_lvds_rx ; Untyped                                                     ;
+--------------------------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                              ;
; NUMBER_OF_CHANNELS                   ; 2                ; Signed Integer                                              ;
; DESERIALIZATION_FACTOR               ; 4                ; Signed Integer                                              ;
; REGISTERED_OUTPUT                    ; OFF              ; Untyped                                                     ;
; INCLOCK_PERIOD                       ; 10000            ; Signed Integer                                              ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                              ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                     ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                                     ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED      ; Untyped                                                     ;
; INPUT_DATA_RATE                      ; 800              ; Signed Integer                                              ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                     ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                              ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                     ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                     ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                     ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                     ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                              ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                              ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                     ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                     ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                              ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                     ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                     ;
; USE_EXTERNAL_PLL                     ; ON               ; Untyped                                                     ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                     ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                     ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                              ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                     ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                     ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                     ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                     ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                     ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                              ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                              ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                     ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                     ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                     ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                     ;
; CBXI_PARAMETER                       ; adc_lvds_lvds_rx ; Untyped                                                     ;
+--------------------------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_controller:pll|altpll:altpll_component ;
+-------------------------------+----------------------------------+----------------------+
; Parameter Name                ; Value                            ; Type                 ;
+-------------------------------+----------------------------------+----------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER                ; Untyped              ;
; PLL_TYPE                      ; AUTO                             ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_controller ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped              ;
; SCAN_CHAIN                    ; LONG                             ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped              ;
; LOCK_HIGH                     ; 1                                ; Untyped              ;
; LOCK_LOW                      ; 1                                ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped              ;
; SKIP_VCO                      ; OFF                              ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped              ;
; BANDWIDTH                     ; 0                                ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped              ;
; DOWN_SPREAD                   ; 0                                ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 4                                ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped              ;
; DPA_DIVIDER                   ; 0                                ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped              ;
; VCO_MIN                       ; 0                                ; Untyped              ;
; VCO_MAX                       ; 0                                ; Untyped              ;
; VCO_CENTER                    ; 0                                ; Untyped              ;
; PFD_MIN                       ; 0                                ; Untyped              ;
; PFD_MAX                       ; 0                                ; Untyped              ;
; M_INITIAL                     ; 0                                ; Untyped              ;
; M                             ; 0                                ; Untyped              ;
; N                             ; 1                                ; Untyped              ;
; M2                            ; 1                                ; Untyped              ;
; N2                            ; 1                                ; Untyped              ;
; SS                            ; 1                                ; Untyped              ;
; C0_HIGH                       ; 0                                ; Untyped              ;
; C1_HIGH                       ; 0                                ; Untyped              ;
; C2_HIGH                       ; 0                                ; Untyped              ;
; C3_HIGH                       ; 0                                ; Untyped              ;
; C4_HIGH                       ; 0                                ; Untyped              ;
; C5_HIGH                       ; 0                                ; Untyped              ;
; C6_HIGH                       ; 0                                ; Untyped              ;
; C7_HIGH                       ; 0                                ; Untyped              ;
; C8_HIGH                       ; 0                                ; Untyped              ;
; C9_HIGH                       ; 0                                ; Untyped              ;
; C0_LOW                        ; 0                                ; Untyped              ;
; C1_LOW                        ; 0                                ; Untyped              ;
; C2_LOW                        ; 0                                ; Untyped              ;
; C3_LOW                        ; 0                                ; Untyped              ;
; C4_LOW                        ; 0                                ; Untyped              ;
; C5_LOW                        ; 0                                ; Untyped              ;
; C6_LOW                        ; 0                                ; Untyped              ;
; C7_LOW                        ; 0                                ; Untyped              ;
; C8_LOW                        ; 0                                ; Untyped              ;
; C9_LOW                        ; 0                                ; Untyped              ;
; C0_INITIAL                    ; 0                                ; Untyped              ;
; C1_INITIAL                    ; 0                                ; Untyped              ;
; C2_INITIAL                    ; 0                                ; Untyped              ;
; C3_INITIAL                    ; 0                                ; Untyped              ;
; C4_INITIAL                    ; 0                                ; Untyped              ;
; C5_INITIAL                    ; 0                                ; Untyped              ;
; C6_INITIAL                    ; 0                                ; Untyped              ;
; C7_INITIAL                    ; 0                                ; Untyped              ;
; C8_INITIAL                    ; 0                                ; Untyped              ;
; C9_INITIAL                    ; 0                                ; Untyped              ;
; C0_MODE                       ; BYPASS                           ; Untyped              ;
; C1_MODE                       ; BYPASS                           ; Untyped              ;
; C2_MODE                       ; BYPASS                           ; Untyped              ;
; C3_MODE                       ; BYPASS                           ; Untyped              ;
; C4_MODE                       ; BYPASS                           ; Untyped              ;
; C5_MODE                       ; BYPASS                           ; Untyped              ;
; C6_MODE                       ; BYPASS                           ; Untyped              ;
; C7_MODE                       ; BYPASS                           ; Untyped              ;
; C8_MODE                       ; BYPASS                           ; Untyped              ;
; C9_MODE                       ; BYPASS                           ; Untyped              ;
; C0_PH                         ; 0                                ; Untyped              ;
; C1_PH                         ; 0                                ; Untyped              ;
; C2_PH                         ; 0                                ; Untyped              ;
; C3_PH                         ; 0                                ; Untyped              ;
; C4_PH                         ; 0                                ; Untyped              ;
; C5_PH                         ; 0                                ; Untyped              ;
; C6_PH                         ; 0                                ; Untyped              ;
; C7_PH                         ; 0                                ; Untyped              ;
; C8_PH                         ; 0                                ; Untyped              ;
; C9_PH                         ; 0                                ; Untyped              ;
; L0_HIGH                       ; 1                                ; Untyped              ;
; L1_HIGH                       ; 1                                ; Untyped              ;
; G0_HIGH                       ; 1                                ; Untyped              ;
; G1_HIGH                       ; 1                                ; Untyped              ;
; G2_HIGH                       ; 1                                ; Untyped              ;
; G3_HIGH                       ; 1                                ; Untyped              ;
; E0_HIGH                       ; 1                                ; Untyped              ;
; E1_HIGH                       ; 1                                ; Untyped              ;
; E2_HIGH                       ; 1                                ; Untyped              ;
; E3_HIGH                       ; 1                                ; Untyped              ;
; L0_LOW                        ; 1                                ; Untyped              ;
; L1_LOW                        ; 1                                ; Untyped              ;
; G0_LOW                        ; 1                                ; Untyped              ;
; G1_LOW                        ; 1                                ; Untyped              ;
; G2_LOW                        ; 1                                ; Untyped              ;
; G3_LOW                        ; 1                                ; Untyped              ;
; E0_LOW                        ; 1                                ; Untyped              ;
; E1_LOW                        ; 1                                ; Untyped              ;
; E2_LOW                        ; 1                                ; Untyped              ;
; E3_LOW                        ; 1                                ; Untyped              ;
; L0_INITIAL                    ; 1                                ; Untyped              ;
; L1_INITIAL                    ; 1                                ; Untyped              ;
; G0_INITIAL                    ; 1                                ; Untyped              ;
; G1_INITIAL                    ; 1                                ; Untyped              ;
; G2_INITIAL                    ; 1                                ; Untyped              ;
; G3_INITIAL                    ; 1                                ; Untyped              ;
; E0_INITIAL                    ; 1                                ; Untyped              ;
; E1_INITIAL                    ; 1                                ; Untyped              ;
; E2_INITIAL                    ; 1                                ; Untyped              ;
; E3_INITIAL                    ; 1                                ; Untyped              ;
; L0_MODE                       ; BYPASS                           ; Untyped              ;
; L1_MODE                       ; BYPASS                           ; Untyped              ;
; G0_MODE                       ; BYPASS                           ; Untyped              ;
; G1_MODE                       ; BYPASS                           ; Untyped              ;
; G2_MODE                       ; BYPASS                           ; Untyped              ;
; G3_MODE                       ; BYPASS                           ; Untyped              ;
; E0_MODE                       ; BYPASS                           ; Untyped              ;
; E1_MODE                       ; BYPASS                           ; Untyped              ;
; E2_MODE                       ; BYPASS                           ; Untyped              ;
; E3_MODE                       ; BYPASS                           ; Untyped              ;
; L0_PH                         ; 0                                ; Untyped              ;
; L1_PH                         ; 0                                ; Untyped              ;
; G0_PH                         ; 0                                ; Untyped              ;
; G1_PH                         ; 0                                ; Untyped              ;
; G2_PH                         ; 0                                ; Untyped              ;
; G3_PH                         ; 0                                ; Untyped              ;
; E0_PH                         ; 0                                ; Untyped              ;
; E1_PH                         ; 0                                ; Untyped              ;
; E2_PH                         ; 0                                ; Untyped              ;
; E3_PH                         ; 0                                ; Untyped              ;
; M_PH                          ; 0                                ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped              ;
; CLK0_COUNTER                  ; G0                               ; Untyped              ;
; CLK1_COUNTER                  ; G0                               ; Untyped              ;
; CLK2_COUNTER                  ; G0                               ; Untyped              ;
; CLK3_COUNTER                  ; G0                               ; Untyped              ;
; CLK4_COUNTER                  ; G0                               ; Untyped              ;
; CLK5_COUNTER                  ; G0                               ; Untyped              ;
; CLK6_COUNTER                  ; E0                               ; Untyped              ;
; CLK7_COUNTER                  ; E1                               ; Untyped              ;
; CLK8_COUNTER                  ; E2                               ; Untyped              ;
; CLK9_COUNTER                  ; E3                               ; Untyped              ;
; L0_TIME_DELAY                 ; 0                                ; Untyped              ;
; L1_TIME_DELAY                 ; 0                                ; Untyped              ;
; G0_TIME_DELAY                 ; 0                                ; Untyped              ;
; G1_TIME_DELAY                 ; 0                                ; Untyped              ;
; G2_TIME_DELAY                 ; 0                                ; Untyped              ;
; G3_TIME_DELAY                 ; 0                                ; Untyped              ;
; E0_TIME_DELAY                 ; 0                                ; Untyped              ;
; E1_TIME_DELAY                 ; 0                                ; Untyped              ;
; E2_TIME_DELAY                 ; 0                                ; Untyped              ;
; E3_TIME_DELAY                 ; 0                                ; Untyped              ;
; M_TIME_DELAY                  ; 0                                ; Untyped              ;
; N_TIME_DELAY                  ; 0                                ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped              ;
; ENABLE0_COUNTER               ; L0                               ; Untyped              ;
; ENABLE1_COUNTER               ; L0                               ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped              ;
; LOOP_FILTER_C                 ; 5                                ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped              ;
; VCO_POST_SCALE                ; 0                                ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP                    ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANDATA                 ; PORT_USED                        ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_USED                        ; Untyped              ;
; PORT_SCANDONE                 ; PORT_USED                        ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANCLK                  ; PORT_USED                        ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_USED                        ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_USED                        ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped              ;
; M_TEST_SOURCE                 ; 5                                ; Untyped              ;
; C0_TEST_SOURCE                ; 5                                ; Untyped              ;
; C1_TEST_SOURCE                ; 5                                ; Untyped              ;
; C2_TEST_SOURCE                ; 5                                ; Untyped              ;
; C3_TEST_SOURCE                ; 5                                ; Untyped              ;
; C4_TEST_SOURCE                ; 5                                ; Untyped              ;
; C5_TEST_SOURCE                ; 5                                ; Untyped              ;
; C6_TEST_SOURCE                ; 5                                ; Untyped              ;
; C7_TEST_SOURCE                ; 5                                ; Untyped              ;
; C8_TEST_SOURCE                ; 5                                ; Untyped              ;
; C9_TEST_SOURCE                ; 5                                ; Untyped              ;
; CBXI_PARAMETER                ; pll_controller_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped              ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone 10 LP                    ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; pll_controller.mif               ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pll_controller:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                          ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_controller:pll"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; configupdate ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; scanclkena   ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandone     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hmcad1511_controller:adc"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ch1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 16                          ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Aug 12 22:11:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ethernet/synthesis/ethernet.vhd
    Info (12022): Found design unit 1: ethernet-rtl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/ethernet.vhd Line: 70
    Info (12023): Found entity 1: ethernet File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/ethernet.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/ethernet_eth_tse_0.v
    Info (12023): Found entity 1: ethernet_eth_tse_0 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/ethernet_eth_tse_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file c10lp_baseline_pinout.v
    Info (12023): Found entity 1: c10lp_baseline_pinout File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/c10lp_baseline_pinout.v Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file adc_lvds.vhd
    Info (12022): Found design unit 1: adc_lvds-SYN File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd Line: 52
    Info (12023): Found entity 1: adc_lvds File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file hmcad1511_controller.vhd
    Info (12022): Found design unit 1: hmcad1511_controller-arch File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/hmcad1511_controller.vhd Line: 38
    Info (12023): Found entity 1: hmcad1511_controller File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/hmcad1511_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc_spi.vhd
    Info (12022): Found design unit 1: adc_spi-arch File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_spi.vhd Line: 20
    Info (12023): Found entity 1: adc_spi File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_spi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clk_div8vhd.vhd
    Info (12022): Found design unit 1: clk_div8-arch File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/clk_div8vhd.vhd Line: 15
    Info (12023): Found entity 1: clk_div8 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/clk_div8vhd.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file lvds_glue.vhd
    Info (12022): Found design unit 1: lvds_glue_iobuf_in_t1j-RTL File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/lvds_glue.vhd Line: 55
    Info (12022): Found design unit 2: lvds_glue-RTL File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/lvds_glue.vhd Line: 110
    Info (12023): Found entity 1: lvds_glue_iobuf_in_t1j File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/lvds_glue.vhd Line: 46
    Info (12023): Found entity 2: lvds_glue File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/lvds_glue.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file wifi_tele_phy.vhd
    Info (12022): Found design unit 1: wifi_tele_phy-arch File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 47
    Info (12023): Found entity 1: wifi_tele_phy File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file wifi_tele_logic.vhd
    Info (12022): Found design unit 1: wifi_tele_logic-arch File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_logic.vhd Line: 6
    Info (12023): Found entity 1: wifi_tele_logic File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_logic.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file pll_controller.vhd
    Info (12022): Found design unit 1: pll_controller-SYN File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd Line: 58
    Info (12023): Found entity 1: pll_controller File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd Line: 42
Info (12127): Elaborating entity "wifi_tele_phy" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at wifi_tele_phy.vhd(14): used implicit default value for signal "adc_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at wifi_tele_phy.vhd(15): used implicit default value for signal "vga_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at wifi_tele_phy.vhd(16): used implicit default value for signal "dac_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at wifi_tele_phy.vhd(17): used implicit default value for signal "mosi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at wifi_tele_phy.vhd(18): used implicit default value for signal "sclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at wifi_tele_phy.vhd(50): object "adc_data" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at wifi_tele_phy.vhd(81): object "pll_locked" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 81
Info (12128): Elaborating entity "hmcad1511_controller" for hierarchy "hmcad1511_controller:adc" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 103
Info (12128): Elaborating entity "adc_lvds" for hierarchy "hmcad1511_controller:adc|adc_lvds:d1lvds" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/hmcad1511_controller.vhd Line: 62
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd Line: 118
Info (12130): Elaborated megafunction instantiation "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd Line: 118
Info (12133): Instantiated megafunction "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/adc_lvds.vhd Line: 118
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "800.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "4"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "10000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "800"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adc_lvds"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "2"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "OFF"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "ON"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 3 design units, including 3 entities, in source file db/adc_lvds_lvds_rx.v
    Info (12023): Found entity 1: adc_lvds_lvds_ddio_in File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v Line: 34
    Info (12023): Found entity 2: adc_lvds_dffpipe File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v Line: 97
    Info (12023): Found entity 3: adc_lvds_lvds_rx File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v Line: 140
Info (12128): Elaborating entity "adc_lvds_lvds_rx" for hierarchy "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "adc_lvds_lvds_ddio_in" for hierarchy "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v Line: 169
Info (12128): Elaborating entity "adc_lvds_dffpipe" for hierarchy "hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_dffpipe:h_dffpipe" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/adc_lvds_lvds_rx.v Line: 198
Info (12128): Elaborating entity "pll_controller" for hierarchy "pll_controller:pll" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 121
Info (12128): Elaborating entity "altpll" for hierarchy "pll_controller:pll|altpll:altpll_component" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd Line: 155
Info (12130): Elaborated megafunction instantiation "pll_controller:pll|altpll:altpll_component" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd Line: 155
Info (12133): Instantiated megafunction "pll_controller:pll|altpll:altpll_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/pll_controller.vhd Line: 155
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_controller"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "scan_chain_mif_file" = "pll_controller.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_controller_altpll.v
    Info (12023): Found entity 1: pll_controller_altpll File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/pll_controller_altpll.v Line: 29
Info (12128): Elaborating entity "pll_controller_altpll" for hierarchy "pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12189): Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature
        Warning (12192): "Triple-Speed Ethernet" does not support the Intel FPGA IP Evaluation Mode feature
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_cs" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 14
    Warning (13410): Pin "vga_cs" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 15
    Warning (13410): Pin "dac_cs" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 16
    Warning (13410): Pin "mosi" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 17
    Warning (13410): Pin "sclk" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'
Info (332104): Reading SDC File: 'ethernet/synthesis/submodules/altera_eth_tse_mac.sdc'
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(30): *altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 37
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 37
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 38
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 38
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(178): *|altera_tse_register_map:U_REG|command_config[9] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(178): *|altera_tse_mac_tx:U_TX|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(179): *|altera_tse_register_map:U_REG|mac_0[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(180): *|altera_tse_register_map:U_REG|mac_1[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(182): *|altera_tse_mac_rx:U_RX|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(184): *|altera_tse_register_map:U_REG|frm_length[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(204): *|altera_tse_mac_rx:*|pause_quant_val* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(204): *|altera_tse_mac_tx:*|pause_latch* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
    Info (332050): set_false_path -from [get_registers *|altera_tse_mac_rx:*|pause_quant_val*] -to [get_registers *|altera_tse_mac_tx:*|pause_latch*] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(205): *|altera_tse_register_map:U_REG|pause_quant_reg* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(205): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|pause_quant_reg*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(205): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(206): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|pause_quant_reg*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(206): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(207): *|altera_tse_register_map:U_REG|holdoff_quant* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(207): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|holdoff_quant*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(207): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(212): *|altera_tse_magic_detection:U_MAGIC|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(212): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_magic_detection:U_MAGIC|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(212): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(213): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_magic_detection:U_MAGIC|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(213): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   C10_clk50M
    Info (332111):   10.000 hmcad1511_lclk
    Info (332111):    5.000 pll|altpll_component|auto_generated|pll1|clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (20013): Ignored 51 assignments for entity "altera_eth_tse_mac" -- entity does not exist in design
Warning (20013): Ignored 31 assignments for entity "ethernet" -- entity does not exist in design
Warning (20013): Ignored 48 assignments for entity "ethernet_eth_tse_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "hmcad1511_fclk" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 26
Info (21057): Implemented 34 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 16 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sun Aug 12 22:12:07 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:28


