255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 27
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     356  out of   1920    18%  
 Number of Slice Flip Flops:           280  out of   3840     7%  
 Number of 4 input LUTs:               608  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 277   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.143ns
   Maximum output required time after clock: 12.684ns
   Maximum combinational path delay: 9.555ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         277 out of   3,840    7%
  Number of 4 input LUTs:             520 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          406 out of   1,920   21%
    Number of Slices containing only related logic:     406 out of     406  100%
    Number of Slices containing unrelated logic:          0 out of     406    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            609 out of   3,840   15%
  Number used as logic:                520
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,770
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  406 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a177) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...............................
Phase 5.8 (Checksum:9fc0c6) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 2257 unrouted;       REAL time: 0 secs 

Phase 2: 2046 unrouted;       REAL time: 0 secs 

Phase 3: 811 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.001     |  1.546      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  195 |  0.239     |  2.540      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 16:36:55 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            84  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.901ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            84  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.901ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 384: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT<15:8>> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT<15:8>> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT<15:8>> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 27
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     356  out of   1920    18%  
 Number of Slice Flip Flops:           280  out of   3840     7%  
 Number of 4 input LUTs:               608  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 277   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.143ns
   Maximum output required time after clock: 12.684ns
   Maximum combinational path delay: 9.555ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         277 out of   3,840    7%
  Number of 4 input LUTs:             520 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          408 out of   1,920   21%
    Number of Slices containing only related logic:     408 out of     408  100%
    Number of Slices containing unrelated logic:          0 out of     408    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            609 out of   3,840   15%
  Number used as logic:                520
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,770
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  408 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a187) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...................................................
Phase 5.8 (Checksum:9ea1f5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 2265 unrouted;       REAL time: 0 secs 

Phase 2: 2051 unrouted;       REAL time: 2 secs 

Phase 3: 749 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.035     |  1.761      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  199 |  0.421     |  2.621      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 16:50:32 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT<15:8>> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1778 - Inout <COUNT_DAT_OUT<15:8>> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0038> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 27
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     356  out of   1920    18%  
 Number of Slice Flip Flops:           280  out of   3840     7%  
 Number of 4 input LUTs:               608  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 277   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.143ns
   Maximum output required time after clock: 12.684ns
   Maximum combinational path delay: 9.555ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         277 out of   3,840    7%
  Number of 4 input LUTs:             520 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          408 out of   1,920   21%
    Number of Slices containing only related logic:     408 out of     408  100%
    Number of Slices containing unrelated logic:          0 out of     408    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            609 out of   3,840   15%
  Number used as logic:                520
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,770
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  408 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a187) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...................................................
Phase 5.8 (Checksum:9ea1f5) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 2265 unrouted;       REAL time: 2 secs 

Phase 2: 2051 unrouted;       REAL time: 2 secs 

Phase 3: 749 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.035     |  1.761      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  199 |  0.421     |  2.621      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 16:51:47 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 343. Object WE of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 343. Object OE of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 366. Object WE of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 366. Object OE of mode OUT can not be read.
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 387. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 388. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 389. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 390. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 391. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 392. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 393. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 394. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 395. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 396. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 397. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 398. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 399. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 400. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 401. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 402. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 385. Object WE of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 385. Object OE of mode OUT can not be read.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 364. Object WE of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 364. Object OE of mode OUT can not be read.
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 406. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 407. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 408. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 409. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 410. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 411. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 412. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 413. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 414. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 415. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 416. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 417. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 418. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 419. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 420. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 421. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 406. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 407. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 408. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 409. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 410. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 411. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 412. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 413. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 414. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 415. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 416. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 417. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 418. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 419. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 420. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 421. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 408. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 409. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 410. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 411. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 412. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 413. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 414. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 415. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 416. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 417. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 418. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 419. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 420. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 421. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 422. parse error, unexpected ROW, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 364: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 136.
    Found 16-bit subtractor for signal <$n0038> created at line 187.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 32
 1-bit latch                       : 32
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT and instance COUNT_DAT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_1 to COUNT_DAT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT and instance COUNT_DAT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_2 to COUNT_DAT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT and instance COUNT_DAT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_3 to COUNT_DAT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT and instance COUNT_DAT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_4 to COUNT_DAT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT and instance COUNT_DAT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_5 to COUNT_DAT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT and instance COUNT_DAT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_6 to COUNT_DAT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT and instance COUNT_DAT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_7 to COUNT_DAT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT and instance COUNT_DAT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_8 to COUNT_DAT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT and instance COUNT_DAT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_9 to COUNT_DAT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT and instance COUNT_DAT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_10 to COUNT_DAT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT and instance COUNT_DAT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_11 to COUNT_DAT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT and instance COUNT_DAT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_12 to COUNT_DAT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT and instance COUNT_DAT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_13 to COUNT_DAT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT and instance COUNT_DAT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_14 to COUNT_DAT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT and instance COUNT_DAT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_15 to COUNT_DAT_151.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<13>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_131>
   Output signal of LD_1 instance <COUNT_DAT_13>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<14>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_141>
   Output signal of LD_1 instance <COUNT_DAT_14>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<8>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_81>
   Output signal of LD_1 instance <COUNT_DAT_8>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<7>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_71>
   Output signal of LD_1 instance <COUNT_DAT_7>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<6>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_61>
   Output signal of LD_1 instance <COUNT_DAT_6>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<15>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_151>
   Output signal of LD_1 instance <COUNT_DAT_15>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<5>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_51>
   Output signal of LD_1 instance <COUNT_DAT_5>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<0>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_01>
   Output signal of LD_1 instance <COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<10>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_101>
   Output signal of LD_1 instance <COUNT_DAT_10>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<12>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_121>
   Output signal of LD_1 instance <COUNT_DAT_12>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<9>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_91>
   Output signal of LD_1 instance <COUNT_DAT_9>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<11>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_111>
   Output signal of LD_1 instance <COUNT_DAT_11>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<3>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_31>
   Output signal of LD_1 instance <COUNT_DAT_3>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<2>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_21>
   Output signal of LD_1 instance <COUNT_DAT_2>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<4>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_41>
   Output signal of LD_1 instance <COUNT_DAT_4>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<1>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_16>
   Output signal of LD_1 instance <COUNT_DAT_1>
ERROR:Xst:415 - Synthesis failed
CPU : 2.31 / 2.86 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 57064 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 364: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_15>.
    Found 19-bit addsub for signal <$n0021> created at line 136.
    Found 16-bit subtractor for signal <$n0023> created at line 187.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 32
 1-bit latch                       : 32
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<0>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<12>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_12>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<1>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_1>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<4>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_4>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<7>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_7>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<10>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_10>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<2>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_2>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<5>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_5>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<8>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_8>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<11>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_11>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<15>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_15>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<14>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_14>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<13>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_13>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<3>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_3>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<6>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_6>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<9>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_9>
ERROR:Xst:415 - Synthesis failed
CPU : 2.29 / 2.90 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 57064 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 99. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 102. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 102. Label SREG_M_PROC is ignored.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 422. Undefined symbol 'CUNT_DAT'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 422. CUNT_DAT: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:837 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 98. Index size for dimension 1 of COUNT_DAT_OUT is not 19.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 422. Undefined symbol 'CUNT_DAT'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 422. CUNT_DAT: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3367 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 114. 16 is not included in the index range, 15 downto 0, of array COUNT_DAT_OUT.
ERROR:HDLParsers:3367 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 115. 17 is not included in the index range, 15 downto 0, of array COUNT_DAT_OUT.
ERROR:HDLParsers:3367 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. 18 is not included in the index range, 15 downto 0, of array COUNT_DAT_OUT.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 381: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S, COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:5>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 5-bit register for signal <COUNT_DAT_OUT_S<4:0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 14
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 8
# Latches                          : 32
 1-bit latch                       : 32
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT and instance COUNT_DAT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_1 to COUNT_DAT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT and instance COUNT_DAT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_2 to COUNT_DAT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT and instance COUNT_DAT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_3 to COUNT_DAT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT and instance COUNT_DAT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_4 to COUNT_DAT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT and instance COUNT_DAT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_5 to COUNT_DAT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT and instance COUNT_DAT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_6 to COUNT_DAT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT and instance COUNT_DAT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_7 to COUNT_DAT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT and instance COUNT_DAT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_8 to COUNT_DAT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT and instance COUNT_DAT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_9 to COUNT_DAT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT and instance COUNT_DAT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_10 to COUNT_DAT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT and instance COUNT_DAT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_11 to COUNT_DAT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT and instance COUNT_DAT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_12 to COUNT_DAT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT and instance COUNT_DAT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_13 to COUNT_DAT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT and instance COUNT_DAT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_14 to COUNT_DAT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT and instance COUNT_DAT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_15 to COUNT_DAT_151.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<10>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_101>
   Output signal of LD_1 instance <COUNT_DAT_10>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<9>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_91>
   Output signal of LD_1 instance <COUNT_DAT_9>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<8>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_81>
   Output signal of LD_1 instance <COUNT_DAT_8>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<15>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_151>
   Output signal of LD_1 instance <COUNT_DAT_15>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<14>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_141>
   Output signal of LD_1 instance <COUNT_DAT_14>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<4>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_41>
   Output signal of LD_1 instance <COUNT_DAT_4>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<6>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_61>
   Output signal of LD_1 instance <COUNT_DAT_6>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<3>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_31>
   Output signal of LD_1 instance <COUNT_DAT_3>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<5>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_51>
   Output signal of LD_1 instance <COUNT_DAT_5>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<2>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_21>
   Output signal of LD_1 instance <COUNT_DAT_2>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<1>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_16>
   Output signal of LD_1 instance <COUNT_DAT_1>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<0>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_01>
   Output signal of LD_1 instance <COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<7>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_71>
   Output signal of LD_1 instance <COUNT_DAT_7>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<13>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_131>
   Output signal of LD_1 instance <COUNT_DAT_13>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<12>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_121>
   Output signal of LD_1 instance <COUNT_DAT_12>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<11>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_111>
   Output signal of LD_1 instance <COUNT_DAT_11>
ERROR:Xst:415 - Synthesis failed
CPU : 2.27 / 2.89 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 57064 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 381: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S, COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:5>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 5-bit register for signal <COUNT_DAT_OUT_S<4:0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 14
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 8
# Latches                          : 32
 1-bit latch                       : 32
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT and instance COUNT_DAT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_1 to COUNT_DAT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT and instance COUNT_DAT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_2 to COUNT_DAT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT and instance COUNT_DAT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_3 to COUNT_DAT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT and instance COUNT_DAT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_4 to COUNT_DAT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT and instance COUNT_DAT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_5 to COUNT_DAT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT and instance COUNT_DAT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_6 to COUNT_DAT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT and instance COUNT_DAT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_7 to COUNT_DAT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT and instance COUNT_DAT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_8 to COUNT_DAT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT and instance COUNT_DAT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_9 to COUNT_DAT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT and instance COUNT_DAT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_10 to COUNT_DAT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT and instance COUNT_DAT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_11 to COUNT_DAT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT and instance COUNT_DAT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_12 to COUNT_DAT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT and instance COUNT_DAT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_13 to COUNT_DAT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT and instance COUNT_DAT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_14 to COUNT_DAT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT and instance COUNT_DAT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_15 to COUNT_DAT_151.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<10>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_101>
   Output signal of LD_1 instance <COUNT_DAT_10>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<9>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_91>
   Output signal of LD_1 instance <COUNT_DAT_9>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<8>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_81>
   Output signal of LD_1 instance <COUNT_DAT_8>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<15>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_151>
   Output signal of LD_1 instance <COUNT_DAT_15>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<14>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_141>
   Output signal of LD_1 instance <COUNT_DAT_14>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<4>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_41>
   Output signal of LD_1 instance <COUNT_DAT_4>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<6>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_61>
   Output signal of LD_1 instance <COUNT_DAT_6>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<3>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_31>
   Output signal of LD_1 instance <COUNT_DAT_3>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<5>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_51>
   Output signal of LD_1 instance <COUNT_DAT_5>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<2>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_21>
   Output signal of LD_1 instance <COUNT_DAT_2>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<1>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_16>
   Output signal of LD_1 instance <COUNT_DAT_1>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<0>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_01>
   Output signal of LD_1 instance <COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<7>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_71>
   Output signal of LD_1 instance <COUNT_DAT_7>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<13>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_131>
   Output signal of LD_1 instance <COUNT_DAT_13>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<12>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_121>
   Output signal of LD_1 instance <COUNT_DAT_12>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<11>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_111>
   Output signal of LD_1 instance <COUNT_DAT_11>
ERROR:Xst:415 - Synthesis failed
CPU : 2.39 / 2.96 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 57064 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
RW(_n00221:O)                      | NONE(*)(COUNT_DAT_OUT_2)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
RW(_n00221:O)                      | NONE(*)(COUNT_DAT_OUT_2)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT<0>> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 15
 1-bit latch                       : 15
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           103  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 63  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
RW(_n00221:O)                      | NONE(*)(COUNT_DAT_OUT_15)| 15    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 381: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:1>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <COUNT_DAT_OUT_S<0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Latches                          : 2
 1-bit latch                       : 2
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<0>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_01>
   Output signal of LD_1 instance <COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<0>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_0>
   Output signal of LD instance <COUNT_DAT_OUT_S_0_ren>
ERROR:Xst:415 - Synthesis failed
CPU : 1.53 / 2.08 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 482. Undefined symbol 'COUNT_DAT_S'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 482. COUNT_DAT_S: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 442: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:8>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_7>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 8-bit register for signal <COUNT_DAT_OUT_S<7:0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 17
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 11
# Latches                          : 8
 1-bit latch                       : 8
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<1>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_1>
   Output signal of LD instance <COUNT_DAT_OUT_S_1_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<5>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_5>
   Output signal of LD instance <COUNT_DAT_OUT_S_5_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<4>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_4>
   Output signal of LD instance <COUNT_DAT_OUT_S_4_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<2>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_2>
   Output signal of LD instance <COUNT_DAT_OUT_S_2_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<3>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_3>
   Output signal of LD instance <COUNT_DAT_OUT_S_3_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<6>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_6>
   Output signal of LD instance <COUNT_DAT_OUT_S_6_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<0>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_0>
   Output signal of LD instance <COUNT_DAT_OUT_S_0_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<7>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_7>
   Output signal of LD instance <COUNT_DAT_OUT_S_7_ren>
ERROR:Xst:415 - Synthesis failed
CPU : 1.65 / 2.22 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 442: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:8>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_7>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 8-bit register for signal <COUNT_DAT_OUT_S<7:0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 17
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 11
# Latches                          : 8
 1-bit latch                       : 8
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<0>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_0>
   Output signal of LD instance <COUNT_DAT_OUT_S_0_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<3>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_3>
   Output signal of LD instance <COUNT_DAT_OUT_S_3_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<6>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_6>
   Output signal of LD instance <COUNT_DAT_OUT_S_6_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<1>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_1>
   Output signal of LD instance <COUNT_DAT_OUT_S_1_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<4>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_4>
   Output signal of LD instance <COUNT_DAT_OUT_S_4_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<5>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_5>
   Output signal of LD instance <COUNT_DAT_OUT_S_5_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<7>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_7>
   Output signal of LD instance <COUNT_DAT_OUT_S_7_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<2>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_2>
   Output signal of LD instance <COUNT_DAT_OUT_S_2_ren>
ERROR:Xst:415 - Synthesis failed
CPU : 1.61 / 2.18 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 381: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:1>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <COUNT_DAT_OUT_S<0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Latches                          : 2
 1-bit latch                       : 2
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT<0>>
Sources are: 
   Output signal of FDE instance <COUNT_DAT_01>
   Output signal of LD_1 instance <COUNT_DAT_0>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<0>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_0>
   Output signal of LD instance <COUNT_DAT_OUT_S_0_ren>
ERROR:Xst:415 - Synthesis failed
CPU : 1.63 / 2.23 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 381: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:1>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <n_COUNT_DAT_0>.
    Found 19-bit addsub for signal <$n0021> created at line 153.
    Found 16-bit subtractor for signal <$n0023> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <COUNT_DAT_OUT_S<0>>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Latches                          : 2
 1-bit latch                       : 2
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT_S<0>>
Sources are: 
   Output signal of FD instance <COUNT_DAT_OUT_S_0>
   Output signal of LD instance <COUNT_DAT_OUT_S_0_ren>

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <n_COUNT_DAT<0>>
Sources are: 
   Signal <> is assigned to logic
   Output signal of LD_1 instance <n_COUNT_DAT_0>
ERROR:Xst:415 - Synthesis failed
CPU : 1.62 / 2.20 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 153.
    Found 16-bit subtractor for signal <$n0038> created at line 204.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 152. Undefined symbol 'RW'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 162. RW: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:1780 - Signal <COUNT_DAT_OUT_M> is never used or assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:1780 - Signal <n_COUNT_DAT_OUT> is never used or assigned.
    Found 19-bit addsub for signal <$n0020> created at line 141.
    Found 16-bit subtractor for signal <$n0038> created at line 192.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd, automatic determination of correct order of compilation of files in project file sram_25mhz_255_byte_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 135. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 137. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 139. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 139. Label IL_OL_PROC is ignored.
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 369. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 371. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 371. Label ADR_DAT_OUT_PROC is ignored.
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 430. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 432. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 432. Label STATE_DISPL_PROC is ignored.
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 481. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
    Found 19-bit addsub for signal <$n0020> created at line 143.
    Found 16-bit subtractor for signal <$n0038> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 371: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_S.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S<15:1>> is assigned but never used.
WARNING:Xst:653 - Signal <not_CLK> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_S_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_0>.
    Found 16-bit subtractor for signal <$n0019> created at line 194.
    Found 19-bit addsub for signal <$n0021> created at line 143.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_S>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 19-bit addsub                     : 1
 16-bit subtractor                 : 1
# Registers                        : 12
 16-bit register                   : 5
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 2
 1-bit latch                       : 2
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT and instance COUNT_DAT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_0 to COUNT_DAT_01.
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT_OUT_S and instance COUNT_DAT_OUT_S_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_S_0 to COUNT_DAT_OUT_S_01.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_16> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_17> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ADR_18> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_01> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_0> is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_1> is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_2> is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_S_ren_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_15> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_15> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_15> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_4> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_5> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_6> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_7> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_8> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_9> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_10> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_11> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_12> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_13> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_M_14> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_4> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_5> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_6> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_7> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_8> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_9> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_10> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_11> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_12> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_13> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_ren_14> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_4> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_5> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_6> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_7> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_8> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_9> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_10> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_11> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_12> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_13> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1291 - FF/Latch <COUNT_DAT_OUT_S_14> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_15> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_18> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SV_M_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_0> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_4> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_5> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_6> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_7> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_8> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_9> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_10> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_11> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_12> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_13> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_DAT_M_14> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_0> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_3> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_4> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_5> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_6> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_7> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_8> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_9> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_10> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_11> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_12> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_13> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_14> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_15> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_16> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <COUNT_ADR_M_17> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SV_M_0> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SV_M_1> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SV_M_2> is unconnected in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_0> (without init value) is constant in block <sram_25mhz_255_byte>.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <LB1>
Sources are: 
   Output signal of LD instance <COUNT_DAT_OUT_S_0>
   Output signal of FD instance <COUNT_DAT_OUT_S_01>
ERROR:Xst:415 - Synthesis failed
CPU : 3.52 / 4.13 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 143.
    Found 16-bit subtractor for signal <$n0038> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_15> (without init value) is constant in block <sram_25mhz_255_byte>.

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            84  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.901ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 143.
    Found 16-bit subtractor for signal <$n0038> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 1
 1-bit latch                       : 1
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_0 to COUNT_DAT_OUT_01.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_01> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_15> (without init value) is constant in block <sram_25mhz_255_byte>.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT<14>>
Sources are: 
   Output signal of LD instance <COUNT_DAT_OUT_0>
ERROR:Xst:415 - Synthesis failed
CPU : 2.22 / 2.78 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 143.
    Found 16-bit subtractor for signal <$n0038> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_0 to COUNT_DAT_OUT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_1 to COUNT_DAT_OUT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_2 to COUNT_DAT_OUT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_3 to COUNT_DAT_OUT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_4 to COUNT_DAT_OUT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_5 to COUNT_DAT_OUT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_6 to COUNT_DAT_OUT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_7 to COUNT_DAT_OUT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_8 to COUNT_DAT_OUT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_9 to COUNT_DAT_OUT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_10 to COUNT_DAT_OUT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_11 to COUNT_DAT_OUT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_12 to COUNT_DAT_OUT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_13 to COUNT_DAT_OUT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_14 to COUNT_DAT_OUT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_15 to COUNT_DAT_OUT_151.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_141> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_131> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_121> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_111> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_101> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_91> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_81> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_71> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_61> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_51> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_41> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_31> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_21> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_16> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_01> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_151> (without init value) is constant in block <sram_25mhz_255_byte>.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT<14>>
Sources are: 
   Output signal of LD instance <COUNT_DAT_OUT_15>
   Output signal of LD instance <COUNT_DAT_OUT_14>
   Output signal of LD instance <COUNT_DAT_OUT_13>
   Output signal of LD instance <COUNT_DAT_OUT_12>
   Output signal of LD instance <COUNT_DAT_OUT_11>
   Output signal of LD instance <COUNT_DAT_OUT_10>
   Output signal of LD instance <COUNT_DAT_OUT_9>
   Output signal of LD instance <COUNT_DAT_OUT_8>
   Output signal of LD instance <COUNT_DAT_OUT_7>
   Output signal of LD instance <COUNT_DAT_OUT_6>
   Output signal of LD instance <COUNT_DAT_OUT_5>
   Output signal of LD instance <COUNT_DAT_OUT_4>
   Output signal of LD instance <COUNT_DAT_OUT_3>
   Output signal of LD instance <COUNT_DAT_OUT_2>
   Output signal of LD instance <COUNT_DAT_OUT_1>
   Output signal of LD instance <COUNT_DAT_OUT_0>
ERROR:Xst:415 - Synthesis failed
CPU : 2.56 / 3.12 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 143.
    Found 16-bit subtractor for signal <$n0038> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_0 to COUNT_DAT_OUT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_1 to COUNT_DAT_OUT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_2 to COUNT_DAT_OUT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_3 to COUNT_DAT_OUT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_4 to COUNT_DAT_OUT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_5 to COUNT_DAT_OUT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_6 to COUNT_DAT_OUT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_7 to COUNT_DAT_OUT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_8 to COUNT_DAT_OUT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_9 to COUNT_DAT_OUT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_10 to COUNT_DAT_OUT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_11 to COUNT_DAT_OUT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_12 to COUNT_DAT_OUT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_13 to COUNT_DAT_OUT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_14 to COUNT_DAT_OUT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_15 to COUNT_DAT_OUT_151.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_141> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_131> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_121> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_111> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_101> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_91> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_81> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_71> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_61> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_51> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_41> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_31> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_21> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_16> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_01> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_151> (without init value) is constant in block <sram_25mhz_255_byte>.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT<14>>
Sources are: 
   Output signal of LD instance <COUNT_DAT_OUT_15>
   Output signal of LD instance <COUNT_DAT_OUT_14>
   Output signal of LD instance <COUNT_DAT_OUT_13>
   Output signal of LD instance <COUNT_DAT_OUT_12>
   Output signal of LD instance <COUNT_DAT_OUT_11>
   Output signal of LD instance <COUNT_DAT_OUT_10>
   Output signal of LD instance <COUNT_DAT_OUT_9>
   Output signal of LD instance <COUNT_DAT_OUT_8>
   Output signal of LD instance <COUNT_DAT_OUT_7>
   Output signal of LD instance <COUNT_DAT_OUT_6>
   Output signal of LD instance <COUNT_DAT_OUT_5>
   Output signal of LD instance <COUNT_DAT_OUT_4>
   Output signal of LD instance <COUNT_DAT_OUT_3>
   Output signal of LD instance <COUNT_DAT_OUT_2>
   Output signal of LD instance <COUNT_DAT_OUT_1>
   Output signal of LD instance <COUNT_DAT_OUT_0>
ERROR:Xst:415 - Synthesis failed
CPU : 2.57 / 3.19 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 145.
    Found 16-bit subtractor for signal <$n0038> created at line 196.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:637 - Naming conflict between instance 0 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_0 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_0 to COUNT_DAT_OUT_01.
WARNING:Xst:637 - Naming conflict between instance 1 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_1 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_1 to COUNT_DAT_OUT_16.
WARNING:Xst:637 - Naming conflict between instance 2 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_2 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_2 to COUNT_DAT_OUT_21.
WARNING:Xst:637 - Naming conflict between instance 3 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_3 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_3 to COUNT_DAT_OUT_31.
WARNING:Xst:637 - Naming conflict between instance 4 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_4 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_4 to COUNT_DAT_OUT_41.
WARNING:Xst:637 - Naming conflict between instance 5 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_5 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_5 to COUNT_DAT_OUT_51.
WARNING:Xst:637 - Naming conflict between instance 6 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_6 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_6 to COUNT_DAT_OUT_61.
WARNING:Xst:637 - Naming conflict between instance 7 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_7 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_7 to COUNT_DAT_OUT_71.
WARNING:Xst:637 - Naming conflict between instance 8 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_8 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_8 to COUNT_DAT_OUT_81.
WARNING:Xst:637 - Naming conflict between instance 9 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_9 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_9 to COUNT_DAT_OUT_91.
WARNING:Xst:637 - Naming conflict between instance 10 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_10 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_10 to COUNT_DAT_OUT_101.
WARNING:Xst:637 - Naming conflict between instance 11 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_11 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_11 to COUNT_DAT_OUT_111.
WARNING:Xst:637 - Naming conflict between instance 12 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_12 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_12 to COUNT_DAT_OUT_121.
WARNING:Xst:637 - Naming conflict between instance 13 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_13 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_13 to COUNT_DAT_OUT_131.
WARNING:Xst:637 - Naming conflict between instance 14 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_14 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_14 to COUNT_DAT_OUT_141.
WARNING:Xst:637 - Naming conflict between instance 15 of unit COUNT_DAT_OUT and instance COUNT_DAT_OUT_15 of unit sram_25mhz_255_byte : renaming COUNT_DAT_OUT_15 to COUNT_DAT_OUT_151.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_141> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_131> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_121> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_111> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_101> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_91> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_81> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_71> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_61> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_51> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_41> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_31> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_21> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_16> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_01> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_151> (without init value) is constant in block <sram_25mhz_255_byte>.

ERROR:Xst:528 - Multi-source in Unit <sram_25mhz_255_byte> on signal <COUNT_DAT_OUT<14>>
Sources are: 
   Output signal of LD instance <COUNT_DAT_OUT_15>
   Output signal of LD instance <COUNT_DAT_OUT_14>
   Output signal of LD instance <COUNT_DAT_OUT_13>
   Output signal of LD instance <COUNT_DAT_OUT_12>
   Output signal of LD instance <COUNT_DAT_OUT_11>
   Output signal of LD instance <COUNT_DAT_OUT_10>
   Output signal of LD instance <COUNT_DAT_OUT_9>
   Output signal of LD instance <COUNT_DAT_OUT_8>
   Output signal of LD instance <COUNT_DAT_OUT_7>
   Output signal of LD instance <COUNT_DAT_OUT_6>
   Output signal of LD instance <COUNT_DAT_OUT_5>
   Output signal of LD instance <COUNT_DAT_OUT_4>
   Output signal of LD instance <COUNT_DAT_OUT_3>
   Output signal of LD instance <COUNT_DAT_OUT_2>
   Output signal of LD instance <COUNT_DAT_OUT_1>
   Output signal of LD instance <COUNT_DAT_OUT_0>
ERROR:Xst:415 - Synthesis failed
CPU : 2.64 / 3.18 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_M> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 145.
    Found 16-bit subtractor for signal <$n0038> created at line 196.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
WRITE(_n00221:O)                   | NONE(*)(COUNT_DAT_OUT_12)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
WRITE(_n00221:O)                   | NONE(*)(COUNT_DAT_OUT_5)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
WRITE(_n00221:O)                   | NONE(*)(COUNT_DAT_OUT_8)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_DAT_OUT_15>.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Latches                          : 16
 1-bit latch                       : 16
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
WRITE(_n00221:O)                   | NONE(*)(COUNT_DAT_OUT_5)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.690ns (Maximum Frequency: 85.543MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.218ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1779 - Inout <COUNT_DAT_OUT> is used but is never assigned.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_OUTPUT> is assigned but never used.
WARNING:Xst:646 - Signal <WRITE> is assigned but never used.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 146.
    Found 16-bit subtractor for signal <$n0038> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      94  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd, automatic determination of correct order of compilation of files in project file sram_25mhz_255_byte_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3312 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. Undefined symbol 'COUT_DAT_OUT_OUTPUT'.
ERROR:HDLParsers:1209 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. COUT_DAT_OUT_OUTPUT: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 386. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 402. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 402. Label STATE_DISPL_PROC is ignored.
ERROR:HDLParsers:164 - F:\Profibus\TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 451. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. Undefined symbol 'COUT_DAT_OUT_OUTPUT'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. COUT_DAT_OUT_OUTPUT: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. Object COUNT_ADR_OUT of mode OUT can not be read.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. Undefined symbol 'COUT_DAT_OUT'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 374. COUT_DAT_OUT: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:653 - Signal <n_COUNT_DAT_OUT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <COUNT_DAT_OUT_INPUT> is assigned but never used.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 146.
    Found 16-bit subtractor for signal <$n0040> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_OUTPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 148 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 13
 16-bit register                   : 5
 19-bit register                   : 3
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_M_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_M_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_0> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_OUTPUT_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1710 - FF/Latch  <COUNT_DAT_OUT_14> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_13> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_15> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_12> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_11> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_10> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_9> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_8> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_7> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_6> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_5> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_4> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_3> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_2> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_1> (without init value) is constant in block <sram_25mhz_255_byte>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_DAT_OUT_0> (without init value) is constant in block <sram_25mhz_255_byte>.

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     106  out of   1920     5%  
 Number of Slice Flip Flops:           104  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 101   |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.388ns (Maximum Frequency: 80.723MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:1780 - Signal <COUNT_DAT_OUT_M> is never used or assigned.
WARNING:Xst:1780 - Signal <COUNT_DAT_OUT_OUTPUT> is never used or assigned.
WARNING:Xst:1780 - Signal <n_COUNT_DAT_OUT> is never used or assigned.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 146.
    Found 16-bit subtractor for signal <$n0040> created at line 197.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 12
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.668ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 143.
    Found 16-bit subtractor for signal <$n0040> created at line 194.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 12
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.668ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 437. Undefined symbol 'COUNT_DAT_INPUT'.
ERROR:HDLParsers:1209 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 437. COUNT_DAT_INPUT: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 397: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT_INPUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 12
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.668ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 12
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.668ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
WARNING:HDLParsers:1406 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 384. No sensitivity list and no wait in the process
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
ERROR:Xst:849 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 384: No sensitivity list and no wait in the process.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 384. Object COUNT_ADR_OUT of mode OUT can not be read.
WARNING:HDLParsers:1406 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 384. No sensitivity list and no wait in the process
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 12
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.668ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit register for signal <COUNT_ADR_OUT>.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 30
 19-bit register                   : 3
 16-bit register                   : 4
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 21
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 22.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     381  out of   1920    19%  
 Number of Slice Flip Flops:           333  out of   3840     8%  
 Number of 4 input LUTs:               623  out of   3840    16%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 330   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.213ns
   Maximum output required time after clock: 12.859ns
   Maximum combinational path delay: 9.525ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42724 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         311 out of   3,840    8%
  Number of 4 input LUTs:             535 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          425 out of   1,920   22%
    Number of Slices containing only related logic:     425 out of     425  100%
    Number of Slices containing unrelated logic:          0 out of     425    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            625 out of   3,840   16%
  Number used as logic:                535
  Number used as a route-thru:          90
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                    22
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  7,287
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  425 out of 1920   22%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a20f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..........................................
Phase 5.8 (Checksum:9ec649) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 2376 unrouted;       REAL time: 0 secs 

Phase 2: 2121 unrouted;       REAL time: 2 secs 

Phase 3: 863 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.613     |  2.404      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  240 |  0.561     |  2.964      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 18:57:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 368: The following signals are missing in the process sensitivity list:
   n_COUNT_ADR.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 100   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.971ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 368: The following signals are missing in the process sensitivity list:
   n_COUNT_ADR.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 100   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.971ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     105  out of   1920     5%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 100   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.971ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 29
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 21
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 22.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     370  out of   1920    19%  
 Number of Slice Flip Flops:           314  out of   3840     8%  
 Number of 4 input LUTs:               623  out of   3840    16%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 311   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.213ns
   Maximum output required time after clock: 12.859ns
   Maximum combinational path delay: 9.525ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         311 out of   3,840    8%
  Number of 4 input LUTs:             535 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          425 out of   1,920   22%
    Number of Slices containing only related logic:     425 out of     425  100%
    Number of Slices containing unrelated logic:          0 out of     425    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            625 out of   3,840   16%
  Number used as logic:                535
  Number used as a route-thru:          90
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  7,135
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  425 out of 1920   22%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a20f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..................................................
Phase 5.8 (Checksum:9f26ac) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 2357 unrouted;       REAL time: 2 secs 

Phase 2: 2120 unrouted;       REAL time: 2 secs 

Phase 3: 848 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.311     |  1.988      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  221 |  0.333     |  2.639      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 19:09:44 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 11
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 17
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 6.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     106  out of   1920     5%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 100   |
CLK_IO                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.334ns (Maximum Frequency: 74.996MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.971ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit register for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 140.
    Found 16-bit subtractor for signal <$n0040> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 16-bit register for signal <COUNT_DAT_OUT_INPUT>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 29
 16-bit register                   : 4
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 13
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 21
 16-bit 2-to-1 multiplexer         : 1
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 22.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     370  out of   1920    19%  
 Number of Slice Flip Flops:           314  out of   3840     8%  
 Number of 4 input LUTs:               623  out of   3840    16%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 311   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.213ns
   Maximum output required time after clock: 12.859ns
   Maximum combinational path delay: 9.525ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".




Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         311 out of   3,840    8%
  Number of 4 input LUTs:             535 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          425 out of   1,920   22%
    Number of Slices containing only related logic:     425 out of     425  100%
    Number of Slices containing unrelated logic:          0 out of     425    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            625 out of   3,840   16%
  Number used as logic:                535
  Number used as a route-thru:          90
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  7,135
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  425 out of 1920   22%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a20f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....................
Phase 5.8 (Checksum:9e9f52) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 2365 unrouted;       REAL time: 0 secs 

Phase 2: 2128 unrouted;       REAL time: 0 secs 

Phase 3: 836 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.007     |  1.496      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  221 |  0.348     |  2.629      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Dec 12 19:15:30 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 142.
    Found 16-bit subtractor for signal <$n0041> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     355  out of   1920    18%  
 Number of Slice Flip Flops:           280  out of   3840     7%  
 Number of 4 input LUTs:               606  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 277   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.143ns
   Maximum output required time after clock: 13.049ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         277 out of   3,840    7%
  Number of 4 input LUTs:             517 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          405 out of   1,920   21%
    Number of Slices containing only related logic:     405 out of     405  100%
    Number of Slices containing unrelated logic:          0 out of     405    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            606 out of   3,840   15%
  Number used as logic:                517
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,806
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  405 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a16f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..........................................................
Phase 5.8 (Checksum:9eadf8) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 2300 unrouted;       REAL time: 0 secs 

Phase 2: 2080 unrouted;       REAL time: 0 secs 

Phase 3: 779 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.001     |  1.739      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  204 |  0.300     |  2.601      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Dec 13 15:28:31 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     357  out of   1920    18%  
 Number of Slice Flip Flops:           283  out of   3840     7%  
 Number of 4 input LUTs:               611  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 280   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 12.183ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         280 out of   3,840    7%
  Number of 4 input LUTs:             522 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          408 out of   1,920   21%
    Number of Slices containing only related logic:     408 out of     408  100%
    Number of Slices containing unrelated logic:          0 out of     408    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            611 out of   3,840   15%
  Number used as logic:                522
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,851
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  408 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a187) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
........................
Phase 5.8 (Checksum:9ef736) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 2279 unrouted;       REAL time: 0 secs 

Phase 2: 2058 unrouted;       REAL time: 2 secs 

Phase 3: 731 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.620     |  2.106      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  205 |  0.246     |  2.937      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Dec 13 15:41:23 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_INOUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     357  out of   1920    18%  
 Number of Slice Flip Flops:           283  out of   3840     7%  
 Number of 4 input LUTs:               611  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 280   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 12.183ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...
ERROR:NgdBuild:755 - Line 51 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'DA_SW1_G12' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 52 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'DD_SW0_F12' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "test2_sram_25mhz_255_byte.ucf".

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_INOUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     357  out of   1920    18%  
 Number of Slice Flip Flops:           283  out of   3840     7%  
 Number of 4 input LUTs:               611  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 280   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 12.183ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -i -p xc3s200-ft256-5
test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40676 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in
Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in
Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd
in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_INOUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     357  out of   1920    18%  
 Number of Slice Flip Flops:           283  out of   3840     7%  
 Number of 4 input LUTs:               611  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 280   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 12.183ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -i -p xc3s200-ft256-5
test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40676 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_INOUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 8
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
 24-bit subtractor                 : 3
 24-bit adder                      : 3
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 28
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 14
 24-bit register                   : 6
 3-bit register                    : 2
# Comparators                      : 4
 24-bit comparator greatequal      : 3
 32-bit comparator less            : 1
# Multiplexers                     : 20
 1-bit 2-to-1 multiplexer          : 19
 4-bit 4-to-1 multiplexer          : 1
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 21.
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     357  out of   1920    18%  
 Number of Slice Flip Flops:           283  out of   3840     7%  
 Number of 4 input LUTs:               611  out of   3840    15%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 280   |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 12.183ns
   Maximum combinational path delay: 9.614ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\profibus\test2_sram_25mhz_255_byte/_ngo -uc test2_sram_25mhz_255_byte.ucf -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"F:/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         280 out of   3,840    7%
  Number of 4 input LUTs:             522 out of   3,840   13%
Logic Distribution:
  Number of occupied Slices:                          408 out of   1,920   21%
    Number of Slices containing only related logic:     408 out of     408  100%
    Number of Slices containing unrelated logic:          0 out of     408    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            611 out of   3,840   15%
  Number used as logic:                522
  Number used as a route-thru:          89
  Number of bonded IOBs:               61 out of     173   35%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  6,851
Additional JTAG gate count for IOBs:  2,928
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            61 out of 173    35%
      Number of LOCed External IOBs   60 out of 61     98%

   Number of Slices                  408 out of 1920   21%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a187) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...........................................................
Phase 5.8 (Checksum:9f4a1f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 2279 unrouted;       REAL time: 0 secs 

Phase 2: 2058 unrouted;       REAL time: 0 secs 

Phase 3: 779 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.295     |  1.776      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  205 |  0.450     |  2.698      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Dec 13 16:27:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting f_div50000.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting clock_single_run_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting .untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project

