<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='48' type='32'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='53' u='r'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='97' u='r' c='_ZNK4llvm19MachineInstrBuilder6addRegEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='478' u='r' c='_ZN4llvm16getUndefRegStateEb'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1304' u='r' c='_ZN12_GLOBAL__N_18MIParser17parseRegisterFlagERj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1468' u='r' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1770' u='r' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer14insertMergePHIEPN4llvm17MachineBasicBlockES3_S3_jjjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='142' u='r' c='_ZL11getMopStateRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='378' u='r' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='637' u='r' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='885' u='r' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4266' u='r' c='_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='56' u='r' c='_ZN4llvm18MipsSEDAGToDAGISel21addDSPCtrlRegOperandsEbRNS_12MachineInstrERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3696' u='r' c='_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3696' u='r' c='_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3713' u='r' c='_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3713' u='r' c='_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3823' u='r' c='_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE'/>
