// Seed: 1563001557
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output wor   id_3
);
  wire id_5;
  assign id_3 = 1'h0;
  assign module_2.type_3 = 0;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1
    , id_5,
    output tri id_2,
    output uwire id_3
);
  tri1 id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wor id_4,
    inout supply1 id_5,
    output logic id_6,
    input supply0 id_7
);
  final $display(1 - 1);
  always @(posedge id_5) begin : LABEL_0
    id_6 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5
  );
  genvar id_9;
endmodule
