// Seed: 4114550061
module module_0 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4
);
  assign id_1 = 1 ? 1 : id_0;
  id_6(
      .id_0(1), .id_1(1'b0)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
