---
title: "45nm Two Stage Op Amp"
weight: 1
# bookFlatSection: false
# bookToc: true
# bookHidden: true
# bookCollapseSection: false
# bookComments: false
# bookSearchExclude: false
# bookHref: ''
# bookIcon: ''
---
{{< katex />}}
# **45nm Two Stage Op Amp**
{{< image 
  src="/projects/op-amp/dc.png" 
  alt="Op Amp Screenshot" 
  loading="lazy" 
>}}
# **Overview**
Two stage CMOS op amp (gpdk045) with 1.0V supply achieving 52dB gain and 618MHz bandwidth designed and simulated with Cadence Virtuoso and ADE Assembler (Loop Stability Analysis, AC/DC/Transient Analysis).
# **Highlights**
- Analog Fundamentals, Analog Simulation (Noise Analysis, Loop Stability Analysis, AC/DC/Transient Analysis, Monte-Carlo, etc.) 
- Miller Compensation, Common Feedback Circuit Design
- 45 nm GPDK Analog CMOS IC Design, EDA Tools (Cadence Virtuoso/Spectre/ADE Assembler, LTspice) 
- Power Distribution, Layout and Physical Design Fundamentals 
---
# **Details**
{{< pdf src="/projects/op-amp/Bowen_Yuan_Op_Amp_Report.pdf#view=Fit&page=2" height="85vh" >}}
