<stg><name>bin_conv_Pipeline_LOOP_CONVOLVER_LOAD</name>


<trans_list>

<trans id="628" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %conv_i1318_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %conv_i1318

]]></Node>
<StgValue><ssdm name="conv_i1318_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %zext_ln317_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln317

]]></Node>
<StgValue><ssdm name="zext_ln317_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i2 0, i2 %m_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_318_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_318_6:0 %m_V_3 = load i2 %m_V

]]></Node>
<StgValue><ssdm name="m_V_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_318_6:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_318_6:2 %icmp_ln1027 = icmp_eq  i2 %m_V_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_318_6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_318_6:4 %add_ln840 = add i2 %m_V_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_318_6:5 %br_ln316 = br i1 %icmp_ln1027, void %VITIS_LOOP_318_6.split, void %LOOP_CONVOLVERS.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:0 %add_ln317 = add i2 %zext_ln317_read, i2 %m_V_3

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
VITIS_LOOP_318_6.split:1 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln317, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_318_6.split:2 %add_ln317_1 = add i12 %tmp_s, i12 %conv_i1318_read

]]></Node>
<StgValue><ssdm name="add_ln317_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_318_6.split:3 %zext_ln317_1 = zext i12 %add_ln317_1

]]></Node>
<StgValue><ssdm name="zext_ln317_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:4 %dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln317_1

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:5 %tmp_118 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %m_V_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
VITIS_LOOP_318_6.split:6 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %m_V_3, i2 %m_V_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:7 %p_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:8 %word_buffer_V_addr = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:9 %empty = or i5 %tmp_118, i5 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:10 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:11 %p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %empty, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:12 %p_shl13_cast = zext i7 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:13 %empty_84 = add i8 %p_shl1, i8 %p_shl13_cast

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:15 %empty_85 = add i8 %empty_84, i8 9

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:16 %p_cast3 = zext i8 %empty_85

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:17 %word_buffer_V_addr_1 = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_318_6.split:277 %word_V = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="word_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:302 %store_ln322 = store i2 0, i8 %word_buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:485 %store_ln324 = store i2 0, i8 %word_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_318_6.split:486 %store_ln316 = store i2 %add_ln840, i2 %m_V

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0">
<![CDATA[
LOOP_CONVOLVERS.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:18 %or_ln320 = or i8 %tmp, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:19 %zext_ln320 = zext i8 %or_ln320

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:20 %word_buffer_V_addr_2 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:21 %or_ln320_1 = or i8 %tmp, i8 2

]]></Node>
<StgValue><ssdm name="or_ln320_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:22 %zext_ln320_1 = zext i8 %or_ln320_1

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:23 %word_buffer_V_addr_3 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_1

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_318_6.split:277 %word_V = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="word_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:278 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 0

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:279 %select_ln50 = select i1 %p_Result_9, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:280 %store_ln320 = store i2 %select_ln50, i8 %word_buffer_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:281 %p_Result_9_0_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 1

]]></Node>
<StgValue><ssdm name="p_Result_9_0_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:282 %select_ln50_1 = select i1 %p_Result_9_0_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:283 %store_ln320 = store i2 %select_ln50_1, i8 %word_buffer_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:284 %p_Result_9_0_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 2

]]></Node>
<StgValue><ssdm name="p_Result_9_0_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:287 %p_Result_9_0_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 3

]]></Node>
<StgValue><ssdm name="p_Result_9_0_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:290 %p_Result_9_0_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 4

]]></Node>
<StgValue><ssdm name="p_Result_9_0_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:293 %p_Result_9_0_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 5

]]></Node>
<StgValue><ssdm name="p_Result_9_0_5"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:296 %p_Result_9_0_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 6

]]></Node>
<StgValue><ssdm name="p_Result_9_0_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:299 %p_Result_9_0_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 7

]]></Node>
<StgValue><ssdm name="p_Result_9_0_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:303 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 8

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:307 %p_Result_9_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 9

]]></Node>
<StgValue><ssdm name="p_Result_9_1_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:310 %p_Result_9_1_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 10

]]></Node>
<StgValue><ssdm name="p_Result_9_1_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:313 %p_Result_9_1_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 11

]]></Node>
<StgValue><ssdm name="p_Result_9_1_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:316 %p_Result_9_1_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 12

]]></Node>
<StgValue><ssdm name="p_Result_9_1_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:319 %p_Result_9_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 13

]]></Node>
<StgValue><ssdm name="p_Result_9_1_5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:322 %p_Result_9_1_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 14

]]></Node>
<StgValue><ssdm name="p_Result_9_1_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:325 %p_Result_9_1_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 15

]]></Node>
<StgValue><ssdm name="p_Result_9_1_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:329 %p_Result_18_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 16

]]></Node>
<StgValue><ssdm name="p_Result_18_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:333 %p_Result_9_2_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 17

]]></Node>
<StgValue><ssdm name="p_Result_9_2_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:336 %p_Result_9_2_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 18

]]></Node>
<StgValue><ssdm name="p_Result_9_2_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:339 %p_Result_9_2_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 19

]]></Node>
<StgValue><ssdm name="p_Result_9_2_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:342 %p_Result_9_2_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 20

]]></Node>
<StgValue><ssdm name="p_Result_9_2_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:345 %p_Result_9_2_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 21

]]></Node>
<StgValue><ssdm name="p_Result_9_2_5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:348 %p_Result_9_2_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 22

]]></Node>
<StgValue><ssdm name="p_Result_9_2_6"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:351 %p_Result_9_2_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 23

]]></Node>
<StgValue><ssdm name="p_Result_9_2_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:355 %p_Result_18_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 24

]]></Node>
<StgValue><ssdm name="p_Result_18_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:359 %p_Result_9_3_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 25

]]></Node>
<StgValue><ssdm name="p_Result_9_3_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:362 %p_Result_9_3_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 26

]]></Node>
<StgValue><ssdm name="p_Result_9_3_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:365 %p_Result_9_3_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 27

]]></Node>
<StgValue><ssdm name="p_Result_9_3_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:368 %p_Result_9_3_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 28

]]></Node>
<StgValue><ssdm name="p_Result_9_3_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:371 %p_Result_9_3_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 29

]]></Node>
<StgValue><ssdm name="p_Result_9_3_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:374 %p_Result_9_3_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 30

]]></Node>
<StgValue><ssdm name="p_Result_9_3_6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:377 %p_Result_9_3_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 31

]]></Node>
<StgValue><ssdm name="p_Result_9_3_7"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:381 %p_Result_18_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 32

]]></Node>
<StgValue><ssdm name="p_Result_18_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:385 %p_Result_9_4_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 33

]]></Node>
<StgValue><ssdm name="p_Result_9_4_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:388 %p_Result_9_4_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 34

]]></Node>
<StgValue><ssdm name="p_Result_9_4_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:391 %p_Result_9_4_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 35

]]></Node>
<StgValue><ssdm name="p_Result_9_4_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:394 %p_Result_9_4_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 36

]]></Node>
<StgValue><ssdm name="p_Result_9_4_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:397 %p_Result_9_4_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 37

]]></Node>
<StgValue><ssdm name="p_Result_9_4_5"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:400 %p_Result_9_4_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 38

]]></Node>
<StgValue><ssdm name="p_Result_9_4_6"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:403 %p_Result_9_4_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 39

]]></Node>
<StgValue><ssdm name="p_Result_9_4_7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:407 %p_Result_18_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 40

]]></Node>
<StgValue><ssdm name="p_Result_18_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:411 %p_Result_9_5_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 41

]]></Node>
<StgValue><ssdm name="p_Result_9_5_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:414 %p_Result_9_5_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 42

]]></Node>
<StgValue><ssdm name="p_Result_9_5_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:417 %p_Result_9_5_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 43

]]></Node>
<StgValue><ssdm name="p_Result_9_5_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:420 %p_Result_9_5_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 44

]]></Node>
<StgValue><ssdm name="p_Result_9_5_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:423 %p_Result_9_5_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 45

]]></Node>
<StgValue><ssdm name="p_Result_9_5_5"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:426 %p_Result_9_5_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 46

]]></Node>
<StgValue><ssdm name="p_Result_9_5_6"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:429 %p_Result_9_5_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 47

]]></Node>
<StgValue><ssdm name="p_Result_9_5_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:433 %p_Result_18_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 48

]]></Node>
<StgValue><ssdm name="p_Result_18_5"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:437 %p_Result_9_6_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 49

]]></Node>
<StgValue><ssdm name="p_Result_9_6_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:440 %p_Result_9_6_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 50

]]></Node>
<StgValue><ssdm name="p_Result_9_6_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:443 %p_Result_9_6_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 51

]]></Node>
<StgValue><ssdm name="p_Result_9_6_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:446 %p_Result_9_6_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 52

]]></Node>
<StgValue><ssdm name="p_Result_9_6_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:449 %p_Result_9_6_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 53

]]></Node>
<StgValue><ssdm name="p_Result_9_6_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:452 %p_Result_9_6_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 54

]]></Node>
<StgValue><ssdm name="p_Result_9_6_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:455 %p_Result_9_6_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 55

]]></Node>
<StgValue><ssdm name="p_Result_9_6_7"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:459 %p_Result_18_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 56

]]></Node>
<StgValue><ssdm name="p_Result_18_6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:463 %p_Result_9_7_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 57

]]></Node>
<StgValue><ssdm name="p_Result_9_7_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:466 %p_Result_9_7_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 58

]]></Node>
<StgValue><ssdm name="p_Result_9_7_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:469 %p_Result_9_7_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 59

]]></Node>
<StgValue><ssdm name="p_Result_9_7_3"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:472 %p_Result_9_7_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 60

]]></Node>
<StgValue><ssdm name="p_Result_9_7_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:475 %p_Result_9_7_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 61

]]></Node>
<StgValue><ssdm name="p_Result_9_7_5"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:478 %p_Result_9_7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 62

]]></Node>
<StgValue><ssdm name="p_Result_9_7_6"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
VITIS_LOOP_318_6.split:481 %p_Result_9_7_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 63

]]></Node>
<StgValue><ssdm name="p_Result_9_7_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:24 %or_ln320_2 = or i8 %tmp, i8 3

]]></Node>
<StgValue><ssdm name="or_ln320_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:25 %zext_ln320_2 = zext i8 %or_ln320_2

]]></Node>
<StgValue><ssdm name="zext_ln320_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:26 %word_buffer_V_addr_4 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_2

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:27 %or_ln320_3 = or i8 %tmp, i8 4

]]></Node>
<StgValue><ssdm name="or_ln320_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:28 %zext_ln320_3 = zext i8 %or_ln320_3

]]></Node>
<StgValue><ssdm name="zext_ln320_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:29 %word_buffer_V_addr_5 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_3

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:285 %select_ln50_2 = select i1 %p_Result_9_0_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:286 %store_ln320 = store i2 %select_ln50_2, i8 %word_buffer_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:288 %select_ln50_3 = select i1 %p_Result_9_0_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:289 %store_ln320 = store i2 %select_ln50_3, i8 %word_buffer_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:30 %or_ln320_4 = or i8 %tmp, i8 5

]]></Node>
<StgValue><ssdm name="or_ln320_4"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:31 %zext_ln320_4 = zext i8 %or_ln320_4

]]></Node>
<StgValue><ssdm name="zext_ln320_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:32 %word_buffer_V_addr_6 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_4

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_6"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:33 %or_ln320_5 = or i8 %tmp, i8 6

]]></Node>
<StgValue><ssdm name="or_ln320_5"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:34 %zext_ln320_5 = zext i8 %or_ln320_5

]]></Node>
<StgValue><ssdm name="zext_ln320_5"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:35 %word_buffer_V_addr_7 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_5

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_7"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:291 %select_ln50_4 = select i1 %p_Result_9_0_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:292 %store_ln320 = store i2 %select_ln50_4, i8 %word_buffer_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:294 %select_ln50_5 = select i1 %p_Result_9_0_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:295 %store_ln320 = store i2 %select_ln50_5, i8 %word_buffer_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:36 %or_ln320_6 = or i8 %tmp, i8 7

]]></Node>
<StgValue><ssdm name="or_ln320_6"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:37 %zext_ln320_6 = zext i8 %or_ln320_6

]]></Node>
<StgValue><ssdm name="zext_ln320_6"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:38 %word_buffer_V_addr_8 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_6

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_8"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:39 %or_ln320_7 = or i8 %tmp, i8 8

]]></Node>
<StgValue><ssdm name="or_ln320_7"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:40 %zext_ln320_7 = zext i8 %or_ln320_7

]]></Node>
<StgValue><ssdm name="zext_ln320_7"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:41 %word_buffer_V_addr_9 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_7

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_9"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:297 %select_ln50_6 = select i1 %p_Result_9_0_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:298 %store_ln320 = store i2 %select_ln50_6, i8 %word_buffer_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:300 %select_ln50_7 = select i1 %p_Result_9_0_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_7"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:301 %store_ln320 = store i2 %select_ln50_7, i8 %word_buffer_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:42 %or_ln324 = or i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="or_ln324"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:43 %zext_ln324 = zext i8 %or_ln324

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:44 %word_buffer_V_addr_10 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_10"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:45 %or_ln320_8 = or i5 %tmp_118, i5 1

]]></Node>
<StgValue><ssdm name="or_ln320_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:46 %trunc_ln320 = trunc i5 %or_ln320_8

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:47 %p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_8, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:48 %tmp_217 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln320, i3 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:49 %or_ln320_37 = or i7 %tmp_217, i7 %p_shl3

]]></Node>
<StgValue><ssdm name="or_ln320_37"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
VITIS_LOOP_318_6.split:50 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln320_8, i32 4

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:51 %or_ln320_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_218, i7 %or_ln320_37

]]></Node>
<StgValue><ssdm name="or_ln320_9"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:53 %or_ln320_10 = or i8 %or_ln320_9, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_10"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:54 %zext_ln320_9 = zext i8 %or_ln320_10

]]></Node>
<StgValue><ssdm name="zext_ln320_9"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:55 %word_buffer_V_addr_11 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_9

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_11"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:304 %select_ln50_8 = select i1 %p_Result_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_8"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:305 %store_ln324 = store i2 %select_ln50_8, i8 %word_buffer_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:306 %store_ln320 = store i2 %select_ln50_8, i8 %word_buffer_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="196" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:56 %add_ln320 = add i8 %or_ln320_9, i8 2

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:57 %zext_ln320_10 = zext i8 %add_ln320

]]></Node>
<StgValue><ssdm name="zext_ln320_10"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:58 %word_buffer_V_addr_12 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_10

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_12"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:59 %add_ln320_1 = add i8 %or_ln320_9, i8 3

]]></Node>
<StgValue><ssdm name="add_ln320_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:60 %zext_ln320_11 = zext i8 %add_ln320_1

]]></Node>
<StgValue><ssdm name="zext_ln320_11"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:61 %word_buffer_V_addr_13 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_11

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_13"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:308 %select_ln50_9 = select i1 %p_Result_9_1_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_9"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:309 %store_ln320 = store i2 %select_ln50_9, i8 %word_buffer_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:311 %select_ln50_10 = select i1 %p_Result_9_1_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_10"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:312 %store_ln320 = store i2 %select_ln50_10, i8 %word_buffer_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:62 %or_ln320_11 = or i8 %or_ln320_9, i8 4

]]></Node>
<StgValue><ssdm name="or_ln320_11"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:63 %zext_ln320_12 = zext i8 %or_ln320_11

]]></Node>
<StgValue><ssdm name="zext_ln320_12"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:64 %word_buffer_V_addr_14 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_12

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_14"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:65 %or_ln320_12 = or i8 %or_ln320_9, i8 5

]]></Node>
<StgValue><ssdm name="or_ln320_12"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:66 %zext_ln320_13 = zext i8 %or_ln320_12

]]></Node>
<StgValue><ssdm name="zext_ln320_13"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:67 %word_buffer_V_addr_15 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_13

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_15"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:314 %select_ln50_11 = select i1 %p_Result_9_1_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_11"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:315 %store_ln320 = store i2 %select_ln50_11, i8 %word_buffer_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:317 %select_ln50_12 = select i1 %p_Result_9_1_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_12"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:318 %store_ln320 = store i2 %select_ln50_12, i8 %word_buffer_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="216" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:68 %add_ln320_2 = add i8 %or_ln320_9, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:69 %zext_ln320_14 = zext i8 %add_ln320_2

]]></Node>
<StgValue><ssdm name="zext_ln320_14"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:70 %word_buffer_V_addr_16 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_14

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_16"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:71 %add_ln320_3 = add i8 %or_ln320_9, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:72 %zext_ln320_15 = zext i8 %add_ln320_3

]]></Node>
<StgValue><ssdm name="zext_ln320_15"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:73 %word_buffer_V_addr_17 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_15

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_17"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:320 %select_ln50_13 = select i1 %p_Result_9_1_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_13"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:321 %store_ln320 = store i2 %select_ln50_13, i8 %word_buffer_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:323 %select_ln50_14 = select i1 %p_Result_9_1_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_14"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:324 %store_ln320 = store i2 %select_ln50_14, i8 %word_buffer_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:52 %zext_ln320_8 = zext i8 %or_ln320_9

]]></Node>
<StgValue><ssdm name="zext_ln320_8"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:74 %add_ln320_4 = add i8 %or_ln320_9, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_4"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:75 %zext_ln320_16 = zext i8 %add_ln320_4

]]></Node>
<StgValue><ssdm name="zext_ln320_16"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:76 %word_buffer_V_addr_18 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_16

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_18"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:77 %word_buffer_V_addr_19 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_8

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_19"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:326 %select_ln50_15 = select i1 %p_Result_9_1_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_15"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:327 %store_ln320 = store i2 %select_ln50_15, i8 %word_buffer_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:328 %store_ln322 = store i2 %select_ln50_7, i8 %word_buffer_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="234" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:78 %add_ln324 = add i8 %or_ln320_9, i8 9

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:79 %zext_ln324_1 = zext i8 %add_ln324

]]></Node>
<StgValue><ssdm name="zext_ln324_1"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:80 %word_buffer_V_addr_20 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_1

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_20"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:81 %or_ln320_13 = or i5 %tmp_118, i5 2

]]></Node>
<StgValue><ssdm name="or_ln320_13"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:82 %p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_13, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:83 %p_shl5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_13, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:84 %zext_ln320_17 = zext i7 %p_shl5

]]></Node>
<StgValue><ssdm name="zext_ln320_17"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:85 %add_ln320_5 = add i8 %p_shl4, i8 %zext_ln320_17

]]></Node>
<StgValue><ssdm name="add_ln320_5"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:87 %or_ln320_14 = or i8 %add_ln320_5, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_14"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:88 %zext_ln320_19 = zext i8 %or_ln320_14

]]></Node>
<StgValue><ssdm name="zext_ln320_19"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:89 %word_buffer_V_addr_21 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_19

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_21"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:330 %select_ln50_16 = select i1 %p_Result_18_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_16"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:331 %store_ln324 = store i2 %select_ln50_16, i8 %word_buffer_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:332 %store_ln320 = store i2 %select_ln50_16, i8 %word_buffer_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:90 %or_ln320_15 = or i8 %add_ln320_5, i8 2

]]></Node>
<StgValue><ssdm name="or_ln320_15"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:91 %zext_ln320_20 = zext i8 %or_ln320_15

]]></Node>
<StgValue><ssdm name="zext_ln320_20"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:92 %word_buffer_V_addr_22 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_20

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_22"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:93 %or_ln320_16 = or i8 %add_ln320_5, i8 3

]]></Node>
<StgValue><ssdm name="or_ln320_16"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:94 %zext_ln320_21 = zext i8 %or_ln320_16

]]></Node>
<StgValue><ssdm name="zext_ln320_21"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:95 %word_buffer_V_addr_23 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_21

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_23"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:334 %select_ln50_17 = select i1 %p_Result_9_2_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_17"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:335 %store_ln320 = store i2 %select_ln50_17, i8 %word_buffer_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:337 %select_ln50_18 = select i1 %p_Result_9_2_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_18"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:338 %store_ln320 = store i2 %select_ln50_18, i8 %word_buffer_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="258" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:96 %add_ln320_6 = add i8 %add_ln320_5, i8 4

]]></Node>
<StgValue><ssdm name="add_ln320_6"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:97 %zext_ln320_22 = zext i8 %add_ln320_6

]]></Node>
<StgValue><ssdm name="zext_ln320_22"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:98 %word_buffer_V_addr_24 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_22

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_24"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:99 %add_ln320_7 = add i8 %add_ln320_5, i8 5

]]></Node>
<StgValue><ssdm name="add_ln320_7"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:100 %zext_ln320_23 = zext i8 %add_ln320_7

]]></Node>
<StgValue><ssdm name="zext_ln320_23"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:101 %word_buffer_V_addr_25 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_23

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_25"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:340 %select_ln50_19 = select i1 %p_Result_9_2_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_19"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:341 %store_ln320 = store i2 %select_ln50_19, i8 %word_buffer_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:343 %select_ln50_20 = select i1 %p_Result_9_2_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_20"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:344 %store_ln320 = store i2 %select_ln50_20, i8 %word_buffer_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="268" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:102 %add_ln320_8 = add i8 %add_ln320_5, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_8"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:103 %zext_ln320_24 = zext i8 %add_ln320_8

]]></Node>
<StgValue><ssdm name="zext_ln320_24"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:104 %word_buffer_V_addr_26 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_24

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_26"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:105 %add_ln320_9 = add i8 %add_ln320_5, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_9"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:106 %zext_ln320_25 = zext i8 %add_ln320_9

]]></Node>
<StgValue><ssdm name="zext_ln320_25"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:107 %word_buffer_V_addr_27 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_25

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_27"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:346 %select_ln50_21 = select i1 %p_Result_9_2_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_21"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:347 %store_ln320 = store i2 %select_ln50_21, i8 %word_buffer_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:349 %select_ln50_22 = select i1 %p_Result_9_2_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_22"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:350 %store_ln320 = store i2 %select_ln50_22, i8 %word_buffer_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:86 %zext_ln320_18 = zext i8 %add_ln320_5

]]></Node>
<StgValue><ssdm name="zext_ln320_18"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:108 %or_ln320_17 = or i8 %add_ln320_5, i8 8

]]></Node>
<StgValue><ssdm name="or_ln320_17"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:109 %zext_ln320_26 = zext i8 %or_ln320_17

]]></Node>
<StgValue><ssdm name="zext_ln320_26"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:110 %word_buffer_V_addr_28 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_26

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_28"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:111 %word_buffer_V_addr_29 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_18

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_29"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:352 %select_ln50_23 = select i1 %p_Result_9_2_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_23"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:353 %store_ln320 = store i2 %select_ln50_23, i8 %word_buffer_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:354 %store_ln322 = store i2 %select_ln50_15, i8 %word_buffer_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:112 %or_ln324_1 = or i8 %add_ln320_5, i8 9

]]></Node>
<StgValue><ssdm name="or_ln324_1"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:113 %zext_ln324_2 = zext i8 %or_ln324_1

]]></Node>
<StgValue><ssdm name="zext_ln324_2"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:114 %word_buffer_V_addr_30 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_2

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_30"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:115 %or_ln320_18 = or i5 %tmp_118, i5 3

]]></Node>
<StgValue><ssdm name="or_ln320_18"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:116 %p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_18, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:117 %p_shl7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_18, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:118 %zext_ln320_27 = zext i7 %p_shl7

]]></Node>
<StgValue><ssdm name="zext_ln320_27"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:119 %add_ln320_10 = add i8 %p_shl6, i8 %zext_ln320_27

]]></Node>
<StgValue><ssdm name="add_ln320_10"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:121 %or_ln320_19 = or i8 %add_ln320_10, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_19"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:122 %zext_ln320_29 = zext i8 %or_ln320_19

]]></Node>
<StgValue><ssdm name="zext_ln320_29"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:123 %word_buffer_V_addr_31 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_29

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_31"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:356 %select_ln50_24 = select i1 %p_Result_18_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_24"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:357 %store_ln324 = store i2 %select_ln50_24, i8 %word_buffer_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:358 %store_ln320 = store i2 %select_ln50_24, i8 %word_buffer_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="300" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:124 %add_ln320_11 = add i8 %add_ln320_10, i8 2

]]></Node>
<StgValue><ssdm name="add_ln320_11"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:125 %zext_ln320_30 = zext i8 %add_ln320_11

]]></Node>
<StgValue><ssdm name="zext_ln320_30"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:126 %word_buffer_V_addr_32 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_30

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_32"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:127 %add_ln320_12 = add i8 %add_ln320_10, i8 3

]]></Node>
<StgValue><ssdm name="add_ln320_12"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:128 %zext_ln320_31 = zext i8 %add_ln320_12

]]></Node>
<StgValue><ssdm name="zext_ln320_31"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:129 %word_buffer_V_addr_33 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_31

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_33"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:360 %select_ln50_25 = select i1 %p_Result_9_3_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_25"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:361 %store_ln320 = store i2 %select_ln50_25, i8 %word_buffer_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:363 %select_ln50_26 = select i1 %p_Result_9_3_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_26"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:364 %store_ln320 = store i2 %select_ln50_26, i8 %word_buffer_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="310" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:130 %add_ln320_13 = add i8 %add_ln320_10, i8 4

]]></Node>
<StgValue><ssdm name="add_ln320_13"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:131 %zext_ln320_32 = zext i8 %add_ln320_13

]]></Node>
<StgValue><ssdm name="zext_ln320_32"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:132 %word_buffer_V_addr_34 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_32

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_34"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:133 %add_ln320_14 = add i8 %add_ln320_10, i8 5

]]></Node>
<StgValue><ssdm name="add_ln320_14"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:134 %zext_ln320_33 = zext i8 %add_ln320_14

]]></Node>
<StgValue><ssdm name="zext_ln320_33"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:135 %word_buffer_V_addr_35 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_33

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_35"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:366 %select_ln50_27 = select i1 %p_Result_9_3_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_27"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:367 %store_ln320 = store i2 %select_ln50_27, i8 %word_buffer_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:369 %select_ln50_28 = select i1 %p_Result_9_3_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_28"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:370 %store_ln320 = store i2 %select_ln50_28, i8 %word_buffer_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="320" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:136 %add_ln320_15 = add i8 %add_ln320_10, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_15"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:137 %zext_ln320_34 = zext i8 %add_ln320_15

]]></Node>
<StgValue><ssdm name="zext_ln320_34"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:138 %word_buffer_V_addr_36 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_34

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_36"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:139 %add_ln320_16 = add i8 %add_ln320_10, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_16"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:140 %zext_ln320_35 = zext i8 %add_ln320_16

]]></Node>
<StgValue><ssdm name="zext_ln320_35"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:141 %word_buffer_V_addr_37 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_35

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_37"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:372 %select_ln50_29 = select i1 %p_Result_9_3_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_29"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:373 %store_ln320 = store i2 %select_ln50_29, i8 %word_buffer_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:375 %select_ln50_30 = select i1 %p_Result_9_3_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_30"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:376 %store_ln320 = store i2 %select_ln50_30, i8 %word_buffer_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:120 %zext_ln320_28 = zext i8 %add_ln320_10

]]></Node>
<StgValue><ssdm name="zext_ln320_28"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:142 %add_ln320_17 = add i8 %add_ln320_10, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_17"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:143 %zext_ln320_36 = zext i8 %add_ln320_17

]]></Node>
<StgValue><ssdm name="zext_ln320_36"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:144 %word_buffer_V_addr_38 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_36

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_38"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:145 %word_buffer_V_addr_39 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_28

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_39"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:378 %select_ln50_31 = select i1 %p_Result_9_3_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_31"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:379 %store_ln320 = store i2 %select_ln50_31, i8 %word_buffer_V_addr_38

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:380 %store_ln322 = store i2 %select_ln50_23, i8 %word_buffer_V_addr_39

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="338" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:146 %add_ln324_1 = add i8 %add_ln320_10, i8 9

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:147 %zext_ln324_3 = zext i8 %add_ln324_1

]]></Node>
<StgValue><ssdm name="zext_ln324_3"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:148 %word_buffer_V_addr_40 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_3

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_40"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:149 %or_ln320_20 = or i5 %tmp_118, i5 4

]]></Node>
<StgValue><ssdm name="or_ln320_20"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:150 %p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_20, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:151 %p_shl9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_20, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:152 %zext_ln320_37 = zext i7 %p_shl9

]]></Node>
<StgValue><ssdm name="zext_ln320_37"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:153 %add_ln320_18 = add i8 %p_shl8, i8 %zext_ln320_37

]]></Node>
<StgValue><ssdm name="add_ln320_18"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:155 %or_ln320_21 = or i8 %add_ln320_18, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_21"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:156 %zext_ln320_39 = zext i8 %or_ln320_21

]]></Node>
<StgValue><ssdm name="zext_ln320_39"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:157 %word_buffer_V_addr_41 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_39

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_41"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:382 %select_ln50_32 = select i1 %p_Result_18_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_32"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:383 %store_ln324 = store i2 %select_ln50_32, i8 %word_buffer_V_addr_40

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:384 %store_ln320 = store i2 %select_ln50_32, i8 %word_buffer_V_addr_41

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:158 %or_ln320_22 = or i8 %add_ln320_18, i8 2

]]></Node>
<StgValue><ssdm name="or_ln320_22"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:159 %zext_ln320_40 = zext i8 %or_ln320_22

]]></Node>
<StgValue><ssdm name="zext_ln320_40"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:160 %word_buffer_V_addr_42 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_40

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_42"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:161 %or_ln320_23 = or i8 %add_ln320_18, i8 3

]]></Node>
<StgValue><ssdm name="or_ln320_23"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:162 %zext_ln320_41 = zext i8 %or_ln320_23

]]></Node>
<StgValue><ssdm name="zext_ln320_41"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:163 %word_buffer_V_addr_43 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_41

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_43"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:386 %select_ln50_33 = select i1 %p_Result_9_4_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_33"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:387 %store_ln320 = store i2 %select_ln50_33, i8 %word_buffer_V_addr_42

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:389 %select_ln50_34 = select i1 %p_Result_9_4_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_34"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:390 %store_ln320 = store i2 %select_ln50_34, i8 %word_buffer_V_addr_43

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:164 %or_ln320_24 = or i8 %add_ln320_18, i8 4

]]></Node>
<StgValue><ssdm name="or_ln320_24"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:165 %zext_ln320_42 = zext i8 %or_ln320_24

]]></Node>
<StgValue><ssdm name="zext_ln320_42"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:166 %word_buffer_V_addr_44 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_42

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_44"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:167 %or_ln320_25 = or i8 %add_ln320_18, i8 5

]]></Node>
<StgValue><ssdm name="or_ln320_25"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:168 %zext_ln320_43 = zext i8 %or_ln320_25

]]></Node>
<StgValue><ssdm name="zext_ln320_43"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:169 %word_buffer_V_addr_45 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_43

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_45"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:392 %select_ln50_35 = select i1 %p_Result_9_4_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_35"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:393 %store_ln320 = store i2 %select_ln50_35, i8 %word_buffer_V_addr_44

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:395 %select_ln50_36 = select i1 %p_Result_9_4_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_36"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:396 %store_ln320 = store i2 %select_ln50_36, i8 %word_buffer_V_addr_45

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:170 %or_ln320_26 = or i8 %add_ln320_18, i8 6

]]></Node>
<StgValue><ssdm name="or_ln320_26"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:171 %zext_ln320_44 = zext i8 %or_ln320_26

]]></Node>
<StgValue><ssdm name="zext_ln320_44"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:172 %word_buffer_V_addr_46 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_44

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_46"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:173 %or_ln320_27 = or i8 %add_ln320_18, i8 7

]]></Node>
<StgValue><ssdm name="or_ln320_27"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:174 %zext_ln320_45 = zext i8 %or_ln320_27

]]></Node>
<StgValue><ssdm name="zext_ln320_45"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:175 %word_buffer_V_addr_47 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_45

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_47"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:398 %select_ln50_37 = select i1 %p_Result_9_4_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_37"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:399 %store_ln320 = store i2 %select_ln50_37, i8 %word_buffer_V_addr_46

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:401 %select_ln50_38 = select i1 %p_Result_9_4_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_38"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:402 %store_ln320 = store i2 %select_ln50_38, i8 %word_buffer_V_addr_47

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:154 %zext_ln320_38 = zext i8 %add_ln320_18

]]></Node>
<StgValue><ssdm name="zext_ln320_38"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:176 %add_ln320_19 = add i8 %add_ln320_18, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_19"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:177 %zext_ln320_46 = zext i8 %add_ln320_19

]]></Node>
<StgValue><ssdm name="zext_ln320_46"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:178 %word_buffer_V_addr_48 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_46

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_48"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:179 %word_buffer_V_addr_49 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_38

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_49"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:404 %select_ln50_39 = select i1 %p_Result_9_4_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_39"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:405 %store_ln320 = store i2 %select_ln50_39, i8 %word_buffer_V_addr_48

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:406 %store_ln322 = store i2 %select_ln50_31, i8 %word_buffer_V_addr_49

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="390" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:180 %add_ln324_2 = add i8 %add_ln320_18, i8 9

]]></Node>
<StgValue><ssdm name="add_ln324_2"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:181 %zext_ln324_4 = zext i8 %add_ln324_2

]]></Node>
<StgValue><ssdm name="zext_ln324_4"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:182 %word_buffer_V_addr_50 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_4

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_50"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:183 %or_ln320_28 = or i5 %tmp_118, i5 5

]]></Node>
<StgValue><ssdm name="or_ln320_28"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:184 %p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_28, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:185 %p_shl11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_28, i1 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:186 %zext_ln320_47 = zext i7 %p_shl11

]]></Node>
<StgValue><ssdm name="zext_ln320_47"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:187 %add_ln320_20 = add i8 %p_shl10, i8 %zext_ln320_47

]]></Node>
<StgValue><ssdm name="add_ln320_20"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:189 %or_ln320_29 = or i8 %add_ln320_20, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_29"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:190 %zext_ln320_49 = zext i8 %or_ln320_29

]]></Node>
<StgValue><ssdm name="zext_ln320_49"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:191 %word_buffer_V_addr_51 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_49

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_51"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:408 %select_ln50_40 = select i1 %p_Result_18_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_40"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:409 %store_ln324 = store i2 %select_ln50_40, i8 %word_buffer_V_addr_50

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:410 %store_ln320 = store i2 %select_ln50_40, i8 %word_buffer_V_addr_51

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="404" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:192 %add_ln320_21 = add i8 %add_ln320_20, i8 2

]]></Node>
<StgValue><ssdm name="add_ln320_21"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:193 %zext_ln320_50 = zext i8 %add_ln320_21

]]></Node>
<StgValue><ssdm name="zext_ln320_50"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:194 %word_buffer_V_addr_52 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_50

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_52"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:195 %add_ln320_22 = add i8 %add_ln320_20, i8 3

]]></Node>
<StgValue><ssdm name="add_ln320_22"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:196 %zext_ln320_51 = zext i8 %add_ln320_22

]]></Node>
<StgValue><ssdm name="zext_ln320_51"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:197 %word_buffer_V_addr_53 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_51

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_53"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:412 %select_ln50_41 = select i1 %p_Result_9_5_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_41"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:413 %store_ln320 = store i2 %select_ln50_41, i8 %word_buffer_V_addr_52

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:415 %select_ln50_42 = select i1 %p_Result_9_5_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_42"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:416 %store_ln320 = store i2 %select_ln50_42, i8 %word_buffer_V_addr_53

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:198 %or_ln320_30 = or i8 %add_ln320_20, i8 4

]]></Node>
<StgValue><ssdm name="or_ln320_30"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:199 %zext_ln320_52 = zext i8 %or_ln320_30

]]></Node>
<StgValue><ssdm name="zext_ln320_52"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:200 %word_buffer_V_addr_54 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_52

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_54"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:201 %or_ln320_31 = or i8 %add_ln320_20, i8 5

]]></Node>
<StgValue><ssdm name="or_ln320_31"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:202 %zext_ln320_53 = zext i8 %or_ln320_31

]]></Node>
<StgValue><ssdm name="zext_ln320_53"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:203 %word_buffer_V_addr_55 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_53

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_55"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:418 %select_ln50_43 = select i1 %p_Result_9_5_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_43"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:419 %store_ln320 = store i2 %select_ln50_43, i8 %word_buffer_V_addr_54

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:421 %select_ln50_44 = select i1 %p_Result_9_5_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_44"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:422 %store_ln320 = store i2 %select_ln50_44, i8 %word_buffer_V_addr_55

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="424" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:204 %add_ln320_23 = add i8 %add_ln320_20, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_23"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:205 %zext_ln320_54 = zext i8 %add_ln320_23

]]></Node>
<StgValue><ssdm name="zext_ln320_54"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:206 %word_buffer_V_addr_56 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_54

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_56"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:207 %add_ln320_24 = add i8 %add_ln320_20, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_24"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:208 %zext_ln320_55 = zext i8 %add_ln320_24

]]></Node>
<StgValue><ssdm name="zext_ln320_55"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:209 %word_buffer_V_addr_57 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_55

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_57"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:424 %select_ln50_45 = select i1 %p_Result_9_5_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_45"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:425 %store_ln320 = store i2 %select_ln50_45, i8 %word_buffer_V_addr_56

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:427 %select_ln50_46 = select i1 %p_Result_9_5_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_46"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:428 %store_ln320 = store i2 %select_ln50_46, i8 %word_buffer_V_addr_57

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:188 %zext_ln320_48 = zext i8 %add_ln320_20

]]></Node>
<StgValue><ssdm name="zext_ln320_48"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:210 %add_ln320_25 = add i8 %add_ln320_20, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_25"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:211 %zext_ln320_56 = zext i8 %add_ln320_25

]]></Node>
<StgValue><ssdm name="zext_ln320_56"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:212 %word_buffer_V_addr_58 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_56

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_58"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:213 %word_buffer_V_addr_59 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_48

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_59"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:430 %select_ln50_47 = select i1 %p_Result_9_5_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_47"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:431 %store_ln320 = store i2 %select_ln50_47, i8 %word_buffer_V_addr_58

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:432 %store_ln322 = store i2 %select_ln50_39, i8 %word_buffer_V_addr_59

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="442" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:214 %add_ln324_3 = add i8 %add_ln320_20, i8 9

]]></Node>
<StgValue><ssdm name="add_ln324_3"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:215 %zext_ln324_5 = zext i8 %add_ln324_3

]]></Node>
<StgValue><ssdm name="zext_ln324_5"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:216 %word_buffer_V_addr_60 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_5

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_60"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_318_6.split:217 %or_ln320_32 = or i5 %tmp_118, i5 6

]]></Node>
<StgValue><ssdm name="or_ln320_32"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_318_6.split:218 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_32, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
VITIS_LOOP_318_6.split:219 %p_shl12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_32, i1 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_318_6.split:220 %zext_ln320_57 = zext i7 %p_shl12

]]></Node>
<StgValue><ssdm name="zext_ln320_57"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:221 %add_ln320_26 = add i8 %p_shl, i8 %zext_ln320_57

]]></Node>
<StgValue><ssdm name="add_ln320_26"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:223 %or_ln320_33 = or i8 %add_ln320_26, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_33"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:224 %zext_ln320_59 = zext i8 %or_ln320_33

]]></Node>
<StgValue><ssdm name="zext_ln320_59"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:225 %word_buffer_V_addr_61 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_59

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_61"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:434 %select_ln50_48 = select i1 %p_Result_18_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_48"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:435 %store_ln324 = store i2 %select_ln50_48, i8 %word_buffer_V_addr_60

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:436 %store_ln320 = store i2 %select_ln50_48, i8 %word_buffer_V_addr_61

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:226 %or_ln320_34 = or i8 %add_ln320_26, i8 2

]]></Node>
<StgValue><ssdm name="or_ln320_34"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:227 %zext_ln320_60 = zext i8 %or_ln320_34

]]></Node>
<StgValue><ssdm name="zext_ln320_60"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:228 %word_buffer_V_addr_62 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_60

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_62"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:229 %or_ln320_35 = or i8 %add_ln320_26, i8 3

]]></Node>
<StgValue><ssdm name="or_ln320_35"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:230 %zext_ln320_61 = zext i8 %or_ln320_35

]]></Node>
<StgValue><ssdm name="zext_ln320_61"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:231 %word_buffer_V_addr_63 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_61

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_63"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:438 %select_ln50_49 = select i1 %p_Result_9_6_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_49"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:439 %store_ln320 = store i2 %select_ln50_49, i8 %word_buffer_V_addr_62

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:441 %select_ln50_50 = select i1 %p_Result_9_6_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_50"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:442 %store_ln320 = store i2 %select_ln50_50, i8 %word_buffer_V_addr_63

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="466" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:232 %add_ln320_27 = add i8 %add_ln320_26, i8 4

]]></Node>
<StgValue><ssdm name="add_ln320_27"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:233 %zext_ln320_62 = zext i8 %add_ln320_27

]]></Node>
<StgValue><ssdm name="zext_ln320_62"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:234 %word_buffer_V_addr_64 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_62

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_64"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:235 %add_ln320_28 = add i8 %add_ln320_26, i8 5

]]></Node>
<StgValue><ssdm name="add_ln320_28"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:236 %zext_ln320_63 = zext i8 %add_ln320_28

]]></Node>
<StgValue><ssdm name="zext_ln320_63"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:237 %word_buffer_V_addr_65 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_63

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_65"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:444 %select_ln50_51 = select i1 %p_Result_9_6_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_51"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:445 %store_ln320 = store i2 %select_ln50_51, i8 %word_buffer_V_addr_64

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:447 %select_ln50_52 = select i1 %p_Result_9_6_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_52"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:448 %store_ln320 = store i2 %select_ln50_52, i8 %word_buffer_V_addr_65

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="476" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:238 %add_ln320_29 = add i8 %add_ln320_26, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_29"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:239 %zext_ln320_64 = zext i8 %add_ln320_29

]]></Node>
<StgValue><ssdm name="zext_ln320_64"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:240 %word_buffer_V_addr_66 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_64

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_66"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:241 %add_ln320_30 = add i8 %add_ln320_26, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_30"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:242 %zext_ln320_65 = zext i8 %add_ln320_30

]]></Node>
<StgValue><ssdm name="zext_ln320_65"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:243 %word_buffer_V_addr_67 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_65

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_67"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:450 %select_ln50_53 = select i1 %p_Result_9_6_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_53"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:451 %store_ln320 = store i2 %select_ln50_53, i8 %word_buffer_V_addr_66

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:453 %select_ln50_54 = select i1 %p_Result_9_6_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_54"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:454 %store_ln320 = store i2 %select_ln50_54, i8 %word_buffer_V_addr_67

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:222 %zext_ln320_58 = zext i8 %add_ln320_26

]]></Node>
<StgValue><ssdm name="zext_ln320_58"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:244 %add_ln320_31 = add i8 %add_ln320_26, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_31"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:245 %zext_ln320_66 = zext i8 %add_ln320_31

]]></Node>
<StgValue><ssdm name="zext_ln320_66"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:246 %word_buffer_V_addr_68 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_66

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_68"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:247 %word_buffer_V_addr_69 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_58

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_69"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:456 %select_ln50_55 = select i1 %p_Result_9_6_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_55"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:457 %store_ln320 = store i2 %select_ln50_55, i8 %word_buffer_V_addr_68

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:458 %store_ln322 = store i2 %select_ln50_47, i8 %word_buffer_V_addr_69

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="494" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:248 %add_ln324_4 = add i8 %add_ln320_26, i8 9

]]></Node>
<StgValue><ssdm name="add_ln324_4"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:249 %zext_ln324_6 = zext i8 %add_ln324_4

]]></Node>
<StgValue><ssdm name="zext_ln324_6"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:250 %word_buffer_V_addr_70 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_6

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_70"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:251 %or_ln320_36 = or i8 %empty_84, i8 1

]]></Node>
<StgValue><ssdm name="or_ln320_36"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:252 %zext_ln320_67 = zext i8 %or_ln320_36

]]></Node>
<StgValue><ssdm name="zext_ln320_67"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:253 %word_buffer_V_addr_71 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_67

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_71"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:460 %select_ln50_56 = select i1 %p_Result_18_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_56"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:461 %store_ln324 = store i2 %select_ln50_56, i8 %word_buffer_V_addr_70

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:462 %store_ln320 = store i2 %select_ln50_56, i8 %word_buffer_V_addr_71

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="503" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:254 %add_ln320_32 = add i8 %empty_84, i8 2

]]></Node>
<StgValue><ssdm name="add_ln320_32"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:255 %zext_ln320_68 = zext i8 %add_ln320_32

]]></Node>
<StgValue><ssdm name="zext_ln320_68"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:256 %word_buffer_V_addr_72 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_68

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_72"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:257 %add_ln320_33 = add i8 %empty_84, i8 3

]]></Node>
<StgValue><ssdm name="add_ln320_33"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:258 %zext_ln320_69 = zext i8 %add_ln320_33

]]></Node>
<StgValue><ssdm name="zext_ln320_69"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:259 %word_buffer_V_addr_73 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_69

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_73"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:464 %select_ln50_57 = select i1 %p_Result_9_7_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_57"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:465 %store_ln320 = store i2 %select_ln50_57, i8 %word_buffer_V_addr_72

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:467 %select_ln50_58 = select i1 %p_Result_9_7_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_58"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:468 %store_ln320 = store i2 %select_ln50_58, i8 %word_buffer_V_addr_73

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="513" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:260 %add_ln320_34 = add i8 %empty_84, i8 4

]]></Node>
<StgValue><ssdm name="add_ln320_34"/></StgValue>
</operation>

<operation id="514" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:261 %zext_ln320_70 = zext i8 %add_ln320_34

]]></Node>
<StgValue><ssdm name="zext_ln320_70"/></StgValue>
</operation>

<operation id="515" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:262 %word_buffer_V_addr_74 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_70

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_74"/></StgValue>
</operation>

<operation id="516" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:263 %add_ln320_35 = add i8 %empty_84, i8 5

]]></Node>
<StgValue><ssdm name="add_ln320_35"/></StgValue>
</operation>

<operation id="517" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:264 %zext_ln320_71 = zext i8 %add_ln320_35

]]></Node>
<StgValue><ssdm name="zext_ln320_71"/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:265 %word_buffer_V_addr_75 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_71

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_75"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:470 %select_ln50_59 = select i1 %p_Result_9_7_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_59"/></StgValue>
</operation>

<operation id="520" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:471 %store_ln320 = store i2 %select_ln50_59, i8 %word_buffer_V_addr_74

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="521" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:473 %select_ln50_60 = select i1 %p_Result_9_7_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_60"/></StgValue>
</operation>

<operation id="522" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:474 %store_ln320 = store i2 %select_ln50_60, i8 %word_buffer_V_addr_75

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="523" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:266 %add_ln320_36 = add i8 %empty_84, i8 6

]]></Node>
<StgValue><ssdm name="add_ln320_36"/></StgValue>
</operation>

<operation id="524" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:267 %zext_ln320_72 = zext i8 %add_ln320_36

]]></Node>
<StgValue><ssdm name="zext_ln320_72"/></StgValue>
</operation>

<operation id="525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:268 %word_buffer_V_addr_76 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_72

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_76"/></StgValue>
</operation>

<operation id="526" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:269 %add_ln320_37 = add i8 %empty_84, i8 7

]]></Node>
<StgValue><ssdm name="add_ln320_37"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:270 %zext_ln320_73 = zext i8 %add_ln320_37

]]></Node>
<StgValue><ssdm name="zext_ln320_73"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:271 %word_buffer_V_addr_77 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_73

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_77"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:476 %select_ln50_61 = select i1 %p_Result_9_7_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_61"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:477 %store_ln320 = store i2 %select_ln50_61, i8 %word_buffer_V_addr_76

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:479 %select_ln50_62 = select i1 %p_Result_9_7_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_62"/></StgValue>
</operation>

<operation id="532" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:480 %store_ln320 = store i2 %select_ln50_62, i8 %word_buffer_V_addr_77

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:14 %p_cast2 = zext i8 %empty_84

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:272 %add_ln320_38 = add i8 %empty_84, i8 8

]]></Node>
<StgValue><ssdm name="add_ln320_38"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:273 %zext_ln320_74 = zext i8 %add_ln320_38

]]></Node>
<StgValue><ssdm name="zext_ln320_74"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:274 %word_buffer_V_addr_78 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_74

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_78"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_318_6.split:275 %word_buffer_V_addr_79 = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_79"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_318_6.split:276 %specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_318_6.split:482 %select_ln50_63 = select i1 %p_Result_9_7_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln50_63"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:483 %store_ln320 = store i2 %select_ln50_63, i8 %word_buffer_V_addr_78

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_318_6.split:484 %store_ln322 = store i2 %select_ln50_55, i8 %word_buffer_V_addr_79

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_318_6.split:487 %br_ln316 = br void %VITIS_LOOP_318_6

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
