#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555a6131b4b0 .scope module, "arctan" "arctan" 2 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 16 "x"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 1 "sys_ready"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x555a6131b630 .param/l "DIN_WIDTH" 0 2 13, +C4<00000000000000000000000000010000>;
P_0x555a6131b670 .param/l "DOUT_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x555a6131b6b0 .param/str "ROM_FILE" 0 2 15, "atan_rom.hex";
L_0x555a612caa00 .functor BUFZ 16, v0x555a6133bb60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555a612ca7d0 .functor BUFZ 1, v0x555a6133bd00_0, C4<0>, C4<0>, C4<0>;
L_0x555a61301bc0 .functor NOT 1, v0x555a6133b590_0, C4<0>, C4<0>, C4<0>;
v0x555a6133b590_0 .var "busy", 0 0;
o0x7f177cab5018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a6133b670_0 .net "clk", 0 0, o0x7f177cab5018;  0 drivers
v0x555a6133b730_0 .var "count_shift", 3 0;
v0x555a6133b800_0 .var "counter", 3 0;
v0x555a6133b8d0_0 .var "debug", 0 0;
o0x7f177cab5228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a6133b9c0_0 .net "din_valid", 0 0, o0x7f177cab5228;  0 drivers
v0x555a6133ba80_0 .net/s "dout", 15 0, L_0x555a612caa00;  1 drivers
v0x555a6133bb60_0 .var "dout_r", 15 0;
v0x555a6133bc40_0 .net "dout_valid", 0 0, L_0x555a612ca7d0;  1 drivers
v0x555a6133bd00_0 .var "dout_valid_r", 0 0;
v0x555a6133bdc0_0 .net/s "rom_val", 15 0, v0x555a6133b3e0_0;  1 drivers
v0x555a6133be80_0 .net "sys_ready", 0 0, L_0x555a61301bc0;  1 drivers
o0x7f177cab5348 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555a6133bf20_0 .net "x", 15 0, o0x7f177cab5348;  0 drivers
v0x555a6133c000_0 .var/s "x_reg", 15 0;
o0x7f177cab53a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555a6133c0e0_0 .net "y", 15 0, o0x7f177cab53a8;  0 drivers
v0x555a6133c1c0_0 .var/s "y_reg", 15 0;
v0x555a6133c2a0_0 .var/s "z_reg", 15 0;
S_0x555a6131b8a0 .scope module, "atan_rom" "rom" 2 49, 3 6 0, S_0x555a6131b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 4 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x555a6131ba70 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x555a6131bab0 .param/str "INIT_VALS" 0 3 9, "atan_rom.hex";
P_0x555a6131baf0 .param/l "N_ADDR" 0 3 7, +C4<00000000000000000000000000010000>;
v0x555a61316320_0 .net "clk", 0 0, o0x7f177cab5018;  alias, 0 drivers
v0x555a61317260 .array "mem", 0 15, 15 0;
v0x555a61319cc0_0 .net "radd", 3 0, v0x555a6133b800_0;  1 drivers
L_0x7f177ca6c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555a6131abe0_0 .net "ren", 0 0, L_0x7f177ca6c018;  1 drivers
v0x555a6133b3e0_0 .var "wout", 15 0;
E_0x555a61308ce0 .event posedge, v0x555a61316320_0;
    .scope S_0x555a6131b8a0;
T_0 ;
    %vpi_call 3 18 "$readmemh", P_0x555a6131bab0, v0x555a61317260 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x555a6131b8a0;
T_1 ;
    %wait E_0x555a61308ce0;
    %load/vec4 v0x555a6131abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555a61319cc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555a61317260, 4;
    %assign/vec4 v0x555a6133b3e0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555a6131b4b0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a6133b800_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x555a6131b4b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a6133b730_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x555a6131b4b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a6133b590_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x555a6131b4b0;
T_5 ;
    %wait E_0x555a61308ce0;
    %load/vec4 v0x555a6133b9c0_0;
    %load/vec4 v0x555a6133b590_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a6133b590_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555a6133b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a6133c1c0_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a6133b590_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a6133b590_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555a6133b590_0;
    %assign/vec4 v0x555a6133b590_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555a6131b4b0;
T_6 ;
    %wait E_0x555a61308ce0;
    %load/vec4 v0x555a6133b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555a6133b800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555a6133b730_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555a6133b730_0, 0;
    %load/vec4 v0x555a6133b800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555a6133b800_0, 0;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555a6133b9c0_0;
    %load/vec4 v0x555a6133b590_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555a6133b800_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555a6133b800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555a6133b730_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555a6131b4b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a6133b8d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x555a6131b4b0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555a6133c000_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x555a6131b4b0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555a6133c1c0_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x555a6131b4b0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555a6133c2a0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x555a6131b4b0;
T_11 ;
    %wait E_0x555a61308ce0;
    %load/vec4 v0x555a6133b9c0_0;
    %load/vec4 v0x555a6133b590_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555a6133bf20_0;
    %assign/vec4 v0x555a6133c000_0, 0;
    %load/vec4 v0x555a6133c0e0_0;
    %assign/vec4 v0x555a6133c1c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555a6133c2a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555a6133b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555a6133c1c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a6133b8d0_0, 0;
    %load/vec4 v0x555a6133c000_0;
    %load/vec4 v0x555a6133c1c0_0;
    %ix/getv 4, v0x555a6133b800_0;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x555a6133c000_0, 0;
    %load/vec4 v0x555a6133c1c0_0;
    %load/vec4 v0x555a6133c000_0;
    %ix/getv 4, v0x555a6133b800_0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x555a6133c1c0_0, 0;
    %load/vec4 v0x555a6133c2a0_0;
    %load/vec4 v0x555a6133bdc0_0;
    %add;
    %assign/vec4 v0x555a6133c2a0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a6133b8d0_0, 0;
    %load/vec4 v0x555a6133c000_0;
    %load/vec4 v0x555a6133c1c0_0;
    %ix/getv 4, v0x555a6133b800_0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x555a6133c000_0, 0;
    %load/vec4 v0x555a6133c1c0_0;
    %load/vec4 v0x555a6133c000_0;
    %ix/getv 4, v0x555a6133b800_0;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x555a6133c1c0_0, 0;
    %load/vec4 v0x555a6133c2a0_0;
    %load/vec4 v0x555a6133bdc0_0;
    %sub;
    %assign/vec4 v0x555a6133c2a0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555a6133c000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555a6133c1c0_0, 0;
    %load/vec4 v0x555a6133c2a0_0;
    %assign/vec4 v0x555a6133c2a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555a6131b4b0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555a6133bb60_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x555a6131b4b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a6133bd00_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x555a6131b4b0;
T_14 ;
    %wait E_0x555a61308ce0;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a6133c1c0_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a6133b800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555a6133c2a0_0;
    %assign/vec4 v0x555a6133bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a6133bd00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555a6133bb60_0;
    %assign/vec4 v0x555a6133bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a6133bd00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "arctan.v";
    "./rom.v";
