#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x153664d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153677e40 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1536ae600 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1536b7880_0 .net "in", 31 0, o0x158050010;  0 drivers
v0x1536c2f10_0 .var "out", 31 0;
S_0x1536ad3b0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1580500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c2fd0_0 .net "clk", 0 0, o0x1580500d0;  0 drivers
o0x158050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1536c3070_0 .net "data_address", 31 0, o0x158050100;  0 drivers
o0x158050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c3120_0 .net "data_read", 0 0, o0x158050130;  0 drivers
v0x1536c31d0_0 .var "data_readdata", 31 0;
o0x158050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c3280_0 .net "data_write", 0 0, o0x158050190;  0 drivers
o0x1580501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1536c3360_0 .net "data_writedata", 31 0, o0x1580501c0;  0 drivers
S_0x1536990c0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c34a0_0 .net "clk", 0 0, o0x158050310;  0 drivers
v0x1536c3550_0 .var "curr_addr", 31 0;
o0x158050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c3600_0 .net "enable", 0 0, o0x158050370;  0 drivers
o0x1580503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1536c36b0_0 .net "next_addr", 31 0, o0x1580503a0;  0 drivers
o0x1580503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1536c3760_0 .net "reset", 0 0, o0x1580503d0;  0 drivers
E_0x1536b8020 .event posedge, v0x1536c34a0_0;
S_0x1536ac640 .scope module, "srav_tb" "srav_tb" 7 1;
 .timescale 0 0;
v0x1536d0330_0 .net "active", 0 0, L_0x1536d8cd0;  1 drivers
v0x1536d03e0_0 .var "clk", 0 0;
v0x1536d04f0_0 .var "clk_enable", 0 0;
v0x1536d0580_0 .net "data_address", 31 0, v0x1536ce310_0;  1 drivers
v0x1536d0610_0 .net "data_read", 0 0, L_0x1536d8310;  1 drivers
v0x1536d06a0_0 .var "data_readdata", 31 0;
v0x1536d0730_0 .net "data_write", 0 0, L_0x1536d7da0;  1 drivers
v0x1536d07c0_0 .net "data_writedata", 31 0, v0x1536c7120_0;  1 drivers
v0x1536d0890_0 .net "instr_address", 31 0, L_0x1536d8e00;  1 drivers
v0x1536d09a0_0 .var "instr_readdata", 31 0;
v0x1536d0a30_0 .net "register_v0", 31 0, L_0x1536d6650;  1 drivers
v0x1536d0b00_0 .var "reset", 0 0;
v0x1536d0c10_0 .var "testlower5", 4 0;
S_0x1536c38c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 38, 7 38 0, S_0x1536ac640;
 .timescale 0 0;
v0x1536c3a90_0 .var "expected", 31 0;
v0x1536c3b50_0 .var "funct", 5 0;
v0x1536c3c00_0 .var "i", 4 0;
v0x1536c3cc0_0 .var "imm", 15 0;
v0x1536c3d70_0 .var "imm_instr", 31 0;
v0x1536c3e60_0 .var "opcode", 5 0;
v0x1536c3f10_0 .var "r_instr", 31 0;
v0x1536c3fc0_0 .var "rd", 4 0;
v0x1536c4070_0 .var "rs", 4 0;
v0x1536c4180_0 .var "rt", 4 0;
v0x1536c4230_0 .var "shamt", 4 0;
v0x1536c42e0_0 .var "test", 31 0;
E_0x153693570 .event posedge, v0x1536c7430_0;
S_0x1536c4390 .scope module, "dut" "mips_cpu_harvard" 7 128, 8 1 0, S_0x1536ac640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1536d1810 .functor OR 1, L_0x1536d14c0, L_0x1536d16d0, C4<0>, C4<0>;
L_0x1536d1900 .functor BUFZ 1, L_0x1536d0fb0, C4<0>, C4<0>, C4<0>;
L_0x1536d1d30 .functor AND 1, L_0x1536d0fb0, L_0x1536d1e80, C4<1>, C4<1>;
L_0x1536d2000 .functor OR 1, L_0x1536d1d30, L_0x1536d1da0, C4<0>, C4<0>;
L_0x1536d2130 .functor OR 1, L_0x1536d2000, L_0x1536d1bb0, C4<0>, C4<0>;
L_0x1536d2250 .functor OR 1, L_0x1536d2130, L_0x1536d34f0, C4<0>, C4<0>;
L_0x1536d2300 .functor OR 1, L_0x1536d2250, L_0x1536d2f80, C4<0>, C4<0>;
L_0x1536d2e90 .functor AND 1, L_0x1536d29a0, L_0x1536d2ac0, C4<1>, C4<1>;
L_0x1536d2f80 .functor OR 1, L_0x1536d2740, L_0x1536d2e90, C4<0>, C4<0>;
L_0x1536d34f0 .functor AND 1, L_0x1536d2c70, L_0x1536d31a0, C4<1>, C4<1>;
L_0x1536d3a50 .functor OR 1, L_0x1536d3390, L_0x1536d36c0, C4<0>, C4<0>;
L_0x1536d1ad0 .functor OR 1, L_0x1536d3e40, L_0x1536d40f0, C4<0>, C4<0>;
L_0x1536d4420 .functor AND 1, L_0x1536d3910, L_0x1536d1ad0, C4<1>, C4<1>;
L_0x1536d4620 .functor OR 1, L_0x1536d42b0, L_0x1536d4760, C4<0>, C4<0>;
L_0x1536d4ab0 .functor OR 1, L_0x1536d4620, L_0x1536d4990, C4<0>, C4<0>;
L_0x1536d4510 .functor AND 1, L_0x1536d0fb0, L_0x1536d4ab0, C4<1>, C4<1>;
L_0x1536d4840 .functor AND 1, L_0x1536d0fb0, L_0x1536d4ca0, C4<1>, C4<1>;
L_0x1536d4b60 .functor AND 1, L_0x1536d0fb0, L_0x1536d2d70, C4<1>, C4<1>;
L_0x1536d5760 .functor AND 1, v0x1536ce1f0_0, v0x1536d0030_0, C4<1>, C4<1>;
L_0x1536d57d0 .functor AND 1, L_0x1536d5760, L_0x1536d2300, C4<1>, C4<1>;
L_0x1536d5900 .functor OR 1, L_0x1536d2f80, L_0x1536d34f0, C4<0>, C4<0>;
L_0x1536d66c0 .functor BUFZ 32, L_0x1536d62b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1536d67b0 .functor BUFZ 32, L_0x1536d6560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1536d7720 .functor AND 1, v0x1536d04f0_0, L_0x1536d4510, C4<1>, C4<1>;
L_0x1536d7790 .functor AND 1, L_0x1536d7720, v0x1536ce1f0_0, C4<1>, C4<1>;
L_0x1536d5fd0 .functor AND 1, L_0x1536d7790, L_0x1536d7970, C4<1>, C4<1>;
L_0x1536d7c50 .functor AND 1, v0x1536ce1f0_0, v0x1536d0030_0, C4<1>, C4<1>;
L_0x1536d7da0 .functor AND 1, L_0x1536d7c50, L_0x1536d24d0, C4<1>, C4<1>;
L_0x1536d7a10 .functor OR 1, L_0x1536d7e50, L_0x1536d7ef0, C4<0>, C4<0>;
L_0x1536d82a0 .functor AND 1, L_0x1536d7a10, L_0x1536d7b00, C4<1>, C4<1>;
L_0x1536d8310 .functor OR 1, L_0x1536d1bb0, L_0x1536d82a0, C4<0>, C4<0>;
L_0x1536d8cd0 .functor BUFZ 1, v0x1536ce1f0_0, C4<0>, C4<0>, C4<0>;
L_0x1536d8e00 .functor BUFZ 32, v0x1536ce280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1536c94c0_0 .net *"_ivl_100", 31 0, L_0x1536d3100;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536c9550_0 .net *"_ivl_103", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536c95e0_0 .net/2u *"_ivl_104", 31 0, L_0x158088520;  1 drivers
v0x1536c9670_0 .net *"_ivl_106", 0 0, L_0x1536d2c70;  1 drivers
v0x1536c9700_0 .net *"_ivl_109", 5 0, L_0x1536d32f0;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1536c97a0_0 .net/2u *"_ivl_110", 5 0, L_0x158088568;  1 drivers
v0x1536c9850_0 .net *"_ivl_112", 0 0, L_0x1536d31a0;  1 drivers
v0x1536c98f0_0 .net *"_ivl_116", 31 0, L_0x1536d3620;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536c99a0_0 .net *"_ivl_119", 25 0, L_0x1580885b0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1536c9ab0_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1536c9b60_0 .net/2u *"_ivl_120", 31 0, L_0x1580885f8;  1 drivers
v0x1536c9c10_0 .net *"_ivl_122", 0 0, L_0x1536d3390;  1 drivers
v0x1536c9cb0_0 .net *"_ivl_124", 31 0, L_0x1536d3830;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536c9d60_0 .net *"_ivl_127", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1536c9e10_0 .net/2u *"_ivl_128", 31 0, L_0x158088688;  1 drivers
v0x1536c9ec0_0 .net *"_ivl_130", 0 0, L_0x1536d36c0;  1 drivers
v0x1536c9f60_0 .net *"_ivl_134", 31 0, L_0x1536d3ba0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536ca0f0_0 .net *"_ivl_137", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536ca180_0 .net/2u *"_ivl_138", 31 0, L_0x158088718;  1 drivers
v0x1536ca230_0 .net *"_ivl_140", 0 0, L_0x1536d3910;  1 drivers
v0x1536ca2d0_0 .net *"_ivl_143", 5 0, L_0x1536d3f50;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1536ca380_0 .net/2u *"_ivl_144", 5 0, L_0x158088760;  1 drivers
v0x1536ca430_0 .net *"_ivl_146", 0 0, L_0x1536d3e40;  1 drivers
v0x1536ca4d0_0 .net *"_ivl_149", 5 0, L_0x1536d4210;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1536ca580_0 .net/2u *"_ivl_150", 5 0, L_0x1580887a8;  1 drivers
v0x1536ca630_0 .net *"_ivl_152", 0 0, L_0x1536d40f0;  1 drivers
v0x1536ca6d0_0 .net *"_ivl_155", 0 0, L_0x1536d1ad0;  1 drivers
v0x1536ca770_0 .net *"_ivl_159", 1 0, L_0x1536d4580;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1536ca820_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1536ca8d0_0 .net/2u *"_ivl_160", 1 0, L_0x1580887f0;  1 drivers
v0x1536ca980_0 .net *"_ivl_162", 0 0, L_0x1536d42b0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1536caa20_0 .net/2u *"_ivl_164", 5 0, L_0x158088838;  1 drivers
v0x1536caad0_0 .net *"_ivl_166", 0 0, L_0x1536d4760;  1 drivers
v0x1536ca000_0 .net *"_ivl_169", 0 0, L_0x1536d4620;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1536cad60_0 .net/2u *"_ivl_170", 5 0, L_0x158088880;  1 drivers
v0x1536cadf0_0 .net *"_ivl_172", 0 0, L_0x1536d4990;  1 drivers
v0x1536cae80_0 .net *"_ivl_175", 0 0, L_0x1536d4ab0;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1536caf10_0 .net/2u *"_ivl_178", 5 0, L_0x1580888c8;  1 drivers
v0x1536cafb0_0 .net *"_ivl_180", 0 0, L_0x1536d4ca0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1536cb050_0 .net/2u *"_ivl_184", 5 0, L_0x158088910;  1 drivers
v0x1536cb100_0 .net *"_ivl_186", 0 0, L_0x1536d2d70;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1536cb1a0_0 .net/2u *"_ivl_194", 4 0, L_0x158088958;  1 drivers
v0x1536cb250_0 .net *"_ivl_197", 4 0, L_0x1536d5390;  1 drivers
v0x1536cb300_0 .net *"_ivl_199", 4 0, L_0x1536d5220;  1 drivers
v0x1536cb3b0_0 .net *"_ivl_20", 31 0, L_0x1536d1320;  1 drivers
v0x1536cb460_0 .net *"_ivl_200", 4 0, L_0x1536d52c0;  1 drivers
v0x1536cb510_0 .net *"_ivl_205", 0 0, L_0x1536d5760;  1 drivers
v0x1536cb5b0_0 .net *"_ivl_209", 0 0, L_0x1536d5900;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1536cb650_0 .net/2u *"_ivl_210", 31 0, L_0x1580889a0;  1 drivers
v0x1536cb700_0 .net *"_ivl_212", 31 0, L_0x1536d48f0;  1 drivers
v0x1536cb7b0_0 .net *"_ivl_214", 31 0, L_0x1536d5430;  1 drivers
v0x1536cb860_0 .net *"_ivl_216", 31 0, L_0x1536d5ca0;  1 drivers
v0x1536cb910_0 .net *"_ivl_218", 31 0, L_0x1536d5b60;  1 drivers
v0x1536cb9c0_0 .net *"_ivl_227", 0 0, L_0x1536d7720;  1 drivers
v0x1536cba60_0 .net *"_ivl_229", 0 0, L_0x1536d7790;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cbb00_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x1536cbbb0_0 .net *"_ivl_230", 31 0, L_0x1536d78d0;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cbc60_0 .net *"_ivl_233", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1536cbd10_0 .net/2u *"_ivl_234", 31 0, L_0x158088b08;  1 drivers
v0x1536cbdc0_0 .net *"_ivl_236", 0 0, L_0x1536d7970;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1536cbe60_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x1536cbf10_0 .net *"_ivl_241", 0 0, L_0x1536d7c50;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1536cbfb0_0 .net/2u *"_ivl_244", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1536cc060_0 .net/2u *"_ivl_248", 5 0, L_0x158088b98;  1 drivers
v0x1536cc110_0 .net *"_ivl_255", 0 0, L_0x1536d7b00;  1 drivers
v0x1536cab70_0 .net *"_ivl_257", 0 0, L_0x1536d82a0;  1 drivers
v0x1536cac10_0 .net *"_ivl_26", 0 0, L_0x1536d14c0;  1 drivers
v0x1536cacb0_0 .net *"_ivl_261", 15 0, L_0x1536d8740;  1 drivers
v0x1536cc1a0_0 .net *"_ivl_262", 17 0, L_0x1536d7fd0;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1536cc250_0 .net *"_ivl_265", 1 0, L_0x158088c28;  1 drivers
v0x1536cc300_0 .net *"_ivl_268", 15 0, L_0x1536d89f0;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1536cc3b0_0 .net *"_ivl_270", 1 0, L_0x158088c70;  1 drivers
v0x1536cc460_0 .net *"_ivl_273", 0 0, L_0x1536d8920;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1536cc510_0 .net/2u *"_ivl_274", 13 0, L_0x158088cb8;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cc5c0_0 .net/2u *"_ivl_276", 13 0, L_0x158088d00;  1 drivers
v0x1536cc670_0 .net *"_ivl_278", 13 0, L_0x1536d8a90;  1 drivers
v0x1536cc720_0 .net *"_ivl_28", 31 0, L_0x1536d15e0;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cc7d0_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1536cc880_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x1536cc930_0 .net *"_ivl_34", 0 0, L_0x1536d16d0;  1 drivers
v0x1536cc9d0_0 .net *"_ivl_4", 31 0, L_0x1536d0e60;  1 drivers
v0x1536cca80_0 .net *"_ivl_41", 2 0, L_0x1536d19b0;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1536ccb30_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x1536ccbe0_0 .net *"_ivl_47", 2 0, L_0x1536d1c90;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1536ccc90_0 .net/2u *"_ivl_48", 2 0, L_0x158088298;  1 drivers
v0x1536ccd40_0 .net *"_ivl_53", 0 0, L_0x1536d1e80;  1 drivers
v0x1536ccde0_0 .net *"_ivl_55", 0 0, L_0x1536d1d30;  1 drivers
v0x1536cce80_0 .net *"_ivl_57", 0 0, L_0x1536d2000;  1 drivers
v0x1536ccf20_0 .net *"_ivl_59", 0 0, L_0x1536d2130;  1 drivers
v0x1536ccfc0_0 .net *"_ivl_61", 0 0, L_0x1536d2250;  1 drivers
v0x1536cd060_0 .net *"_ivl_65", 2 0, L_0x1536d2410;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1536cd110_0 .net/2u *"_ivl_66", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cd1c0_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x1536cd270_0 .net *"_ivl_70", 31 0, L_0x1536d26a0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cd320_0 .net *"_ivl_73", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1536cd3d0_0 .net/2u *"_ivl_74", 31 0, L_0x158088370;  1 drivers
v0x1536cd480_0 .net *"_ivl_76", 0 0, L_0x1536d2740;  1 drivers
v0x1536cd520_0 .net *"_ivl_78", 31 0, L_0x1536d2900;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cd5d0_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cd680_0 .net *"_ivl_81", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1536cd730_0 .net/2u *"_ivl_82", 31 0, L_0x158088400;  1 drivers
v0x1536cd7e0_0 .net *"_ivl_84", 0 0, L_0x1536d29a0;  1 drivers
v0x1536cd880_0 .net *"_ivl_87", 0 0, L_0x1536d2860;  1 drivers
v0x1536cd930_0 .net *"_ivl_88", 31 0, L_0x1536d2b70;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536cd9e0_0 .net *"_ivl_91", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1536cda90_0 .net/2u *"_ivl_92", 31 0, L_0x158088490;  1 drivers
v0x1536cdb40_0 .net *"_ivl_94", 0 0, L_0x1536d2ac0;  1 drivers
v0x1536cdbe0_0 .net *"_ivl_97", 0 0, L_0x1536d2e90;  1 drivers
v0x1536cdc80_0 .net "active", 0 0, L_0x1536d8cd0;  alias, 1 drivers
v0x1536cdd20_0 .net "alu_op1", 31 0, L_0x1536d66c0;  1 drivers
v0x1536cddc0_0 .net "alu_op2", 31 0, L_0x1536d67b0;  1 drivers
v0x1536cde60_0 .net "alui_instr", 0 0, L_0x1536d1da0;  1 drivers
v0x1536cdf00_0 .net "b_flag", 0 0, v0x1536c4fe0_0;  1 drivers
v0x1536cdfb0_0 .net "b_imm", 17 0, L_0x1536d8800;  1 drivers
v0x1536ce040_0 .net "b_offset", 31 0, L_0x1536d8bf0;  1 drivers
v0x1536ce0d0_0 .net "clk", 0 0, v0x1536d03e0_0;  1 drivers
v0x1536ce160_0 .net "clk_enable", 0 0, v0x1536d04f0_0;  1 drivers
v0x1536ce1f0_0 .var "cpu_active", 0 0;
v0x1536ce280_0 .var "curr_addr", 31 0;
v0x1536ce310_0 .var "data_address", 31 0;
v0x1536ce3b0_0 .net "data_read", 0 0, L_0x1536d8310;  alias, 1 drivers
v0x1536ce450_0 .net "data_readdata", 31 0, v0x1536d06a0_0;  1 drivers
v0x1536ce530_0 .net "data_write", 0 0, L_0x1536d7da0;  alias, 1 drivers
v0x1536ce5d0_0 .net "data_writedata", 31 0, v0x1536c7120_0;  alias, 1 drivers
v0x1536ce670_0 .var "delay_slot", 31 0;
v0x1536ce710_0 .net "effective_addr", 31 0, v0x1536c53a0_0;  1 drivers
v0x1536ce7b0_0 .net "funct_code", 5 0, L_0x1536d0dc0;  1 drivers
v0x1536ce860_0 .net "hi_out", 31 0, v0x1536c74e0_0;  1 drivers
v0x1536ce920_0 .net "hl_reg_enable", 0 0, L_0x1536d5fd0;  1 drivers
v0x1536ce9f0_0 .net "instr_address", 31 0, L_0x1536d8e00;  alias, 1 drivers
v0x1536cea90_0 .net "instr_opcode", 5 0, L_0x1536d0ca0;  1 drivers
v0x1536ceb30_0 .net "instr_readdata", 31 0, v0x1536d09a0_0;  1 drivers
v0x1536cec00_0 .net "j_imm", 0 0, L_0x1536d3a50;  1 drivers
v0x1536ceca0_0 .net "j_reg", 0 0, L_0x1536d4420;  1 drivers
v0x1536ced40_0 .net "link_const", 0 0, L_0x1536d2f80;  1 drivers
v0x1536cede0_0 .net "link_reg", 0 0, L_0x1536d34f0;  1 drivers
v0x1536cee80_0 .net "lo_out", 31 0, v0x1536c7c10_0;  1 drivers
v0x1536cef20_0 .net "load_data", 31 0, v0x1536c6490_0;  1 drivers
v0x1536cefd0_0 .net "load_instr", 0 0, L_0x1536d1bb0;  1 drivers
v0x1536cf060_0 .net "lw", 0 0, L_0x1536d10d0;  1 drivers
v0x1536cf100_0 .net "mfhi", 0 0, L_0x1536d4840;  1 drivers
v0x1536cf1a0_0 .net "mflo", 0 0, L_0x1536d4b60;  1 drivers
v0x1536cf240_0 .net "movefrom", 0 0, L_0x1536d1810;  1 drivers
v0x1536cf2e0_0 .net "muldiv", 0 0, L_0x1536d4510;  1 drivers
v0x1536cf380_0 .var "next_delay_slot", 31 0;
v0x1536cf430_0 .net "partial_store", 0 0, L_0x1536d7a10;  1 drivers
v0x1536cf4d0_0 .net "r_format", 0 0, L_0x1536d0fb0;  1 drivers
v0x1536cf570_0 .net "reg_a_read_data", 31 0, L_0x1536d62b0;  1 drivers
v0x1536cf630_0 .net "reg_a_read_index", 4 0, L_0x1536d5140;  1 drivers
v0x1536cf6e0_0 .net "reg_b_read_data", 31 0, L_0x1536d6560;  1 drivers
v0x1536cf770_0 .net "reg_b_read_index", 4 0, L_0x1536d4d80;  1 drivers
v0x1536cf830_0 .net "reg_dst", 0 0, L_0x1536d1900;  1 drivers
v0x1536cf8c0_0 .net "reg_write", 0 0, L_0x1536d2300;  1 drivers
v0x1536cf960_0 .net "reg_write_data", 31 0, L_0x1536d5f30;  1 drivers
v0x1536cfa20_0 .net "reg_write_enable", 0 0, L_0x1536d57d0;  1 drivers
v0x1536cfad0_0 .net "reg_write_index", 4 0, L_0x1536d5600;  1 drivers
v0x1536cfb80_0 .net "register_v0", 31 0, L_0x1536d6650;  alias, 1 drivers
v0x1536cfc30_0 .net "reset", 0 0, v0x1536d0b00_0;  1 drivers
v0x1536cfcc0_0 .net "result", 31 0, v0x1536c57f0_0;  1 drivers
v0x1536cfd70_0 .net "result_hi", 31 0, v0x1536c5190_0;  1 drivers
v0x1536cfe40_0 .net "result_lo", 31 0, v0x1536c52f0_0;  1 drivers
v0x1536cff10_0 .net "sb", 0 0, L_0x1536d7e50;  1 drivers
v0x1536cffa0_0 .net "sh", 0 0, L_0x1536d7ef0;  1 drivers
v0x1536d0030_0 .var "state", 0 0;
v0x1536d00d0_0 .net "store_instr", 0 0, L_0x1536d24d0;  1 drivers
v0x1536d0170_0 .net "sw", 0 0, L_0x1536d1240;  1 drivers
E_0x1536c3e00/0 .event edge, v0x1536c4fe0_0, v0x1536ce670_0, v0x1536ce040_0, v0x1536cec00_0;
E_0x1536c3e00/1 .event edge, v0x1536c5240_0, v0x1536ceca0_0, v0x1536c88d0_0;
E_0x1536c3e00 .event/or E_0x1536c3e00/0, E_0x1536c3e00/1;
E_0x1536c4720 .event edge, v0x1536c6e00_0, v0x1536c53a0_0;
L_0x1536d0ca0 .part v0x1536d09a0_0, 26, 6;
L_0x1536d0dc0 .part v0x1536d09a0_0, 0, 6;
L_0x1536d0e60 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x158088010;
L_0x1536d0fb0 .cmp/eq 32, L_0x1536d0e60, L_0x158088058;
L_0x1536d10d0 .cmp/eq 6, L_0x1536d0ca0, L_0x1580880a0;
L_0x1536d1240 .cmp/eq 6, L_0x1536d0ca0, L_0x1580880e8;
L_0x1536d1320 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x158088130;
L_0x1536d14c0 .cmp/eq 32, L_0x1536d1320, L_0x158088178;
L_0x1536d15e0 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x1580881c0;
L_0x1536d16d0 .cmp/eq 32, L_0x1536d15e0, L_0x158088208;
L_0x1536d19b0 .part L_0x1536d0ca0, 3, 3;
L_0x1536d1bb0 .cmp/eq 3, L_0x1536d19b0, L_0x158088250;
L_0x1536d1c90 .part L_0x1536d0ca0, 3, 3;
L_0x1536d1da0 .cmp/eq 3, L_0x1536d1c90, L_0x158088298;
L_0x1536d1e80 .reduce/nor L_0x1536d4510;
L_0x1536d2410 .part L_0x1536d0ca0, 3, 3;
L_0x1536d24d0 .cmp/eq 3, L_0x1536d2410, L_0x1580882e0;
L_0x1536d26a0 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x158088328;
L_0x1536d2740 .cmp/eq 32, L_0x1536d26a0, L_0x158088370;
L_0x1536d2900 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x1580883b8;
L_0x1536d29a0 .cmp/eq 32, L_0x1536d2900, L_0x158088400;
L_0x1536d2860 .part v0x1536d09a0_0, 20, 1;
L_0x1536d2b70 .concat [ 1 31 0 0], L_0x1536d2860, L_0x158088448;
L_0x1536d2ac0 .cmp/eq 32, L_0x1536d2b70, L_0x158088490;
L_0x1536d3100 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x1580884d8;
L_0x1536d2c70 .cmp/eq 32, L_0x1536d3100, L_0x158088520;
L_0x1536d32f0 .part v0x1536d09a0_0, 0, 6;
L_0x1536d31a0 .cmp/eq 6, L_0x1536d32f0, L_0x158088568;
L_0x1536d3620 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x1580885b0;
L_0x1536d3390 .cmp/eq 32, L_0x1536d3620, L_0x1580885f8;
L_0x1536d3830 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x158088640;
L_0x1536d36c0 .cmp/eq 32, L_0x1536d3830, L_0x158088688;
L_0x1536d3ba0 .concat [ 6 26 0 0], L_0x1536d0ca0, L_0x1580886d0;
L_0x1536d3910 .cmp/eq 32, L_0x1536d3ba0, L_0x158088718;
L_0x1536d3f50 .part v0x1536d09a0_0, 0, 6;
L_0x1536d3e40 .cmp/eq 6, L_0x1536d3f50, L_0x158088760;
L_0x1536d4210 .part v0x1536d09a0_0, 0, 6;
L_0x1536d40f0 .cmp/eq 6, L_0x1536d4210, L_0x1580887a8;
L_0x1536d4580 .part L_0x1536d0dc0, 3, 2;
L_0x1536d42b0 .cmp/eq 2, L_0x1536d4580, L_0x1580887f0;
L_0x1536d4760 .cmp/eq 6, L_0x1536d0dc0, L_0x158088838;
L_0x1536d4990 .cmp/eq 6, L_0x1536d0dc0, L_0x158088880;
L_0x1536d4ca0 .cmp/eq 6, L_0x1536d0dc0, L_0x1580888c8;
L_0x1536d2d70 .cmp/eq 6, L_0x1536d0dc0, L_0x158088910;
L_0x1536d5140 .part v0x1536d09a0_0, 21, 5;
L_0x1536d4d80 .part v0x1536d09a0_0, 16, 5;
L_0x1536d5390 .part v0x1536d09a0_0, 11, 5;
L_0x1536d5220 .part v0x1536d09a0_0, 16, 5;
L_0x1536d52c0 .functor MUXZ 5, L_0x1536d5220, L_0x1536d5390, L_0x1536d1900, C4<>;
L_0x1536d5600 .functor MUXZ 5, L_0x1536d52c0, L_0x158088958, L_0x1536d2f80, C4<>;
L_0x1536d48f0 .arith/sum 32, v0x1536ce670_0, L_0x1580889a0;
L_0x1536d5430 .functor MUXZ 32, v0x1536c57f0_0, v0x1536c6490_0, L_0x1536d1bb0, C4<>;
L_0x1536d5ca0 .functor MUXZ 32, L_0x1536d5430, v0x1536c7c10_0, L_0x1536d4b60, C4<>;
L_0x1536d5b60 .functor MUXZ 32, L_0x1536d5ca0, v0x1536c74e0_0, L_0x1536d4840, C4<>;
L_0x1536d5f30 .functor MUXZ 32, L_0x1536d5b60, L_0x1536d48f0, L_0x1536d5900, C4<>;
L_0x1536d78d0 .concat [ 1 31 0 0], v0x1536d0030_0, L_0x158088ac0;
L_0x1536d7970 .cmp/eq 32, L_0x1536d78d0, L_0x158088b08;
L_0x1536d7e50 .cmp/eq 6, L_0x1536d0ca0, L_0x158088b50;
L_0x1536d7ef0 .cmp/eq 6, L_0x1536d0ca0, L_0x158088b98;
L_0x1536d7b00 .reduce/nor v0x1536d0030_0;
L_0x1536d8740 .part v0x1536d09a0_0, 0, 16;
L_0x1536d7fd0 .concat [ 16 2 0 0], L_0x1536d8740, L_0x158088c28;
L_0x1536d89f0 .part L_0x1536d7fd0, 0, 16;
L_0x1536d8800 .concat [ 2 16 0 0], L_0x158088c70, L_0x1536d89f0;
L_0x1536d8920 .part L_0x1536d8800, 17, 1;
L_0x1536d8a90 .functor MUXZ 14, L_0x158088d00, L_0x158088cb8, L_0x1536d8920, C4<>;
L_0x1536d8bf0 .concat [ 18 14 0 0], L_0x1536d8800, L_0x1536d8a90;
S_0x1536c4750 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1536c4ab0_0 .net *"_ivl_10", 15 0, L_0x1536d70b0;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536c4b70_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x1536c4c20_0 .net *"_ivl_17", 15 0, L_0x1536d71f0;  1 drivers
v0x1536c4ce0_0 .net *"_ivl_5", 0 0, L_0x1536d6a00;  1 drivers
v0x1536c4d90_0 .net *"_ivl_6", 15 0, L_0x1536d3ff0;  1 drivers
v0x1536c4e80_0 .net *"_ivl_9", 15 0, L_0x1536d6db0;  1 drivers
v0x1536c4f30_0 .net "addr_rt", 4 0, L_0x1536d7460;  1 drivers
v0x1536c4fe0_0 .var "b_flag", 0 0;
v0x1536c5080_0 .net "funct", 5 0, L_0x1536d59f0;  1 drivers
v0x1536c5190_0 .var "hi", 31 0;
v0x1536c5240_0 .net "instructionword", 31 0, v0x1536d09a0_0;  alias, 1 drivers
v0x1536c52f0_0 .var "lo", 31 0;
v0x1536c53a0_0 .var "memaddroffset", 31 0;
v0x1536c5450_0 .var "multresult", 63 0;
v0x1536c5500_0 .net "op1", 31 0, L_0x1536d66c0;  alias, 1 drivers
v0x1536c55b0_0 .net "op2", 31 0, L_0x1536d67b0;  alias, 1 drivers
v0x1536c5660_0 .net "opcode", 5 0, L_0x1536d6960;  1 drivers
v0x1536c57f0_0 .var "result", 31 0;
v0x1536c5880_0 .net "shamt", 4 0, L_0x1536d73c0;  1 drivers
v0x1536c5930_0 .net/s "sign_op1", 31 0, L_0x1536d66c0;  alias, 1 drivers
v0x1536c59f0_0 .net/s "sign_op2", 31 0, L_0x1536d67b0;  alias, 1 drivers
v0x1536c5a80_0 .net "simmediatedata", 31 0, L_0x1536d7150;  1 drivers
v0x1536c5b10_0 .net "simmediatedatas", 31 0, L_0x1536d7150;  alias, 1 drivers
v0x1536c5ba0_0 .net "uimmediatedata", 31 0, L_0x1536d7290;  1 drivers
v0x1536c5c30_0 .net "unsign_op1", 31 0, L_0x1536d66c0;  alias, 1 drivers
v0x1536c5d00_0 .net "unsign_op2", 31 0, L_0x1536d67b0;  alias, 1 drivers
v0x1536c5de0_0 .var "unsigned_result", 31 0;
E_0x1536c4a20/0 .event edge, v0x1536c5660_0, v0x1536c5500_0, v0x1536c5a80_0, v0x1536c5080_0;
E_0x1536c4a20/1 .event edge, v0x1536c55b0_0, v0x1536c5880_0, v0x1536c5450_0, v0x1536c4f30_0;
E_0x1536c4a20/2 .event edge, v0x1536c5ba0_0, v0x1536c5de0_0;
E_0x1536c4a20 .event/or E_0x1536c4a20/0, E_0x1536c4a20/1, E_0x1536c4a20/2;
L_0x1536d6960 .part v0x1536d09a0_0, 26, 6;
L_0x1536d59f0 .part v0x1536d09a0_0, 0, 6;
L_0x1536d6a00 .part v0x1536d09a0_0, 15, 1;
LS_0x1536d3ff0_0_0 .concat [ 1 1 1 1], L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00;
LS_0x1536d3ff0_0_4 .concat [ 1 1 1 1], L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00;
LS_0x1536d3ff0_0_8 .concat [ 1 1 1 1], L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00;
LS_0x1536d3ff0_0_12 .concat [ 1 1 1 1], L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00, L_0x1536d6a00;
L_0x1536d3ff0 .concat [ 4 4 4 4], LS_0x1536d3ff0_0_0, LS_0x1536d3ff0_0_4, LS_0x1536d3ff0_0_8, LS_0x1536d3ff0_0_12;
L_0x1536d6db0 .part v0x1536d09a0_0, 0, 16;
L_0x1536d70b0 .concat [ 16 0 0 0], L_0x1536d6db0;
L_0x1536d7150 .concat [ 16 16 0 0], L_0x1536d70b0, L_0x1536d3ff0;
L_0x1536d71f0 .part v0x1536d09a0_0, 0, 16;
L_0x1536d7290 .concat [ 16 16 0 0], L_0x1536d71f0, L_0x158088a78;
L_0x1536d73c0 .part v0x1536d09a0_0, 6, 5;
L_0x1536d7460 .part v0x1536d09a0_0, 16, 5;
S_0x1536c5f30 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1536c61d0_0 .net "address", 31 0, v0x1536c53a0_0;  alias, 1 drivers
v0x1536c6280_0 .net "datafromMem", 31 0, v0x1536d06a0_0;  alias, 1 drivers
v0x1536c6320_0 .net "instr_word", 31 0, v0x1536d09a0_0;  alias, 1 drivers
v0x1536c63f0_0 .net "opcode", 5 0, L_0x1536d7560;  1 drivers
v0x1536c6490_0 .var "out_transformed", 31 0;
v0x1536c6580_0 .net "regword", 31 0, L_0x1536d6560;  alias, 1 drivers
v0x1536c6630_0 .net "whichbyte", 1 0, L_0x1536d7600;  1 drivers
E_0x1536c6170/0 .event edge, v0x1536c63f0_0, v0x1536c6280_0, v0x1536c6630_0, v0x1536c5240_0;
E_0x1536c6170/1 .event edge, v0x1536c6580_0;
E_0x1536c6170 .event/or E_0x1536c6170/0, E_0x1536c6170/1;
L_0x1536d7560 .part v0x1536d09a0_0, 26, 6;
L_0x1536d7600 .part v0x1536c53a0_0, 0, 2;
S_0x1536c6760 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1536c6a00_0 .net *"_ivl_1", 1 0, L_0x1536d8500;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1536c6ac0_0 .net *"_ivl_5", 0 0, L_0x158088be0;  1 drivers
v0x1536c6b70_0 .net "bytenum", 2 0, L_0x1536d81b0;  1 drivers
v0x1536c6c30_0 .net "dataword", 31 0, v0x1536d06a0_0;  alias, 1 drivers
v0x1536c6cf0_0 .net "eff_addr", 31 0, v0x1536c53a0_0;  alias, 1 drivers
v0x1536c6e00_0 .net "opcode", 5 0, L_0x1536d0ca0;  alias, 1 drivers
v0x1536c6e90_0 .net "regbyte", 7 0, L_0x1536d85e0;  1 drivers
v0x1536c6f40_0 .net "reghalfword", 15 0, L_0x1536d8680;  1 drivers
v0x1536c6ff0_0 .net "regword", 31 0, L_0x1536d6560;  alias, 1 drivers
v0x1536c7120_0 .var "storedata", 31 0;
E_0x1536c69a0/0 .event edge, v0x1536c6e00_0, v0x1536c6580_0, v0x1536c6b70_0, v0x1536c6e90_0;
E_0x1536c69a0/1 .event edge, v0x1536c6280_0, v0x1536c6f40_0;
E_0x1536c69a0 .event/or E_0x1536c69a0/0, E_0x1536c69a0/1;
L_0x1536d8500 .part v0x1536c53a0_0, 0, 2;
L_0x1536d81b0 .concat [ 2 1 0 0], L_0x1536d8500, L_0x158088be0;
L_0x1536d85e0 .part L_0x1536d6560, 0, 8;
L_0x1536d8680 .part L_0x1536d6560, 0, 16;
S_0x1536c71f0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1536c7430_0 .net "clk", 0 0, v0x1536d03e0_0;  alias, 1 drivers
v0x1536c74e0_0 .var "data", 31 0;
v0x1536c7590_0 .net "data_in", 31 0, v0x1536c5190_0;  alias, 1 drivers
v0x1536c7660_0 .net "data_out", 31 0, v0x1536c74e0_0;  alias, 1 drivers
v0x1536c7700_0 .net "enable", 0 0, L_0x1536d5fd0;  alias, 1 drivers
v0x1536c77e0_0 .net "reset", 0 0, v0x1536d0b00_0;  alias, 1 drivers
S_0x1536c7900 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1536c7b80_0 .net "clk", 0 0, v0x1536d03e0_0;  alias, 1 drivers
v0x1536c7c10_0 .var "data", 31 0;
v0x1536c7ca0_0 .net "data_in", 31 0, v0x1536c52f0_0;  alias, 1 drivers
v0x1536c7d70_0 .net "data_out", 31 0, v0x1536c7c10_0;  alias, 1 drivers
v0x1536c7e10_0 .net "enable", 0 0, L_0x1536d5fd0;  alias, 1 drivers
v0x1536c7ee0_0 .net "reset", 0 0, v0x1536d0b00_0;  alias, 1 drivers
S_0x1536c7ff0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x1536c4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1536d62b0 .functor BUFZ 32, L_0x1536d5e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1536d6560 .functor BUFZ 32, L_0x1536d63a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1536c8c80_2 .array/port v0x1536c8c80, 2;
L_0x1536d6650 .functor BUFZ 32, v0x1536c8c80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1536c8320_0 .net *"_ivl_0", 31 0, L_0x1536d5e40;  1 drivers
v0x1536c83e0_0 .net *"_ivl_10", 6 0, L_0x1536d6440;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1536c8480_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x1536c8520_0 .net *"_ivl_2", 6 0, L_0x1536d6190;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1536c85d0_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x1536c86c0_0 .net *"_ivl_8", 31 0, L_0x1536d63a0;  1 drivers
v0x1536c8770_0 .net "r_clk", 0 0, v0x1536d03e0_0;  alias, 1 drivers
v0x1536c8840_0 .net "r_clk_enable", 0 0, v0x1536d04f0_0;  alias, 1 drivers
v0x1536c88d0_0 .net "read_data1", 31 0, L_0x1536d62b0;  alias, 1 drivers
v0x1536c89e0_0 .net "read_data2", 31 0, L_0x1536d6560;  alias, 1 drivers
v0x1536c8a70_0 .net "read_reg1", 4 0, L_0x1536d5140;  alias, 1 drivers
v0x1536c8b20_0 .net "read_reg2", 4 0, L_0x1536d4d80;  alias, 1 drivers
v0x1536c8bd0_0 .net "register_v0", 31 0, L_0x1536d6650;  alias, 1 drivers
v0x1536c8c80 .array "registers", 0 31, 31 0;
v0x1536c9020_0 .net "reset", 0 0, v0x1536d0b00_0;  alias, 1 drivers
v0x1536c90f0_0 .net "write_control", 0 0, L_0x1536d57d0;  alias, 1 drivers
v0x1536c9180_0 .net "write_data", 31 0, L_0x1536d5f30;  alias, 1 drivers
v0x1536c9310_0 .net "write_reg", 4 0, L_0x1536d5600;  alias, 1 drivers
L_0x1536d5e40 .array/port v0x1536c8c80, L_0x1536d6190;
L_0x1536d6190 .concat [ 5 2 0 0], L_0x1536d5140, L_0x1580889e8;
L_0x1536d63a0 .array/port v0x1536c8c80, L_0x1536d6440;
L_0x1536d6440 .concat [ 5 2 0 0], L_0x1536d4d80, L_0x158088a30;
    .scope S_0x1536990c0;
T_0 ;
    %wait E_0x1536b8020;
    %load/vec4 v0x1536c3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1536c3550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1536c3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1536c36b0_0;
    %assign/vec4 v0x1536c3550_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1536c7ff0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536c8c80, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1536c7ff0;
T_2 ;
    %wait E_0x153693570;
    %load/vec4 v0x1536c9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1536c8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1536c90f0_0;
    %load/vec4 v0x1536c9310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1536c9180_0;
    %load/vec4 v0x1536c9310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1536c8c80, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1536c4750;
T_3 ;
    %wait E_0x1536c4a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %load/vec4 v0x1536c5660_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c5a80_0;
    %add;
    %store/vec4 v0x1536c53a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1536c5660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x1536c5080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x1536c59f0_0;
    %ix/getv 4, v0x1536c5880_0;
    %shiftl 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x1536c59f0_0;
    %ix/getv 4, v0x1536c5880_0;
    %shiftr 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x1536c59f0_0;
    %ix/getv 4, v0x1536c5880_0;
    %shiftr/s 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x1536c59f0_0;
    %load/vec4 v0x1536c5c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x1536c59f0_0;
    %load/vec4 v0x1536c5c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x1536c59f0_0;
    %load/vec4 v0x1536c5c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x1536c5930_0;
    %pad/s 64;
    %load/vec4 v0x1536c59f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1536c5450_0, 0, 64;
    %load/vec4 v0x1536c5450_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1536c5190_0, 0, 32;
    %load/vec4 v0x1536c5450_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1536c52f0_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x1536c5c30_0;
    %pad/u 64;
    %load/vec4 v0x1536c5d00_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1536c5450_0, 0, 64;
    %load/vec4 v0x1536c5450_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1536c5190_0, 0, 32;
    %load/vec4 v0x1536c5450_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1536c52f0_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c59f0_0;
    %mod/s;
    %store/vec4 v0x1536c5190_0, 0, 32;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c59f0_0;
    %div/s;
    %store/vec4 v0x1536c52f0_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %mod;
    %store/vec4 v0x1536c5190_0, 0, 32;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %div;
    %store/vec4 v0x1536c52f0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x1536c5500_0;
    %store/vec4 v0x1536c5190_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x1536c5500_0;
    %store/vec4 v0x1536c52f0_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c59f0_0;
    %add;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %add;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %sub;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %and;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %or;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %xor;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %or;
    %inv;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c59f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5d00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x1536c4f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c59f0_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c55b0_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x1536c5930_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536c4fe0_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c5a80_0;
    %add;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5a80_0;
    %add;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x1536c5930_0;
    %load/vec4 v0x1536c5a80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5b10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5ba0_0;
    %and;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5ba0_0;
    %or;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x1536c5c30_0;
    %load/vec4 v0x1536c5ba0_0;
    %xor;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x1536c5ba0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1536c5de0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1536c5de0_0;
    %store/vec4 v0x1536c57f0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1536c5f30;
T_4 ;
    %wait E_0x1536c6170;
    %load/vec4 v0x1536c63f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1536c6280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1536c6280_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1536c6280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1536c6280_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1536c6320_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x1536c6580_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x1536c6580_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x1536c6580_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1536c6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1536c6280_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1536c6580_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c6490_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1536c7900;
T_5 ;
    %wait E_0x153693570;
    %load/vec4 v0x1536c7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1536c7c10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1536c7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1536c7ca0_0;
    %assign/vec4 v0x1536c7c10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1536c71f0;
T_6 ;
    %wait E_0x153693570;
    %load/vec4 v0x1536c77e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1536c74e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1536c7700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1536c7590_0;
    %assign/vec4 v0x1536c74e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1536c6760;
T_7 ;
    %wait E_0x1536c69a0;
    %load/vec4 v0x1536c6e00_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1536c6ff0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1536c7120_0, 4, 8;
    %load/vec4 v0x1536c6ff0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1536c7120_0, 4, 8;
    %load/vec4 v0x1536c6ff0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1536c7120_0, 4, 8;
    %load/vec4 v0x1536c6ff0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1536c7120_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1536c6e00_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1536c6b70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1536c6e90_0;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1536c6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6c30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1536c6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c6c30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1536c6e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1536c6e00_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1536c6b70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1536c6f40_0;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1536c6c30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1536c6f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c7120_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1536c4390;
T_8 ;
    %wait E_0x1536c4720;
    %load/vec4 v0x1536cea90_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1536ce710_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1536ce310_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1536c4390;
T_9 ;
    %wait E_0x1536c3e00;
    %load/vec4 v0x1536cdf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1536ce670_0;
    %load/vec4 v0x1536ce040_0;
    %add;
    %store/vec4 v0x1536cf380_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1536cec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1536ce670_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1536ceb30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1536cf380_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1536ceca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1536cf570_0;
    %store/vec4 v0x1536cf380_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1536ce670_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1536cf380_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1536c4390;
T_10 ;
    %wait E_0x153693570;
    %load/vec4 v0x1536ce160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1536cfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1536ce280_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1536ce670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1536ce1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1536d0030_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1536ce1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1536d0030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1536d0030_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1536d0030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1536d0030_0, 0;
    %load/vec4 v0x1536ce670_0;
    %assign/vec4 v0x1536ce280_0, 0;
    %load/vec4 v0x1536cf380_0;
    %assign/vec4 v0x1536ce670_0, 0;
    %load/vec4 v0x1536ce280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1536ce1f0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1536c4390;
T_11 ;
    %wait E_0x153693570;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x1536cfc30_0, v0x1536ce160_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1536ceb30_0, v0x1536cdc80_0, v0x1536cfa20_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1536cf630_0, v0x1536cf770_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1536cf570_0, v0x1536cf6e0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1536cf960_0, v0x1536cfcc0_0, v0x1536cfad0_0, v0x1536cefd0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1536cf2e0_0, v0x1536cfe40_0, v0x1536cfd70_0, v0x1536cee80_0, v0x1536ce860_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x1536cdf00_0, v0x1536ce040_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1536ce280_0, v0x1536d0030_0, v0x1536ce670_0, v0x1536cf380_0, v0x1536ceca0_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x1536ce9f0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x1536ac640;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536d03e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1536d03e0_0;
    %inv;
    %store/vec4 v0x1536d03e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x1536ac640;
T_13 ;
    %fork t_1, S_0x1536c38c0;
    %jmp t_0;
    .scope S_0x1536c38c0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536d0b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536d04f0_0, 0, 1;
    %wait E_0x153693570;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536d0b00_0, 0, 1;
    %wait E_0x153693570;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1536d06a0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1536c3e60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1536c4070_0, 0, 5;
    %load/vec4 v0x1536c3c00_0;
    %store/vec4 v0x1536c4180_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1536c3cc0_0, 0, 16;
    %load/vec4 v0x1536c3e60_0;
    %load/vec4 v0x1536c4070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c4180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c3cc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c3d70_0, 0, 32;
    %load/vec4 v0x1536c3d70_0;
    %store/vec4 v0x1536d09a0_0, 0, 32;
    %load/vec4 v0x1536d06a0_0;
    %addi 3, 0, 32;
    %store/vec4 v0x1536d06a0_0, 0, 32;
    %vpi_call/w 7 78 "$display", "%h", v0x1536d06a0_0 {0 0 0};
    %wait E_0x153693570;
    %delay 2, 0;
    %load/vec4 v0x1536d0730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 81 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1536d0610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 82 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1536c3c00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1536c3e60_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x1536c3b50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1536c4230_0, 0, 5;
    %load/vec4 v0x1536c3c00_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1536c4070_0, 0, 5;
    %load/vec4 v0x1536c3c00_0;
    %store/vec4 v0x1536c4180_0, 0, 5;
    %load/vec4 v0x1536c3c00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1536c3fc0_0, 0, 5;
    %load/vec4 v0x1536c3e60_0;
    %load/vec4 v0x1536c4070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c4180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c3fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c4230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c3b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c3f10_0, 0, 32;
    %load/vec4 v0x1536c3f10_0;
    %store/vec4 v0x1536d09a0_0, 0, 32;
    %wait E_0x153693570;
    %delay 2, 0;
    %load/vec4 v0x1536c3c00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1536c42e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1536c3e60_0, 0, 6;
    %load/vec4 v0x1536c3c00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1536c4070_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1536c4180_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1536c3cc0_0, 0, 16;
    %load/vec4 v0x1536c3e60_0;
    %load/vec4 v0x1536c4070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c4180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1536c3cc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1536c3d70_0, 0, 32;
    %load/vec4 v0x1536c3d70_0;
    %store/vec4 v0x1536d09a0_0, 0, 32;
    %wait E_0x153693570;
    %delay 2, 0;
    %load/vec4 v0x1536c42e0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x1536d0c10_0, 0, 5;
    %load/vec4 v0x1536c42e0_0;
    %addi 3, 0, 32;
    %load/vec4 v0x1536c3c00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x1536d0c10_0;
    %pad/u 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1536c3a90_0, 0, 32;
    %load/vec4 v0x1536c3c00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %load/vec4 v0x1536c42e0_0;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %load/vec4 v0x1536c42e0_0;
    %addi 3, 0, 32;
    %vpi_call/w 7 121 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x1536d0a30_0;
    %load/vec4 v0x1536c3a90_0;
    %cmp/e;
    %jmp/0xz  T_13.14, 4;
    %jmp T_13.15;
T_13.14 ;
    %vpi_call/w 7 122 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1536c3a90_0, v0x1536d0a30_0 {0 0 0};
T_13.15 ;
    %load/vec4 v0x1536c3c00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1536c3c00_0, 0, 5;
    %load/vec4 v0x1536c42e0_0;
    %addi 3, 0, 32;
    %store/vec4 v0x1536c42e0_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1536ac640;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srav_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
