$date
	Mon Aug 21 21:38:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module_clk $end
$var wire 8 ! ss [7:0] $end
$var wire 1 " pm $end
$var wire 8 # mm [7:0] $end
$var wire 8 $ hh [7:0] $end
$var reg 1 % clk $end
$var reg 1 & ena $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & ena $end
$var wire 1 ( ena_hh $end
$var wire 1 ) ena_mm $end
$var wire 1 * ena_ss $end
$var wire 1 ' reset $end
$var wire 1 + resethh $end
$var wire 8 , sss [7:0] $end
$var wire 1 - resetss $end
$var wire 1 . resetmm $end
$var wire 8 / mmm [7:0] $end
$var wire 8 0 hhh [7:0] $end
$var reg 24 1 d [23:0] $end
$var reg 8 2 hh [7:0] $end
$var reg 6 3 load [5:0] $end
$var reg 8 4 mm [7:0] $end
$var reg 1 " pm $end
$var reg 8 5 ss [7:0] $end
$scope module hh0 $end
$var wire 1 % clk $end
$var wire 4 6 d [3:0] $end
$var wire 1 7 enable $end
$var wire 1 8 load $end
$var wire 1 + reset $end
$var reg 4 9 q [3:0] $end
$upscope $end
$scope module hh1 $end
$var wire 1 % clk $end
$var wire 4 : d [3:0] $end
$var wire 1 ; enable $end
$var wire 1 < load $end
$var wire 1 + reset $end
$var reg 4 = q [3:0] $end
$upscope $end
$scope module mm0 $end
$var wire 1 % clk $end
$var wire 4 > d [3:0] $end
$var wire 1 ? enable $end
$var wire 1 @ load $end
$var wire 1 . reset $end
$var reg 4 A q [3:0] $end
$upscope $end
$scope module mm1 $end
$var wire 1 % clk $end
$var wire 4 B d [3:0] $end
$var wire 1 C enable $end
$var wire 1 D load $end
$var wire 1 . reset $end
$var reg 4 E q [3:0] $end
$upscope $end
$scope module ss0 $end
$var wire 1 % clk $end
$var wire 4 F d [3:0] $end
$var wire 1 & enable $end
$var wire 1 G load $end
$var wire 1 - reset $end
$var reg 4 H q [3:0] $end
$upscope $end
$scope module ss1 $end
$var wire 1 % clk $end
$var wire 4 I d [3:0] $end
$var wire 1 J enable $end
$var wire 1 K load $end
$var wire 1 - reset $end
$var reg 4 L q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
