0.7
2020.2
Nov  8 2024
22:36:57
H:/Vivado_fpga/PROJECTS/UART/UART.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
H:/Vivado_fpga/PROJECTS/UART/UART.srcs/sim_1/new/uart_testbench.v,1737921310,verilog,,,,UART_Testbench,,,,,,,,
H:/Vivado_fpga/PROJECTS/UART/UART.srcs/sources_1/new/uart.v,1738805998,verilog,,H:/Vivado_fpga/PROJECTS/UART/UART.srcs/sim_1/new/uart_testbench.v,,uart,,,,,,,,
