{
  "sha": "7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6N2ZjZTdlYTk4NmJjNjZkNGFmM2MyMWQ0ZjZhYjJhOTg3ZjNhYWM0Ng==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2021-03-12T14:18:59Z"
    },
    "committer": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2021-03-12T14:20:46Z"
    },
    "message": "aarch64: Add few missing system registers\n\nThis patch adds few missing system registers to GAS: LORC_EL1,\nLOREA_EL1, LORN_EL1, LORSA_EL1, ICC_CTLR_EL3, ICC_SRE_ELX, ICH_VTR_EL2.\n\ngas/ChangeLog:\n\n2021-03-02  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n\n\t* testsuite/gas/aarch64/illegal-sysreg-7.d: New test.\n\t* testsuite/gas/aarch64/illegal-sysreg-7.l: New test.\n\t* testsuite/gas/aarch64/illegal-sysreg-7.s: New test.\n\t* testsuite/gas/aarch64/sysreg-7.d: New test.\n\t* testsuite/gas/aarch64/sysreg-7.s: New test.\n\nopcodes/ChangeLog:\n\n2021-03-02  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n\n\t* aarch64-opc.c: Add lorc_el1, lorea_el1, lorn_el1, lorsa_el1,\n\ticc_ctlr_el3, icc_sre_elx, ich_vtr_el2 system registers.",
    "tree": {
      "sha": "08c07d9e7fde9270e9257a54796fc0df721abe83",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/08c07d9e7fde9270e9257a54796fc0df721abe83"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "203a206d14e4892bc4ab9448e08617506b5d613d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/203a206d14e4892bc4ab9448e08617506b5d613d",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/203a206d14e4892bc4ab9448e08617506b5d613d"
    }
  ],
  "stats": {
    "total": 74,
    "additions": 74,
    "deletions": 0
  },
  "files": [
    {
      "sha": "79332f0f5dc1de3bbc45af3c0fca5fe94c74524d",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -1,3 +1,11 @@\n+2021-03-12  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* testsuite/gas/aarch64/illegal-sysreg-7.d: New test.\n+\t* testsuite/gas/aarch64/illegal-sysreg-7.l: New test.\n+\t* testsuite/gas/aarch64/illegal-sysreg-7.s: New test.\n+\t* testsuite/gas/aarch64/sysreg-7.d: New test.\n+\t* testsuite/gas/aarch64/sysreg-7.s: New test.\n+\n 2021-03-12  Cl\u00e9ment Chigot  <clement.chigot@atos.net>\n \n \t* config/tc-ppc.c (ppc_xcoff_text_section, ppc_xcoff_data_section,"
    },
    {
      "sha": "d7a11ed3720fdca8e2c3b8c965dc2cebe3ddac24",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.d?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -0,0 +1,2 @@\n+#source: illegal-sysreg-7.s\n+#warning_output: illegal-sysreg-7.l"
    },
    {
      "sha": "1db54b345309a4fd3df641f985741ee7abac0fbb",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.l?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -0,0 +1,2 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr ich_vtr_el2,x0'"
    },
    {
      "sha": "311e18227b28673746c29c16cbbf325a1467ede4",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.s?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -0,0 +1,2 @@\n+/* Write to R/O system registers.  */\n+msr ich_vtr_el2, x0"
    },
    {
      "sha": "1564f530c673bb696066d8180d470d25d903ac4f",
      "filename": "gas/testsuite/gas/aarch64/sysreg-7.d",
      "status": "added",
      "additions": 25,
      "deletions": 0,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/sysreg-7.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/sysreg-7.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-7.d?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -0,0 +1,25 @@\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+\n+.*:\td538a460 \tmrs\tx0, lorc_el1\n+.*:\td538a420 \tmrs\tx0, lorea_el1\n+.*:\td538a440 \tmrs\tx0, lorn_el1\n+.*:\td538a400 \tmrs\tx0, lorsa_el1\n+.*:\td53ecc80 \tmrs\tx0, icc_ctlr_el3\n+.*:\td538cca0 \tmrs\tx0, icc_sre_el1\n+.*:\td53cc9a0 \tmrs\tx0, icc_sre_el2\n+.*:\td53ecca0 \tmrs\tx0, icc_sre_el3\n+.*:\td53ccb20 \tmrs\tx0, ich_vtr_el2\n+.*:\td518a460 \tmsr\tlorc_el1, x0\n+.*:\td518a420 \tmsr\tlorea_el1, x0\n+.*:\td518a440 \tmsr\tlorn_el1, x0\n+.*:\td518a400 \tmsr\tlorsa_el1, x0\n+.*:\td51ecc80 \tmsr\ticc_ctlr_el3, x0\n+.*:\td518cca0 \tmsr\ticc_sre_el1, x0\n+.*:\td51cc9a0 \tmsr\ticc_sre_el2, x0\n+.*:\td51ecca0 \tmsr\ticc_sre_el3, x0"
    },
    {
      "sha": "3d438d1c74ad65e4b9b5120e22d70765a42eb7ac",
      "filename": "gas/testsuite/gas/aarch64/sysreg-7.s",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/sysreg-7.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/gas/testsuite/gas/aarch64/sysreg-7.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-7.s?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -0,0 +1,20 @@\n+/* Read from system registers.  */\n+mrs x0, lorc_el1\n+mrs x0, lorea_el1\n+mrs x0, lorn_el1\n+mrs x0, lorsa_el1\n+mrs x0, icc_ctlr_el3\n+mrs x0, icc_sre_el1\n+mrs x0, icc_sre_el2\n+mrs x0, icc_sre_el3\n+mrs x0, ich_vtr_el2\n+\n+/* Write to system registers.  */\n+msr lorc_el1, x0\n+msr lorea_el1, x0\n+msr lorn_el1, x0\n+msr lorsa_el1, x0\n+msr icc_ctlr_el3, x0\n+msr icc_sre_el1, x0\n+msr icc_sre_el2, x0\n+msr icc_sre_el3, x0"
    },
    {
      "sha": "b3390e30bad5cc4305210a5e368d19198656c713",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -1,3 +1,8 @@\n+2021-03-12  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c: Add lorc_el1, lorea_el1, lorn_el1, lorsa_el1,\n+\ticc_ctlr_el3, icc_sre_elx, ich_vtr_el2 system registers.\n+\n 2021-03-12  Alan Modra  <amodra@gmail.com>\n \n \t* i386-dis.c (print_insn <PREFIX_IGNORED>): Correct typo."
    },
    {
      "sha": "521ec6f9c82d55d00c76dc972dfcf1d9d8829d94",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=7fce7ea986bc66d4af3c21d4f6ab2a987f3aac46",
      "patch": "@@ -4570,6 +4570,16 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"csrptr_el2\",    CPENC (2,4,C8,C0,1),  0),\n   SR_CORE (\"csrptridx_el2\", CPENC (2,4,C8,C0,3),  F_REG_READ),\n \n+  SR_CORE (\"lorc_el1\",      CPENC (3,0,C10,C4,3),  0),\n+  SR_CORE (\"lorea_el1\",     CPENC (3,0,C10,C4,1),  0),\n+  SR_CORE (\"lorn_el1\",      CPENC (3,0,C10,C4,2),  0),\n+  SR_CORE (\"lorsa_el1\",     CPENC (3,0,C10,C4,0),  0),\n+  SR_CORE (\"icc_ctlr_el3\",  CPENC (3,6,C12,C12,4), 0),\n+  SR_CORE (\"icc_sre_el1\",   CPENC (3,0,C12,C12,5), 0),\n+  SR_CORE (\"icc_sre_el2\",   CPENC (3,4,C12,C9,5),  0),\n+  SR_CORE (\"icc_sre_el3\",   CPENC (3,6,C12,C12,5), 0),\n+  SR_CORE (\"ich_vtr_el2\",   CPENC (3,4,C12,C11,1), F_REG_READ),\n+\n   SR_CORE (\"brbcr_el1\",     CPENC (2,1,C9,C0,0),  0),\n   SR_CORE (\"brbcr_el12\",    CPENC (2,5,C9,C0,0),  0),\n   SR_CORE (\"brbfcr_el1\",    CPENC (2,1,C9,C0,1),  0),"
    }
  ]
}