INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Proyectos/Lab2/Lab2.sim/sim_1/synth/timing/xsim/tb_module_clock_divider_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_register_pp
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Proyectos/Lab2/Lab2.srcs/sim_1/new/tb_module_clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_clock_divider
