Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul 19 01:15:00 2022
| Host         : 5c15c51ef7f7 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file mm_timing_summary_routed.rpt -pb mm_timing_summary_routed.pb -rpx mm_timing_summary_routed.rpx -warn_on_violation
| Design       : mm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.588        0.000                      0                 4234        0.040        0.000                      0                 4234        3.750        0.000                       0                  1609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mm_clk   {0.000 5.000}      10.000          100.000         
mm_fclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mm_clk              6.487        0.000                      0                 1073        0.042        0.000                      0                 1073        3.750        0.000                       0                   435  
mm_fclk             1.588        0.000                      0                 3154        0.040        0.000                      0                 3154        3.750        0.000                       0                  1174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mm_fclk       mm_clk              5.884        0.000                      0                   72        0.247        0.000                      0                   72  
mm_clk        mm_fclk             5.368        0.000                      0                  177        0.271        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.165ns  (logic 0.746ns (23.572%)  route 2.419ns (76.428%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.662     8.057    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/ADDRB1
    SLICE_X50Y75         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     8.381 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.757     9.138    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[14]
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.264    15.625    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.167ns  (logic 0.746ns (23.556%)  route 2.421ns (76.444%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.869     8.264    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/ADDRB1
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     8.588 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.552     9.140    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[8]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.232    15.657    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[8]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.170ns  (logic 0.740ns (23.347%)  route 2.430ns (76.653%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.877     8.272    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/ADDRA1
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     8.590 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.552     9.143    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[6]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.215    15.674    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.107ns  (logic 0.740ns (23.819%)  route 2.367ns (76.182%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.670     8.065    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/ADDRA1
    SLICE_X50Y75         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     8.383 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.697     9.080    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[12]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.244    15.645    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[12]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.093ns  (logic 0.747ns (24.149%)  route 2.346ns (75.851%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.670     8.065    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/ADDRC1
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     8.390 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.676     9.066    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[10]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.249    15.640    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.285ns  (logic 0.718ns (21.854%)  route 2.567ns (78.146%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.869     8.264    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/ADDRB1
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     8.560 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.698     9.258    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[9]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.008    15.881    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         15.881    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.976ns  (logic 0.746ns (25.068%)  route 2.230ns (74.932%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.468     7.863    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/ADDRB1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     8.187 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.762     8.949    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[2]
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    15.640    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.149ns  (logic 0.718ns (22.798%)  route 2.431ns (77.202%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.877     8.272    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/ADDRA1
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     8.568 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.554     9.122    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[7]
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y73         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.025    15.864    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.854ns  (logic 0.805ns (28.209%)  route 2.049ns (71.791%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X62Y77         FDRE                                         r  mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/Q
                         net (fo=19, routed)          1.520     7.977    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRB2
    SLICE_X58Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.321     8.298 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.528     8.827    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[14]
    SLICE_X60Y75         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X60Y75         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)       -0.282    15.607    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.089ns  (logic 0.718ns (23.245%)  route 2.371ns (76.755%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X57Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][1]/Q
                         net (fo=19, routed)          1.670     8.065    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/ADDRA1
    SLICE_X50Y75         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     8.361 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.701     9.062    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[13]
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.038    15.851    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[13]
  -------------------------------------------------------------------
                         required time                         15.851    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_data_A_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X43Y94         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_data_A_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_data_A_reg[3][6]/Q
                         net (fo=2, routed)           0.068     5.624    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/DIA0
    SLICE_X42Y94         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y94         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X59Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][0]/Q
                         net (fo=2, routed)           0.068     5.624    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/DIA0
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMS32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMS32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.068%)  route 0.248ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X56Y88         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][1]/Q
                         net (fo=17, routed)          0.248     5.804    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/ADDRD1
    SLICE_X58Y88         RAMS32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMS32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X58Y88         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     5.745    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.745    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y75  mm2s_inst/done_multiply_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y72  mm2s_inst/done_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y74  mm2s_inst/last_beat_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y73  mm2s_inst/m_axis_mm2s_tlast_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y88  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y94  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y94  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y94  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y97  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y97  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.393ns  (logic 3.721ns (44.335%)  route 4.672ns (55.665%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[0].genblk1[1].pe_inst/clkA
    SLICE_X53Y88         FDRE                                         r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/Q
                         net (fo=18, routed)          1.187     7.582    systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__60_carry__1_i_5__4_0[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.296     7.878 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.584     8.463    systolic_inst/genblk1[1].genblk1[0].pe_inst/out_a_reg[5]_0[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     8.587    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_7__4_1[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.167 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0/O[2]
                         net (fo=3, routed)           0.944    10.110    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0_n_5
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.331    10.441 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4/O
                         net (fo=3, routed)           0.676    11.117    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.327    11.444 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4/O
                         net (fo=1, routed)           0.552    11.996    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.381 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.603 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1/O[0]
                         net (fo=2, routed)           0.729    13.332    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1_n_7
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.299    13.631 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4/O
                         net (fo=1, routed)           0.000    13.631    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.032 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.032    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.366 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    14.366    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4_n_6
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.372ns  (logic 3.700ns (44.195%)  route 4.672ns (55.805%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[0].genblk1[1].pe_inst/clkA
    SLICE_X53Y88         FDRE                                         r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/Q
                         net (fo=18, routed)          1.187     7.582    systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__60_carry__1_i_5__4_0[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.296     7.878 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.584     8.463    systolic_inst/genblk1[1].genblk1[0].pe_inst/out_a_reg[5]_0[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     8.587    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_7__4_1[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.167 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0/O[2]
                         net (fo=3, routed)           0.944    10.110    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0_n_5
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.331    10.441 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4/O
                         net (fo=3, routed)           0.676    11.117    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.327    11.444 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4/O
                         net (fo=1, routed)           0.552    11.996    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.381 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.603 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1/O[0]
                         net (fo=2, routed)           0.729    13.332    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1_n_7
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.299    13.631 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4/O
                         net (fo=1, routed)           0.000    13.631    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.032 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.032    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.345 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    14.345    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4_n_4
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.298ns  (logic 3.626ns (43.697%)  route 4.672ns (56.303%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[0].genblk1[1].pe_inst/clkA
    SLICE_X53Y88         FDRE                                         r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/Q
                         net (fo=18, routed)          1.187     7.582    systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__60_carry__1_i_5__4_0[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.296     7.878 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.584     8.463    systolic_inst/genblk1[1].genblk1[0].pe_inst/out_a_reg[5]_0[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     8.587    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_7__4_1[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.167 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0/O[2]
                         net (fo=3, routed)           0.944    10.110    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0_n_5
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.331    10.441 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4/O
                         net (fo=3, routed)           0.676    11.117    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.327    11.444 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4/O
                         net (fo=1, routed)           0.552    11.996    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.381 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.603 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1/O[0]
                         net (fo=2, routed)           0.729    13.332    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1_n_7
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.299    13.631 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4/O
                         net (fo=1, routed)           0.000    13.631    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.032 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.032    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.271 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    14.271    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4_n_5
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.282ns  (logic 3.610ns (43.589%)  route 4.672ns (56.411%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[0].genblk1[1].pe_inst/clkA
    SLICE_X53Y88         FDRE                                         r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  systolic_inst/genblk1[0].genblk1[1].pe_inst/out_b_reg[4]/Q
                         net (fo=18, routed)          1.187     7.582    systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__60_carry__1_i_5__4_0[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.296     7.878 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.584     8.463    systolic_inst/genblk1[1].genblk1[0].pe_inst/out_a_reg[5]_0[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  systolic_inst/genblk1[1].genblk1[0].pe_inst/sum0__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     8.587    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_7__4_1[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.167 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0/O[2]
                         net (fo=3, routed)           0.944    10.110    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__30_carry__0_n_5
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.331    10.441 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4/O
                         net (fo=3, routed)           0.676    11.117    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_9__4_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.327    11.444 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4/O
                         net (fo=1, routed)           0.552    11.996    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_i_1__4_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.381 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__0_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.603 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1/O[0]
                         net (fo=2, routed)           0.729    13.332    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum0__60_carry__1_n_7
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.299    13.631 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4/O
                         net (fo=1, routed)           0.000    13.631    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum[8]_i_2__4_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.032 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.032    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[8]_i_1__4_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.255 r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    14.255    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]_i_1__4_n_7
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X53Y89         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.254ns  (logic 3.844ns (46.570%)  route 4.410ns (53.430%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[3].pe_inst/clkA
    SLICE_X57Y78         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/Q
                         net (fo=18, routed)          1.456     7.888    systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__60_carry__1_i_5__10_0[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_3__10/O
                         net (fo=2, routed)           0.591     8.603    systolic_inst/genblk1[2].genblk1[2].pe_inst/out_a_reg[4]_0[0]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_7__10/O
                         net (fo=1, routed)           0.000     8.727    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry_1[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.277 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.277    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.611 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.336    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1_n_6
    SLICE_X48Y80         LUT4 (Prop_lut4_I1_O)        0.297    10.633 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10/O
                         net (fo=3, routed)           0.621    11.254    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.326    11.580 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10/O
                         net (fo=1, routed)           0.497    12.077    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.462 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1/O[1]
                         net (fo=2, routed)           0.520    13.316    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1_n_6
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.303    13.619 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[12]_i_5__10/O
                         net (fo=1, routed)           0.000    13.619    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[12]_i_5__10_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.227 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10/O[3]
                         net (fo=1, routed)           0.000    14.227    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10_n_4
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[2].genblk1[3].pe_inst/clkA
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.187ns  (logic 3.946ns (48.197%)  route 4.241ns (51.803%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[2].genblk1[0].pe_inst/clkA
    SLICE_X39Y88         FDRE                                         r  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/Q
                         net (fo=16, routed)          1.275     7.707    systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[7]_3[5]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.154     7.861 r  systolic_inst/genblk1[2].genblk1[0].pe_inst/sum0__30_carry_i_8__11/O
                         net (fo=1, routed)           0.462     8.322    s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.327     8.649 r  s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_i_4__11/O
                         net (fo=1, routed)           0.000     8.649    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[0]_i_3__11_1[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.025 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.025    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.348 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0/O[1]
                         net (fo=2, routed)           0.812    10.161    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0_n_6
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.332    10.493 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11/O
                         net (fo=4, routed)           0.464    10.956    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.326    11.282 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11/O
                         net (fo=1, routed)           0.632    11.915    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    12.525 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0/O[3]
                         net (fo=2, routed)           0.597    13.121    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_n_4
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.307    13.428 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11/O
                         net (fo=1, routed)           0.000    13.428    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.826 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    13.826    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.160 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11/O[1]
                         net (fo=1, routed)           0.000    14.160    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11_n_6
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_inst/clkA
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.166ns  (logic 3.925ns (48.064%)  route 4.241ns (51.936%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[2].genblk1[0].pe_inst/clkA
    SLICE_X39Y88         FDRE                                         r  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/Q
                         net (fo=16, routed)          1.275     7.707    systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[7]_3[5]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.154     7.861 r  systolic_inst/genblk1[2].genblk1[0].pe_inst/sum0__30_carry_i_8__11/O
                         net (fo=1, routed)           0.462     8.322    s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.327     8.649 r  s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_i_4__11/O
                         net (fo=1, routed)           0.000     8.649    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[0]_i_3__11_1[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.025 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.025    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.348 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0/O[1]
                         net (fo=2, routed)           0.812    10.161    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0_n_6
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.332    10.493 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11/O
                         net (fo=4, routed)           0.464    10.956    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.326    11.282 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11/O
                         net (fo=1, routed)           0.632    11.915    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    12.525 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0/O[3]
                         net (fo=2, routed)           0.597    13.121    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_n_4
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.307    13.428 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11/O
                         net (fo=1, routed)           0.000    13.428    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.826 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    13.826    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.139 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11/O[3]
                         net (fo=1, routed)           0.000    14.139    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11_n_4
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_inst/clkA
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.190ns  (logic 3.819ns (46.628%)  route 4.371ns (53.372%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[3].pe_inst/clkA
    SLICE_X57Y78         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/Q
                         net (fo=18, routed)          1.456     7.888    systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__60_carry__1_i_5__10_0[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_3__10/O
                         net (fo=2, routed)           0.591     8.603    systolic_inst/genblk1[2].genblk1[2].pe_inst/out_a_reg[4]_0[0]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_7__10/O
                         net (fo=1, routed)           0.000     8.727    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry_1[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.277 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.277    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.611 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.336    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1_n_6
    SLICE_X48Y80         LUT4 (Prop_lut4_I1_O)        0.297    10.633 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10/O
                         net (fo=3, routed)           0.621    11.254    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.326    11.580 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10/O
                         net (fo=1, routed)           0.497    12.077    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.462 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.684 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1/O[0]
                         net (fo=2, routed)           0.481    13.165    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1_n_7
    SLICE_X50Y78         LUT3 (Prop_lut3_I0_O)        0.299    13.464 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[8]_i_2__10/O
                         net (fo=1, routed)           0.000    13.464    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[8]_i_2__10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.840 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    13.840    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[8]_i_1__10_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.163 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10/O[1]
                         net (fo=1, routed)           0.000    14.163    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10_n_6
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[2].genblk1[3].pe_inst/clkA
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.190ns  (logic 3.780ns (46.152%)  route 4.410ns (53.848%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[3].pe_inst/clkA
    SLICE_X57Y78         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  systolic_inst/genblk1[1].genblk1[3].pe_inst/out_b_reg[1]/Q
                         net (fo=18, routed)          1.456     7.888    systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__60_carry__1_i_5__10_0[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_3__10/O
                         net (fo=2, routed)           0.591     8.603    systolic_inst/genblk1[2].genblk1[2].pe_inst/out_a_reg[4]_0[0]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  systolic_inst/genblk1[2].genblk1[2].pe_inst/sum0__0_carry__0_i_7__10/O
                         net (fo=1, routed)           0.000     8.727    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry_1[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.277 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.277    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.611 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.336    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__0_carry__1_n_6
    SLICE_X48Y80         LUT4 (Prop_lut4_I1_O)        0.297    10.633 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10/O
                         net (fo=3, routed)           0.621    11.254    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_9__10_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.326    11.580 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10/O
                         net (fo=1, routed)           0.497    12.077    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_i_1__10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.462 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__0_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1/O[1]
                         net (fo=2, routed)           0.520    13.316    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum0__60_carry__1_n_6
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.303    13.619 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[12]_i_5__10/O
                         net (fo=1, routed)           0.000    13.619    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum[12]_i_5__10_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.163 r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10/O[2]
                         net (fo=1, routed)           0.000    14.163    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[12]_i_1__10_n_5
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[2].genblk1[3].pe_inst/clkA
    SLICE_X50Y79         FDRE                                         r  systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.092ns  (logic 3.851ns (47.589%)  route 4.241ns (52.411%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    systolic_inst/genblk1[2].genblk1[0].pe_inst/clkA
    SLICE_X39Y88         FDRE                                         r  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[5]/Q
                         net (fo=16, routed)          1.275     7.707    systolic_inst/genblk1[2].genblk1[0].pe_inst/out_b_reg[7]_3[5]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.154     7.861 r  systolic_inst/genblk1[2].genblk1[0].pe_inst/sum0__30_carry_i_8__11/O
                         net (fo=1, routed)           0.462     8.322    s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.327     8.649 r  s2mm_inst/ram_A[3].read_ram_A/sum0__30_carry_i_4__11/O
                         net (fo=1, routed)           0.000     8.649    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[0]_i_3__11_1[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.025 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.025    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.348 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0/O[1]
                         net (fo=2, routed)           0.812    10.161    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__30_carry__0_n_6
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.332    10.493 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11/O
                         net (fo=4, routed)           0.464    10.956    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_11__11_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.326    11.282 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11/O
                         net (fo=1, routed)           0.632    11.915    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_i_3__11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    12.525 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0/O[3]
                         net (fo=2, routed)           0.597    13.121    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum0__60_carry__0_n_4
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.307    13.428 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11/O
                         net (fo=1, routed)           0.000    13.428    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum[8]_i_3__11_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.826 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    13.826    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[8]_i_1__11_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.065 r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    14.065    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[12]_i_1__11_n_5
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_inst/clkA
    SLICE_X37Y87         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  1.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMS32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMS32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.899%)  route 0.229ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=29, routed)          0.229     5.785    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/ADDRD0
    SLICE_X54Y76         RAMS32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMS32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X54Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.761%)  route 0.241ns (62.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/Q
                         net (fo=30, routed)          0.241     5.797    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X50Y75         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X50Y75         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X50Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.761%)  route 0.241ns (62.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/Q
                         net (fo=30, routed)          0.241     5.797    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X50Y75         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X50Y75         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X50Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_fclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_fclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y97  enable_row_count_A_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y74  mm2s_inst/done_multiply_fclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y96  s2mm_inst/mem_read_A_inst/genblk1[2].rd_addr_bram_reg_reg[2][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y95  s2mm_inst/mem_read_A_inst/genblk1[2].rd_addr_bram_reg_reg[2][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y87  s2mm_inst/mem_read_A_inst/genblk1[2].rd_en_bram_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y96  s2mm_inst/mem_read_A_inst/genblk1[3].rd_addr_bram_reg_reg[3][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y95  s2mm_inst/mem_read_A_inst/genblk1[3].rd_addr_bram_reg_reg[3][1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y75  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y77  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y77  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y77  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.830ns  (logic 0.583ns (15.224%)  route 3.247ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.628     9.803    s2mm_inst/write_addr0
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.830ns  (logic 0.583ns (15.224%)  route 3.247ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.628     9.803    s2mm_inst/write_addr0
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.830ns  (logic 0.583ns (15.224%)  route 3.247ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.628     9.803    s2mm_inst/write_addr0
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.830ns  (logic 0.583ns (15.224%)  route 3.247ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.628     9.803    s2mm_inst/write_addr0
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.830ns  (logic 0.583ns (15.224%)  route 3.247ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.628     9.803    s2mm_inst/write_addr0
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y96         FDRE                                         r  s2mm_inst/write_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.826ns  (logic 0.583ns (15.236%)  route 3.243ns (84.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.625     9.799    s2mm_inst/write_addr0
    SLICE_X47Y97         FDRE                                         r  s2mm_inst/write_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y97         FDRE                                         r  s2mm_inst/write_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y97         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.826ns  (logic 0.583ns (15.236%)  route 3.243ns (84.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=45, routed)          2.618     9.050    s2mm_inst/start_multiply_reg_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.174 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.625     9.799    s2mm_inst/write_addr0
    SLICE_X47Y97         FDRE                                         r  s2mm_inst/write_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X47Y97         FDRE                                         r  s2mm_inst/write_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X47Y97         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.311ns  (logic 1.350ns (58.423%)  route 0.961ns (41.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y78         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     7.323 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.961     8.284    mm2s_inst/ram_D[0].write_ram_D/doutB0[0]
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)       -0.306    15.583    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.106ns  (logic 1.349ns (64.050%)  route 0.757ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X50Y75         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     7.322 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.757     8.079    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[14]
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.264    15.625    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.111ns  (logic 1.349ns (63.897%)  route 0.762ns (36.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.973     5.973    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X50Y74         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     7.322 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.762     8.084    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[2]
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X54Y74         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    15.640    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  7.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_fclk_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/done_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.191ns (47.555%)  route 0.211ns (52.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/clkA
    SLICE_X51Y74         FDRE                                         r  mm2s_inst/done_multiply_fclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/done_multiply_fclk_reg/Q
                         net (fo=2, routed)           0.211     5.767    mm2s_inst/done_multiply_fclk
    SLICE_X52Y75         LUT3 (Prop_lut3_I1_O)        0.045     5.812 r  mm2s_inst/done_multiply_i_1/O
                         net (fo=1, routed)           0.000     5.812    mm2s_inst/done_multiply_i_1_n_0
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.098     5.565    mm2s_inst/done_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.565    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.391ns (79.784%)  route 0.099ns (20.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y78         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.099     5.900    mm2s_inst/ram_D[0].write_ram_D/doutB0[3]
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.078     5.545    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.389ns (76.185%)  route 0.122ns (23.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y75         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.122     5.921    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[5]
    SLICE_X56Y75         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X56Y75         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.085     5.552    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.921    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.610%)  route 0.113ns (22.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.113     5.914    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[3]
    SLICE_X60Y76         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X60Y76         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.078     5.545    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.389ns (77.540%)  route 0.113ns (22.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.113     5.912    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[5]
    SLICE_X60Y77         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X60Y77         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.073     5.540    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.240%)  route 0.115ns (22.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X62Y78         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.115     5.916    mm2s_inst/ram_D[0].write_ram_D/doutB0[15]
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X64Y77         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.054     5.521    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.735%)  route 0.119ns (23.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X54Y77         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.119     5.920    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[15]
    SLICE_X56Y76         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X56Y76         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.054     5.521    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.920    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.537ns  (logic 0.481ns (89.543%)  route 0.056ns (10.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X62Y78         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     5.891 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.056     5.947    mm2s_inst/ram_D[0].write_ram_D/doutB0[13]
    SLICE_X63Y78         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X63Y78         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.077     5.544    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.947    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.494%)  route 0.172ns (30.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.172     5.973    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[9]
    SLICE_X56Y76         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X56Y76         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.085     5.552    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.973    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.753%)  route 0.170ns (30.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X58Y75         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.170     5.971    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[15]
    SLICE_X60Y75         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X60Y75         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.079     5.546    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.971    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        5.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.122ns  (logic 0.707ns (17.151%)  route 3.415ns (82.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.205     9.292    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.679    10.095    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X51Y75         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.122ns  (logic 0.707ns (17.151%)  route 3.415ns (82.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.205     9.292    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.679    10.095    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X51Y75         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.122ns  (logic 0.707ns (17.151%)  route 3.415ns (82.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.205     9.292    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.679    10.095    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X51Y75         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.122ns  (logic 0.707ns (17.151%)  route 3.415ns (82.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.205     9.292    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.679    10.095    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X51Y75         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X51Y75         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.405ns  (logic 0.707ns (20.766%)  route 2.698ns (79.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.487     8.575    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.679     9.378    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.405ns  (logic 0.707ns (20.766%)  route 2.698ns (79.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.487     8.575    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.679     9.378    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.405ns  (logic 0.707ns (20.766%)  route 2.698ns (79.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.487     8.575    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.679     9.378    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.405ns  (logic 0.707ns (20.766%)  route 2.698ns (79.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.487     8.575    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.679     9.378    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X55Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.240ns  (logic 0.707ns (21.819%)  route 2.533ns (78.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.323     8.410    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.534 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.679     9.213    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X59Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X59Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.240ns  (logic 0.707ns (21.819%)  route 2.533ns (78.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X52Y75         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.531     7.963    mm2s_inst/mem_write_D/done_multiply
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.087 f  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           0.323     8.410    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.534 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.679     9.213    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X59Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X59Y76         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][5]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/start_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.119%)  route 0.196ns (45.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X57Y87         FDRE                                         r  s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.133     5.543 r  s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][5]/Q
                         net (fo=2, routed)           0.196     5.739    s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.098     5.837 r  s2mm_inst/start_multiply_i_1/O
                         net (fo=1, routed)           0.000     5.837    s2mm_inst/start_multiply_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/clkA
    SLICE_X59Y87         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.099     5.566    s2mm_inst/start_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.837    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.070%)  route 0.110ns (21.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X62Y85         RAMD32                                       r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.110     5.911    s2mm_inst/ram_B[3].read_ram_B/doutB0__2[3]
    SLICE_X63Y85         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[3].read_ram_B/clkA
    SLICE_X63Y85         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.079     5.546    s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (77.033%)  route 0.117ns (22.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.117     5.918    s2mm_inst/ram_B[2].read_ram_B/doutB0__1[3]
    SLICE_X61Y88         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/clkA
    SLICE_X61Y88         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.077     5.544    s2mm_inst/ram_B[2].read_ram_B/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[1].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.109%)  route 0.116ns (22.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X46Y95         RAMD32                                       r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.116     5.917    s2mm_inst/ram_A[1].read_ram_A/doutB0__3[3]
    SLICE_X47Y93         FDRE                                         r  s2mm_inst/ram_A[1].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_A[1].read_ram_A/clkA
    SLICE_X47Y93         FDRE                                         r  s2mm_inst/ram_A[1].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.073     5.540    s2mm_inst/ram_A[1].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.452ns  (logic 0.393ns (86.948%)  route 0.059ns (13.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     5.803 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.059     5.862    s2mm_inst/ram_B[1].read_ram_B/doutB0__0[4]
    SLICE_X55Y88         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[1].read_ram_B/clkA
    SLICE_X55Y88         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.014     5.481    s2mm_inst/ram_B[1].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[3].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.452ns  (logic 0.393ns (86.948%)  route 0.059ns (13.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X62Y85         RAMD32                                       r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     5.803 r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.059     5.862    s2mm_inst/ram_B[3].read_ram_B/doutB0__2[4]
    SLICE_X63Y85         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[3].read_ram_B/clkA
    SLICE_X63Y85         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.014     5.481    s2mm_inst/ram_B[3].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.535ns  (logic 0.391ns (73.088%)  route 0.144ns (26.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.144     5.945    s2mm_inst/ram_B[1].read_ram_B/doutB0__0[3]
    SLICE_X55Y88         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[1].read_ram_B/clkA
    SLICE_X55Y88         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.079     5.546    s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.945    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.389ns (71.160%)  route 0.158ns (28.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.158     5.957    s2mm_inst/ram_A[2].read_ram_A/doutB0__4[5]
    SLICE_X41Y94         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_A[2].read_ram_A/clkA
    SLICE_X41Y94         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.079     5.546    s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.957    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.546ns  (logic 0.389ns (71.291%)  route 0.157ns (28.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X50Y93         RAMD32                                       r  s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.157     5.956    s2mm_inst/ram_B[0].read_ram_B/doutB0[5]
    SLICE_X52Y94         FDRE                                         r  s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[0].read_ram_B/clkA
    SLICE_X52Y94         FDRE                                         r  s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.073     5.540    s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.956    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.389ns (69.169%)  route 0.173ns (30.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.173     5.973    s2mm_inst/ram_B[2].read_ram_B/doutB0__1[5]
    SLICE_X61Y88         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1173, unset)         0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/clkA
    SLICE_X61Y88         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.082     5.549    s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           5.973    
  -------------------------------------------------------------------
                         slack                                  0.423    





