Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:00:36.275809] Configured Lic search path (21.01-s002): 5280@14.139.1.126

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Sun Oct 26 12:00:36 2025
Host:    elex09.mitindia.edu (x86_64 w/Linux 4.18.0-513.5.1.el8_9.x86_64) (12cores*20cpus*1physical cpu*12th Gen Intel(R) Core(TM) i7-12700 25600KB) (7534776KB)
PID:     12839
OS:      Red Hat Enterprise Linux release 8.9 (Ootpa)


[12:00:39.100994] Periodic Lic check successful
[12:00:39.101002] Feature usage summary:
[12:00:39.101002] Genus_Synthesis
Checking out license: Genus_Synthesis (3 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 1220 days old.
@genus:root: 1> source /home/c2s09/arbiter/new_io/puf.tcl
Sourcing '/home/c2s09/arbiter/new_io/puf.tcl' (Sun Oct 26 12:01:02 IST 2025)...
#@ Begin verbose source /home/c2s09/arbiter/new_io/puf.tcl
@file(puf.tcl) 11: set DESIGN XOR_PUF_Top_With_Pads
@file(puf.tcl) 12: set GEN_EFF medium
@file(puf.tcl) 13: set MAP_OPT_EFF high
@file(puf.tcl) 14: set DATE [clock format [clock seconds] -format "%b%d-%T"]
@file(puf.tcl) 16: set _OUTPUTS_PATH output_files
@file(puf.tcl) 17: set _REPORTS_PATH report_files
@file(puf.tcl) 18: set _LOG_PATH logs_${DATE}
@file(puf.tcl) 24: set STD_LIB "/home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib"
@file(puf.tcl) 27: set IO_LIB_MAX "/home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_max.lib"
@file(puf.tcl) 28: set IO_LIB_MIN "/home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_min.lib"
@file(puf.tcl) 31: set_db / .library [list $STD_LIB $IO_LIB_MAX $IO_LIB_MIN]

Threads Configured:8
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)

  Message Summary for Library all 3 libraries:
  ********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 3
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 189
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct). Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not display this Warning, can be helpful to debug the issue.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
        : Specify the pin name which is an input pin and exist in the cell.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/apc3d01 and tsl18cio150_min/apc3d01).  Deleting (tsl18cio150_min/apc3d01).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01 and tsl18cio150_min/pc3b01).  Deleting (tsl18cio150_min/pc3b01).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01d and tsl18cio150_min/pc3b01d).  Deleting (tsl18cio150_min/pc3b01d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01u and tsl18cio150_min/pc3b01u).  Deleting (tsl18cio150_min/pc3b01u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02 and tsl18cio150_min/pc3b02).  Deleting (tsl18cio150_min/pc3b02).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02d and tsl18cio150_min/pc3b02d).  Deleting (tsl18cio150_min/pc3b02d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02u and tsl18cio150_min/pc3b02u).  Deleting (tsl18cio150_min/pc3b02u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03 and tsl18cio150_min/pc3b03).  Deleting (tsl18cio150_min/pc3b03).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03d and tsl18cio150_min/pc3b03d).  Deleting (tsl18cio150_min/pc3b03d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03ed and tsl18cio150_min/pc3b03ed).  Deleting (tsl18cio150_min/pc3b03ed).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03u and tsl18cio150_min/pc3b03u).  Deleting (tsl18cio150_min/pc3b03u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04 and tsl18cio150_min/pc3b04).  Deleting (tsl18cio150_min/pc3b04).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04d and tsl18cio150_min/pc3b04d).  Deleting (tsl18cio150_min/pc3b04d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04u and tsl18cio150_min/pc3b04u).  Deleting (tsl18cio150_min/pc3b04u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05 and tsl18cio150_min/pc3b05).  Deleting (tsl18cio150_min/pc3b05).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05d and tsl18cio150_min/pc3b05d).  Deleting (tsl18cio150_min/pc3b05d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05u and tsl18cio150_min/pc3b05u).  Deleting (tsl18cio150_min/pc3b05u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b21eu and tsl18cio150_min/pc3b21eu).  Deleting (tsl18cio150_min/pc3b21eu).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b25eu and tsl18cio150_min/pc3b25eu).  Deleting (tsl18cio150_min/pc3b25eu).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3c01 and tsl18cio150_min/pc3c01).  Deleting (tsl18cio150_min/pc3c01).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
  Setting attribute of root '/': 'library' = /home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_max.lib /home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_min.lib
@file(puf.tcl) 32: read_libs -max_libs [list $STD_LIB $IO_LIB_MAX $IO_LIB_MIN]
Freeing libraries in memory (/home/c2s09/Documents/cadence/SCL_dir/scl180/stdcell/fs120/6M1L/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_max.lib /home/c2s09/Documents/cadence/SCL_dir/scl180/iopad/cio150/6M1L/liberty/tsl18cio150_min.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/apc3d01 and tsl18cio150_min/apc3d01).  Deleting (tsl18cio150_min/apc3d01).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01 and tsl18cio150_min/pc3b01).  Deleting (tsl18cio150_min/pc3b01).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01d and tsl18cio150_min/pc3b01d).  Deleting (tsl18cio150_min/pc3b01d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b01u and tsl18cio150_min/pc3b01u).  Deleting (tsl18cio150_min/pc3b01u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02 and tsl18cio150_min/pc3b02).  Deleting (tsl18cio150_min/pc3b02).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02d and tsl18cio150_min/pc3b02d).  Deleting (tsl18cio150_min/pc3b02d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b02u and tsl18cio150_min/pc3b02u).  Deleting (tsl18cio150_min/pc3b02u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03 and tsl18cio150_min/pc3b03).  Deleting (tsl18cio150_min/pc3b03).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03d and tsl18cio150_min/pc3b03d).  Deleting (tsl18cio150_min/pc3b03d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03ed and tsl18cio150_min/pc3b03ed).  Deleting (tsl18cio150_min/pc3b03ed).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b03u and tsl18cio150_min/pc3b03u).  Deleting (tsl18cio150_min/pc3b03u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04 and tsl18cio150_min/pc3b04).  Deleting (tsl18cio150_min/pc3b04).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04d and tsl18cio150_min/pc3b04d).  Deleting (tsl18cio150_min/pc3b04d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b04u and tsl18cio150_min/pc3b04u).  Deleting (tsl18cio150_min/pc3b04u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05 and tsl18cio150_min/pc3b05).  Deleting (tsl18cio150_min/pc3b05).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05d and tsl18cio150_min/pc3b05d).  Deleting (tsl18cio150_min/pc3b05d).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b05u and tsl18cio150_min/pc3b05u).  Deleting (tsl18cio150_min/pc3b05u).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b21eu and tsl18cio150_min/pc3b21eu).  Deleting (tsl18cio150_min/pc3b21eu).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3b25eu and tsl18cio150_min/pc3b25eu).  Deleting (tsl18cio150_min/pc3b25eu).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18cio150_max/pc3c01 and tsl18cio150_min/pc3c01).  Deleting (tsl18cio150_min/pc3c01).
@file(puf.tcl) 35: set_db / .information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(puf.tcl) 36: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(puf.tcl) 37: set_db lp_power_analysis_effort high
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
@file(puf.tcl) 42: set RTL_PATH "/home/c2s09/arbiter/new_io"
@file(puf.tcl) 43: set FILE_LIST [list "$RTL_PATH/puf.v"]
@file(puf.tcl) 45: set_db / .init_hdl_search_path [list . $RTL_PATH]
  Setting attribute of root '/': 'init_hdl_search_path' = . /home/c2s09/arbiter/new_io
@file(puf.tcl) 46: read_hdl $FILE_LIST
            Reading Verilog file '/home/c2s09/arbiter/new_io/puf.v'
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 4, column 4.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 17, column 4.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 30, column 4.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 44, column 4.
    (* DONT_TOUCH = "true" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 52, column 8.
    (* DONT_TOUCH = "true" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 60, column 8.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 72, column 4.
    (* DONT_TOUCH = "true" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 82, column 8.
    (* DONT_TOUCH = "true" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 84, column 8.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 91, column 4.
    (* DONT_TOUCH = "true" *) ArbiterStage s1 (Trigger, Trigger, Challenge[0], path_signals[0], path_signals[1]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 99, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s2 (path_signals[0], path_signals[1], Challenge[1], path_signals[2], path_signals[3]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 100, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s3 (path_signals[2], path_signals[3], Challenge[2], path_signals[4], path_signals[5]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 101, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s4 (path_signals[4], path_signals[5], Challenge[3], path_signals[6], path_signals[7]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 102, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s5 (path_signals[6], path_signals[7], Challenge[4], path_signals[8], path_signals[9]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 103, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s6 (path_signals[8], path_signals[9], Challenge[5], path_signals[10], path_signals[11]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 104, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s7 (path_signals[10], path_signals[11], Challenge[6], path_signals[12], path_signals[13]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 105, column 8.
    (* DONT_TOUCH = "true" *) ArbiterStage s8 (path_signals[12], path_signals[13], Challenge[7], path_signals[14], path_signals[15]);
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 106, column 8.
    (* DONT_TOUCH = "true" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 108, column 8.
(* DONT_TOUCH = "true" *)
   |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'DONT_TOUCH' in file '/home/c2s09/arbiter/new_io/puf.v' on line 119, column 4.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'VLOGPT-506'.
@file(puf.tcl) 51: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-77'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'XOR_PUF_Top_With_Pads' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'XOR_PUF_Top' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'XOR_PUF' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ArbiterPUF_Chain' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ArbiterStage' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Mux2to1' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ArbiterCell' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ComplexPUF_Chain' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DualDemuxStage' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Demux1to2' from file '/home/c2s09/arbiter/new_io/puf.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'XOR_PUF_Top_With_Pads'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(puf.tcl) 52: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'XOR_PUF_Top_With_Pads'

No empty modules in design 'XOR_PUF_Top_With_Pads'

  Done Checking the design.
@file(puf.tcl) 53: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:02(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:41 (Oct26) |  214.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:21) |  00:00:03(00:00:21) | 100.0(100.0) |   12:01:02 (Oct26) |  466.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(puf.tcl) 58: set SDC_FILE "$RTL_PATH/puf.sdc"
@file(puf.tcl) 59: if {![file exists $SDC_FILE]} {
    puts "ERROR: SDC file not found: $SDC_FILE"
    exit 1
}
@file(puf.tcl) 63: read_sdc $SDC_FILE
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '[expr' was seen instead.
        : Check the command usage and correct the input to the command.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '21' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': create_clock -name '$TRIGGER_CLOCK_NAME' -period $TRIGGER_CLOCK_PERIOD  -waveform {0 [expr $TRIGGER_CLOCK_PERIOD/2]} [get_ports i_trigger_pad].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'trigger_vir_clk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '28' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '28' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_latency -source -max 1.25 -late  [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '29' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '29' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_latency -source -min 0.75 -late  [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '30' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '30' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_latency -source -max 1.25 -early [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '31' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '31' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_latency -source -min 0.75 -early [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '34' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '34' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_transition -rise -min $TRIGGER_MINRISE [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '35' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '35' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_transition -rise -max $TRIGGER_MAXRISE [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '36' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '36' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_transition -fall -min $TRIGGER_MINFALL [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '37' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '37' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_transition -fall -max $TRIGGER_MAXFALL [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '48' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The set_clock_uncertainty command requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '48' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_uncertainty -setup $TRIGGER_SKEW_setup [get_clocks $TRIGGER_CLOCK_NAME].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '49' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc'  cannot find any clocks named 'trigger_clk'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '49' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': set_clock_uncertainty -hold  $TRIGGER_SKEW_hold  [get_clocks $TRIGGER_CLOCK_NAME].
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
        : The 'read_sdc' command encountered a problem while trying to evaluate a command in the SDC file.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '83' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '85' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '86' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '87' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '88' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '89' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '90' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '91' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '92' of the SDC file '/home/c2s09/arbiter/new_io/puf.sdc': invalid command name 'set_io'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_io'
Warning : Maximum message print count reached. [MESG-11] [read_sdc]
        : Maximum print count of '20' reached for message 'SDC-202'.
            Reading file '/home/c2s09/arbiter/new_io/puf.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_registers"            - successful      5 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "get_clocks"               - successful      0 , failed     10 (runtime  0.00)
 "get_ports"                - successful     13 , failed      0 (runtime  0.00)
 "group_path"               - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      0 , failed      4 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      2 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      4 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 17
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(puf.tcl) 64: report_timing -lint -verbose
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Oct 26 2025  12:01:03 pm
  Module:                 XOR_PUF_Top_With_Pads
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf2/arbiter/response_bit_reg/clk constant:XOR_PUF_Top_With_Pads/core/puf_inst/0 {Case constant(0)}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf6/arbiter/response_bit_reg/clk constant:XOR_PUF_Top_With_Pads/core/puf_inst/0 {Case constant(0)}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf4/arbiter/response_bit_reg/clk constant:XOR_PUF_Top_With_Pads/core/puf_inst/1 {Case constant(1)}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf8/arbiter/response_bit_reg/clk constant:XOR_PUF_Top_With_Pads/core/puf_inst/1 {Case constant(1)}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf1/arbiter/response_bit_reg/clk {port:XOR_PUF_Top_With_Pads/i_challenge_pad[7]} {Unclocked source}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf3/arbiter/response_bit_reg/clk {port:XOR_PUF_Top_With_Pads/i_challenge_pad[7]} {Unclocked source}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf5/arbiter/response_bit_reg/clk {port:XOR_PUF_Top_With_Pads/i_challenge_pad[7]} {Unclocked source}
pin:XOR_PUF_Top_With_Pads/core/puf_inst/puf7/arbiter/response_bit_reg/clk {port:XOR_PUF_Top_With_Pads/i_challenge_pad[7]} {Unclocked source}
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:XOR_PUF_Top_With_Pads/puf.sdc_line_70
exception:XOR_PUF_Top_With_Pads/puf.sdc_line_73
exception:XOR_PUF_Top_With_Pads/puf.sdc_line_74
exception:XOR_PUF_Top_With_Pads/puf.sdc_line_75
exception:XOR_PUF_Top_With_Pads/puf.sdc_line_76
exception:XOR_PUF_Top_With_Pads/trigger_vir_clk
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     8
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 6
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         14
@file(puf.tcl) 69: if {![file exists ${_OUTPUTS_PATH}]} {file mkdir ${_OUTPUTS_PATH}}
@file(puf.tcl) 70: if {![file exists ${_REPORTS_PATH}]} {file mkdir ${_REPORTS_PATH}}
@file(puf.tcl) 76: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(puf.tcl) 77: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 210.3 ps std_slew: 29.7 ps std_load: 5.3 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 84 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'core/puf_inst/puf1/s1', 'core/puf_inst/puf1/s2', 'core/puf_inst/puf1/s3', 
'core/puf_inst/puf1/s4', 'core/puf_inst/puf1/s5', 'core/puf_inst/puf1/s6', 
'core/puf_inst/puf1/s7', 'core/puf_inst/puf1/s8', 'core/puf_inst/puf2/ds1', 
'core/puf_inst/puf2/m1', 'core/puf_inst/puf2/m2', 'core/puf_inst/puf2/m3', 
'core/puf_inst/puf2/m4', 'core/puf_inst/puf2/s1', 'core/puf_inst/puf2/s2', 
'core/puf_inst/puf2/s3', 'core/puf_inst/puf2/s4', 'core/puf_inst/puf2/s5', 
'core/puf_inst/puf2/s6', 'core/puf_inst/puf2/s7', 'core/puf_inst/puf2/s8', 
'core/puf_inst/puf3/s1', 'core/puf_inst/puf3/s2', 'core/puf_inst/puf3/s3', 
'core/puf_inst/puf3/s4', 'core/puf_inst/puf3/s5', 'core/puf_inst/puf3/s6', 
'core/puf_inst/puf3/s7', 'core/puf_inst/puf3/s8', 'core/puf_inst/puf4/ds1', 
'core/puf_inst/puf4/m1', 'core/puf_inst/puf4/m2', 'core/puf_inst/puf4/m3', 
'core/puf_inst/puf4/m4', 'core/puf_inst/puf4/s1', 'core/puf_inst/puf4/s2', 
'core/puf_inst/puf4/s3', 'core/puf_inst/puf4/s4', 'core/puf_inst/puf4/s5', 
'core/puf_inst/puf4/s6', 'core/puf_inst/puf4/s7', 'core/puf_inst/puf4/s8', 
'core/puf_inst/puf5/s1', 'core/puf_inst/puf5/s2', 'core/puf_inst/puf5/s3', 
'core/puf_inst/puf5/s4', 'core/puf_inst/puf5/s5', 'core/puf_inst/puf5/s6', 
'core/puf_inst/puf5/s7', 'core/puf_inst/puf5/s8', 'core/puf_inst/puf6/ds1', 
'core/puf_inst/puf6/m1', 'core/puf_inst/puf6/m2', 'core/puf_inst/puf6/m3', 
'core/puf_inst/puf6/m4', 'core/puf_inst/puf6/s1', 'core/puf_inst/puf6/s2', 
'core/puf_inst/puf6/s3', 'core/puf_inst/puf6/s4', 'core/puf_inst/puf6/s5', 
'core/puf_inst/puf6/s6', 'core/puf_inst/puf6/s7', 'core/puf_inst/puf6/s8', 
'core/puf_inst/puf7/s1', 'core/puf_inst/puf7/s2', 'core/puf_inst/puf7/s3', 
'core/puf_inst/puf7/s4', 'core/puf_inst/puf7/s5', 'core/puf_inst/puf7/s6', 
'core/puf_inst/puf7/s7', 'core/puf_inst/puf7/s8', 'core/puf_inst/puf8/ds1', 
'core/puf_inst/puf8/m1', 'core/puf_inst/puf8/m2', 'core/puf_inst/puf8/m3', 
'core/puf_inst/puf8/m4', 'core/puf_inst/puf8/s1', 'core/puf_inst/puf8/s2', 
'core/puf_inst/puf8/s3', 'core/puf_inst/puf8/s4', 'core/puf_inst/puf8/s5', 
'core/puf_inst/puf8/s6', 'core/puf_inst/puf8/s7', 'core/puf_inst/puf8/s8'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'XOR_PUF_Top_With_Pads' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         0.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'XOR_PUF_Top_With_Pads'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'XOR_PUF_Top_With_Pads'.
      Removing temporary intermediate hierarchies under XOR_PUF_Top_With_Pads
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: XOR_PUF_Top_With_Pads, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         2.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| DPOPT-5    |Info    |    1 |Skipping datapath optimization.                  |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                    |
| ELAB-1     |Info    |    1 |Elaborating Design.                              |
| ELAB-2     |Info    |    9 |Elaborating Subdesign.                           |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                         |
| GLO-34     |Info    |    1 |Deleting instances not driving any primary       |
|            |        |      | outputs.                                        |
|            |        |      |Optimizations such as constant propagation or    |
|            |        |      | redundancy removal could change the connections |
|            |        |      | so a hierarchical instance does not drive any   |
|            |        |      | primary outputs anymore. To see the list of     |
|            |        |      | deleted hierarchical instances, set the         |
|            |        |      | 'information_level' attribute to 2 or above. If |
|            |        |      | the message is truncated set the message        |
|            |        |      | attribute 'truncate' to false to see the        |
|            |        |      | complete list. To prevent this optimization,    |
|            |        |      | set the 'delete_unloaded_insts' root/subdesign  |
|            |        |      | attribute to 'false' or 'preserve' instance     |
|            |        |      | attribute to 'true'.                            |
| LBR-9      |Warning |    8 |Library cell has no output pins defined.         |
|            |        |      |Add the missing output pin(s)                    |
|            |        |      | , then reload the library. Else the library     |
|            |        |      | cell will be marked as timing model i.e.        |
|            |        |      | unusable. Timing_model means that the cell does |
|            |        |      | not have any defined function. If there is no   |
|            |        |      | output pin, Genus will mark library cell as     |
|            |        |      | unusable i.e. the attribute 'usable' will be    |
|            |        |      | marked to 'false' on the libcell. Therefore,    |
|            |        |      | the cell is not used for mapping and it will    |
|            |        |      | not be picked up from the library for           |
|            |        |      | synthesis. If you query the attribute           |
|            |        |      | 'unusable_reason' on the libcell; result will   |
|            |        |      | be: 'Library cell has no output pins.'Note: The |
|            |        |      | message LBR-9 is only for the logical pins and  |
|            |        |      | not for the power_ground pins. Genus will       |
|            |        |      | depend upon the output function defined in the  |
|            |        |      | pin group (output pin)                          |
|            |        |      | of the cell, to use it for mapping. The pg_pin  |
|            |        |      | will not have any function defined.             |
| LBR-12     |Warning |    1 |Found libraries with and without pg_pin          |
|            |        |      | construct.                                      |
|            |        |      |This can lead to issues later in the flow.       |
| LBR-22     |Warning |  186 |Multiply-defined library cell.                   |
|            |        |      |Library cell names must be unique.  Any          |
|            |        |      | duplicates will be deleted.  Only the first     |
|            |        |      | (as determined by the order of libraries)       |
|            |        |      | will be retained.                               |
| LBR-38     |Warning |    2 |Libraries have inconsistent nominal operating    |
|            |        |      | conditions. In the Liberty library, there are   |
|            |        |      | attributes called nom_voltage, nom_process and  |
|            |        |      | nom_temperature. Genus reports the message, if  |
|            |        |      | the respective values of the 2 given .libs      |
|            |        |      | differ.                                         |
|            |        |      |This is a common source of delay calculation     |
|            |        |      | confusion and should be avoided.                |
| LBR-40     |Info    |  189 |An unsupported construct was detected in this    |
|            |        |      | library.                                        |
|            |        |      |Check to see if this construct is really needed  |
|            |        |      | for synthesis. Many liberty constructs are not  |
|            |        |      | actually required.                              |
| LBR-41     |Info    |   22 |An output library pin lacks a function           |
|            |        |      | attribute.                                      |
|            |        |      |If the remainder of this library cell's semantic |
|            |        |      | checks are successful, it will be considered as |
|            |        |      | a timing-model                                  |
|            |        |      | (because one of its outputs does not have a val |
|            |        |      | id function.                                    |
| LBR-66     |Warning |   18 |Library cell only has usable test_cell function. |
|            |        |      |This library has a valid test_cell function, but |
|            |        |      | its regular cell function is either missing or  |
|            |        |      | not completely understood                       |
|            |        |      | (for example, cell has a state_table construct) |
|            |        |      | . Consult your library vendor about why this    |
|            |        |      | cell is either missing or has an incorrectly    |
|            |        |      | specified cell non-test function. Comparing     |
|            |        |      | this cell to the other cells that do not        |
|            |        |      | display this Warning, can be helpful to debug   |
|            |        |      | the issue.                                      |
| LBR-77     |Info    |  117 |Automatically disabling a scan-only              |
|            |        |      | combinational arc.                              |
|            |        |      |The library cell is sequential and it has a      |
|            |        |      | combinational arc involving at least one pin    |
|            |        |      | that is only used in scan mode.  You can enable |
|            |        |      | such arcs by setting root-level attribute       |
|            |        |      | 'ignore_scan_combinational_arcs' to false, but  |
|            |        |      | that will deem the cell unusable.               |
| LBR-146    |Warning |    6 |The specified pin is invalid.                    |
|            |        |      |Specify the pin name which is an input pin and   |
|            |        |      | exist in the cell.                              |
| LBR-155    |Info    |  171 |Mismatch in unateness between 'timing_sense'     |
|            |        |      | attribute and the function.                     |
|            |        |      |The 'timing_sense' attribute will be respected.  |
| LBR-158    |Warning |    1 |Libcell will be treated as a timing model.       |
|            |        |      |Ensure that the relevant timing arcs are defined |
|            |        |      | in the Liberty model of the libcell.            |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message  |
|            |        |      | to 10 if information_level is less than 9.      |
| LBR-162    |Info    |  142 |Both 'pos_unate' and 'neg_unate' timing_sense    |
|            |        |      | arcs have been processed.                       |
|            |        |      |Setting the 'timing_sense' to non_unate.         |
| LBR-412    |Info    |    6 |Created nominal operating condition.             |
|            |        |      |The nominal operating condition is represented,  |
|            |        |      | either by the nominal PVT values specified in   |
|            |        |      | the library source                              |
|            |        |      | (via nom_process,nom_voltage and nom_temperatur |
|            |        |      | e respectively)                                 |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).   |
| LBR-518    |Info    |    2 |Missing a function attribute in the output pin   |
|            |        |      | definition.                                     |
| LBR-525    |Warning |    3 |Missing clock pin in the sequential cell.        |
|            |        |      |Sequential timing checks, such as 'setup_rising' |
|            |        |      | or 'hold_rising', on flop and latch cells       |
|            |        |      | require a clock pin. Verify that the 'clock'    |
|            |        |      | attribute of the clock pin is set to 'true' or  |
|            |        |      | that the clock pin has a 'clocked_on'           |
|            |        |      | attribute.                                      |
| LBR-785    |Info    |  186 |Stored shadowed libcells.                        |
|            |        |      |Before deleting duplicate libcells, their names  |
|            |        |      | are stored.                                     |
| PA-7       |Info    |    1 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| SDC-202    |Error   |   21 |Could not interpret SDC command.                 |
|            |        |      |The 'read_sdc' command encountered a problem     |
|            |        |      | while trying to evaluate an SDC command. This   |
|            |        |      | SDC command will be added to the Tcl variable   |
|            |        |      | $::dc::sdc_failed_commands.                     |
| SDC-203    |Error   |    1 |Option missing for SDC command.                  |
|            |        |      |This SDC command requires the indicated options. |
|            |        |      | Check the SDC command and contact Cadence       |
|            |        |      | customer support if you believe this option     |
|            |        |      | combination should be supported.                |
| SDC-208    |Warning |   10 |Could not find requested search value.           |
|            |        |      |Use get_* commands to find the objects along     |
|            |        |      | with a wild card entry in the name of the       |
|            |        |      | object to check if the object is existing with  |
|            |        |      | different naming style.                         |
| SDC-209    |Warning |    1 |One or more commands failed when these           |
|            |        |      | constraints were applied.                       |
|            |        |      |You can examine the failed commands or save them |
|            |        |      | to a file by querying the Tcl variable          |
|            |        |      | $::dc::sdc_failed_commands.                     |
| SDC-234    |Error   |   10 |Unknown TCL command in the SDC file.             |
|            |        |      |The 'read_sdc' command encountered a problem     |
|            |        |      | while trying to evaluate a command in the SDC   |
|            |        |      | file.                                           |
| SYNTH-1    |Info    |    1 |Synthesizing.                                    |
| TIM-167    |Info    |    1 |An external clock is being defined.              |
|            |        |      |An external clock does not directly drive any    |
|            |        |      | points within the design, but is only used as a |
|            |        |      | reference for external delays.                  |
| TUI-61     |Error   |    4 |A required object parameter could not be found.  |
|            |        |      |Check to make sure that the object exists and is |
|            |        |      | of the correct type.  The 'what_is' command can |
|            |        |      | be used to determine the type of an object.     |
| TUI-66     |Error   |    1 |A command argument is of the wrong type.         |
|            |        |      |Check the command usage and correct the input to |
|            |        |      | the command.                                    |
| VLOGPT-506 |Warning |   46 |Unused attribute.                                |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'XOR_PUF_Top_With_Pads'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) XOR_PUF_Top_With_Pads...
          Done structuring (delay-based) XOR_PUF_Top_With_Pads
Multi-threaded Virtual Mapping    (8 threads, 8 of 20 CPUs usable)
          Structuring (delay-based) ArbiterCell_1...
          Done structuring (delay-based) ArbiterCell_1
        Mapping component ArbiterCell_1...
          Structuring (delay-based) ArbiterCell_7...
          Done structuring (delay-based) ArbiterCell_7
        Mapping component ArbiterCell_7...
          Structuring (delay-based) ArbiterCell...
          Done structuring (delay-based) ArbiterCell
        Mapping component ArbiterCell...
          Structuring (delay-based) logic partition in XOR_PUF...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in XOR_PUF
        Mapping logic partition in XOR_PUF...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     8        100.0
Excluded from State Retention       8        100.0
    - Will not convert              8        100.0
      - Preserved                   0          0.0
      - Power intent excluded       8        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 0, CPU_Time 0.9916290000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) | 100.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) | 100.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        17      3328       466
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        31      3624       466
##>G:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'XOR_PUF_Top_With_Pads' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(puf.tcl) 78: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:02(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:41 (Oct26) |  214.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:21) |  00:00:03(00:00:21) |  75.2( 95.5) |   12:01:02 (Oct26) |  466.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:01) |  24.8(  4.5) |   12:01:03 (Oct26) |  466.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(puf.tcl) 79: write_snapshot -outdir ${_REPORTS_PATH} -tag generic
%# Begin write_snapshot (10/26 12:01:03, mem=1568.36M)
%# Begin qos_stats (10/26 12:01:03, mem=1604.19M)
%# End qos_stats (10/26 12:01:03, total cpu=13:30:00, real=13:30:00, peak res=466.00M, current mem=1604.19M)


Working Directory = /home/c2s09
QoS Summary for XOR_PUF_Top_With_Pads
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                      3,624
Total Cell Area:                3,624
Leaf Instances:                    31
Total Instances:                   31
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:04
Real Runtime (h:m:s):        00:30:22
CPU  Elapsed (h:m:s):        00:30:06
Real Elapsed (h:m:s):        00:30:23
Memory (MB):                  1604.19
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1612.20
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:XOR_PUF_Top_With_Pads should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:XOR_PUF_Top_With_Pads has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
        Computing arrivals and requireds.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : XOR_PUF_Top_With_Pads
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   2%   3%   4%   5%   7%   8%   9%  10%  11%  12%  14%  15%  16%  17%  18%  20%  21%  22%  23%  24%  25%  27%  28%  29%  30%  31%  32%  34%  35%  36%  37%  38%  40%  41%  42%  43%  44%  45%  47%  48%  49%  50%  51%  52%  54%  55%  56%  57%  58%  60%  61%  62%  63%  64%  65%  67%  68%  69%  70%  71%  72%  74%  75%  76%  77%  78%  80%  81%  82%  83%  84%  85%  87%  88%  89%  90%  91%  92%  94%  95%  96%  97%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/generic_XOR_PUF_Top_With_Pads.db' for 'XOR_PUF_Top_With_Pads' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (10/26 12:01:04, total cpu=13:30:00, real=13:30:01, peak res=466.00M, current mem=1612.20M)
@file(puf.tcl) 80: report_dp > ${_REPORTS_PATH}/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(puf.tcl) 81: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(puf.tcl) 82: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_generic.sdc
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(puf.tcl) 85: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(puf.tcl) 86: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 198.4 ps std_slew: 29.7 ps std_load: 5.3 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'XOR_PUF_Top_With_Pads' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) | 100.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) | 100.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'XOR_PUF_Top_With_Pads'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) XOR_PUF_Top_With_Pads...
          Done structuring (delay-based) XOR_PUF_Top_With_Pads
Multi-threaded Virtual Mapping    (8 threads, 8 of 20 CPUs usable)
          Structuring (delay-based) ArbiterCell_1...
          Done structuring (delay-based) ArbiterCell_1
        Mapping component ArbiterCell_1...
          Structuring (delay-based) ArbiterCell_7...
          Done structuring (delay-based) ArbiterCell_7
        Mapping component ArbiterCell_7...
          Structuring (delay-based) ArbiterCell...
          Done structuring (delay-based) ArbiterCell
        Mapping component ArbiterCell...
          Structuring (delay-based) logic partition in XOR_PUF...
          Done structuring (delay-based) logic partition in XOR_PUF
        Mapping logic partition in XOR_PUF...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads, 8 of 20 CPUs usable)
          Restructuring (delay-based) logic partition in XOR_PUF...
          Done restructuring (delay-based) logic partition in XOR_PUF
        Optimizing logic partition in XOR_PUF...
          Restructuring (delay-based) ArbiterCell...
          Done restructuring (delay-based) ArbiterCell
        Optimizing component ArbiterCell...
          Restructuring (delay-based) ArbiterCell_1...
          Done restructuring (delay-based) ArbiterCell_1
        Optimizing component ArbiterCell_1...
          Restructuring (delay-based) ArbiterCell_7...
          Done restructuring (delay-based) ArbiterCell_7
        Optimizing component ArbiterCell_7...
          Restructuring (delay-based) ArbiterCell_10...
          Done restructuring (delay-based) ArbiterCell_10
        Optimizing component ArbiterCell_10...
          Restructuring (delay-based) ArbiterCell_1_11...
          Done restructuring (delay-based) ArbiterCell_1_11
        Optimizing component ArbiterCell_1_11...
          Restructuring (delay-based) ArbiterCell_7_12...
          Done restructuring (delay-based) ArbiterCell_7_12
        Optimizing component ArbiterCell_7_12...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 3274        0 

         Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------
            default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| PA-7       |Info    |   16 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.        |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                3264        0 

         Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------
            default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     8        100.0
Excluded from State Retention       8        100.0
    - Will not convert              8        100.0
      - Preserved                   0          0.0
      - Power intent excluded       8        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.012602000000000224
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) | 101.3(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -1.3(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/XOR_PUF_Top_With_Pads/fv_map.fv.json' for netlist 'fv/XOR_PUF_Top_With_Pads/fv_map.v.gz'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/XOR_PUF_Top_With_Pads/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |  50.1(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -0.6(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:01(00:00:00) |  50.5(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0006300000000001305
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |  50.1(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -0.6(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:01(00:00:00) |  50.5(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:XOR_PUF_Top_With_Pads ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |  50.1(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -0.6(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:01(00:00:00) |  50.5(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |  50.1(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -0.6(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:01(00:00:00) |  50.5(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |  50.1(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:03 (Oct26) |  466.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:01) |   0.0(100.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:23) |  00:00:00(00:00:00) |  -0.6(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:01(00:00:00) |  50.5(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:04 (Oct26) |  466.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        31      3624       466
##>M:Pre Cleanup                        0         -         -        31      3624       466
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        17      3261       466
##>M:Const Prop                         0         -         0        17      3261       466
##>M:Cleanup                            0         -         0        17      3261       466
##>M:MBCI                               0         -         -        17      3261       466
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'XOR_PUF_Top_With_Pads'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(puf.tcl) 87: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:02(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:41 (Oct26) |  214.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:21) |  00:00:03(00:00:21) |  60.3( 91.3) |   12:01:02 (Oct26) |  466.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:01) |  19.9(  4.3) |   12:01:03 (Oct26) |  466.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:01) |  19.8(  4.3) |   12:01:04 (Oct26) |  466.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(puf.tcl) 88: write_snapshot -outdir ${_REPORTS_PATH} -tag map
%# Begin write_snapshot (10/26 12:01:04, mem=1617.65M)
%# Begin qos_stats (10/26 12:01:04, mem=1617.65M)
%# End qos_stats (10/26 12:01:04, total cpu=13:30:00, real=13:30:00, peak res=466.00M, current mem=1617.65M)


Working Directory = /home/c2s09
QoS Summary for XOR_PUF_Top_With_Pads
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                      3,624           3,264
Total Cell Area:                3,624           3,264
Leaf Instances:                    31              17
Total Instances:                   31              17
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:04        00:30:01
Real Runtime (h:m:s):        00:30:22        00:30:01
CPU  Elapsed (h:m:s):        00:30:06        00:30:07
Real Elapsed (h:m:s):        00:30:23        00:30:24
Memory (MB):                  1604.19         1617.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:23
Total Memory (MB):     1625.66
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
        Computing arrivals and requireds.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : XOR_PUF_Top_With_Pads
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   2%   4%   6%   9%  11%  13%  16%  18%  20%  23%  25%  27%  30%  32%  34%  37%  39%  41%  44%  46%  48%  51%  53%  55%  58%  60%  62%  65%  67%  69%  72%  74%  76%  79%  81%  83%  86%  88%  90%  93%  95%  97% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/map_XOR_PUF_Top_With_Pads.db' for 'XOR_PUF_Top_With_Pads' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (10/26 12:01:04, total cpu=13:30:00, real=13:30:00, peak res=466.00M, current mem=1625.66M)
@file(puf.tcl) 89: report_dp > ${_REPORTS_PATH}/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(puf.tcl) 90: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_map.v
@file(puf.tcl) 91: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_map.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(puf.tcl) 94: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(puf.tcl) 95: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'XOR_PUF_Top_With_Pads' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  3264        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 3264        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         8  (        0 /        0 )  0.03
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         5  (        0 /        5 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   3264        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    1 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| CFM-212    |Info    |    1 |Forcing flat compare.                            |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as  |
|            |        |      | there is no power intent loaded.                |
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'XOR_PUF_Top_With_Pads'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(puf.tcl) 96: write_snapshot -outdir ${_REPORTS_PATH} -tag syn_opt
%# Begin write_snapshot (10/26 12:01:05, mem=1584.64M)
%# Begin qos_stats (10/26 12:01:05, mem=1620.47M)
%# End qos_stats (10/26 12:01:05, total cpu=13:30:00, real=13:30:00, peak res=466.00M, current mem=1620.47M)


Working Directory = /home/c2s09
QoS Summary for XOR_PUF_Top_With_Pads
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                      3,624           3,264           3,264
Total Cell Area:                3,624           3,264           3,264
Leaf Instances:                    31              17              17
Total Instances:                   31              17              17
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:04        00:30:01        00:30:00
Real Runtime (h:m:s):        00:30:22        00:30:01        00:30:01
CPU  Elapsed (h:m:s):        00:30:06        00:30:07        00:30:07
Real Elapsed (h:m:s):        00:30:23        00:30:24        00:30:25
Memory (MB):                  1604.19         1617.65         1620.47
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:24
Total Memory (MB):     1628.48
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
        Computing arrivals and requireds.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : XOR_PUF_Top_With_Pads
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   2%   4%   6%   9%  11%  13%  16%  18%  20%  23%  25%  27%  30%  32%  34%  37%  39%  41%  44%  46%  48%  51%  53%  55%  58%  60%  62%  65%  67%  69%  72%  74%  76%  79%  81%  83%  86%  88%  90%  93%  95%  97% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/syn_opt_XOR_PUF_Top_With_Pads.db' for 'XOR_PUF_Top_With_Pads' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (10/26 12:01:05, total cpu=13:30:00, real=13:30:00, peak res=466.00M, current mem=1628.48M)
@file(puf.tcl) 97: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_opt.v
@file(puf.tcl) 98: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_opt.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(puf.tcl) 101: write_sdf -version 2.1 -recrem split -setuphold merge_when_paired -edges check_edge \
    > ${_OUTPUTS_PATH}/${DESIGN}.sdf
@file(puf.tcl) 107: report_area > ${_REPORTS_PATH}/${DESIGN}_area.rpt
@file(puf.tcl) 108: report_timing > ${_REPORTS_PATH}/${DESIGN}_timing.rpt
@file(puf.tcl) 109: report_power > ${_REPORTS_PATH}/${DESIGN}_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : XOR_PUF_Top_With_Pads
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   2%   4%   6%   9%  11%  13%  16%  18%  20%  23%  25%  27%  30%  32%  34%  37%  39%  41%  44%  46%  48%  51%  53%  55%  58%  60%  62%  65%  67%  69%  72%  74%  76%  79%  81%  83%  86%  88%  90%  93%  95%  97% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: report_files/XOR_PUF_Top_With_Pads_power.rpt
@file(puf.tcl) 111: puts "====================================================="
=====================================================
@file(puf.tcl) 112: puts " SYNTHESIS COMPLETED SUCCESSFULLY"
 SYNTHESIS COMPLETED SUCCESSFULLY
@file(puf.tcl) 113: puts "Top Module : $DESIGN"
Top Module : XOR_PUF_Top_With_Pads
@file(puf.tcl) 114: puts "Libraries  : Std + IO Pads"
Libraries  : Std + IO Pads
@file(puf.tcl) 115: puts "Date/Time  : $DATE"
Date/Time  : Oct26-12:01:02
@file(puf.tcl) 116: puts "====================================================="
=====================================================
@file(puf.tcl) 117: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:02(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:41 (Oct26) |  214.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:21) |  00:00:03(00:00:21) |  60.3( 87.5) |   12:01:02 (Oct26) |  466.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:22) |  00:00:00(00:00:01) |  19.9(  4.2) |   12:01:03 (Oct26) |  466.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:23) |  00:00:00(00:00:01) |  19.8(  4.2) |   12:01:04 (Oct26) |  466.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:24) |  00:00:00(00:00:01) |  -0.0(  4.2) |   12:01:05 (Oct26) |  466.0 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
#@ End verbose source /home/c2s09/arbiter/new_io/puf.tcl
