/*
 * ionic_datapath.h — ionic RDMA data-path emulation interface
 *
 * Copyright (C) Advanced Micro Devices, Inc.
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#ifndef IONIC_DATAPATH_H
#define IONIC_DATAPATH_H

#include <stdint.h>
#include <stdbool.h>
#include <vfio-user/libvfio-user.h>

struct ionic_eth_emu;
struct ionic_datapath;

/*
 * Memory-region budget.
 *
 * A stock nvme-rdma initiator runs with register_always, so it pre-allocates
 * a pool of IONIC_MR_PER_QUEUE regions for every queue it creates -- admin
 * queue included -- at connect time rather than per I/O.  An N-queue
 * controller therefore needs (N + 1) * IONIC_MR_PER_QUEUE regions to be
 * reachable before the first capsule moves.
 *
 * IONIC_MAX_MR sizes three tables that all have to hold that many: the
 * rdma_rm resource table (MAX_MR in third-party/qemu/hw/rdma/rdma_rm_defs.h,
 * which cannot include this header), the data path's own dp_mr array, and the
 * admin queue's driver-id-to-handle map.  Whichever is smallest is the real
 * ceiling, so they are kept equal deliberately.
 *
 * It is not sized for the maximum 64 queues: dp_reg_mr() walks the whole
 * table on every fast registration -- that is, on every NVMe command -- so
 * the constant is also a per-I/O cost, and 2048 covers the default 8 queues
 * with headroom without doubling that walk again.  nvmeof_parse_backend()
 * rejects a queue count that would not fit.
 */
#define IONIC_MR_PER_QUEUE 128
#define IONIC_MAX_MR       2048

/* Largest max_queues that fits the budget, admin queue included. */
#define IONIC_MAX_MR_QUEUES ((IONIC_MAX_MR / IONIC_MR_PER_QUEUE) - 1)

/*
 * Description of a guest-resident ring or memory region as the driver hands
 * it to us: either a direct DMA address (map_count <= 1) or the address of a
 * page table of map_count le64 page addresses.
 */
struct ionic_dp_buf_desc {
    uint64_t dma_addr;
    uint32_t map_count;
    uint8_t page_size_log2;
};

struct ionic_dp_ring_desc {
    struct ionic_dp_buf_desc buf;
    uint8_t depth_log2;
    uint8_t stride_log2;
};

/* Raised once completions have been written to a CQ. */
typedef void (*ionic_dp_cq_event_fn_t)(void *opaque, uint32_t eq_id,
                                       uint32_t cq_id);

/* Create / destroy */
struct ionic_datapath *ionic_datapath_create(vfu_ctx_t *vfu_ctx,
                                             struct ionic_eth_emu *eth_emu);
void ionic_datapath_destroy(struct ionic_datapath *dp);

void ionic_datapath_set_cq_event_cb(struct ionic_datapath *dp,
                                    ionic_dp_cq_event_fn_t fn, void *opaque);

/* Registration, driven from the admin queue handlers in ionic_adminq.c. */
void ionic_datapath_register_cq(struct ionic_datapath *dp, uint32_t cq_id,
                                uint32_t eq_id,
                                const struct ionic_dp_ring_desc *ring);
void ionic_datapath_unregister_cq(struct ionic_datapath *dp, uint32_t cq_id);

void ionic_datapath_register_qp(struct ionic_datapath *dp, uint32_t qp_id,
                                uint8_t ib_qp_type, uint32_t sq_cq_id,
                                const struct ionic_dp_ring_desc *sq,
                                uint32_t rq_cq_id,
                                const struct ionic_dp_ring_desc *rq);
void ionic_datapath_unregister_qp(struct ionic_datapath *dp, uint32_t qp_id);

/*
 * RC/UC peer, learned from MODIFY_QP's IB_QP_DEST_QPN and the destination
 * address in the RoCE header template.  @dest_node_id is a mesh node id;
 * when it names this instance the peer QP is local and never leaves the
 * emulator.  Pass UINT32_MAX when there is no mesh.
 */
void ionic_datapath_set_dest(struct ionic_datapath *dp, uint32_t qp_id,
                             uint32_t dest_qp_id, uint32_t dest_node_id);

/*
 * Resolve a 16-byte destination GID to a mesh node id, or UINT32_MAX when
 * this instance has no mesh backend.  @dgid may be NULL, which asks for the
 * default peer.
 */
uint32_t ionic_dp_node_from_gid(struct ionic_datapath *dp, const uint8_t *dgid);

/*
 * MR registration.  @lkey is the driver's full mrid (index | key << 24), which
 * is exactly what userspace puts in an SGE.  @va/@length describe the region in
 * the client's address space; @buf resolves it to guest physical pages.
 */
void ionic_datapath_register_mr(struct ionic_datapath *dp, uint32_t lkey,
                                uint64_t va, uint64_t length,
                                const struct ionic_dp_buf_desc *buf);
void ionic_datapath_unregister_mr(struct ionic_datapath *dp, uint32_t lkey);

/*
 * Attach the in-process NVMe-oF controller.  Once attached the data path
 * answers IB CM MADs on the guest's GSI QP and serves NVMe command capsules
 * sent to the QP numbers that handshake hands out, so a guest running stock
 * `nvme connect -t rdma` reaches a target without a second node.
 *
 * Returns false and fills @err on failure.  The data path owns the controller
 * from then on and tears it down in ionic_datapath_destroy().
 */
struct nvmeof_target_cfg;
bool ionic_datapath_attach_nvmeof(struct ionic_datapath *dp,
                                  const struct nvmeof_target_cfg *cfg,
                                  char *err, size_t errlen);

/*
 * Attach the in-process S3 object store.  Once attached the emulated NIC
 * answers ARP, ping and HTTP at the configured address, and an object
 * request that carries an x-amz-rdma-token moves its payload straight
 * between the store and the guest buffer the token describes.
 *
 * Requires the Ethernet emulator, because the control plane lives on the
 * emulated wire rather than on a host socket.  Returns false and fills
 * @err on failure; the data path owns the store from then on.
 */
struct s3_target_cfg;
bool ionic_datapath_attach_s3(struct ionic_datapath *dp,
                              const struct s3_target_cfg *cfg, char *err,
                              size_t errlen);

/*
 * Attach the UET engine's guest command channel (see uet_svc.h and
 * shared/uet_ernic_abi.h): SENDs on an RC QP connected to a QPN in
 * UET_ERNIC_SVC_QPN_BASE's range become engine commands, and their replies
 * are delivered into that QP's receives.  @engine NULL detaches it, which
 * must happen before the engine is destroyed.  Only in a build with the
 * engine (ERNIC_HAVE_UET).  Returns false and fills @err on failure.
 */
struct uet_engine;
bool ionic_datapath_attach_uet(struct ionic_datapath *dp,
                               struct uet_engine *engine, char *err,
                               size_t errlen);

/* The command channel's statistics; false when there is none. */
struct uet_svc_stats;
bool ionic_datapath_uet_stats(struct ionic_datapath *dp,
                              struct uet_svc_stats *out);

/*
 * Set the pvrdma handle so the datapath can post sends via the backend.
 * Call this once after ionic_device_init() and pvrdma_device_realize().
 * @handle: pvrdma_handle_t (void *) from pvrdma_device_create().
 */
void ionic_datapath_set_pvrdma(struct ionic_datapath *dp, void *handle);

/*
 * Process a doorbell write from BAR2.
 * @qtype:        hardware queue type (decoded from BAR2 page offset)
 * @doorbell_val: 8-byte little-endian doorbell value
 */
void ionic_datapath_doorbell(struct ionic_datapath *dp, int qtype,
                             uint64_t doorbell_val);

/*
 * Drain messages that arrived from peer instances and retire work requests
 * whose peer never answered.  Every guest DMA has to happen on the thread
 * that owns the vfio-user context, but mesh messages arrive on a backend
 * receive thread, so they are queued there and applied here.  The server's
 * main loop calls this on every iteration, like ionic_eth_emu_poll_rx().
 */
void ionic_datapath_poll(struct ionic_datapath *dp);

/* True when a peer message is queued, so the caller can skip its idle sleep. */
bool ionic_datapath_has_work(struct ionic_datapath *dp);

#endif /* IONIC_DATAPATH_H */
