#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 19:25:00 2021
# Process ID: 520
# Current directory: D:/V20/Pipeline/SOC_P1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16564 D:\V20\Pipeline\SOC_P1\SOC_NEW.xpr
# Log file: D:/V20/Pipeline/SOC_P1/vivado.log
# Journal file: D:/V20/Pipeline/SOC_P1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/V20/Pipeline/SOC_P1/SOC_NEW.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/V20/Pipeline/SOC_P1/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'CSSTE.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
CSSTE_Pipeline_CPU_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SCPU_SIM.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SCPU_SIM_Pipeline_CPU_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.383 ; gain = 0.000
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/V20/Pipeline/SOC_P1/IP'.
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - SAnti_jitter_0
Adding component instance block -- xilinx.com:user:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - MIO_BUS_0
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - Multi_8CH32_0
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - Counter_x_0
Adding component instance block -- xilinx.com:user:SPIO:1.0 - SPIO_0
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - SSeg7_Dev_0
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - DIV31_31
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV25
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_Data
Adding component instance block -- xilinx.com:user:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -log ip_upgrade.log
Upgrading 'D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
Reading block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC_11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Addr_11_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - CLK_Not
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <SCPU_SIM> from block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>
Upgrading 'D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd'
INFO: [IP_Flow 19-1972] Upgraded SCPU_SIM_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\SCPU_SIM\SCPU_SIM.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/V20/Pipeline/SOC_P1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -no_script -sync -force -quiet
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
export_ip_user_files -of_objects  [get_files D:/V20/Pipeline/SOC_P1/COE/D_mem.coe] -no_script -reset -force -quiet
remove_files  D:/V20/Pipeline/SOC_P1/COE/D_mem.coe
export_ip_user_files -of_objects  [get_files D:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe] -no_script -reset -force -quiet
remove_files  D:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/V20/Pipeline/SOC_P1/COE/I_mem.coe}] [get_bd_cells ROM_B]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/V20/Pipeline/SOC_P1/COE/I_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/I_mem.coe'
