# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Laborator 3 final.srcs/sources_1/new/ALU.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/ALUcontrol.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/EX.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/ID.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/IF.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/PC.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/adder.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/branch_control.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/control_path.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/data_memory.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/ex_mem_pipe.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/forwarding.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/hazard_detection.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/id_ex_pipe.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/if_id_pipe.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/imm_gen.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/instruction_memory.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/mem_wb_pipe.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/mux2_1.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/mux4_1.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/registers.v" \
"../../../../Laborator 3 final.srcs/sources_1/new/risc_v.v" \
"../../../../Laborator 3 final.srcs/sim_1/new/test_riscv.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
