---
layout: default
title: DeviceTemplates/README.md
---

---

# ğŸ”¬ DeviceTemplates

NMOS/PMOS ã®åŸºæœ¬ç‰¹æ€§ã‚’è¦³å¯Ÿã™ã‚‹ãŸã‚ã® **æœ€å° SPICE ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†**  
*Minimal SPICE template collection to observe basic NMOS/PMOS characteristics.*

---

## ğŸ¯ ç›®çš„ | Purpose
- åŠå°ä½“ãƒ‡ãƒã‚¤ã‚¹ã® **Vdâ€“Id, Vgâ€“Id** ç‰¹æ€§ã‚’ç†è§£ã™ã‚‹  
  *Understand transistor Vdâ€“Id and Vgâ€“Id characteristics*  
- W/L ã‚„é›»æºé›»åœ§ã®é•ã„ã«ã‚ˆã‚‹ãƒ‡ãƒã‚¤ã‚¹æŒ™å‹•ã‚’æ¯”è¼ƒã™ã‚‹  
  *Compare device behaviors under different W/L ratios and supply voltages*  
- SPICE ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‹ã‚‰ CSV å‡ºåŠ› â†’ å¯è¦–åŒ–ï¼ˆExcel/Pythonï¼‰  
  *Export CSV from SPICE simulation and visualize with Excel/Python*  

---

## ğŸ“‚ å«ã¾ã‚Œã‚‹ãƒ•ã‚¡ã‚¤ãƒ« | Contents

| ãƒ•ã‚¡ã‚¤ãƒ«å | èª¬æ˜ |
|------------|------|
| [`NMOS_IdVg_018um_1v8.sp`](./NMOS_IdVg_018um_1v8.sp) | **NMOS Vgâ€“Id ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ**ï¼ˆW=10Âµm / L=0.18Âµm, VDD=1.8Vï¼‰ |
| [`NMOS_IdVd_018um_1v8.sp`](./NMOS_IdVd_018um_1v8.sp) | **NMOS Vdâ€“Id ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ**ï¼ˆW=10Âµm / L=0.18Âµm, VDD=1.8Vï¼‰ |
| [`PMOS_IdVg_018um_1v8.sp`](./PMOS_IdVg_018um_1v8.sp) | **PMOS Vgâ€“Id ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ**ï¼ˆW=10Âµm / L=0.18Âµm, VDD=1.8Vï¼‰ |
| [`PMOS_IdVd_018um_1v8.sp`](./PMOS_IdVd_018um_1v8.sp) | **PMOS Vdâ€“Id ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ**ï¼ˆW=10Âµm / L=0.18Âµm, VDD=1.8Vï¼‰ |
| [`README.md`](./README.md) | **æœ¬ãƒ•ã‚¡ã‚¤ãƒ«**ï¼ˆä½¿ã„æ–¹ã¨æ¦‚è¦ï¼‰ |

---

## âš™ï¸ ä½¿ã„æ–¹ | Usage

1. `.model` ã‚’ä½¿ãˆã° PDK ä¸è¦ã§å‹•ä½œï¼ˆæ•™è‚²ç”¨ï¼‰  
   *Use `.model` for education without requiring a PDK*  

2. å®Ÿãƒ—ãƒ­ã‚»ã‚¹åˆ©ç”¨æ™‚ã¯ `.include` ã§ PDK ãƒ¢ãƒ‡ãƒ«ã‚’èª­ã¿è¾¼ã¿  
   *For real processes, use `.include` to load your PDK model*  

3. å®Ÿè¡Œä¾‹:  
   ```bash
   ngspice NMOS_IdVg_018um_1v8.sp
   ```

4. å‡ºåŠ› CSV ã‚’ Excel ã‚„ Python ã§å¯è¦–åŒ–  
   *Visualize the output CSV with Excel or Python*  

---

## ğŸ“Š å‡ºåŠ›ä¾‹ | Example Results

### NMOS @ 1.8 V
- **Vgâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/NMOS_VgId_1v8.png" width="80%"></p>
- **Vdâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/NMOS_VdId_1v8.png" width="80%"></p>

### NMOS @ 3.3 V
- **Vgâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/NMOS_VgId_3v3.png" width="80%"></p>
- **Vdâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/NMOS_VdId_3v3.png" width="80%"></p>

---

### PMOS @ 1.8 V
  - **Vgâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/PMOS_Vgid_1v8.png" width="80%"></p>
- **Vdâ€“Id ç‰¹æ€§**ï¼ˆæ¨ªè»¸ã¯ 0 â†’ âˆ’VDDï¼‰  
  <p align="center"><img src="./images/PMOS_VdId_1v8.png" width="80%"></p>

### PMOS @ 3.3 V
- **Vgâ€“Id ç‰¹æ€§**  
  <p align="center"><img src="./images/PMOS_VgId_3v3.png" width="80%"></p>
- **Vdâ€“Id ç‰¹æ€§**ï¼ˆæ¨ªè»¸ã¯ 0 â†’ âˆ’VDDï¼‰  
  <p align="center"><img src="./images/PMOS_VdId_3v3.png" width="80%"></p>

---

## ğŸš€ ä»Šå¾Œã®æ‹¡å¼µ | Future Extensions
- PMOS ç”¨ã®è¿½åŠ ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆé«˜é›»åœ§å¯¾å¿œãªã©ï¼‰  
  *Add PMOS variations (e.g., high-voltage models)*  
- çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã‚’ç¢ºèªã™ã‚‹ãŸã‚ã® W/L ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³  
  *W/L variations to observe short-channel effects*  
- CSV å‡ºåŠ›ã¨å¯è¦–åŒ–ã®è‡ªå‹•åŒ–ã‚¹ã‚¯ãƒªãƒ—ãƒˆ  
  *Automation scripts for CSV export and visualization*  
