
#ifndef __AD9548_REGS_H
#define __AD9548_REGS_H
#if 0
const uint32_t ad9548_cfg_info_122p88M[][2] = {
{0x000,	0x90},
{0x001,	0x00},
{0x004,	0x00},
{0x005,	0x01},
{0x101,	0x32},
};
#endif
#define     WAIT_B		0xFFFF
const uint32_t ad9548_cfg_info_122p88M[][2] = {
    {0x0000, 0x18}, /* Reset */
    {0x0001, 0x00}, 
    {0x0004, 0x00}, 
    {0x0005, 0x00}, 
	{0x0100, 0x18}, /* System clock */
	{0x8D01, 0x11}, 
	{0x0101, 0x32},
	{0x8D01, 0x11}, 
	{0x0102, 0x45},
	{0x0103, 0x40},
	{0x0104, 0x42},
	{0x0105, 0x0F},
	{0x0106, 0x01},
	{0x0107, 0x00},
	{0x0108, 0x00},
    	{0x0200, 0x80},
	{0x0201, 0x80},
	{0x0202, 0x80},
	{0x0203, 0x8B},
	{0x0204, 0xB0},
	{0x0205, 0x95},
	{0x0206, 0x96},
	{0x0207, 0x91},
	{0x0208, 0x00}, /* IRQ Pin Output Mode */
	{0x0209, 0x00}, /* IRQ Masks */
	{0x020A, 0x00},
	{0x020B, 0x00},
	{0x020C, 0x00},
	{0x020D, 0x00},
	{0x020E, 0x00},
	{0x020F, 0x00},
	{0x0210, 0x00},
	{0x0211, 0x00}, /* Watchdog timer */
	{0x0212, 0x00},
	{0x0213, 0xFF}, /* Auxiliary DAC */
	{0x0214, 0x01},
	{0x0300, 0x1D}, /* DPLL */
	{0x0301, 0x55},
	{0x0302, 0x4D},
	{0x0303, 0x10},
	{0x0304, 0x75},
	{0x0305, 0x1F},
	{0x0306, 0x00}, /* Update TW */
	{0x0307, 0x00},
	{0x0308, 0x00},
	{0x0309, 0x00},
	{0x030A, 0xFF},
	{0x030B, 0xFF},
	{0x030C, 0xFF},
	{0x030D, 0x00},
	{0x030E, 0x00},
	{0x030F, 0x00},
	{0x0310, 0x00},
	{0x0311, 0x00},
	{0x0312, 0x00},
	{0x0313, 0x00},
	{0x0314, 0xE8},
	{0x0315, 0x03},
	{0x0316, 0x00},
	{0x0317, 0x00},
	{0x0318, 0x30},
	{0x0319, 0x75},
	{0x031A, 0x00},
	{0x031B, 0x00},
	{0x0400, 0x00}, /* Clock distribution output */
	{0x0401, 0x03},
	{0x0402, 0x00},
	{0x0403, 0x00},
	{0x0404, 0x05},
	{0x0405, 0x00},
	{0x0406, 0x00},
	{0x0407, 0x03},
	{0x0408, 0x00},
	{0x0409, 0x00},
	{0x040A, 0x00},
	{0x040B, 0x00},
	{0x040C, 0xFF},
	{0x040D, 0x2F},
	{0x040E, 0x00},
	{0x040F, 0x00},
	{0x0410, 0x00},
	{0x0411, 0x00},
	{0x0412, 0x00},
	{0x0413, 0x00},
	{0x0414, 0x00},
	{0x0415, 0x00},
	{0x0416, 0x00},
	{0x0417, 0x00},
	{0x0418, 0x00},
	{0x0419, 0x00},
	{0x0500, 0xFE}, /* Reference A inputs */
	{0x0501, 0x03},
	{0x0502, 0x00},
	{0x0503, 0x08},
	{0x0504, 0x00},
	{0x0505, 0x00},
	{0x0506, 0x00},
	{0x0507, 0x00},
	{0x0600, 0x00}, /* Profiles are 0x0600-0x07FF */
	{0x0601, 0x00}, /* Profile 0 */
	{0x0602, 0x80}, /* 30MHz input from FPGA, 122.880MHz output clock */
	{0x0603, 0xC6},
	{0x0604, 0xA4},
	{0x0605, 0x7E},
	{0x0606, 0x8D},
	{0x0607, 0x03},
	{0x0608, 0x40},
	{0x0609, 0x42},
	{0x060A, 0x0F},
	{0x060B, 0xE8},
	{0x060C, 0x03},
	{0x060D, 0x00},
	{0x060E, 0x88},
	{0x060F, 0x13},
	{0x0610, 0x88},
	{0x0611, 0x13},
	{0x0612, 0xE2},
	{0x0613, 0xE8},
	{0x0614, 0x09},
	{0x0615, 0x50},
	{0x0616, 0xD4},
	{0x0617, 0x6B},
	{0x0618, 0xD4},
	{0x0619, 0x01},
	{0x061A, 0x33},
	{0x061B, 0x07},
	{0x061C, 0x4E},
	{0x061D, 0x0C},
	{0x061E, 0x00},
	{0x061F, 0x00},
	{0x0620, 0x00},
	{0x0621, 0x00},
	{0x0622, 0xFF},
	{0x0623, 0xFF},
	{0x0624, 0x52},
	{0x0625, 0x07},
	{0x0626, 0xBC},
	{0x0627, 0x90},
	{0x0628, 0x0B},
	{0x0629, 0x50},
	{0x062A, 0xC3},
	{0x062B, 0xFF},
	{0x062C, 0xFF},
	{0x062D, 0x50},
	{0x062E, 0xC3},
	{0x062F, 0x00},
	{0x0630, 0xFF},
	{0x0631, 0xFF},
	{0x0A00, 0x00}, 
	{0x0A01, 0x18}, /* Loop Mode */
	{0x0A02, 0x00}, 
	{0x0A03, 0x00}, 
	{0x0A04, 0x00}, 
	{0x0A0E, 0x00}, 
	{0x0E00, 0x02},
	{0x0E01, 0x00},
	{0x0E02, 0x00},
	{0x0E03, 0x00},
	{0x0E10, 0x08},
	{0x0E11, 0x01},
	{0x0E12, 0x00},
	{0x0E13, 0x80},
	{0x0E14, 0xA0},
	{0x0E15, 0x14},
	{0x0E16, 0x02},
	{0x0E17, 0x00},
	{0x0E18, 0x1B},
	{0x0E19, 0x03},
	{0x0E1A, 0x00},
	{0x0E1B, 0x19},
	{0x0E1C, 0x04},
	{0x0E1D, 0x00},
	{0x0E1E, 0x80},
	{0x0E1F, 0x07},
	{0x0E20, 0x05},
	{0x0E21, 0x00},
	{0x0E22, 0x63},
	{0x0E23, 0x06},
	{0x0E24, 0x00},
	{0x0E25, 0x63},
	{0x0E26, 0x06},
	{0x0E27, 0x80},
	{0x0E28, 0x63},
	{0x0E29, 0x07},
	{0x0E2A, 0x00},
	{0x0E2B, 0x63},
	{0x0E2C, 0x7},
	{0x0E2D, 0x80},
	{0x0E2E, 0x80},
	{0x0E2F, 0x10},
	{0x0E30, 0x0A},
	{0x0E31, 0x00},
	{0x0E32, 0x80},
	{0x0E33, 0xFF},
	{0x0E34, 0x00},
	{0x0E35, 0x00},
	{0x0E36, 0x00},
	{0x0E37, 0x00},
	{0x0E38, 0x00},
	{0x0E39, 0x00},
	{0x0E3A, 0x00},
	{0x0E3B, 0x00},
	{0x0E3C, 0x00},
	{0x0E3D, 0x00},
	{0x0E3E, 0x00},
	{0x0E3F, 0x00},
	{0x0005, 0x01},
	{0x0A02, 0x01},
	{0x0005, 0x01},
	{0x0A02, 0x00},
	{0x0005, 0x01},
	{0x0A02, 0x02},
	{0x0005, 0x01},
	{0x0A02, 0x00},
	{0x0005, 0x01},
};
#endif
