Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 06 10:30:09 2018
| Host         : TerenceNeo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: button_left/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_left/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/SLOWCLOCK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M/SLOWCLOCK_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkcounter/SLOWCLOCK_reg/C (HIGH)

 There are 6729 register/latch pins with no clock driven by root clock pin: delay1/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play/scm/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segmentout/sclk/SLOWCLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53079 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.052        0.000                      0                 4844        0.111        0.000                      0                 4844        4.500        0.000                       0                  2465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.052        0.000                      0                 4844        0.111        0.000                      0                 4844        4.500        0.000                       0                  2465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 piano/B6/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 1.492ns (19.057%)  route 6.337ns (80.943%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.634     5.155    piano/B6/CLOCK
    SLICE_X6Y8           FDRE                                         r  piano/B6/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  piano/B6/SLOWCLOCK_reg/Q
                         net (fo=19, routed)          1.767     7.441    piano/note1_6
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.124     7.565 r  piano/tone[6]_i_19/O
                         net (fo=6, routed)           1.461     9.026    piano/tone[6]_i_19_n_0
    SLICE_X9Y14          LUT3 (Prop_lut3_I1_O)        0.152     9.178 r  piano/tone[2]_i_25/O
                         net (fo=1, routed)           0.999    10.177    piano/tone[2]_i_25_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.326    10.503 r  piano/tone[2]_i_16/O
                         net (fo=2, routed)           0.645    11.148    piano/tone[2]_i_16_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.272 r  piano/tone[2]_i_7/O
                         net (fo=1, routed)           0.667    11.939    piano/tone[2]_i_7_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.063 r  piano/tone[2]_i_3/O
                         net (fo=1, routed)           0.797    12.860    piano/tone[2]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.984 r  piano/tone[2]_i_1/O
                         net (fo=1, routed)           0.000    12.984    piano/tone[2]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.439    14.780    piano/CLK
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.031    15.036    piano/tone_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 piano/B6/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.262ns (16.455%)  route 6.407ns (83.545%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.634     5.155    piano/B6/CLOCK
    SLICE_X6Y8           FDRE                                         r  piano/B6/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  piano/B6/SLOWCLOCK_reg/Q
                         net (fo=19, routed)          2.705     8.379    piano/note1_6
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  piano/tone[3]_i_26/O
                         net (fo=1, routed)           0.553     9.056    piano/tone[3]_i_26_n_0
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124     9.180 r  piano/tone[3]_i_20/O
                         net (fo=1, routed)           0.520     9.700    piano/tone[3]_i_20_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124     9.824 r  piano/tone[3]_i_12/O
                         net (fo=2, routed)           0.969    10.793    piano/tone[3]_i_12_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.917 r  piano/tone[3]_i_5/O
                         net (fo=1, routed)           0.670    11.587    piano/tone[3]_i_5_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124    11.711 r  piano/tone[3]_i_2/O
                         net (fo=2, routed)           0.990    12.700    piano/tone[3]_i_2_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I0_O)        0.124    12.824 r  piano/tone[3]_i_1/O
                         net (fo=1, routed)           0.000    12.824    piano/tone[3]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.439    14.780    piano/CLK
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.031    15.036    piano/tone_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 piano/B6/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.492ns (19.489%)  route 6.164ns (80.511%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.634     5.155    piano/B6/CLOCK
    SLICE_X6Y8           FDRE                                         r  piano/B6/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  piano/B6/SLOWCLOCK_reg/Q
                         net (fo=19, routed)          2.242     7.916    piano/note1_6
    SLICE_X14Y15         LUT4 (Prop_lut4_I2_O)        0.150     8.066 r  piano/tone[4]_i_22/O
                         net (fo=1, routed)           0.661     8.727    piano/tone[4]_i_22_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.328     9.055 r  piano/tone[4]_i_16/O
                         net (fo=1, routed)           1.084    10.139    piano/tone[4]_i_16_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.263 r  piano/tone[4]_i_7/O
                         net (fo=2, routed)           0.645    10.908    piano/tone[4]_i_7_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.032 r  piano/tone[4]_i_4/O
                         net (fo=1, routed)           0.796    11.828    piano/tone[4]_i_4_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.952 r  piano/tone[4]_i_2/O
                         net (fo=3, routed)           0.735    12.687    piano/tone[4]_i_2_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I0_O)        0.124    12.811 r  piano/tone[4]_i_1/O
                         net (fo=1, routed)           0.000    12.811    piano/tone[4]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.439    14.780    piano/CLK
    SLICE_X11Y21         FDRE                                         r  piano/tone_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.029    15.034    piano/tone_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 piano/B6/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.368ns (18.434%)  route 6.053ns (81.566%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.634     5.155    piano/B6/CLOCK
    SLICE_X6Y8           FDRE                                         r  piano/B6/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  piano/B6/SLOWCLOCK_reg/Q
                         net (fo=19, routed)          2.786     8.460    piano/note1_6
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.584 r  piano/tone[6]_i_20/O
                         net (fo=1, routed)           0.918     9.502    piano/tone[6]_i_20_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.626 r  piano/tone[6]_i_13/O
                         net (fo=1, routed)           0.709    10.334    piano/tone[6]_i_13_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.458 r  piano/tone[6]_i_9/O
                         net (fo=4, routed)           0.843    11.302    piano/tone[6]_i_9_n_0
    SLICE_X10Y20         LUT3 (Prop_lut3_I0_O)        0.150    11.452 r  piano/tone[6]_i_5/O
                         net (fo=1, routed)           0.797    12.248    piano/tone[6]_i_5_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.328    12.576 r  piano/tone[6]_i_2/O
                         net (fo=1, routed)           0.000    12.576    piano/tone[6]_i_2_n_0
    SLICE_X10Y21         FDRE                                         r  piano/tone_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.439    14.780    piano/CLK
    SLICE_X10Y21         FDRE                                         r  piano/tone_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.081    15.086    piano/tone_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 piano/G2/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 1.882ns (25.862%)  route 5.395ns (74.138%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=4 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.566     5.087    piano/G2/CLOCK
    SLICE_X42Y6          FDRE                                         r  piano/G2/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  piano/G2/SLOWCLOCK_reg/Q
                         net (fo=4, routed)           1.371     6.976    piano/p_13_in
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.124     7.100 r  piano/tone[4]_i_19/O
                         net (fo=1, routed)           0.000     7.100    piano/tone[4]_i_19_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     7.312 r  piano/tone_reg[4]_i_12/O
                         net (fo=4, routed)           1.754     9.067    piano/tone_reg[4]_i_12_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I4_O)        0.299     9.366 r  piano/tone[1]_i_15/O
                         net (fo=2, routed)           0.455     9.820    piano/tone[1]_i_15_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     9.944 r  piano/tone[1]_i_14/O
                         net (fo=2, routed)           0.425    10.369    piano/tone[1]_i_14_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124    10.493 r  piano/tone[1]_i_6/O
                         net (fo=1, routed)           0.950    11.444    piano/tone[1]_i_6_n_0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.154    11.598 r  piano/tone[1]_i_2/O
                         net (fo=2, routed)           0.439    12.037    piano/tone[1]_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.327    12.364 r  piano/tone[0]_i_1/O
                         net (fo=1, routed)           0.000    12.364    piano/tone[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  piano/tone_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.437    14.778    piano/CLK
    SLICE_X11Y22         FDRE                                         r  piano/tone_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029    14.960    piano/tone_reg[0]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 piano/G2/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 1.845ns (25.323%)  route 5.441ns (74.677%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.566     5.087    piano/G2/CLOCK
    SLICE_X42Y6          FDRE                                         r  piano/G2/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  piano/G2/SLOWCLOCK_reg/Q
                         net (fo=4, routed)           1.371     6.976    piano/p_13_in
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.124     7.100 r  piano/tone[4]_i_19/O
                         net (fo=1, routed)           0.000     7.100    piano/tone[4]_i_19_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     7.312 r  piano/tone_reg[4]_i_12/O
                         net (fo=4, routed)           1.754     9.067    piano/tone_reg[4]_i_12_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I4_O)        0.299     9.366 r  piano/tone[1]_i_15/O
                         net (fo=2, routed)           0.455     9.820    piano/tone[1]_i_15_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     9.944 r  piano/tone[1]_i_14/O
                         net (fo=2, routed)           0.425    10.369    piano/tone[1]_i_14_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.116    10.485 r  piano/tone[1]_i_8/O
                         net (fo=1, routed)           0.469    10.955    piano/tone[1]_i_8_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.328    11.283 r  piano/tone[1]_i_3/O
                         net (fo=1, routed)           0.966    12.249    piano/tone[1]_i_3_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    12.373 r  piano/tone[1]_i_1/O
                         net (fo=1, routed)           0.000    12.373    piano/tone[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  piano/tone_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.435    14.776    piano/CLK
    SLICE_X8Y23          FDRE                                         r  piano/tone_reg[1]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.077    15.006    piano/tone_reg[1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 piano/B6/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 1.138ns (15.944%)  route 6.000ns (84.056%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.634     5.155    piano/B6/CLOCK
    SLICE_X6Y8           FDRE                                         r  piano/B6/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  piano/B6/SLOWCLOCK_reg/Q
                         net (fo=19, routed)          2.786     8.460    piano/note1_6
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.584 r  piano/tone[6]_i_20/O
                         net (fo=1, routed)           0.918     9.502    piano/tone[6]_i_20_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.626 r  piano/tone[6]_i_13/O
                         net (fo=1, routed)           0.709    10.334    piano/tone[6]_i_13_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.458 r  piano/tone[6]_i_9/O
                         net (fo=4, routed)           0.843    11.302    piano/tone[6]_i_9_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.426 r  piano/tone[5]_i_3/O
                         net (fo=2, routed)           0.743    12.169    piano/tone[5]_i_3_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.293 r  piano/tone[5]_i_1/O
                         net (fo=1, routed)           0.000    12.293    piano/tone[5]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  piano/tone_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.439    14.780    piano/CLK
    SLICE_X10Y21         FDRE                                         r  piano/tone_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.077    15.082    piano/tone_reg[5]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 piano/B4/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 1.718ns (24.338%)  route 5.341ns (75.662%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.638     5.159    piano/B4/CLOCK
    SLICE_X2Y5           FDRE                                         r  piano/B4/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  piano/B4/SLOWCLOCK_reg/Q
                         net (fo=3, routed)           1.310     6.987    piano/note_20
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.111 r  piano/tone[6]_i_24/O
                         net (fo=1, routed)           0.997     8.108    piano/tone[6]_i_24_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.232 r  piano/tone[6]_i_17/O
                         net (fo=2, routed)           0.618     8.850    piano/tone[6]_i_17_n_0
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.974 r  piano/tone[6]_i_12/O
                         net (fo=6, routed)           0.854     9.828    piano/tone[6]_i_12_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.152     9.980 r  piano/tone[8]_i_4/O
                         net (fo=2, routed)           0.978    10.958    piano/tone[8]_i_4_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.348    11.306 r  piano/tone[8]_i_2/O
                         net (fo=2, routed)           0.584    11.890    piano/tone[8]_i_2_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.328    12.218 r  piano/tone[7]_i_1/O
                         net (fo=1, routed)           0.000    12.218    piano/tone[7]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  piano/tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.434    14.775    piano/CLK
    SLICE_X11Y24         FDRE                                         r  piano/tone_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.031    15.031    piano/tone_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 piano/B4/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/tone_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.718ns (25.351%)  route 5.059ns (74.649%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.638     5.159    piano/B4/CLOCK
    SLICE_X2Y5           FDRE                                         r  piano/B4/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  piano/B4/SLOWCLOCK_reg/Q
                         net (fo=3, routed)           1.310     6.987    piano/note_20
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.111 r  piano/tone[6]_i_24/O
                         net (fo=1, routed)           0.997     8.108    piano/tone[6]_i_24_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.232 r  piano/tone[6]_i_17/O
                         net (fo=2, routed)           0.618     8.850    piano/tone[6]_i_17_n_0
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.974 r  piano/tone[6]_i_12/O
                         net (fo=6, routed)           0.854     9.828    piano/tone[6]_i_12_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.152     9.980 r  piano/tone[8]_i_4/O
                         net (fo=2, routed)           0.978    10.958    piano/tone[8]_i_4_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.348    11.306 r  piano/tone[8]_i_2/O
                         net (fo=2, routed)           0.302    11.608    piano/tone[8]_i_2_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.328    11.936 r  piano/tone[8]_i_1/O
                         net (fo=1, routed)           0.000    11.936    piano/tone[8]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  piano/tone_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.434    14.775    piano/CLK
    SLICE_X11Y24         FDRE                                         r  piano/tone_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.031    15.031    piano/tone_reg[8]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk3/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.472ns (31.858%)  route 3.148ns (68.142%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.807     5.328    playback_left/clkx_adjuster/clk3/CLOCK
    SLICE_X5Y108         FDRE                                         r  playback_left/clkx_adjuster/clk3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  playback_left/clkx_adjuster/clk3/count_reg[2]/Q
                         net (fo=4, routed)           1.239     7.023    playback_left/clkx_adjuster/clk3/count_reg[2]
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  playback_left/clkx_adjuster/clk3/count[0]_i_36/O
                         net (fo=1, routed)           0.000     7.147    playback_left/clkx_adjuster/clk3/count[0]_i_36_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.697 r  playback_left/clkx_adjuster/clk3/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.697    playback_left/clkx_adjuster/clk3/count_reg[0]_i_25_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  playback_left/clkx_adjuster/clk3/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.811    playback_left/clkx_adjuster/clk3/count_reg[0]_i_16_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  playback_left/clkx_adjuster/clk3/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.925    playback_left/clkx_adjuster/clk3/count_reg[0]_i_3_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  playback_left/clkx_adjuster/clk3/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.910     9.949    playback_left/clkx_adjuster/clk3/count_reg[0]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  playback_left/clkx_adjuster/clk3/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        1.676    15.017    playback_left/clkx_adjuster/clk3/CLOCK
    SLICE_X5Y115         FDRE                                         r  playback_left/clkx_adjuster/clk3/count_reg[28]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.335    14.928    playback_left/clkx_adjuster/clk3/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 piano/F2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/F2/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.231ns (46.937%)  route 0.261ns (53.063%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.556     1.439    piano/F2/CLOCK
    SLICE_X36Y18         FDRE                                         r  piano/F2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  piano/F2/count_reg[7]/Q
                         net (fo=4, routed)           0.205     1.785    piano/F2/count_reg[7]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  piano/F2/SLOWCLOCK_i_2/O
                         net (fo=1, routed)           0.056     1.886    piano/F2/SLOWCLOCK_i_2_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  piano/F2/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.931    piano/F2/SLOWCLOCK_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  piano/F2/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.822     1.949    piano/F2/CLOCK
    SLICE_X30Y19         FDRE                                         r  piano/F2/SLOWCLOCK_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     1.820    piano/F2/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk4/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.283%)  route 0.258ns (52.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.633     1.517    realtime1/clkx_adjuster/clk4/CLOCK
    SLICE_X33Y128        FDRE                                         r  realtime1/clkx_adjuster/clk4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  realtime1/clkx_adjuster/clk4/count_reg[20]/Q
                         net (fo=4, routed)           0.137     1.795    realtime1/clkx_adjuster/clk4/count_reg[20]
    SLICE_X34Y128        LUT5 (Prop_lut5_I1_O)        0.045     1.840 r  realtime1/clkx_adjuster/clk4/SLOWCLOCK_i_5/O
                         net (fo=1, routed)           0.121     1.960    realtime1/clkx_adjuster/clk4/SLOWCLOCK_i_5_n_0
    SLICE_X36Y128        LUT5 (Prop_lut5_I3_O)        0.045     2.005 r  realtime1/clkx_adjuster/clk4/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     2.005    realtime1/clkx_adjuster/clk4/SLOWCLOCK_i_1_n_0
    SLICE_X36Y128        FDRE                                         r  realtime1/clkx_adjuster/clk4/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.904     2.032    realtime1/clkx_adjuster/clk4/CLOCK
    SLICE_X36Y128        FDRE                                         r  realtime1/clkx_adjuster/clk4/SLOWCLOCK_reg/C
                         clock pessimism             -0.253     1.778    
    SLICE_X36Y128        FDRE (Hold_fdre_C_D)         0.091     1.869    realtime1/clkx_adjuster/clk4/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 piano/A4/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/A4/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.901%)  route 0.125ns (40.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.566     1.449    piano/A4/CLOCK
    SLICE_X15Y5          FDRE                                         r  piano/A4/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  piano/A4/count_reg[22]/Q
                         net (fo=4, routed)           0.125     1.715    piano/A4/count_reg[22]
    SLICE_X12Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  piano/A4/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.760    piano/A4/SLOWCLOCK_i_1_n_0
    SLICE_X12Y6          FDRE                                         r  piano/A4/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.836     1.963    piano/A4/CLOCK
    SLICE_X12Y6          FDRE                                         r  piano/A4/SLOWCLOCK_reg/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.120     1.585    piano/A4/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 play/A4/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play/A4/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.801%)  route 0.125ns (40.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.590     1.473    play/A4/CLOCK
    SLICE_X62Y16         FDRE                                         r  play/A4/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  play/A4/count_reg[23]/Q
                         net (fo=4, routed)           0.125     1.739    play/A4/count_reg[23]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  play/A4/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.784    play/A4/SLOWCLOCK_i_1_n_0
    SLICE_X64Y16         FDRE                                         r  play/A4/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.859     1.986    play/A4/CLOCK
    SLICE_X64Y16         FDRE                                         r  play/A4/SLOWCLOCK_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.120     1.607    play/A4/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clkcounter/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkcounter/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.582     1.465    clkcounter/CLOCK
    SLICE_X3Y25          FDRE                                         r  clkcounter/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clkcounter/SLOWCLOCK_reg/Q
                         net (fo=25, routed)          0.117     1.723    clkcounter/SLOWCLOCK
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  clkcounter/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.768    clkcounter/SLOWCLOCK_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  clkcounter/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.850     1.977    clkcounter/CLOCK
    SLICE_X3Y25          FDRE                                         r  clkcounter/SLOWCLOCK_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091     1.556    clkcounter/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segmentout/sclk/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentout/sclk/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.840%)  route 0.125ns (35.160%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.586     1.469    segmentout/sclk/CLOCK
    SLICE_X58Y19         FDRE                                         r  segmentout/sclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  segmentout/sclk/count_reg[21]/Q
                         net (fo=4, routed)           0.074     1.684    segmentout/sclk/count_reg[21]
    SLICE_X59Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.729 r  segmentout/sclk/SLOWCLOCK_i_5/O
                         net (fo=1, routed)           0.051     1.780    segmentout/sclk/SLOWCLOCK_i_5_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.825 r  segmentout/sclk/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.825    segmentout/sclk/SLOWCLOCK_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  segmentout/sclk/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.854     1.981    segmentout/sclk/CLOCK
    SLICE_X59Y19         FDRE                                         r  segmentout/sclk/SLOWCLOCK_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091     1.573    segmentout/sclk/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.273ns (69.766%)  route 0.118ns (30.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.647     1.531    realtime1/clkx_adjuster/clk2/CLOCK
    SLICE_X56Y149        FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  realtime1/clkx_adjuster/clk2/count_reg[31]/Q
                         net (fo=4, routed)           0.118     1.813    realtime1/clkx_adjuster/clk2/count_reg[31]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.922 r  realtime1/clkx_adjuster/clk2/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    realtime1/clkx_adjuster/clk2/count_reg[28]_i_1_n_4
    SLICE_X56Y149        FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.920     2.048    realtime1/clkx_adjuster/clk2/CLOCK
    SLICE_X56Y149        FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[31]/C
                         clock pessimism             -0.517     1.531    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.134     1.665    realtime1/clkx_adjuster/clk2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 piano/B2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/B2/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.762%)  route 0.159ns (43.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.566     1.449    piano/B2/CLOCK
    SLICE_X10Y5          FDRE                                         r  piano/B2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  piano/B2/count_reg[22]/Q
                         net (fo=4, routed)           0.159     1.772    piano/B2/count_reg[22]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  piano/B2/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.817    piano/B2/SLOWCLOCK_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  piano/B2/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.836     1.963    piano/B2/CLOCK
    SLICE_X11Y6          FDRE                                         r  piano/B2/SLOWCLOCK_reg/C
                         clock pessimism             -0.498     1.465    
    SLICE_X11Y6          FDRE (Hold_fdre_C_D)         0.091     1.556    piano/B2/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 piano/B2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/B2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.555%)  route 0.120ns (30.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.567     1.450    piano/B2/CLOCK
    SLICE_X10Y0          FDRE                                         r  piano/B2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  piano/B2/count_reg[1]/Q
                         net (fo=4, routed)           0.120     1.734    piano/B2/count_reg[1]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.845 r  piano/B2/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.845    piano/B2/count_reg[0]_i_2_n_6
    SLICE_X10Y0          FDRE                                         r  piano/B2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.837     1.964    piano/B2/CLOCK
    SLICE_X10Y0          FDRE                                         r  piano/B2/count_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    piano/B2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 piano/G6/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/G6/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.555%)  route 0.120ns (30.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.564     1.447    piano/G6/CLOCK
    SLICE_X30Y0          FDRE                                         r  piano/G6/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  piano/G6/count_reg[1]/Q
                         net (fo=4, routed)           0.120     1.731    piano/G6/count_reg[1]
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.842 r  piano/G6/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.842    piano/G6/count_reg[0]_i_2_n_6
    SLICE_X30Y0          FDRE                                         r  piano/G6/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2464, routed)        0.833     1.960    piano/G6/CLOCK
    SLICE_X30Y0          FDRE                                         r  piano/G6/count_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.134     1.581    piano/G6/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    piano/D5/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    piano/D5/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    piano/D5/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    piano/D5/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    piano/D5/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    piano/D5/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    piano/D5/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     piano/D5/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    piano/D5/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y121  playback_right/clkx_adjuster/clk1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y121  playback_right/clkx_adjuster/clk1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y121  playback_right/clkx_adjuster/clk1/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y121  playback_right/clkx_adjuster/clk1/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   playback_left/clkx_adjuster/clk3/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   playback_left/clkx_adjuster/clk3/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   playback_left/clkx_adjuster/clk3/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   playback_left/clkx_adjuster/clk3/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   playback_left/clkx_adjuster/clk3/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   playback_left/clkx_adjuster/clk3/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    piano/D5/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    piano/D5/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    piano/D5/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    piano/D5/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    piano/D5/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    piano/D5/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    piano/D5/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    piano/D5/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    piano/D5/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    piano/D5/count_reg[25]/C



