

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Fri Dec 22 00:43:49 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7753|     7753|  77.530 us|  77.530 us|  7753|  7753|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     7751|     7751|         9|          2|          1|  3872|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 12 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i12 0, void, i12 %add_ln121, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 13 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln121_6, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %select_ln124_5, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void, i5 %select_ln124_4, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void, i6 %add_ln127, void %.reset7" [../src/hls/cnn.cpp:127]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_tr_cast = zext i5 %i" [../src/hls/cnn.cpp:121]   --->   Operation 18 'zext' 'i_tr_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 19 'partselect' 'p_lshr_f9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%empty = mul i9 %i_tr_cast, i9 22" [../src/hls/cnn.cpp:121]   --->   Operation 20 'mul' 'empty' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_33 = or i5 %i, i5 1" [../src/hls/cnn.cpp:121]   --->   Operation 21 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii, i32 1, i32 4" [../src/hls/cnn.cpp:124]   --->   Operation 22 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %ii" [../src/hls/cnn.cpp:127]   --->   Operation 23 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln136 = add i9 %empty, i9 %zext_ln127" [../src/hls/cnn.cpp:136]   --->   Operation 24 'add' 'add_ln136' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln121 = icmp_eq  i12 %indvar_flatten44, i12 3872" [../src/hls/cnn.cpp:121]   --->   Operation 25 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.reset7, void" [../src/hls/cnn.cpp:121]   --->   Operation 26 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln124 = icmp_eq  i10 %indvar_flatten, i10 352" [../src/hls/cnn.cpp:124]   --->   Operation 27 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i5 0, i5 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 28 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln121_1 = add i5 %i, i5 2" [../src/hls/cnn.cpp:121]   --->   Operation 29 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_tr_cast_mid1 = zext i5 %add_ln121_1" [../src/hls/cnn.cpp:121]   --->   Operation 30 'zext' 'i_tr_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln121_1, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 31 'partselect' 'p_lshr_f9_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%p_mid1 = mul i9 %i_tr_cast_mid1, i9 22" [../src/hls/cnn.cpp:121]   --->   Operation 32 'mul' 'p_mid1' <Predicate = (!icmp_ln121)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_6)   --->   "%select_ln121_2 = select i1 %icmp_ln124, i9 %p_mid1, i9 %empty" [../src/hls/cnn.cpp:121]   --->   Operation 33 'select' 'select_ln121_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%select_ln121_4 = select i1 %icmp_ln124, i9 %p_mid1, i9 %add_ln136" [../src/hls/cnn.cpp:121]   --->   Operation 34 'select' 'select_ln121_4' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln121)   --->   "%xor_ln121 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 35 'xor' 'xor_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 36 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 37 'and' 'and_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%ii_2 = add i5 %select_ln121, i5 2" [../src/hls/cnn.cpp:124]   --->   Operation 38 'add' 'ii_2' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln121, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 39 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 40 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i5 %ii_2" [../src/hls/cnn.cpp:127]   --->   Operation 41 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln136_6 = add i9 %select_ln121_2, i9 %zext_ln127_1" [../src/hls/cnn.cpp:136]   --->   Operation 42 'add' 'add_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %and_ln121, i9 %add_ln136_6, i9 %select_ln121_4" [../src/hls/cnn.cpp:124]   --->   Operation 43 'select' 'select_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_3)   --->   "%or_ln124_1 = or i9 %select_ln124_2, i9 1" [../src/hls/cnn.cpp:124]   --->   Operation 44 'or' 'or_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_3)   --->   "%shl_ln136_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_1, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 45 'bitconcatenate' 'shl_ln136_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 46 'zext' 'iii_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_2, i32 1, i32 8" [../src/hls/cnn.cpp:136]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln136_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 48 'bitconcatenate' 'add_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i14 %add_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 49 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 50 'getelementptr' 'input_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.35ns)   --->   "%input_load = load i14 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 51 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_2 : Operation 52 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln136_3 = add i14 %shl_ln136_mid2, i14 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 52 'add' 'add_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i14 %add_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 53 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 54 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.35ns)   --->   "%input_load_1 = load i14 %input_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 55 'load' 'input_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_2 : Operation 56 [1/1] (0.93ns)   --->   "%add_ln124_1 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:124]   --->   Operation 56 'add' 'add_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 57 [1/1] (0.96ns)   --->   "%add_ln121 = add i12 %indvar_flatten44, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 57 'add' 'add_ln121' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.48ns)   --->   "%select_ln121_6 = select i1 %icmp_ln124, i5 %add_ln121_1, i5 %i" [../src/hls/cnn.cpp:121]   --->   Operation 58 'select' 'select_ln121_6' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.48ns)   --->   "%select_ln124_4 = select i1 %and_ln121, i5 %ii_2, i5 %select_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 59 'select' 'select_ln124_4' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (1.35ns)   --->   "%input_load = load i14 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 60 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_3 : Operation 61 [2/2] (3.34ns)   --->   "%tmp_5 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 61 'fcmp' 'tmp_5' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.35ns)   --->   "%input_load_1 = load i14 %input_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 62 'load' 'input_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 63 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.47ns)   --->   "%select_ln124_5 = select i1 %icmp_ln124, i10 1, i10 %add_ln124_1" [../src/hls/cnn.cpp:124]   --->   Operation 64 'select' 'select_ln124_5' <Predicate = (!icmp_ln121)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %empty_33" [../src/hls/cnn.cpp:124]   --->   Operation 65 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.42ns)   --->   "%mul_ln124 = mul i9 %zext_ln124, i9 22" [../src/hls/cnn.cpp:124]   --->   Operation 66 'mul' 'mul_ln124' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %input_load" [../src/hls/cnn.cpp:136]   --->   Operation 67 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 69 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp_4, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 70 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 71 'icmp' 'icmp_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 72 'or' 'or_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.34ns)   --->   "%tmp_5 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 73 'fcmp' 'tmp_5' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_5" [../src/hls/cnn.cpp:136]   --->   Operation 74 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 75 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 76 'fcmp' 'tmp_8' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 77 [1/1] (0.92ns)   --->   "%add_ln136_2 = add i9 %mul_ln124, i9 %zext_ln127" [../src/hls/cnn.cpp:136]   --->   Operation 77 'add' 'add_ln136_2' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_mid110 = or i5 %add_ln121_1, i5 1" [../src/hls/cnn.cpp:121]   --->   Operation 78 'or' 'p_mid110' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i5 %p_mid110" [../src/hls/cnn.cpp:124]   --->   Operation 79 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.42ns)   --->   "%mul_ln124_1 = mul i9 %zext_ln124_1, i9 22" [../src/hls/cnn.cpp:124]   --->   Operation 80 'mul' 'mul_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_7)   --->   "%select_ln121_3 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %mul_ln124" [../src/hls/cnn.cpp:121]   --->   Operation 81 'select' 'select_ln121_3' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%select_ln121_5 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %add_ln136_2" [../src/hls/cnn.cpp:121]   --->   Operation 82 'select' 'select_ln121_5' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln136_7 = add i9 %select_ln121_3, i9 %zext_ln127_1" [../src/hls/cnn.cpp:136]   --->   Operation 83 'add' 'add_ln136_7' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %and_ln121, i9 %add_ln136_7, i9 %select_ln121_5" [../src/hls/cnn.cpp:124]   --->   Operation 84 'select' 'select_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_5)   --->   "%or_ln124_2 = or i9 %select_ln124_3, i9 1" [../src/hls/cnn.cpp:124]   --->   Operation 85 'or' 'or_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_5)   --->   "%shl_ln136_1_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_2, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 86 'bitconcatenate' 'shl_ln136_1_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %input_load_1" [../src/hls/cnn.cpp:136]   --->   Operation 87 'bitcast' 'bitcast_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 88 'partselect' 'tmp_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i32 %bitcast_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 89 'trunc' 'trunc_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln136_2 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 90 'bitcast' 'bitcast_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_2, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 91 'partselect' 'tmp_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = trunc i32 %bitcast_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 92 'trunc' 'trunc_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln136_2 = icmp_ne  i8 %tmp_6, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 93 'icmp' 'icmp_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 94 'icmp' 'icmp_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 95 'or' 'or_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln136_4 = icmp_ne  i8 %tmp_7, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 96 'icmp' 'icmp_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns)   --->   "%icmp_ln136_5 = icmp_eq  i23 %trunc_ln136_2, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 97 'icmp' 'icmp_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_2 = or i1 %icmp_ln136_5, i1 %icmp_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 98 'or' 'or_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%and_ln136_1 = and i1 %or_ln136_1, i1 %or_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 99 'and' 'and_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 100 'fcmp' 'tmp_8' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_2 = and i1 %and_ln136_1, i1 %tmp_8" [../src/hls/cnn.cpp:136]   --->   Operation 101 'and' 'and_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_1 = select i1 %and_ln136_2, i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 102 'select' 'select_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_3, i32 1, i32 8" [../src/hls/cnn.cpp:136]   --->   Operation 103 'partselect' 'tmp_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln136_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_9, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 104 'bitconcatenate' 'add_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i14 %add_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 105 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (1.35ns)   --->   "%input_load_2 = load i14 %input_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 107 'load' 'input_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_5 : Operation 108 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln136_5 = add i14 %shl_ln136_1_mid2, i14 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 108 'add' 'add_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%input_load_2 = load i14 %input_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_6 : Operation 110 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 110 'fcmp' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln136_3 = bitcast i32 %input_load_2" [../src/hls/cnn.cpp:136]   --->   Operation 111 'bitcast' 'bitcast_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_3, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 112 'partselect' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln136_3 = trunc i32 %bitcast_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 113 'trunc' 'trunc_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln136_4 = bitcast i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 114 'bitcast' 'bitcast_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_4, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 115 'partselect' 'tmp_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln136_4 = trunc i32 %bitcast_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 116 'trunc' 'trunc_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln136_6 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 117 'icmp' 'icmp_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln136_7 = icmp_eq  i23 %trunc_ln136_3, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 118 'icmp' 'icmp_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_3 = or i1 %icmp_ln136_7, i1 %icmp_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 119 'or' 'or_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln136_8 = icmp_ne  i8 %tmp_1, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 120 'icmp' 'icmp_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln136_9 = icmp_eq  i23 %trunc_ln136_4, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 121 'icmp' 'icmp_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_4 = or i1 %icmp_ln136_9, i1 %icmp_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 122 'or' 'or_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_3 = and i1 %or_ln136_3, i1 %or_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 123 'and' 'and_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 124 'fcmp' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %and_ln136_3, i1 %tmp_2" [../src/hls/cnn.cpp:136]   --->   Operation 125 'and' 'and_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_2 = select i1 %and_ln136_4, i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 126 'select' 'select_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i14 %add_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 127 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 128 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (1.35ns)   --->   "%input_load_3 = load i14 %input_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 129 'load' 'input_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_3 = load i14 %input_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 130 'load' 'input_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %p_lshr_f9_cast" [../src/hls/cnn.cpp:121]   --->   Operation 131 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.36ns)   --->   "%mul33 = mul i7 %p_cast, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 132 'mul' 'mul33' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast2 = zext i4 %p_lshr_f_cast" [../src/hls/cnn.cpp:124]   --->   Operation 133 'zext' 'p_cast2' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.89ns)   --->   "%mul351 = add i7 %mul33, i7 %p_cast2" [../src/hls/cnn.cpp:121]   --->   Operation 134 'add' 'mul351' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %p_lshr_f9_cast_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 136 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.36ns)   --->   "%mul33_mid1 = mul i7 %p_cast_mid1, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 137 'mul' 'mul33_mid1' <Predicate = (!icmp_ln121)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%select_ln121_1 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul33" [../src/hls/cnn.cpp:121]   --->   Operation 138 'select' 'select_ln121_1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%p_lshr_f_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_2, i32 1, i32 4" [../src/hls/cnn.cpp:124]   --->   Operation 139 'partselect' 'p_lshr_f_cast_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%p_cast2_mid1 = zext i4 %p_lshr_f_cast_mid1" [../src/hls/cnn.cpp:124]   --->   Operation 140 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.89ns) (out node of the LUT)   --->   "%mul351_mid1 = add i7 %select_ln121_1, i7 %p_cast2_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 141 'add' 'mul351_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln121_7 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul351" [../src/hls/cnn.cpp:121]   --->   Operation 142 'select' 'select_ln121_7' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln124_1 = select i1 %and_ln121, i7 %mul351_mid1, i7 %select_ln121_7" [../src/hls/cnn.cpp:124]   --->   Operation 143 'select' 'select_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%add40_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln124_1, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 144 'bitconcatenate' 'add40_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%iii_cast5 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 145 'zext' 'iii_cast5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 146 'fcmp' 'tmp_11' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln142 = add i12 %iii_cast5, i12 %add40_mid2" [../src/hls/cnn.cpp:142]   --->   Operation 147 'add' 'add_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 149 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:127]   --->   Operation 153 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln136_5 = bitcast i32 %input_load_3" [../src/hls/cnn.cpp:136]   --->   Operation 154 'bitcast' 'bitcast_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_5, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 155 'partselect' 'tmp_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln136_5 = trunc i32 %bitcast_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 156 'trunc' 'trunc_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln136_6 = bitcast i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 157 'bitcast' 'bitcast_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_6, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 158 'partselect' 'tmp_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln136_6 = trunc i32 %bitcast_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 159 'trunc' 'trunc_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln136_10 = icmp_ne  i8 %tmp_3, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 160 'icmp' 'icmp_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln136_11 = icmp_eq  i23 %trunc_ln136_5, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 161 'icmp' 'icmp_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_5 = or i1 %icmp_ln136_11, i1 %icmp_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 162 'or' 'or_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln136_12 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 163 'icmp' 'icmp_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.97ns)   --->   "%icmp_ln136_13 = icmp_eq  i23 %trunc_ln136_6, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 164 'icmp' 'icmp_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_6 = or i1 %icmp_ln136_13, i1 %icmp_ln136_12" [../src/hls/cnn.cpp:136]   --->   Operation 165 'or' 'or_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%and_ln136_5 = and i1 %or_ln136_5, i1 %or_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 166 'and' 'and_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 167 'fcmp' 'tmp_11' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_6 = and i1 %and_ln136_5, i1 %tmp_11" [../src/hls/cnn.cpp:136]   --->   Operation 168 'and' 'and_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %and_ln136_6, i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 169 'select' 'select_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i12 %add_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 170 'zext' 'zext_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 171 'getelementptr' 'output_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_3, i12 %output_addr" [../src/hls/cnn.cpp:142]   --->   Operation 172 'store' 'store_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [../src/hls/cnn.cpp:146]   --->   Operation 174 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten44', ../src/hls/cnn.cpp:121) with incoming values : ('add_ln121', ../src/hls/cnn.cpp:121) [5]  (0.489 ns)

 <State 2>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:121) with incoming values : ('select_ln121_6', ../src/hls/cnn.cpp:121) [6]  (0 ns)
	'add' operation ('add_ln121_1', ../src/hls/cnn.cpp:121) [33]  (0.878 ns)
	'mul' operation ('p_mid1', ../src/hls/cnn.cpp:121) [39]  (1.42 ns)
	'select' operation ('select_ln121_2', ../src/hls/cnn.cpp:121) [40]  (0 ns)
	'add' operation ('add_ln136_6', ../src/hls/cnn.cpp:136) [63]  (0.921 ns)
	'select' operation ('select_ln124_2', ../src/hls/cnn.cpp:124) [64]  (0.458 ns)
	'or' operation ('or_ln124_1', ../src/hls/cnn.cpp:124) [65]  (0 ns)
	'add' operation ('add_ln136_3', ../src/hls/cnn.cpp:136) [90]  (0.989 ns)
	'getelementptr' operation ('input_addr_1', ../src/hls/cnn.cpp:136) [92]  (0 ns)
	'load' operation ('input_load_1', ../src/hls/cnn.cpp:136) on array 'input_r' [93]  (1.35 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:136) on array 'input_r' [80]  (1.35 ns)
	'fcmp' operation ('tmp_5', ../src/hls/cnn.cpp:136) [87]  (3.35 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/hls/cnn.cpp:136) [87]  (3.35 ns)
	'and' operation ('and_ln136', ../src/hls/cnn.cpp:136) [88]  (0 ns)
	'select' operation ('select_ln136', ../src/hls/cnn.cpp:136) [89]  (0.525 ns)
	'fcmp' operation ('tmp_8', ../src/hls/cnn.cpp:136) [107]  (3.35 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', ../src/hls/cnn.cpp:136) [107]  (3.35 ns)
	'and' operation ('and_ln136_2', ../src/hls/cnn.cpp:136) [108]  (0.331 ns)
	'select' operation ('select_ln136_1', ../src/hls/cnn.cpp:136) [109]  (0.525 ns)

 <State 6>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../src/hls/cnn.cpp:136) on array 'input_r' [114]  (1.35 ns)
	'fcmp' operation ('tmp_2', ../src/hls/cnn.cpp:136) [128]  (3.35 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', ../src/hls/cnn.cpp:136) [128]  (3.35 ns)
	'and' operation ('and_ln136_4', ../src/hls/cnn.cpp:136) [129]  (0.331 ns)
	'select' operation ('select_ln136_2', ../src/hls/cnn.cpp:136) [130]  (0.525 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_load_3', ../src/hls/cnn.cpp:136) on array 'input_r' [134]  (1.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', ../src/hls/cnn.cpp:136) [148]  (3.35 ns)

 <State 10>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', ../src/hls/cnn.cpp:136) [148]  (3.35 ns)
	'and' operation ('and_ln136_6', ../src/hls/cnn.cpp:136) [149]  (0.331 ns)
	'select' operation ('select_ln136_3', ../src/hls/cnn.cpp:136) [150]  (0.525 ns)
	'store' operation ('store_ln142', ../src/hls/cnn.cpp:142) of variable 'select_ln136_3', ../src/hls/cnn.cpp:136 on array 'output_r' [154]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
