<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_nlp</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19270490</Best-caseLatency>
            <Average-caseLatency>19270490</Average-caseLatency>
            <Worst-caseLatency>19270490</Worst-caseLatency>
            <Best-caseRealTimeLatency>89.492 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>89.492 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>89.492 ms</Worst-caseRealTimeLatency>
            <Interval-min>19270491</Interval-min>
            <Interval-max>19270491</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_82_7>
                <Slack>3.32</Slack>
                <TripCount>240</TripCount>
                <Latency>19212720</Latency>
                <AbsoluteTimeLatency>89223871</AbsoluteTimeLatency>
                <IterationLatency>80053</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_82_7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>output.cpp:82</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_82_7>
                    <Name>VITIS_LOOP_82_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:82</SourceLocation>
                </VITIS_LOOP_82_7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>300</BRAM_18K>
            <DSP>40</DSP>
            <FF>48166</FF>
            <LUT>68187</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_nlp</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_370</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>370</ID>
                    <BindInstances>add_ln54_1_fu_4427_p2 add_ln54_fu_4439_p2 mul_8ns_10ns_17_1_1_U17 add_ln59_fu_5004_p2 mul_8ns_10ns_17_1_1_U27 add_ln59_1_fu_5877_p2 mul_8ns_10ns_17_1_1_U18 add_ln59_2_fu_5017_p2 mul_8ns_10ns_17_1_1_U19 add_ln59_3_fu_5159_p2 mul_8ns_10ns_17_1_1_U20 add_ln59_4_fu_5238_p2 mul_8ns_10ns_17_1_1_U21 add_ln59_5_fu_5374_p2 mul_8ns_10ns_17_1_1_U22 add_ln59_6_fu_5453_p2 mul_8ns_10ns_17_1_1_U23 add_ln59_7_fu_5551_p2 mul_8ns_10ns_17_1_1_U24 add_ln59_8_fu_5630_p2 mul_8ns_10ns_17_1_1_U25 add_ln59_9_fu_5747_p2 mul_8ns_10ns_17_1_1_U26 add_ln59_10_fu_5793_p2 add_ln58_fu_5953_p2 add_ln59_11_fu_5962_p2 mul_8ns_10ns_17_1_1_U28 add_ln59_12_fu_6004_p2 mul_8ns_10ns_17_1_1_U29 add_ln59_13_fu_6016_p2 mul_8ns_10ns_17_1_1_U30 add_ln59_14_fu_6024_p2 mul_8ns_10ns_17_1_1_U31 add_ln59_15_fu_6032_p2 mul_8ns_10ns_17_1_1_U32 add_ln59_16_fu_6040_p2 add_ln55_fu_4685_p2 add_ln55_1_fu_4690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5_fu_407</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>407</ID>
                    <BindInstances>add_ln64_1_fu_2340_p2 add_ln64_fu_2833_p2 mul_8ns_10ns_17_1_1_U97 add_ln69_1_fu_3633_p2 mul_8ns_10ns_17_1_1_U83 add_ln69_2_fu_2875_p2 mul_8ns_10ns_17_1_1_U84 add_ln69_3_fu_2925_p2 mul_8ns_10ns_17_1_1_U85 add_ln69_4_fu_3018_p2 mul_8ns_10ns_17_1_1_U86 add_ln69_5_fu_3067_p2 mul_8ns_10ns_17_1_1_U87 add_ln69_6_fu_3154_p2 mul_8ns_10ns_17_1_1_U88 add_ln69_7_fu_3203_p2 mul_8ns_10ns_17_1_1_U89 add_ln69_8_fu_3290_p2 mul_8ns_10ns_17_1_1_U90 add_ln69_9_fu_3339_p2 mul_8ns_10ns_17_1_1_U91 add_ln69_10_fu_3455_p2 mul_8ns_10ns_17_1_1_U92 add_ln69_11_fu_3504_p2 mul_8ns_10ns_17_1_1_U93 add_ln69_12_fu_3553_p2 mul_8ns_10ns_17_1_1_U94 add_ln69_13_fu_3602_p2 mul_8ns_10ns_17_1_1_U95 add_ln69_14_fu_3659_p2 mul_8ns_10ns_17_1_1_U96 add_ln69_15_fu_3708_p2 add_ln69_fu_3794_p2 add_ln65_fu_2529_p2 add_ln65_1_fu_2534_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_83_8_fu_429</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_83_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>429</ID>
                    <BindInstances>add_ln83_fu_453_p2 add_ln86_fu_463_p2 add_ln95_fu_526_p2 fmul_32ns_32ns_32_4_max_dsp_1_U117 add_ln100_fu_540_p2 fmul_32ns_32ns_32_4_max_dsp_1_U118 add_ln105_fu_554_p2 fmul_32ns_32ns_32_4_max_dsp_1_U119 add_ln110_fu_568_p2 fmul_32ns_32ns_32_4_max_dsp_1_U120 add_ln115_fu_582_p2 fmul_32ns_32ns_32_4_max_dsp_1_U121 add_ln120_fu_596_p2 fmul_32ns_32ns_32_4_max_dsp_1_U122 add_ln125_fu_610_p2 add_ln130_fu_624_p2 add_ln135_fu_638_p2 fmul_32ns_32ns_32_4_max_dsp_1_U117 add_ln140_fu_652_p2 fmul_32ns_32ns_32_4_max_dsp_1_U118 add_ln145_fu_666_p2 fmul_32ns_32ns_32_4_max_dsp_1_U119 add_ln150_fu_680_p2 fmul_32ns_32ns_32_4_max_dsp_1_U120 add_ln155_fu_694_p2 fmul_32ns_32ns_32_4_max_dsp_1_U121</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_161_9_VITIS_LOOP_162_10_fu_451</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_161_9_VITIS_LOOP_162_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>451</ID>
                    <BindInstances>add_ln161_1_fu_8001_p2 add_ln161_fu_8013_p2 empty_33_fu_8045_p2 mul_7ns_9ns_15_1_1_U170 add_ln169_fu_11743_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 sub_ln176_fu_8199_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln182_fu_8220_p2 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln191_fu_8234_p2 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln200_fu_8248_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln209_fu_8262_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln218_fu_8276_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7853_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln227_fu_8290_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7858_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln236_fu_8304_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln245_fu_8318_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln254_fu_8332_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln263_fu_8346_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7863_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U178 add_ln277_fu_12519_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7868_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7853_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7858_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7873_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7863_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7878_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7883_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7888_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U188 add_ln385_fu_13285_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7868_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7853_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7893_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7858_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7873_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7898_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7903_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7863_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U198 add_ln493_fu_14029_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7908_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7913_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7878_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7883_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7888_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7918_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7923_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7868_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7853_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7928_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7933_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U209 add_ln601_fu_14805_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7893_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7858_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7938_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7873_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7898_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7903_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7943_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7948_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U218 add_ln709_fu_15571_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7863_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7953_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7958_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7908_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7913_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7963_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7968_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7878_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7883_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7888_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln808_fu_16211_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U229 add_ln817_fu_16260_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 add_ln826_fu_16307_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7918_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7868_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7923_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln862_fu_16477_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7853_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7928_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7933_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln898_fu_16647_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln907_fu_16693_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln916_fu_16739_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U239 add_ln925_fu_16787_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7893_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7848_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 add_ln952_fu_16917_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7858_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7938_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7873_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln988_fu_17087_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln997_fu_17133_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7898_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7903_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7943_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U249 add_ln1033_fu_17306_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 add_ln1042_fu_17320_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 add_ln1051_fu_17324_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7838_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7843_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7948_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1087_fu_17328_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1096_fu_17332_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7863_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7953_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1123_fu_17336_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1132_fu_17340_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_7ns_9ns_15_1_1_U260 add_ln1141_fu_17347_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7958_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7908_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 grp_fu_6682_p2 mul_64ns_66ns_129_5_1_U145 grp_fu_7913_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1177_fu_17352_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7963_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7968_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7878_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1213_fu_17356_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1222_fu_17360_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 grp_fu_7883_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 mul_64ns_66ns_129_5_1_U145 add_ln1240_fu_16173_p2 fadd_32ns_32ns_32_4_no_dsp_1_U142 add_ln162_fu_8360_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_1248_11_VITIS_LOOP_1249_12_fu_505</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_1248_11_VITIS_LOOP_1249_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>505</ID>
                    <BindInstances>add_ln1248_1_fu_4657_p2 add_ln1248_fu_4672_p2 mul_8ns_10ns_17_1_1_U395 add_ln1253_fu_4978_p2 mul_8ns_10ns_17_1_1_U442 add_ln1253_1_fu_7117_p2 mul_8ns_10ns_17_1_1_U396 add_ln1253_2_fu_4987_p2 mul_8ns_10ns_17_1_1_U397 add_ln1253_3_fu_5030_p2 mul_8ns_10ns_17_1_1_U398 add_ln1253_4_fu_5111_p2 mul_8ns_10ns_17_1_1_U399 add_ln1253_5_fu_5153_p2 mul_8ns_10ns_17_1_1_U400 add_ln1253_6_fu_5577_p2 mul_8ns_10ns_17_1_1_U401 add_ln1253_7_fu_5619_p2 mul_8ns_10ns_17_1_1_U410 add_ln1253_8_fu_6043_p2 mul_8ns_10ns_17_1_1_U411 add_ln1253_9_fu_6085_p2 mul_8ns_10ns_17_1_1_U420 add_ln1253_10_fu_6509_p2 add_ln1252_fu_7289_p2 add_ln1253_11_fu_7299_p2 mul_8ns_10ns_17_1_1_U421 add_ln1253_12_fu_6551_p2 mul_8ns_10ns_17_1_1_U430 add_ln1253_13_fu_6975_p2 mul_8ns_10ns_17_1_1_U431 add_ln1253_14_fu_7017_p2 mul_8ns_10ns_17_1_1_U440 add_ln1253_15_fu_7474_p2 mul_8ns_10ns_17_1_1_U441 add_ln1253_16_fu_7516_p2 add_ln1249_fu_4876_p2 add_ln1249_1_fu_4881_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15_fu_542</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>542</ID>
                    <BindInstances>add_ln1259_1_fu_2408_p2 add_ln1259_fu_2697_p2 mul_8ns_10ns_17_1_1_U523 add_ln1264_1_fu_3837_p2 mul_8ns_10ns_17_1_1_U545 add_ln1264_2_fu_3865_p2 mul_8ns_10ns_17_1_1_U524 add_ln1264_3_fu_2721_p2 mul_8ns_10ns_17_1_1_U525 add_ln1264_4_fu_2749_p2 mul_8ns_10ns_17_1_1_U526 add_ln1264_5_fu_2820_p2 mul_8ns_10ns_17_1_1_U527 add_ln1264_6_fu_2847_p2 mul_8ns_10ns_17_1_1_U528 add_ln1264_7_fu_3056_p2 mul_8ns_10ns_17_1_1_U529 add_ln1264_8_fu_3083_p2 mul_8ns_10ns_17_1_1_U532 add_ln1264_9_fu_3292_p2 mul_8ns_10ns_17_1_1_U533 add_ln1264_10_fu_3319_p2 mul_8ns_10ns_17_1_1_U536 add_ln1264_11_fu_3528_p2 mul_8ns_10ns_17_1_1_U537 add_ln1264_12_fu_3555_p2 mul_8ns_10ns_17_1_1_U540 add_ln1264_13_fu_3764_p2 mul_8ns_10ns_17_1_1_U541 add_ln1264_14_fu_3791_p2 mul_8ns_10ns_17_1_1_U544 add_ln1264_15_fu_4017_p2 add_ln1264_fu_4041_p2 add_ln1260_fu_2600_p2 add_ln1260_1_fu_2605_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v2_U v2_1_U v2_2_U v2_3_U v2_4_U v2_5_U v2_6_U v2_7_U v2_8_U v2_9_U v2_10_U v2_11_U v2_12_U v2_13_U v2_14_U v2_15_U v2_16_U v2_17_U v2_18_U v2_19_U v2_20_U v2_21_U v2_22_U v2_23_U v2_24_U v2_25_U v2_26_U v2_27_U v2_28_U v2_29_U v3_U v3_1_U v3_2_U v3_3_U v3_4_U v3_5_U v3_6_U v3_7_U v3_8_U v3_9_U v3_10_U v3_11_U v3_12_U v3_13_U v3_14_U add_ln82_1_fu_626_p2 add_ln82_fu_638_p2 empty_35_fu_694_p2 add_ln82_2_fu_706_p2 control_s_axi_U gmem2_m_axi_U gmem3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
            <Loops>
                <VITIS_LOOP_54_1_VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24973</Best-caseLatency>
                    <Average-caseLatency>24973</Average-caseLatency>
                    <Worst-caseLatency>24973</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24973</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3120</TripCount>
                        <Latency>24971</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                            <Name>VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:55</SourceLocation>
                        </VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4124</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9394</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_4427_p2" SOURCE="output.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_4439_p2" SOURCE="output.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U17" SOURCE="output.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_5004_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U27" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_5877_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U18" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_5017_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U19" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_5159_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U20" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_5238_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U21" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_5_fu_5374_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U22" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_6_fu_5453_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U23" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_7_fu_5551_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U24" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_8_fu_5630_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U25" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_9_fu_5747_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U26" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_10_fu_5793_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_5953_p2" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_11_fu_5962_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U28" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_12_fu_6004_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U29" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_13_fu_6016_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U30" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_14_fu_6024_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U31" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_15_fu_6032_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U32" SOURCE="output.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_16_fu_6040_p2" SOURCE="output.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_4685_p2" SOURCE="output.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_4690_p2" SOURCE="output.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5</Name>
            <Loops>
                <VITIS_LOOP_64_4_VITIS_LOOP_65_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28812</Best-caseLatency>
                    <Average-caseLatency>28812</Average-caseLatency>
                    <Worst-caseLatency>28812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_4_VITIS_LOOP_65_5>
                        <Name>VITIS_LOOP_64_4_VITIS_LOOP_65_5</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3600</TripCount>
                        <Latency>28810</Latency>
                        <AbsoluteTimeLatency>0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_4_VITIS_LOOP_65_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_4_VITIS_LOOP_65_5>
                            <Name>VITIS_LOOP_64_4_VITIS_LOOP_65_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:65</SourceLocation>
                        </VITIS_LOOP_64_4_VITIS_LOOP_65_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3727</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6183</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_2340_p2" SOURCE="output.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2833_p2" SOURCE="output.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U97" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_3633_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U83" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2875_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U84" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2925_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U85" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_3018_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U86" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_3067_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U87" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_6_fu_3154_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U88" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_7_fu_3203_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U89" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_8_fu_3290_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U90" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_9_fu_3339_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U91" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_3455_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U92" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_11_fu_3504_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U93" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_12_fu_3553_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U94" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_13_fu_3602_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U95" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_14_fu_3659_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U96" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_15_fu_3708_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_3794_p2" SOURCE="output.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_2529_p2" SOURCE="output.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4_VITIS_LOOP_65_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_2534_p2" SOURCE="output.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_83_8</Name>
            <Loops>
                <VITIS_LOOP_83_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.362</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.177 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.177 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.177 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_8>
                        <Name>VITIS_LOOP_83_8</Name>
                        <Slack>3.32</Slack>
                        <TripCount>16</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.168 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_83_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_83_8>
                            <Name>VITIS_LOOP_83_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>output.cpp:83</SourceLocation>
                        </VITIS_LOOP_83_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3724</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1989</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_453_p2" SOURCE="output.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_463_p2" SOURCE="output.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_526_p2" SOURCE="output.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="output.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="v11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_540_p2" SOURCE="output.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="output.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_554_p2" SOURCE="output.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="output.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_568_p2" SOURCE="output.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U120" SOURCE="output.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_582_p2" SOURCE="output.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U121" SOURCE="output.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_596_p2" SOURCE="output.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U122" SOURCE="output.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="v21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_610_p2" SOURCE="output.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_624_p2" SOURCE="output.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_638_p2" SOURCE="output.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="output.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="v27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_652_p2" SOURCE="output.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="output.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="v29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_666_p2" SOURCE="output.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="output.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="v31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_680_p2" SOURCE="output.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U120" SOURCE="output.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="v33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_694_p2" SOURCE="output.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_83_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U121" SOURCE="output.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_161_9_VITIS_LOOP_162_10</Name>
            <Loops>
                <VITIS_LOOP_161_9_VITIS_LOOP_162_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80010</Best-caseLatency>
                    <Average-caseLatency>80010</Average-caseLatency>
                    <Worst-caseLatency>80010</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.372 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.372 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.372 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80010</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_9_VITIS_LOOP_162_10>
                        <Name>VITIS_LOOP_161_9_VITIS_LOOP_162_10</Name>
                        <Slack>3.32</Slack>
                        <TripCount>400</TripCount>
                        <Latency>80008</Latency>
                        <AbsoluteTimeLatency>0.372 ms</AbsoluteTimeLatency>
                        <PipelineII>200</PipelineII>
                        <PipelineDepth>209</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_9_VITIS_LOOP_162_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:162</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_161_9_VITIS_LOOP_162_10>
                            <Name>VITIS_LOOP_161_9_VITIS_LOOP_162_10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>output.cpp:161</SourceLocation>
                        </VITIS_LOOP_161_9_VITIS_LOOP_162_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17323</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20875</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_8001_p2" SOURCE="output.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_8013_p2" SOURCE="output.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_8045_p2" SOURCE="output.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U170" SOURCE="output.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_11743_p2" SOURCE="output.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="v43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_fu_8199_p2" SOURCE="output.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="v49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_8220_p2" SOURCE="output.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="v55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_8234_p2" SOURCE="output.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="v61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_8248_p2" SOURCE="output.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_8262_p2" SOURCE="output.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="v73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_8276_p2" SOURCE="output.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7853_p2" SOURCE="output.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="v79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_8290_p2" SOURCE="output.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7858_p2" SOURCE="output.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="v85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_8304_p2" SOURCE="output.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="v91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_8318_p2" SOURCE="output.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="v97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_8332_p2" SOURCE="output.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="v103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_8346_p2" SOURCE="output.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7863_p2" SOURCE="output.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="v109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U178" SOURCE="output.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_12519_p2" SOURCE="output.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="v115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7868_p2" SOURCE="output.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="v121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7853_p2" SOURCE="output.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="v127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="v133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7858_p2" SOURCE="output.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:314" STORAGESUBTYPE="" URAM="0" VARIABLE="v139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:320" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7873_p2" SOURCE="output.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:323" STORAGESUBTYPE="" URAM="0" VARIABLE="v145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:332" STORAGESUBTYPE="" URAM="0" VARIABLE="v151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="v157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7863_p2" SOURCE="output.cpp:349" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:350" STORAGESUBTYPE="" URAM="0" VARIABLE="v163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:356" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7878_p2" SOURCE="output.cpp:358" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="v169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7883_p2" SOURCE="output.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="v175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7888_p2" SOURCE="output.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="v181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U188" SOURCE="output.cpp:383" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_13285_p2" SOURCE="output.cpp:385" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:386" STORAGESUBTYPE="" URAM="0" VARIABLE="v187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:392" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:392" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7868_p2" SOURCE="output.cpp:394" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:395" STORAGESUBTYPE="" URAM="0" VARIABLE="v193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7853_p2" SOURCE="output.cpp:403" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="v199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7893_p2" SOURCE="output.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="v205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:419" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:421" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:422" STORAGESUBTYPE="" URAM="0" VARIABLE="v211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:428" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7858_p2" SOURCE="output.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="v217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:437" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7873_p2" SOURCE="output.cpp:439" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:440" STORAGESUBTYPE="" URAM="0" VARIABLE="v223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7898_p2" SOURCE="output.cpp:448" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="v229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:455" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7903_p2" SOURCE="output.cpp:457" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:458" STORAGESUBTYPE="" URAM="0" VARIABLE="v235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:464" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:466" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:467" STORAGESUBTYPE="" URAM="0" VARIABLE="v241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:473" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:475" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="v247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7863_p2" SOURCE="output.cpp:484" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="v253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U198" SOURCE="output.cpp:491" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_fu_14029_p2" SOURCE="output.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:494" STORAGESUBTYPE="" URAM="0" VARIABLE="v259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7908_p2" SOURCE="output.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="v265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:509" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:509" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7913_p2" SOURCE="output.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:512" STORAGESUBTYPE="" URAM="0" VARIABLE="v271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:518" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:518" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7878_p2" SOURCE="output.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="v277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7883_p2" SOURCE="output.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="v283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:536" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7888_p2" SOURCE="output.cpp:538" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:539" STORAGESUBTYPE="" URAM="0" VARIABLE="v289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7918_p2" SOURCE="output.cpp:547" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="v295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:554" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7923_p2" SOURCE="output.cpp:556" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="v301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7868_p2" SOURCE="output.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:566" STORAGESUBTYPE="" URAM="0" VARIABLE="v307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7853_p2" SOURCE="output.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="v313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:581" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7928_p2" SOURCE="output.cpp:583" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:584" STORAGESUBTYPE="" URAM="0" VARIABLE="v319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7933_p2" SOURCE="output.cpp:592" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:593" STORAGESUBTYPE="" URAM="0" VARIABLE="v325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U209" SOURCE="output.cpp:599" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln601_fu_14805_p2" SOURCE="output.cpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:602" STORAGESUBTYPE="" URAM="0" VARIABLE="v331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:608" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:608" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7893_p2" SOURCE="output.cpp:610" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:611" STORAGESUBTYPE="" URAM="0" VARIABLE="v337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:619" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:620" STORAGESUBTYPE="" URAM="0" VARIABLE="v343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7858_p2" SOURCE="output.cpp:628" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:629" STORAGESUBTYPE="" URAM="0" VARIABLE="v349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7938_p2" SOURCE="output.cpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:638" STORAGESUBTYPE="" URAM="0" VARIABLE="v355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:644" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7873_p2" SOURCE="output.cpp:646" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:647" STORAGESUBTYPE="" URAM="0" VARIABLE="v361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:653" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7898_p2" SOURCE="output.cpp:655" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:656" STORAGESUBTYPE="" URAM="0" VARIABLE="v367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:662" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7903_p2" SOURCE="output.cpp:664" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="v373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:671" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7943_p2" SOURCE="output.cpp:673" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:674" STORAGESUBTYPE="" URAM="0" VARIABLE="v379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:680" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7948_p2" SOURCE="output.cpp:682" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:683" STORAGESUBTYPE="" URAM="0" VARIABLE="v385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:689" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:691" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:692" STORAGESUBTYPE="" URAM="0" VARIABLE="v391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:698" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:700" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="v397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U218" SOURCE="output.cpp:707" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln709_fu_15571_p2" SOURCE="output.cpp:709" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:710" STORAGESUBTYPE="" URAM="0" VARIABLE="v403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:716" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:716" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7863_p2" SOURCE="output.cpp:718" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:719" STORAGESUBTYPE="" URAM="0" VARIABLE="v409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:725" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:725" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7953_p2" SOURCE="output.cpp:727" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:728" STORAGESUBTYPE="" URAM="0" VARIABLE="v415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7958_p2" SOURCE="output.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:737" STORAGESUBTYPE="" URAM="0" VARIABLE="v421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:743" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7908_p2" SOURCE="output.cpp:745" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:746" STORAGESUBTYPE="" URAM="0" VARIABLE="v427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:752" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7913_p2" SOURCE="output.cpp:754" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:755" STORAGESUBTYPE="" URAM="0" VARIABLE="v433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:761" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7963_p2" SOURCE="output.cpp:763" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:764" STORAGESUBTYPE="" URAM="0" VARIABLE="v439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:770" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7968_p2" SOURCE="output.cpp:772" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:773" STORAGESUBTYPE="" URAM="0" VARIABLE="v445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:779" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7878_p2" SOURCE="output.cpp:781" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:782" STORAGESUBTYPE="" URAM="0" VARIABLE="v451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:788" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7883_p2" SOURCE="output.cpp:790" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:791" STORAGESUBTYPE="" URAM="0" VARIABLE="v457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:797" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7888_p2" SOURCE="output.cpp:799" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:800" STORAGESUBTYPE="" URAM="0" VARIABLE="v463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:806" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln808_fu_16211_p2" SOURCE="output.cpp:808" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:809" STORAGESUBTYPE="" URAM="0" VARIABLE="v469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U229" SOURCE="output.cpp:815" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln817_fu_16260_p2" SOURCE="output.cpp:817" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:818" STORAGESUBTYPE="" URAM="0" VARIABLE="v475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:824" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:824" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln826_fu_16307_p2" SOURCE="output.cpp:826" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:827" STORAGESUBTYPE="" URAM="0" VARIABLE="v481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:833" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:833" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7918_p2" SOURCE="output.cpp:835" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:836" STORAGESUBTYPE="" URAM="0" VARIABLE="v487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:842" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:842" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7868_p2" SOURCE="output.cpp:844" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:845" STORAGESUBTYPE="" URAM="0" VARIABLE="v493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:851" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7923_p2" SOURCE="output.cpp:853" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:854" STORAGESUBTYPE="" URAM="0" VARIABLE="v499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:860" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln862_fu_16477_p2" SOURCE="output.cpp:862" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:863" STORAGESUBTYPE="" URAM="0" VARIABLE="v505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:869" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7853_p2" SOURCE="output.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:872" STORAGESUBTYPE="" URAM="0" VARIABLE="v511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7928_p2" SOURCE="output.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:881" STORAGESUBTYPE="" URAM="0" VARIABLE="v517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:887" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7933_p2" SOURCE="output.cpp:889" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:890" STORAGESUBTYPE="" URAM="0" VARIABLE="v523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:896" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln896"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln898_fu_16647_p2" SOURCE="output.cpp:898" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln898"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:899" STORAGESUBTYPE="" URAM="0" VARIABLE="v529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:905" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln905"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln907_fu_16693_p2" SOURCE="output.cpp:907" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln907"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:908" STORAGESUBTYPE="" URAM="0" VARIABLE="v535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:914" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln916_fu_16739_p2" SOURCE="output.cpp:916" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:917" STORAGESUBTYPE="" URAM="0" VARIABLE="v541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U239" SOURCE="output.cpp:923" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln923"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln925_fu_16787_p2" SOURCE="output.cpp:925" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln925"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:926" STORAGESUBTYPE="" URAM="0" VARIABLE="v547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:932" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:932" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7893_p2" SOURCE="output.cpp:934" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:935" STORAGESUBTYPE="" URAM="0" VARIABLE="v553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:941" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln941"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:941" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln941"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7848_p2" SOURCE="output.cpp:943" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln943"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:944" STORAGESUBTYPE="" URAM="0" VARIABLE="v559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:950" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:950" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln952_fu_16917_p2" SOURCE="output.cpp:952" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:953" STORAGESUBTYPE="" URAM="0" VARIABLE="v565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:959" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln959"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7858_p2" SOURCE="output.cpp:961" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:962" STORAGESUBTYPE="" URAM="0" VARIABLE="v571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:968" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7938_p2" SOURCE="output.cpp:970" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln970"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:971" STORAGESUBTYPE="" URAM="0" VARIABLE="v577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:977" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln977"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7873_p2" SOURCE="output.cpp:979" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln979"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:980" STORAGESUBTYPE="" URAM="0" VARIABLE="v583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:986" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln986"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln988_fu_17087_p2" SOURCE="output.cpp:988" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln988"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:989" STORAGESUBTYPE="" URAM="0" VARIABLE="v589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:995" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln995"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln997_fu_17133_p2" SOURCE="output.cpp:997" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln997"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:998" STORAGESUBTYPE="" URAM="0" VARIABLE="v595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1004" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1004"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7898_p2" SOURCE="output.cpp:1006" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1006"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1007" STORAGESUBTYPE="" URAM="0" VARIABLE="v601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7903_p2" SOURCE="output.cpp:1015" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1015"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1016" STORAGESUBTYPE="" URAM="0" VARIABLE="v607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1022" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1022"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7943_p2" SOURCE="output.cpp:1024" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1024"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1025" STORAGESUBTYPE="" URAM="0" VARIABLE="v613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U249" SOURCE="output.cpp:1031" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1031"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1033_fu_17306_p2" SOURCE="output.cpp:1033" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1033"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1034" STORAGESUBTYPE="" URAM="0" VARIABLE="v619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1040" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1040"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1040" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1040"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1042_fu_17320_p2" SOURCE="output.cpp:1042" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1042"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1043" STORAGESUBTYPE="" URAM="0" VARIABLE="v625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1049" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1049"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1049" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1049"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1051_fu_17324_p2" SOURCE="output.cpp:1051" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1051"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1052" STORAGESUBTYPE="" URAM="0" VARIABLE="v631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1058" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1058"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1058" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1058"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7838_p2" SOURCE="output.cpp:1060" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1060"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1061" STORAGESUBTYPE="" URAM="0" VARIABLE="v637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1067" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1067"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7843_p2" SOURCE="output.cpp:1069" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1069"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1070" STORAGESUBTYPE="" URAM="0" VARIABLE="v643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1076" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1076"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7948_p2" SOURCE="output.cpp:1078" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1078"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1079" STORAGESUBTYPE="" URAM="0" VARIABLE="v649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1085" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1085"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1087_fu_17328_p2" SOURCE="output.cpp:1087" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1087"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1088" STORAGESUBTYPE="" URAM="0" VARIABLE="v655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1096_fu_17332_p2" SOURCE="output.cpp:1096" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1096"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1097" STORAGESUBTYPE="" URAM="0" VARIABLE="v661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7863_p2" SOURCE="output.cpp:1105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1106" STORAGESUBTYPE="" URAM="0" VARIABLE="v667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7953_p2" SOURCE="output.cpp:1114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1115" STORAGESUBTYPE="" URAM="0" VARIABLE="v673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1121" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1123_fu_17336_p2" SOURCE="output.cpp:1123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1124" STORAGESUBTYPE="" URAM="0" VARIABLE="v679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1130" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1132_fu_17340_p2" SOURCE="output.cpp:1132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1133" STORAGESUBTYPE="" URAM="0" VARIABLE="v685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U260" SOURCE="output.cpp:1139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1141_fu_17347_p2" SOURCE="output.cpp:1141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1142" STORAGESUBTYPE="" URAM="0" VARIABLE="v691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1148" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1148" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7958_p2" SOURCE="output.cpp:1150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1151" STORAGESUBTYPE="" URAM="0" VARIABLE="v697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7908_p2" SOURCE="output.cpp:1159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1160" STORAGESUBTYPE="" URAM="0" VARIABLE="v703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_6682_p2" SOURCE="output.cpp:1166" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7913_p2" SOURCE="output.cpp:1168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1169" STORAGESUBTYPE="" URAM="0" VARIABLE="v709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1175" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1177_fu_17352_p2" SOURCE="output.cpp:1177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1178" STORAGESUBTYPE="" URAM="0" VARIABLE="v715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1184" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7963_p2" SOURCE="output.cpp:1186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1187" STORAGESUBTYPE="" URAM="0" VARIABLE="v721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1193" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7968_p2" SOURCE="output.cpp:1195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1196" STORAGESUBTYPE="" URAM="0" VARIABLE="v727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1202" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7878_p2" SOURCE="output.cpp:1204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1205" STORAGESUBTYPE="" URAM="0" VARIABLE="v733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1211" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1213_fu_17356_p2" SOURCE="output.cpp:1213" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1214" STORAGESUBTYPE="" URAM="0" VARIABLE="v739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1220" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1222_fu_17360_p2" SOURCE="output.cpp:1222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1223" STORAGESUBTYPE="" URAM="0" VARIABLE="v745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7883_p2" SOURCE="output.cpp:1231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1232" STORAGESUBTYPE="" URAM="0" VARIABLE="v751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U145" SOURCE="output.cpp:1238" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1240_fu_16173_p2" SOURCE="output.cpp:1240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U142" SOURCE="output.cpp:1241" STORAGESUBTYPE="" URAM="0" VARIABLE="v757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_9_VITIS_LOOP_162_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_8360_p2" SOURCE="output.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_1248_11_VITIS_LOOP_1249_12</Name>
            <Loops>
                <VITIS_LOOP_1248_11_VITIS_LOOP_1249_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24974</Best-caseLatency>
                    <Average-caseLatency>24974</Average-caseLatency>
                    <Worst-caseLatency>24974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1248_11_VITIS_LOOP_1249_12>
                        <Name>VITIS_LOOP_1248_11_VITIS_LOOP_1249_12</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3120</TripCount>
                        <Latency>24972</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1248_11_VITIS_LOOP_1249_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:1249</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1248_11_VITIS_LOOP_1249_12>
                            <Name>VITIS_LOOP_1248_11_VITIS_LOOP_1249_12</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:1248</SourceLocation>
                        </VITIS_LOOP_1248_11_VITIS_LOOP_1249_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>6633</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11765</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1248_1_fu_4657_p2" SOURCE="output.cpp:1248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1248_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1248_fu_4672_p2" SOURCE="output.cpp:1248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U395" SOURCE="output.cpp:1248" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_fu_4978_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U442" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_1_fu_7117_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U396" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_2_fu_4987_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U397" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_3_fu_5030_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U398" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_4_fu_5111_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U399" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_5_fu_5153_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U400" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_6_fu_5577_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U401" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_7_fu_5619_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U410" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_8_fu_6043_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U411" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_9_fu_6085_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U420" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_10_fu_6509_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1252_fu_7289_p2" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_11_fu_7299_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U421" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_12_fu_6551_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U430" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_13_fu_6975_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U431" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_14_fu_7017_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U440" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_15_fu_7474_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U441" SOURCE="output.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1252_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1253_16_fu_7516_p2" SOURCE="output.cpp:1253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1253_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1249_fu_4876_p2" SOURCE="output.cpp:1249" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1248_11_VITIS_LOOP_1249_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1249_1_fu_4881_p2" SOURCE="output.cpp:1249" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1249_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15</Name>
            <Loops>
                <VITIS_LOOP_1259_14_VITIS_LOOP_1260_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28813</Best-caseLatency>
                    <Average-caseLatency>28813</Average-caseLatency>
                    <Worst-caseLatency>28813</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28813</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1259_14_VITIS_LOOP_1260_15>
                        <Name>VITIS_LOOP_1259_14_VITIS_LOOP_1260_15</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3600</TripCount>
                        <Latency>28811</Latency>
                        <AbsoluteTimeLatency>0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1259_14_VITIS_LOOP_1260_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:1260</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1259_14_VITIS_LOOP_1260_15>
                            <Name>VITIS_LOOP_1259_14_VITIS_LOOP_1260_15</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:1259</SourceLocation>
                        </VITIS_LOOP_1259_14_VITIS_LOOP_1260_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4585</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5721</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1259_1_fu_2408_p2" SOURCE="output.cpp:1259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1259_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1259_fu_2697_p2" SOURCE="output.cpp:1259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U523" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_1_fu_3837_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U545" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_2_fu_3865_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U524" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_3_fu_2721_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U525" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_4_fu_2749_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U526" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_5_fu_2820_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U527" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_6_fu_2847_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U528" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_7_fu_3056_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U529" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_8_fu_3083_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U532" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_9_fu_3292_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U533" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_10_fu_3319_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U536" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_11_fu_3528_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U537" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_12_fu_3555_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U540" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_13_fu_3764_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U541" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_14_fu_3791_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U544" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1264_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_15_fu_4017_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1264_fu_4041_p2" SOURCE="output.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1260_fu_2600_p2" SOURCE="output.cpp:1260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1259_14_VITIS_LOOP_1260_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1260_1_fu_2605_p2" SOURCE="output.cpp:1260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1260_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp</Name>
            <Loops>
                <VITIS_LOOP_82_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19270490</Best-caseLatency>
                    <Average-caseLatency>19270490</Average-caseLatency>
                    <Worst-caseLatency>19270490</Worst-caseLatency>
                    <Best-caseRealTimeLatency>89.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>89.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>89.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19270491</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_7>
                        <Name>VITIS_LOOP_82_7</Name>
                        <Slack>3.32</Slack>
                        <TripCount>240</TripCount>
                        <Latency>19212720</Latency>
                        <AbsoluteTimeLatency>89.224 ms</AbsoluteTimeLatency>
                        <IterationLatency>80053</IterationLatency>
                        <PipelineDepth>80053</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_nlp_Pipeline_VITIS_LOOP_83_8_fu_429</Instance>
                            <Instance>grp_kernel_nlp_Pipeline_VITIS_LOOP_161_9_VITIS_LOOP_162_10_fu_451</Instance>
                        </InstanceList>
                    </VITIS_LOOP_82_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_7>
                            <Name>VITIS_LOOP_82_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>output.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>300</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>48166</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>68187</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_1_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_2_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_3_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_4_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_5_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_6_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_7_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_8_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_9_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_10_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_11_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_12_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_13_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_14_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_15_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_16_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_17_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_18_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_19_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_20_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_21_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_22_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_23_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_24_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_25_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_26_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_27_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_28_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_29_U" SOURCE="output.cpp:51" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_29"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_1_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_2_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_3_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_4_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_5_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_6_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_7_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_8_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_9_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_10_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_11_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_12_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_13_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_14_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_626_p2" SOURCE="output.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_638_p2" SOURCE="output.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_694_p2" SOURCE="output.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_706_p2" SOURCE="output.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_2"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export ipname="kernel_trmm"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="v0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="v1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vv2" index="2" direction="inout" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vv2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vv3" index="3" direction="inout" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vv3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v0" access="W" description="Data signal of v0" range="32">
                    <fields>
                        <field offset="0" width="32" name="v0" access="W" description="Bit 31 to 0 of v0"/>
                    </fields>
                </register>
                <register offset="0x18" name="v1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vv2_1" access="W" description="Data signal of vv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv2" access="W" description="Bit 31 to 0 of vv2"/>
                    </fields>
                </register>
                <register offset="0x24" name="vv2_2" access="W" description="Data signal of vv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv2" access="W" description="Bit 63 to 32 of vv2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vv3_1" access="W" description="Data signal of vv3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv3" access="W" description="Bit 31 to 0 of vv3"/>
                    </fields>
                </register>
                <register offset="0x30" name="vv3_2" access="W" description="Data signal of vv3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv3" access="W" description="Bit 63 to 32 of vv3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="v1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="vv2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="vv3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vv2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vv2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vv3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vv3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">v0, 0x10, 32, W, Data signal of v0, </column>
                    <column name="s_axi_control">v1, 0x18, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">vv2_1, 0x20, 32, W, Data signal of vv2, </column>
                    <column name="s_axi_control">vv2_2, 0x24, 32, W, Data signal of vv2, </column>
                    <column name="s_axi_control">vv3_1, 0x2c, 32, W, Data signal of vv3, </column>
                    <column name="s_axi_control">vv3_2, 0x30, 32, W, Data signal of vv3, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float</column>
                    <column name="v1">in, float</column>
                    <column name="vv2">inout, vector&lt;float 16&gt;*</column>
                    <column name="vv3">inout, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="v0">s_axi_control, register, , name=v0 offset=0x10 range=32</column>
                    <column name="v1">s_axi_control, register, , name=v1 offset=0x18 range=32</column>
                    <column name="vv2">m_axi_gmem2, interface, , </column>
                    <column name="vv2">s_axi_control, register, offset, name=vv2_1 offset=0x20 range=32</column>
                    <column name="vv2">s_axi_control, register, offset, name=vv2_2 offset=0x24 range=32</column>
                    <column name="vv3">m_axi_gmem3, interface, , </column>
                    <column name="vv3">s_axi_control, register, offset, name=vv3_1 offset=0x2c range=32</column>
                    <column name="vv3">s_axi_control, register, offset, name=vv3_2 offset=0x30 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem2">read, 3120, 512, VITIS_LOOP_54_1, output.cpp:54:20</column>
                    <column name="m_axi_gmem2">write, 3120, 512, VITIS_LOOP_1248_11, output.cpp:1248:23</column>
                    <column name="m_axi_gmem3">read, 3600, 512, VITIS_LOOP_64_4, output.cpp:64:20</column>
                    <column name="m_axi_gmem3">write, 3600, 512, VITIS_LOOP_1259_14, output.cpp:1259:23</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem2">vv2, output.cpp:56:21, read, Widen Fail, , VITIS_LOOP_55_2, output.cpp:55:22, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem2">vv2, output.cpp:56:21, read, Inferred, 3120, VITIS_LOOP_54_1, output.cpp:54:20, , </column>
                    <column name="m_axi_gmem2">vv2, output.cpp:1255:28, write, Widen Fail, , VITIS_LOOP_1249_12, output.cpp:1249:25, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem2">vv2, output.cpp:1255:28, write, Inferred, 3120, VITIS_LOOP_1248_11, output.cpp:1248:23, , </column>
                    <column name="m_axi_gmem3">vv3, output.cpp:66:21, read, Widen Fail, , VITIS_LOOP_65_5, output.cpp:65:22, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem3">vv3, output.cpp:66:21, read, Inferred, 3600, VITIS_LOOP_64_4, output.cpp:64:20, , </column>
                    <column name="m_axi_gmem3">vv3, output.cpp:1266:28, write, Widen Fail, , VITIS_LOOP_1260_15, output.cpp:1260:25, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem3">vv3, output.cpp:1266:28, write, Inferred, 3600, VITIS_LOOP_1259_14, output.cpp:1259:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="aggregate" location="output.cpp:36" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="variable = vv2"/>
        <Pragma type="interface" location="output.cpp:37" status="invalid" parentFunction="kernel_nlp" variable="v0" isDirective="0" options="m_axi port=v0 offset=slave bundle=gmem0">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="output.cpp:38" status="invalid" parentFunction="kernel_nlp" variable="v1" isDirective="0" options="m_axi port=v1 offset=slave bundle=gmem1">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="output.cpp:39" status="valid" parentFunction="kernel_nlp" variable="vv2" isDirective="0" options="m_axi port=vv2 offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="output.cpp:40" status="valid" parentFunction="kernel_nlp" variable="vv3" isDirective="0" options="m_axi port=vv3 offset=slave bundle=gmem3"/>
        <Pragma type="interface" location="output.cpp:42" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = v0 bundle = control"/>
        <Pragma type="interface" location="output.cpp:43" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = v1 bundle = control"/>
        <Pragma type="interface" location="output.cpp:44" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = vv2 bundle = control"/>
        <Pragma type="interface" location="output.cpp:45" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = vv3 bundle = control"/>
        <Pragma type="interface" location="output.cpp:48" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="array_partition" location="output.cpp:75" status="valid" parentFunction="kernel_nlp" variable="v2" isDirective="0" options="variable=v2 cyclic factor=3 dim=1"/>
        <Pragma type="array_partition" location="output.cpp:76" status="valid" parentFunction="kernel_nlp" variable="v2" isDirective="0" options="variable=v2 cyclic factor=10 dim=2"/>
        <Pragma type="resource" location="output.cpp:77" status="warning" parentFunction="kernel_nlp" variable="v2" isDirective="0" options="variable=v2 core=ram_t2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="output.cpp:79" status="valid" parentFunction="kernel_nlp" variable="v3" isDirective="0" options="variable=v3 cyclic factor=15 dim=2"/>
        <Pragma type="resource" location="output.cpp:80" status="warning" parentFunction="kernel_nlp" variable="v3" isDirective="0" options="variable=v3 core=ram_t2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="output.cpp:84" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="output.cpp:163" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="II=14"/>
    </PragmaReport>
</profile>

