
*** Running vivado
    with args -log imageProcessTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imageProcessTop.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source imageProcessTop.tcl -notrace
Command: synth_design -top imageProcessTop -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 351.363 ; gain = 100.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imageProcessTop' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v:23]
INFO: [Synth 8-638] synthesizing module 'imageControl' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_BUFFER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lineBuffer' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'lineBuffer' (1#1) [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'imageControl' (2#1) [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v:23]
INFO: [Synth 8-638] synthesizing module 'conv1' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:23]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[8] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[7] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[6] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[5] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[3] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[2] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[1] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-6014] Unused sequential element multData3_reg[0] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[8]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[7]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[6]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[5]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[4]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[3]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[2]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[1]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'curved_data_reg[0]' and it is trimmed from '16' to '8' bits. [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:124]
INFO: [Synth 8-256] done synthesizing module 'conv1' (3#1) [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:23]
INFO: [Synth 8-638] synthesizing module 'outputBuffer' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/.Xil/Vivado-4508-DESKTOP-RE08DTS/realtime/outputBuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'outputBuffer' (4#1) [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/.Xil/Vivado-4508-DESKTOP-RE08DTS/realtime/outputBuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imageProcessTop' (5#1) [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageProcessTop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 403.086 ; gain = 152.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 403.086 ; gain = 152.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/.Xil/Vivado-4508-DESKTOP-RE08DTS/dcp1/outputBuffer_in_context.xdc] for cell 'OB'
Finished Parsing XDC File [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/.Xil/Vivado-4508-DESKTOP-RE08DTS/dcp1/outputBuffer_in_context.xdc] for cell 'OB'
Parsing XDC File [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 759.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 759.375 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 759.375 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for OB. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 759.375 ; gain = 508.434
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wrPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:44]
WARNING: [Synth 8-6014] Unused sequential element rdPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:50]
INFO: [Synth 8-4471] merging register 'rdState_reg' into 'rd_line_buffer_reg' [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v:71]
WARNING: [Synth 8-6014] Unused sequential element rdState_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/imageControl.v:60]
INFO: [Synth 8-5546] ROM "rdState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[8] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[7] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[6] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[5] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[4] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[3] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[2] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[1] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
WARNING: [Synth 8-6014] Unused sequential element i_pixel_data_light_s1_threshold_reg[0] was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/conv1.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 759.375 ; gain = 508.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 18    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 79    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lineBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
Module imageControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 79    
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "IC/rdState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element IC/lB0/rdPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:50]
WARNING: [Synth 8-6014] Unused sequential element IC/lB0/wrPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:44]
WARNING: [Synth 8-6014] Unused sequential element IC/lB1/rdPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:50]
WARNING: [Synth 8-6014] Unused sequential element IC/lB1/wrPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:44]
WARNING: [Synth 8-6014] Unused sequential element IC/lB2/rdPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:50]
WARNING: [Synth 8-6014] Unused sequential element IC/lB2/wrPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:44]
WARNING: [Synth 8-6014] Unused sequential element IC/lB3/rdPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:50]
WARNING: [Synth 8-6014] Unused sequential element IC/lB3/wrPntr_reg was removed.  [D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sources_1/new/lineBuffer.v:44]
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[8][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[8][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[5][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[5][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[6][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[6][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[7][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[7][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[0][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[0][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[1][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[1][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[2][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[2][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[3][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[3][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[4][0]' (FD) to 'conv1/i_pixel_data_light_s2_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'conv1/i_pixel_data_light_s1_threshold_reg[4][1]' (FD) to 'conv1/i_pixel_data_light_s2_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'conv1/compared_data_reg[7][8]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[0]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[1]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[2]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[3]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[4]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[5]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/dodge_data_s1_reg[6]' (FD) to 'conv1/dodge_data_s1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\dodge_data_s1_reg[7] )
WARNING: [Synth 8-3332] Sequential element (compared_data_reg[8][11]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (compared_data_reg[8][10]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (compared_data_reg[8][9]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (compared_data_reg[8][8]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (dodge_data_s1_reg[7]) is unused and will be removed from module conv1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 759.375 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------+-----------+----------------------+--------------------------------+
|Module Name     | RTL Object      | Inference | Size (Depth x Width) | Primitives                     | 
+----------------+-----------------+-----------+----------------------+--------------------------------+
|imageProcessTop | IC/lB3/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB0/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB1/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB2/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
+----------------+-----------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 785.059 ; gain = 534.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 790.277 ; gain = 539.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+-----------------+-----------+----------------------+--------------------------------+
|Module Name     | RTL Object      | Inference | Size (Depth x Width) | Primitives                     | 
+----------------+-----------------+-----------+----------------------+--------------------------------+
|imageProcessTop | IC/lB3/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB0/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB1/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
|imageProcessTop | IC/lB2/line_reg | Implied   | 2 K x 8              | RAM64X1D x 180  RAM64M x 180   | 
+----------------+-----------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB3/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB3/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB3/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB3/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB3/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB3/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB1/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB1/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB1/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB1/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB1/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB1/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB0/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB0/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB0/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB0/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB0/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB0/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB2/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB2/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB2/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB2/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB2/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB2/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB3/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB3/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB3/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[9]' (FDRE) to 'IC/lB3/rdPntr_reg[9]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[10]' (FDRE) to 'IC/lB3/rdPntr_reg[10]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB1/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB1/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB1/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[9]' (FDRE) to 'IC/lB1/rdPntr_reg[9]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[10]' (FDRE) to 'IC/lB1/rdPntr_reg[10]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB0/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB0/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB0/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[9]' (FDRE) to 'IC/lB0/rdPntr_reg[9]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[10]' (FDRE) to 'IC/lB0/rdPntr_reg[10]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB2/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB2/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB2/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[9]' (FDRE) to 'IC/lB2/rdPntr_reg[9]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[10]' (FDRE) to 'IC/lB2/rdPntr_reg[10]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|imageProcessTop | conv1/multData1_s5_reg[7]        | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|imageProcessTop | conv1/lonely_data_reg[2][7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|imageProcessTop | conv1/o_convolved_data_valid_reg | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |outputBuffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |outputBuffer |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |   281|
|4     |LUT1         |   347|
|5     |LUT2         |   490|
|6     |LUT3         |   917|
|7     |LUT4         |   284|
|8     |LUT5         |   657|
|9     |LUT6         |  1029|
|10    |MUXF7        |   224|
|11    |MUXF8        |    64|
|12    |RAM64M       |   720|
|13    |RAM64X1D     |   720|
|14    |SRL16E       |    17|
|15    |FDRE         |   793|
|16    |FDSE         |    80|
|17    |IBUF         |    12|
|18    |OBUF         |    11|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  6660|
|2     |  IC     |imageControl |  4101|
|3     |    lB0  |lineBuffer   |  1014|
|4     |    lB1  |lineBuffer_0 |  1013|
|5     |    lB2  |lineBuffer_1 |   945|
|6     |    lB3  |lineBuffer_2 |  1014|
|7     |  conv1  |conv1        |  1558|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 921.211 ; gain = 313.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 921.211 ; gain = 670.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1440 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 720 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 720 instances

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 921.211 ; gain = 681.801
INFO: [Common 17-1381] The checkpoint 'D:/GitCode/Sketch_IP_1080p/ImageProcessing.runs/synth_1/imageProcessTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imageProcessTop_utilization_synth.rpt -pb imageProcessTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 921.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 14 20:37:46 2021...
