{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651493947476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651493947476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:19:07 2022 " "Processing started: Mon May 02 08:19:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651493947476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493947476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493947476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651493947976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651493947976 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic Lab8.v(38) " "Verilog HDL Declaration warning at Lab8.v(38): \"logic\" is SystemVerilog-2005 keyword" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8 " "Found entity 1: Lab8" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcid.v 1 1 " "Found 1 design units, including 1 entities, in source file pcid.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCID " "Found entity 1: PCID" {  } { { "PCID.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(24) " "Verilog HDL warning at ROM.v(24): extended using \"x\" or \"z\"" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8_testbench " "Found entity 1: Lab8_testbench" {  } { { "Lab8_testbench.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer.v(53) " "Verilog HDL warning at Multiplexer.v(53): extended using \"x\" or \"z\"" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(34) " "Verilog HDL warning at immGen.v(34): extended using \"x\" or \"z\"" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493957482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearAll Lab8.v(32) " "Verilog HDL Implicit Net warning at Lab8.v(32): created implicit net for \"clearAll\"" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab8 " "Elaborating entity \"Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651493957528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCID PCID:instructions " "Elaborating entity \"PCID\" for hierarchy \"PCID:instructions\"" {  } { { "Lab8.v" "instructions" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter PCID:instructions\|ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"PCID:instructions\|ProgramCounter:PC\"" {  } { { "PCID.v" "PC" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM PCID:instructions\|ROM:instructionMemory " "Elaborating entity \"ROM\" for hierarchy \"PCID:instructions\|ROM:instructionMemory\"" {  } { { "PCID.v" "instructionMemory" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ROM.v(13) " "Verilog HDL Case Statement warning at ROM.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(13) " "Verilog HDL Case Statement warning at ROM.v(13): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ROM.v(11) " "Verilog HDL Always Construct warning at ROM.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ROM.v(24) " "Inferred latch for \"out\[0\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ROM.v(24) " "Inferred latch for \"out\[1\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ROM.v(24) " "Inferred latch for \"out\[2\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ROM.v(24) " "Inferred latch for \"out\[3\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ROM.v(24) " "Inferred latch for \"out\[4\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ROM.v(24) " "Inferred latch for \"out\[5\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ROM.v(24) " "Inferred latch for \"out\[6\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ROM.v(24) " "Inferred latch for \"out\[7\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ROM.v(24) " "Inferred latch for \"out\[8\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ROM.v(24) " "Inferred latch for \"out\[9\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ROM.v(24) " "Inferred latch for \"out\[10\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ROM.v(24) " "Inferred latch for \"out\[11\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ROM.v(24) " "Inferred latch for \"out\[12\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ROM.v(24) " "Inferred latch for \"out\[13\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ROM.v(24) " "Inferred latch for \"out\[14\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ROM.v(24) " "Inferred latch for \"out\[15\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ROM.v(24) " "Inferred latch for \"out\[16\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ROM.v(24) " "Inferred latch for \"out\[17\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ROM.v(24) " "Inferred latch for \"out\[18\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ROM.v(24) " "Inferred latch for \"out\[19\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ROM.v(24) " "Inferred latch for \"out\[20\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ROM.v(24) " "Inferred latch for \"out\[21\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ROM.v(24) " "Inferred latch for \"out\[22\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ROM.v(24) " "Inferred latch for \"out\[23\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ROM.v(24) " "Inferred latch for \"out\[24\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ROM.v(24) " "Inferred latch for \"out\[25\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ROM.v(24) " "Inferred latch for \"out\[26\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ROM.v(24) " "Inferred latch for \"out\[27\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ROM.v(24) " "Inferred latch for \"out\[28\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ROM.v(24) " "Inferred latch for \"out\[29\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ROM.v(24) " "Inferred latch for \"out\[30\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ROM.v(24) " "Inferred latch for \"out\[31\]\" at ROM.v(24)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493957544 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder PCID:instructions\|InstructionDecoder:id " "Elaborating entity \"InstructionDecoder\" for hierarchy \"PCID:instructions\|InstructionDecoder:id\"" {  } { { "PCID.v" "id" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PCID:instructions\|ALU:fourAdder " "Elaborating entity \"ALU\" for hierarchy \"PCID:instructions\|ALU:fourAdder\"" {  } { { "PCID.v" "fourAdder" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux PCID:instructions\|Mux:PCmux " "Elaborating entity \"Mux\" for hierarchy \"PCID:instructions\|Mux:PCmux\"" {  } { { "PCID.v" "PCmux" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:registers " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:registers\"" {  } { { "Lab8.v" "registers" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder RegisterFile:registers\|Decoder:u1 " "Elaborating entity \"Decoder\" for hierarchy \"RegisterFile:registers\|Decoder:u1\"" {  } { { "RegisterFile.v" "u1" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer RegisterFile:registers\|Multiplexer:u2 " "Elaborating entity \"Multiplexer\" for hierarchy \"RegisterFile:registers\|Multiplexer:u2\"" {  } { { "RegisterFile.v" "u2" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:registers\|Register:r1 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:registers\|Register:r1\"" {  } { { "RegisterFile.v" "r1" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:imm " "Elaborating entity \"immGen\" for hierarchy \"immGen:imm\"" {  } { { "Lab8.v" "imm" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory\"" {  } { { "Lab8.v" "memory" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493957575 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[4\] " "Converted tri-state buffer \"immGen:imm\|immOut\[4\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[3\] " "Converted tri-state buffer \"immGen:imm\|immOut\[3\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[2\] " "Converted tri-state buffer \"immGen:imm\|immOut\[2\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[1\] " "Converted tri-state buffer \"immGen:imm\|immOut\[1\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[0\] " "Converted tri-state buffer \"immGen:imm\|immOut\[0\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[5\] " "Converted tri-state buffer \"immGen:imm\|immOut\[5\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[6\] " "Converted tri-state buffer \"immGen:imm\|immOut\[6\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[7\] " "Converted tri-state buffer \"immGen:imm\|immOut\[7\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[8\] " "Converted tri-state buffer \"immGen:imm\|immOut\[8\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[9\] " "Converted tri-state buffer \"immGen:imm\|immOut\[9\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[10\] " "Converted tri-state buffer \"immGen:imm\|immOut\[10\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[12\] " "Converted tri-state buffer \"immGen:imm\|immOut\[12\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[13\] " "Converted tri-state buffer \"immGen:imm\|immOut\[13\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[14\] " "Converted tri-state buffer \"immGen:imm\|immOut\[14\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[15\] " "Converted tri-state buffer \"immGen:imm\|immOut\[15\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[16\] " "Converted tri-state buffer \"immGen:imm\|immOut\[16\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[17\] " "Converted tri-state buffer \"immGen:imm\|immOut\[17\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[18\] " "Converted tri-state buffer \"immGen:imm\|immOut\[18\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[19\] " "Converted tri-state buffer \"immGen:imm\|immOut\[19\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[20\] " "Converted tri-state buffer \"immGen:imm\|immOut\[20\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[21\] " "Converted tri-state buffer \"immGen:imm\|immOut\[21\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[22\] " "Converted tri-state buffer \"immGen:imm\|immOut\[22\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[23\] " "Converted tri-state buffer \"immGen:imm\|immOut\[23\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[24\] " "Converted tri-state buffer \"immGen:imm\|immOut\[24\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[25\] " "Converted tri-state buffer \"immGen:imm\|immOut\[25\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[26\] " "Converted tri-state buffer \"immGen:imm\|immOut\[26\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[27\] " "Converted tri-state buffer \"immGen:imm\|immOut\[27\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[28\] " "Converted tri-state buffer \"immGen:imm\|immOut\[28\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[29\] " "Converted tri-state buffer \"immGen:imm\|immOut\[29\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[30\] " "Converted tri-state buffer \"immGen:imm\|immOut\[30\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[31\] " "Converted tri-state buffer \"immGen:imm\|immOut\[31\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651493957982 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651493957982 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:memory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:memory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651493958701 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651493958701 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651493958701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:memory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493958749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"RAM:memory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651493958749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651493958749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm71 " "Found entity 1: altsyncram_mm71" {  } { { "db/altsyncram_mm71.tdf" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/db/altsyncram_mm71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651493958797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493958797 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651493959138 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[0\] instr\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[0\]\" to the node \"instr\[0\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[1\] instr\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[1\]\" to the node \"instr\[1\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[4\] instr\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[4\]\" to the node \"instr\[4\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[5\] instr\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[5\]\" to the node \"instr\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[13\] instr\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[13\]\" to the node \"instr\[13\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[7\] instr\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"instr\[7\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[8\] instr\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"instr\[8\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[9\] instr\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"instr\[9\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[15\] instr\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"instr\[15\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[16\] instr\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"instr\[16\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[17\] instr\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"instr\[17\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[20\] instr\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"instr\[20\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[21\] instr\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"instr\[21\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[22\] instr\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"instr\[22\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1651493959204 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[10\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[11\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[18\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[19\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[23\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[24\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[25\] Mux:op2Mux\|out\[5\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the node \"Mux:op2Mux\|out\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[26\] Mux:op2Mux\|out\[5\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the node \"Mux:op2Mux\|out\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[27\] Mux:op2Mux\|out\[6\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the node \"Mux:op2Mux\|out\[6\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[28\] Mux:op2Mux\|out\[7\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the node \"Mux:op2Mux\|out\[7\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[29\] Mux:op2Mux\|out\[8\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the node \"Mux:op2Mux\|out\[8\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[30\] Mux:op2Mux\|out\[9\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the node \"Mux:op2Mux\|out\[9\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[31\] immGen:imm\|Mux11 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the node \"immGen:imm\|Mux11\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651493959204 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1651493959204 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "immGen:imm\|immOut\[11\] Mux:op2Mux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"immGen:imm\|immOut\[11\]\" to the node \"Mux:op2Mux\|out\[11\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[7\] RegisterFile:registers\|Decoder:u1\|out\[31\] " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\[31\]\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[8\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[9\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[15\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[16\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[17\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[20\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[21\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[22\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[0\] Mux:op2Mux\|out\[0\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[0\]\" to the node \"Mux:op2Mux\|out\[0\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[0\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[0\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[1\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[1\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[31\] Mux:op2Mux\|out\[31\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[31\]\" to the node \"Mux:op2Mux\|out\[31\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[31\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[31\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[30\] Mux:op2Mux\|out\[30\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[30\]\" to the node \"Mux:op2Mux\|out\[30\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[30\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[30\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[29\] Mux:op2Mux\|out\[29\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[29\]\" to the node \"Mux:op2Mux\|out\[29\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[29\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[29\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[28\] Mux:op2Mux\|out\[28\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[28\]\" to the node \"Mux:op2Mux\|out\[28\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[28\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[28\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[27\] Mux:op2Mux\|out\[27\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[27\]\" to the node \"Mux:op2Mux\|out\[27\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[27\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[27\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[26\] Mux:op2Mux\|out\[26\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[26\]\" to the node \"Mux:op2Mux\|out\[26\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[26\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[26\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[25\] Mux:op2Mux\|out\[25\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[25\]\" to the node \"Mux:op2Mux\|out\[25\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[25\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[25\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[24\] Mux:op2Mux\|out\[24\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[24\]\" to the node \"Mux:op2Mux\|out\[24\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[24\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[24\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[23\] Mux:op2Mux\|out\[23\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[23\]\" to the node \"Mux:op2Mux\|out\[23\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[23\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[23\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[22\] Mux:op2Mux\|out\[22\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[22\]\" to the node \"Mux:op2Mux\|out\[22\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[22\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[22\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[21\] Mux:op2Mux\|out\[21\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[21\]\" to the node \"Mux:op2Mux\|out\[21\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[21\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[21\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[20\] Mux:op2Mux\|out\[20\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[20\]\" to the node \"Mux:op2Mux\|out\[20\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[20\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[20\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[19\] Mux:op2Mux\|out\[19\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[19\]\" to the node \"Mux:op2Mux\|out\[19\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[19\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[19\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[18\] Mux:op2Mux\|out\[18\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[18\]\" to the node \"Mux:op2Mux\|out\[18\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[18\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[18\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[17\] Mux:op2Mux\|out\[17\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[17\]\" to the node \"Mux:op2Mux\|out\[17\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[17\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[17\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[16\] Mux:op2Mux\|out\[16\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[16\]\" to the node \"Mux:op2Mux\|out\[16\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[16\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[16\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[15\] Mux:op2Mux\|out\[15\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[15\]\" to the node \"Mux:op2Mux\|out\[15\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[15\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[15\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[14\] Mux:op2Mux\|out\[14\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[14\]\" to the node \"Mux:op2Mux\|out\[14\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[14\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[14\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[13\] Mux:op2Mux\|out\[13\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[13\]\" to the node \"Mux:op2Mux\|out\[13\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[13\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[13\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[12\] Mux:op2Mux\|out\[12\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[12\]\" to the node \"Mux:op2Mux\|out\[12\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[12\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[12\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[11\] Mux:op2Mux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[11\]\" to the node \"Mux:op2Mux\|out\[11\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[11\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[11\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[10\] Mux:op2Mux\|out\[10\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[10\]\" to the node \"Mux:op2Mux\|out\[10\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[10\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[10\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[9\] Mux:op2Mux\|out\[9\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[9\]\" to the node \"Mux:op2Mux\|out\[9\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[9\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[9\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[8\] Mux:op2Mux\|out\[8\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[8\]\" to the node \"Mux:op2Mux\|out\[8\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[8\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[8\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[7\] Mux:op2Mux\|out\[7\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[7\]\" to the node \"Mux:op2Mux\|out\[7\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[7\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[7\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[6\] Mux:op2Mux\|out\[6\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[6\]\" to the node \"Mux:op2Mux\|out\[6\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[6\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[6\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[5\] Mux:op2Mux\|out\[5\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[5\]\" to the node \"Mux:op2Mux\|out\[5\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[5\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[5\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[4\] Mux:op2Mux\|out\[4\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[4\]\" to the node \"Mux:op2Mux\|out\[4\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[4\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[4\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[3\] Mux:op2Mux\|out\[3\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[3\]\" to the node \"Mux:op2Mux\|out\[3\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[3\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[3\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[2\] Mux:op2Mux\|out\[2\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[2\]\" to the node \"Mux:op2Mux\|out\[2\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[2\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[2\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[1\] Mux:op2Mux\|out\[1\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[1\]\" to the node \"Mux:op2Mux\|out\[1\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651493959204 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651493959204 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[2\] instr\[2\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[2\]\" to the output pin \"instr\[2\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[3\] instr\[3\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[3\]\" to the output pin \"instr\[3\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[6\] instr\[6\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[6\]\" to the output pin \"instr\[6\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[12\] instr\[12\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[12\]\" to the output pin \"instr\[12\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[14\] instr\[14\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[14\]\" to the output pin \"instr\[14\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[10\] instr\[10\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the output pin \"instr\[10\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[11\] instr\[11\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the output pin \"instr\[11\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[18\] instr\[18\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the output pin \"instr\[18\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[19\] instr\[19\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the output pin \"instr\[19\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[23\] instr\[23\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the output pin \"instr\[23\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[24\] instr\[24\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the output pin \"instr\[24\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[25\] instr\[25\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the output pin \"instr\[25\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[26\] instr\[26\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the output pin \"instr\[26\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[27\] instr\[27\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the output pin \"instr\[27\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[28\] instr\[28\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the output pin \"instr\[28\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[29\] instr\[29\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the output pin \"instr\[29\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[30\] instr\[30\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the output pin \"instr\[30\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[31\] instr\[31\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the output pin \"instr\[31\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651493959204 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1651493959204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[4\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[5\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[7\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[8\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[9\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[13\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[15\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[16\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[17\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[20\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[21\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[22\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651493959216 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651493959216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] VCC " "Pin \"instr\[0\]\" is stuck at VCC" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] VCC " "Pin \"instr\[1\]\" is stuck at VCC" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[2\] GND " "Pin \"instr\[2\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[3\] GND " "Pin \"instr\[3\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[6\] GND " "Pin \"instr\[6\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[10\] GND " "Pin \"instr\[10\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[11\] GND " "Pin \"instr\[11\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[12\] GND " "Pin \"instr\[12\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[14\] GND " "Pin \"instr\[14\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[18\] GND " "Pin \"instr\[18\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[19\] GND " "Pin \"instr\[19\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[23\] GND " "Pin \"instr\[23\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[24\] GND " "Pin \"instr\[24\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[25\] GND " "Pin \"instr\[25\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[26\] GND " "Pin \"instr\[26\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[27\] GND " "Pin \"instr\[27\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[28\] GND " "Pin \"instr\[28\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[29\] GND " "Pin \"instr\[29\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[30\] GND " "Pin \"instr\[30\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[31\] GND " "Pin \"instr\[31\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651493959438 "|Lab8|instr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651493959438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651493959544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "193 " "193 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651493961263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493961325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651493961513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651493961513 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651493961654 "|Lab8|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651493961654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1214 " "Implemented 1214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651493961654 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651493961654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651493961654 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651493961654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651493961654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651493961700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:19:21 2022 " "Processing ended: Mon May 02 08:19:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651493961700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651493961700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651493961700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651493961700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651493963138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651493963138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:19:22 2022 " "Processing started: Mon May 02 08:19:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651493963138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651493963138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651493963138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651493963232 ""}
{ "Info" "0" "" "Project  = Lab8" {  } {  } 0 0 "Project  = Lab8" 0 0 "Fitter" 0 0 1651493963232 ""}
{ "Info" "0" "" "Revision = Lab8" {  } {  } 0 0 "Revision = Lab8" 0 0 "Fitter" 0 0 1651493963232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651493963341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651493963357 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab8 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651493963373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651493963420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651493963420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651493963669 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651493963669 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651493963795 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651493963810 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651493963810 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651493963919 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "207 207 " "No exact pin location assignment(s) for 207 pins of 207 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651493964216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651493965138 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab8.sdc " "Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651493965153 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651493965153 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651493965153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651493965153 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651493965153 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[5\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[5\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[6\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[6\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[7\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[7\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[8\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[8\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[9\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[9\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[11\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[11\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[12\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[12\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[13\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[13\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[14\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[14\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCID:instructions\|ProgramCounter:PC\|out\[15\] " "Destination node PCID:instructions\|ProgramCounter:PC\|out\[15\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651493965232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651493965232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651493965232 ""}  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651493965232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCID:instructions\|ROM:instructionMemory\|WideNor0  " "Automatically promoted node PCID:instructions\|ROM:instructionMemory\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651493965232 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651493965232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651493965904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651493965919 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651493965919 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "206 unused 2.5V 12 194 0 " "Number of I/O pins in group: 206 (unused VREF, 2.5V VCCIO, 12 input, 194 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651493965919 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651493965919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651493965919 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651493965919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651493965919 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651493965919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651493966373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651493966373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651493968075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651493968294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651493968326 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651493996826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651493996826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651493997982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651494000060 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651494000060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651494003592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651494003592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651494003608 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651494003828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651494003842 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1651494003842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651494004857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651494004857 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1651494004857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651494005842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651494006997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651494007717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5661 " "Peak virtual memory: 5661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651494008264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:20:08 2022 " "Processing ended: Mon May 02 08:20:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651494008264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651494008264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651494008264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651494008264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651494009421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651494009421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:20:09 2022 " "Processing started: Mon May 02 08:20:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651494009421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651494009421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651494009421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651494009765 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651494011546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651494011702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651494012577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:20:12 2022 " "Processing ended: Mon May 02 08:20:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651494012577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651494012577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651494012577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651494012577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651494013249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651494013859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651494013859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:20:13 2022 " "Processing started: Mon May 02 08:20:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651494013859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651494013859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab8 -c Lab8 " "Command: quartus_sta Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651494013859 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651494013953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651494014186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651494014186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014234 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651494014515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab8.sdc " "Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651494014546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCID:instructions\|ProgramCounter:PC\|out\[10\] PCID:instructions\|ProgramCounter:PC\|out\[10\] " "create_clock -period 1.000 -name PCID:instructions\|ProgramCounter:PC\|out\[10\] PCID:instructions\|ProgramCounter:PC\|out\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651494014546 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651494014546 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651494014546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651494014562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651494014562 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651494014562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651494014562 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651494014577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651494014577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.556 " "Worst-case setup slack is -11.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.556           -2445.205 clk  " "  -11.556           -2445.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.033             -65.562 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "   -6.033             -65.562 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.479 " "Worst-case hold slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 clk  " "    0.479               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    1.334               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494014608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494014608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -326.504 clk  " "   -3.000            -326.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    0.381               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494014624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494014624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651494014655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651494014686 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1651494014686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651494015827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651494015921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651494015936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.313 " "Worst-case setup slack is -10.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.313           -2180.673 clk  " "  -10.313           -2180.673 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.519             -60.006 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "   -5.519             -60.006 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494015936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.496 " "Worst-case hold slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clk  " "    0.496               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    1.278               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494015952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494015952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494015968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -325.568 clk  " "   -3.000            -325.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    0.422               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494015968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494015968 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651494015999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651494016157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651494016171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.270 " "Worst-case setup slack is -5.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.270           -1111.239 clk  " "   -5.270           -1111.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433             -25.897 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "   -2.433             -25.897 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494016171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 clk  " "   -0.009              -0.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    0.426               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494016186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494016186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651494016186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -273.301 clk  " "   -3.000            -273.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\]  " "    0.301               0.000 PCID:instructions\|ProgramCounter:PC\|out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651494016202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651494016202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651494017734 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651494017781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651494017906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:20:17 2022 " "Processing ended: Mon May 02 08:20:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651494017906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651494017906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651494017906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651494017906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651494019048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651494019048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:20:18 2022 " "Processing started: Mon May 02 08:20:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651494019048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651494019048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651494019048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651494019515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab8.vo C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/simulation/modelsim/ simulation " "Generated file Lab8.vo in folder \"C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651494019718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651494019765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:20:19 2022 " "Processing ended: Mon May 02 08:20:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651494019765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651494019765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651494019765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651494019765 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus Prime Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651494020421 ""}
