Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24fe9cc9cdfc4d22890a0e730883e6fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_counter_async_0toF_behav xil_defaultlib.main_counter_async_0toF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.divisor_clock [divisor_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.ff_jk [ff_jk_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_7S_0toF [bcd_7s_0tof_default]
Compiling architecture behavioral of entity xil_defaultlib.main_counter_async_0tof
Built simulation snapshot main_counter_async_0toF_behav
