verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../int_test_platform_v4.gen/sources_1/bd/int_design/ipshared/ec67/hdl" --include "../../../../int_test_platform_v4.gen/sources_1/bd/int_design/ipshared/2fd3/hdl" \
"../../../bd/int_design/ip/int_design_zynq_ultra_ps_e_0_0/sim/int_design_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/int_design/ip/int_design_xlconcat_0_0/sim/int_design_xlconcat_0_0.v" \
"../../../bd/int_design/ip/int_design_xlslice_0_0/sim/int_design_xlslice_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
