git clone --depth 1 --no-tags https://github.com/chgiff/cpe439_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159452380
git clone --depth 1 --no-tags https://github.com/cpu2018-1/fpu3rd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159600302
git clone --depth 1 --no-tags https://github.com/ComputerArchitecture2018/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159483167
git clone --depth 1 --no-tags https://github.com/HarryLegendary/mic12_decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162226571
git clone --depth 1 --no-tags https://github.com/nicky1214/CompStruc1D_Game_Skyfall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160704422
git clone --depth 1 --no-tags https://github.com/begetablebboy/50002_1D_Gam1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160709079
git clone --depth 1 --no-tags https://github.com/Robin-Parmentier/RISE-Lab-FPGA-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161671871
git clone --depth 1 --no-tags https://github.com/PedroNC18/Projeto-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161479750
git clone --depth 1 --no-tags https://github.com/chej9527/test_repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159855063
git clone --depth 1 --no-tags https://github.com/ImArcangel/Driver7Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161567084
git clone --depth 1 --no-tags https://github.com/ninojoey/225-Lab-08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160780878
git clone --depth 1 --no-tags https://github.com/zxmk-II/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160807280
git clone --depth 1 --no-tags https://github.com/quinor/fpga_scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160977655
git clone --depth 1 --no-tags https://github.com/zidaneandmessi/openrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162008070
git clone --depth 1 --no-tags https://github.com/365460/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162012408
git clone --depth 1 --no-tags https://github.com/dimitriSchreiber/fpgaRobot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159096530
git clone --depth 1 --no-tags https://github.com/Seasonalsky/dodgergame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160713831
git clone --depth 1 --no-tags https://github.com/liuqun/verilog_code_tips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160797796
git clone --depth 1 --no-tags https://github.com/hazooree/Simple-1-D-Convolution-in-Hardware-Interfacing-and-Processing-Overview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161469531
git clone --depth 1 --no-tags https://github.com/dengyanuoapp/Ise601.3phrase.motoro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160278910
git clone --depth 1 --no-tags https://github.com/vgego/dsi-shield.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161356276
git clone --depth 1 --no-tags https://github.com/louchenyao/vending_machine-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160527612
git clone --depth 1 --no-tags https://github.com/Ahmed-Abdalla2020/8255.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160195620
git clone --depth 1 --no-tags https://github.com/kmrounsefell/Block-Stacking-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160401154
git clone --depth 1 --no-tags https://github.com/jentnerk/ma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160371380
git clone --depth 1 --no-tags https://github.com/Lucy-Rukstales/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159552684
git clone --depth 1 --no-tags https://github.com/chagd/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160042790
git clone --depth 1 --no-tags https://github.com/mimocha/verilog-snippet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160017776
git clone --depth 1 --no-tags https://github.com/ReimuYk/FPGA-PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161026957
git clone --depth 1 --no-tags https://github.com/zhaoyewei/4BitsSafeBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160923968
git clone --depth 1 --no-tags https://github.com/EL-SHREIF/PPI-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161090759
git clone --depth 1 --no-tags https://github.com/vatanks/compArchLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161093606
git clone --depth 1 --no-tags https://github.com/ken-matsui/quartus-DE0-seg7dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159566160
git clone --depth 1 --no-tags https://github.com/Marcodt21/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158148309
git clone --depth 1 --no-tags https://github.com/henrytran0711/Elevator_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158513303
git clone --depth 1 --no-tags https://github.com/omarahmad293/PPI_G1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159024926
git clone --depth 1 --no-tags https://github.com/YananSunn/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158937995
git clone --depth 1 --no-tags https://github.com/ayushyadav99/DM-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158588880
git clone --depth 1 --no-tags https://github.com/frexcuadillera/cpe412lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158845725
git clone --depth 1 --no-tags https://github.com/parknawon/KNU2016113323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158702501
git clone --depth 1 --no-tags https://github.com/ZhouHunt/hellow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158701093
git clone --depth 1 --no-tags https://github.com/Randyzhang98/MIPS_Simple_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159358013
git clone --depth 1 --no-tags https://github.com/Louis-Zhu/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159368378
git clone --depth 1 --no-tags https://github.com/ismailelbadawy/intel8254-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162334792
git clone --depth 1 --no-tags https://github.com/dmdang/ECE-270-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162372988
git clone --depth 1 --no-tags https://github.com/ecegulsaha/CoffieMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161914863
git clone --depth 1 --no-tags https://github.com/choven1/HDL-Proj-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157790560
git clone --depth 1 --no-tags https://github.com/yuviiii/258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157631329
git clone --depth 1 --no-tags https://github.com/HANSAWOOL/matiz_saul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157673442
git clone --depth 1 --no-tags https://github.com/rish-av/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157785832
git clone --depth 1 --no-tags https://github.com/96smallqing/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157944914
git clone --depth 1 --no-tags https://github.com/Verdvana/Qsys_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157977751
git clone --depth 1 --no-tags https://github.com/marwan-nabil/pipeline_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158258637
git clone --depth 1 --no-tags https://github.com/zhuzelei/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159341419
git clone --depth 1 --no-tags https://github.com/advait-l/MIPS-Non-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159307179
git clone --depth 1 --no-tags https://github.com/tienhoangtringhia/TKHTNNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159585773
git clone --depth 1 --no-tags https://github.com/NeutrinoLiu/the_snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159940346
git clone --depth 1 --no-tags https://github.com/ricardoswang/stopwatch_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162393503
git clone --depth 1 --no-tags https://github.com/mwkmwkmwk/bestial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160959793
git clone --depth 1 --no-tags https://github.com/chuhoratio/MIPS32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160583030
git clone --depth 1 --no-tags https://github.com/LuDorado/BIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160516176
git clone --depth 1 --no-tags https://github.com/rahulsurti97/pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160301572
git clone --depth 1 --no-tags https://github.com/WeiZhouX/ADC-data-spectrum-analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160480161
git clone --depth 1 --no-tags https://github.com/kevinsteve17/Proyecto2Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160699110
git clone --depth 1 --no-tags https://github.com/Mokashaa/PPI855.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162301450
git clone --depth 1 --no-tags https://github.com/rpshredow/FPGA-Raspberry-Image-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158986332
git clone --depth 1 --no-tags https://github.com/MarcusVLMA/embedded_control_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158107521
git clone --depth 1 --no-tags https://github.com/wysvince/369-Lab-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158289851
git clone --depth 1 --no-tags https://github.com/ecrockett/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157761784
git clone --depth 1 --no-tags https://github.com/revolt3245/brainfuck_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157696705
git clone --depth 1 --no-tags https://github.com/Johnny-Herbert/ProjetoSD-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161517951
git clone --depth 1 --no-tags https://github.com/jslee98/RISCVSimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161525478
git clone --depth 1 --no-tags https://github.com/Marukohe/voice_coder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161104551
git clone --depth 1 --no-tags https://github.com/maunns/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161373596
git clone --depth 1 --no-tags https://github.com/zhijuyingfeng/MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161316267
git clone --depth 1 --no-tags https://github.com/zackertypical/pipeline_cpu_50instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161416649
git clone --depth 1 --no-tags https://github.com/MathewTG/BasicVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160908586
git clone --depth 1 --no-tags https://github.com/sparklaowang/FPGAassignment6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157814955
git clone --depth 1 --no-tags https://github.com/MorrisOmbiro/MIPS_Pipeline_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158004267
git clone --depth 1 --no-tags https://github.com/niujeffrey/csc258project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158035900
git clone --depth 1 --no-tags https://github.com/NavjotBansal/Comp_Arch_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157697425
git clone --depth 1 --no-tags https://github.com/desaiharsh/18742-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159700428
git clone --depth 1 --no-tags https://github.com/mimbele/ARM-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160222726
git clone --depth 1 --no-tags https://github.com/alexforencich/verilog-pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164569208
git clone --depth 1 --no-tags https://github.com/nandland/nandland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162818173
git clone --depth 1 --no-tags https://github.com/Trinkle23897/mips32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164218252
git clone --depth 1 --no-tags https://github.com/davidthings/tinyfpga_bx_usbserial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166556094
git clone --depth 1 --no-tags https://github.com/liuqdev/8-bits-RISC-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166614783
git clone --depth 1 --no-tags https://github.com/icebreaker-fpga/icebreaker-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163508085
git clone --depth 1 --no-tags https://github.com/neelkshah/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162672365
git clone --depth 1 --no-tags https://github.com/esa-tu-darmstadt/tapasco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165844818
git clone --depth 1 --no-tags https://github.com/OpenTimer/Parser-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164126589
git clone --depth 1 --no-tags https://github.com/ehw-fit/evoapproxlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162571337
git clone --depth 1 --no-tags https://github.com/jzkmath/MIDI-Stepper-Synth-V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164482394
git clone --depth 1 --no-tags https://github.com/thunderclap-io/thunderclap-fpga-arria10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163895643
git clone --depth 1 --no-tags https://github.com/Arlet/cpld-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163670715
git clone --depth 1 --no-tags https://github.com/qrp73/ali_trx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165663914
git clone --depth 1 --no-tags https://github.com/chrisneuf/Deep-Neural-Network-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165968719
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PDP1_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162642967
