<?xml version="1.0" encoding="utf-8"?>
<eda_tool_info>
	<tool_category name="eda_design_synthesis">
		<default_user_settings>
			<setting name="launch_tool" type="bool" value="false" />
			<setting name="data_format" type="data_format" value="" />
			<setting name="vcc_name" type="string" value="VCC" />
			<setting name="gnd_name" type="string" value="GND" />
			<setting name="lmf_file" type="string" value="" />
			<setting name="use_lmf" type="bool" value="false" />
			<setting name="show_lmf_mappings_msgs" type="bool" value="false" />
			<setting name="valid_formats" type="int" value="1" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically to synthesize the current design" />
		</default_control_settings>
		<tools>
			<tool name="None">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Blast FPGA">
				<tool_name_with_format value="Blast FPGA" enum="1" />
				<aliases>
				</aliases>
				<supported_families>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="VQM" />
					<setting name="vcc_name" type="string" value="VDD" />
					<setting name="lmf_file" type="string" value="blast.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="4" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
			<tool name="Design Compiler">
				<tool_name_with_format value="Design Compiler" enum="2" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="vcc_name" type="string" value="VDD" />
					<setting name="lmf_file" type="string" value="altsyn.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="11" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
			<tool name="Design Compiler FPGA">
				<tool_name_with_format value="Design Compiler FPGA" enum="3" />
				<aliases>
				</aliases>
				<supported_families>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="vcc_name" type="string" value="VDD" />
					<setting name="lmf_file" type="string" value="dc_fpga.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="5" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
			<tool name="DK Design Suite">
				<tool_name_with_format value="DK Design Suite" enum="4" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="lmf_file" type="string" value="agility.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
			<tool name="FPGA Compiler II">
				<tool_name_with_format value="FPGA Compiler II" enum="5" />
				<aliases>
				</aliases>
				<supported_families>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="vcc_name" type="string" value="VDD" />
					<setting name="lmf_file" type="string" value="fpga_exp.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="LeonardoSpectrum">
				<tool_name_with_format value="LeonardoSpectrum" enum="6" />
				<aliases>
					<alias name="LS" />
					<alias name="LeonardoSpectrum" />
					<alias name="Leonardo Spectrum" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="lmf_file" type="string" value="mentor.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Precision Synthesis">
				<tool_name_with_format value="Precision Synthesis" enum="7" />
				<aliases>
					<alias name="Precision" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="lmf_file" type="string" value="mentor.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Synplify">
				<tool_name_with_format value="Synplify" enum="8" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="VQM" />
					<setting name="lmf_file" type="string" value="synplcty.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="5" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Synplify Pro">
				<tool_name_with_format value="Synplify Pro" enum="9" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="VQM" />
					<setting name="lmf_file" type="string" value="synplcty.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="5" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="ViewDraw">
				<tool_name_with_format value="ViewDraw" enum="10" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="vcc_name" type="string" value="VDD" />
					<setting name="lmf_file" type="string" value="vwl_bas.lmf" />
					<setting name="use_lmf" type="bool" value="true" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
			<tool name="Custom">
				<tool_name_with_format value="Custom" enum="11" />
				<aliases>
					<alias name="CUSTOM EDIF" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="data_format" type="data_format" value="EDIF" />
					<setting name="use_lmf" type="bool" value="true" />
					<setting name="valid_formats" type="int" value="31" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="synthesis" />
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_simulation">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
			<setting name="launch_tool" type="bool" value="false" />
			<setting name="test_bench_name" type="string" value="" />
			<setting name="simulation_run_script" type="string" value="" />
			<setting name="simulation_setup_script" type="string" value="" />
			<setting name="truncate_hpath" type="bool" value="false" />
			<setting name="design_hierarchy" type="bool" value="false" />
			<setting name="functional_netlist" type="bool" value="false" />
			<setting name="device_control_ports" type="bool" value="false" />
			<setting name="flatten_busses" type="bool" value="false" />
			<setting name="map_illegal" type="bool" value="false" />
			<setting name="enable_glitch_filtering" type="bool" value="false" />
			<setting name="advanced_user_options" type="acf_enum" value="off" />
			<setting name="timescale" type="string" value="" />
			<setting name="output_nodes_for_power" type="acf_enum" value="off" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="checkbox_text" type="string" value="Run Gate Level Simulation automatically after compilation" />
			<setting name="glitch_filtering_supported" type="bool" value="false" />
			<setting name="vcd_generation_supported" type="bool" value="false" />
		</default_control_settings>
		<tools>
			<tool name="None" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Active-HDL" netlist_format="Verilog">
				<tool_name_with_format value="Active-HDL (Verilog)" enum="2" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/activehdl" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Active-HDL" netlist_format="VHDL">
				<tool_name_with_format value="Active-HDL (VHDL)" enum="1" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/activehdl" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Riviera-PRO" netlist_format="Verilog">
				<tool_name_with_format value="Riviera-PRO (Verilog)" enum="15" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/rivierapro" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Riviera-PRO" netlist_format="VHDL">
				<tool_name_with_format value="Riviera-PRO (VHDL)" enum="16" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/rivierapro" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="ModelSim" netlist_format="Verilog">
				<tool_name_with_format value="ModelSim (Verilog)" enum="4" />
				<aliases>
					<alias name="ModelSim (Verilog HDL output from Quartus II)" />
					<alias name="MS_V" />
					<alias name="ModelSim_V" />
					<alias name="ModelSim (Verilog)" />
					<alias name="ModelSim (Verilog HDL output from Quartus)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/modelsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="ModelSim" netlist_format="VHDL">
				<tool_name_with_format value="ModelSim (VHDL)" enum="3" />
				<aliases>
					<alias name="ModelSim (VHDL output from Quartus II)" />
					<alias name="MS_VHDL" />
					<alias name="ModelSim_VHDL" />
					<alias name="ModelSim (VHDL)" />
					<alias name="ModelSim (VHDL output from Quartus)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/modelsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="ModelSim-Altera" netlist_format="VHDL">
				<tool_name_with_format value="ModelSim-Altera (VHDL)" enum="5" />
				<aliases>
					<alias name="ModelSim-Altera (VHDL output from Quartus II)" />
					<alias name="MS_OEM_VHDL" />
					<alias name="ModelSim_OEM_VHDL" />
					<alias name="ModelSim OEM (VHDL)" />
					<alias name="ModelSim OEM (VHDL output from Quartus)" />
					<alias name="ModelSim OEM (VHDL output from Quartus II)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/modelsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="ModelSim-Altera" netlist_format="Verilog">
				<tool_name_with_format value="ModelSim-Altera (Verilog)" enum="6" />
				<aliases>
					<alias name="MS_OEM_V" />
					<alias name="ModelSim-Altera (Verilog HDL output from Quartus II)" />
					<alias name="ModelSim_OEM_V" />
					<alias name="ModelSim OEM (Verilog)" />
					<alias name="ModelSim OEM (Verilog HDL output from Quartus)" />
					<alias name="ModelSim OEM (Verilog HDL output from Quartus II)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/modelsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="NCSim" netlist_format="Verilog">
				<tool_name_with_format value="NC-Verilog (Verilog)" enum="7" />
				<aliases>
					<alias name="NC-Verilog (Verilog HDL output from Quartus II)" />
					<alias name="NcSim_V" />
					<alias name="NcSim (Verilog HDL output from Quartus II)" />
					<alias name="NcSim (Verilog)" />
					<alias name="NcSim (Verilog HDL output from Quartus)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/ncsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation_no_macro" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="NCSim" netlist_format="VHDL">
				<tool_name_with_format value="NC-VHDL (VHDL)" enum="8" />
				<aliases>
					<alias name="NC-VHDL (VHDL output from Quartus II)" />
					<alias name="NcSim_VHDL" />
					<alias name="NcSim (VHDL)" />
					<alias name="NcSim (VHDL output from Quartus II)" />
					<alias name="NcSim (VHDL output from Quartus)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/ncsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation_no_macro" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="VCS" netlist_format="Verilog">
				<tool_name_with_format value="VCS" enum="9" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/vcs" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="glitch_filtering_supported" type="bool" value="true" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation_no_macro" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="vcd_generation_supported" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="VCS MX" netlist_format="Verilog">
				<tool_name_with_format value="VCS MX (Verilog)" enum="11" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/scsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation_no_macro" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
				</default_control_settings>
			</tool>
			<tool name="VCS MX" netlist_format="VHDL">
				<tool_name_with_format value="VCS MX (VHDL)" enum="10" />
				<aliases>
					<alias name="Scirocco (VHDL output from Quartus II)" />
					<alias name="ScSim_VHDL" />
					<alias name="ScSim (VHDL)" />
					<alias name="Scirocco (VHDL output from Quartus)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/scsim" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="simulation_no_macro" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
					<setting name="rtl_sim_dialog_type" type="advanced_dialog_type" value="rtl_simulation" />
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
				</default_control_settings>
			</tool>
			<tool name="Custom" netlist_format="Verilog">
				<tool_name_with_format value="Custom Verilog HDL" enum="14" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/custom" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
					<setting name="timescale" type="string" value="1 ps" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_verilog" />
				</default_control_settings>
			</tool>
			<tool name="Custom" netlist_format="VHDL">
				<tool_name_with_format value="Custom VHDL" enum="13" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="simulation/custom" />
					<setting name="advanced_user_options" type="acf_enum" value="not_used" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="simulation_vhdl" />
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_timing_analysis">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
			<setting name="launch_tool" type="bool" value="false" />
			<setting name="launch_cmdline_tool" type="bool" value="false" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="None" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="PrimeTime" netlist_format="Verilog">
				<tool_name_with_format value="PrimeTime (Verilog)" enum="2" />
				<aliases>
					<alias name="PrimeTime (Verilog HDL output from Quartus II)" />
					<alias name="PT_V" />
					<alias name="PrimeTime_V" />
					<alias name="PrimeTime (Verilog)" />
					<alias name="PrimeTime (Verilog HDL output from Quartus)" />
				</aliases>
				<supported_families>
					<family name="ACEX1K" />
					<family name="APEX20K" />
					<family name="APEX20KC" />
					<family name="APEX20KE" />
					<family name="APEX II" />
					<family name="Stratix II" />
					<family name="Stratix GX" />
					<family name="Cyclone III" />
					<family name="Cyclone II" />
					<family name="FLEX10K" />
					<family name="FLEX10KA" />
					<family name="FLEX10KB" />
					<family name="FLEX10KE" />
					<family name="FLEX6000" />
					<family name="HardCopy II" />
					<family name="MAX3000A" />
					<family name="MAX7000A" />
					<family name="MAX7000AE" />
					<family name="MAX7000B" />
					<family name="MAX7000S" />
					<family name="MAX9000" />
					<family name="Stratix II GX" />
					<family name="Arria GX" />
					<family name="Stratix III" />
					<family name="Cyclone" />
					<family name="MAX II" />
					<family name="Stratix" />
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="timing/primetime" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="timing_analysis_verilog" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="primetime" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="PrimeTime" netlist_format="VHDL">
				<tool_name_with_format value="PrimeTime (VHDL)" enum="1" />
				<aliases>
					<alias name="PT_VHDL" />
					<alias name="PrimeTime (VHDL output from Quartus II)" />
					<alias name="PrimeTime_VHDL" />
					<alias name="PrimeTime (VHDL)" />
					<alias name="PrimeTime (VHDL output from Quartus)" />
				</aliases>
				<supported_families>
					<family name="ACEX1K" />
					<family name="APEX20K" />
					<family name="APEX20KC" />
					<family name="APEX20KE" />
					<family name="APEX II" />
					<family name="Stratix II" />
					<family name="Stratix GX" />
					<family name="Cyclone III" />
					<family name="Cyclone II" />
					<family name="FLEX10K" />
					<family name="FLEX10KA" />
					<family name="FLEX10KB" />
					<family name="FLEX10KE" />
					<family name="FLEX6000" />
					<family name="HardCopy II" />
					<family name="MAX3000A" />
					<family name="MAX7000A" />
					<family name="MAX7000AE" />
					<family name="MAX7000B" />
					<family name="MAX7000S" />
					<family name="MAX9000" />
					<family name="Stratix II GX" />
					<family name="Arria GX" />
					<family name="Stratix III" />
					<family name="Cyclone" />
					<family name="MAX II" />
					<family name="Stratix" />
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="timing/primetime" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="timing_analysis_vhdl" />
					<setting name="advanced_dialog_type" type="advanced_dialog_type" value="primetime" />
					<setting name="can_launch_from_quartus" type="bool" value="true" />
				</default_control_settings>
			</tool>
			<tool name="Custom" netlist_format="Verilog">
				<tool_name_with_format value="Custom Verilog HDL" enum="4" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="timing/custom" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="timing_analysis_verilog" />
				</default_control_settings>
			</tool>
			<tool name="Custom" netlist_format="VHDL">
				<tool_name_with_format value="Custom VHDL" enum="5" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="timing/custom" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="timing_analysis_vhdl" />
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_formal_verification">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="None">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Conformal LEC">
				<tool_name_with_format value="Conformal LEC" enum="1" />
				<aliases>
					<alias name="Verplex Conformal LEC" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="fv/conformal" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Formality">
				<tool_name_with_format value="Formality" enum="2" />
				<aliases>
				</aliases>
				<supported_families>
					<family name="Stratix" />
					<family name="Cyclone" />
					<family name="Stratix GX" />
					<family name="Stratix II" />
					<family name="Cyclone II" />
					<family name="Stratix II GX" />
					<family name="HardCopy II" />
					<family name="Stratix III" />
					<family name="Cyclone III" />
					<family name="Arria GX" />
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="fv/formality" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Custom">
				<tool_name_with_format value="Custom" enum="3" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="fv/custom" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_blast_fpga">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
			<setting name="resynthesis_physical" type="acf_enum" value="off" />
			<setting name="resynthesis_effort" type="acf_enum" value="off" />
			<setting name="retiming" type="acf_enum" value="off" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically during compilation" />
		</default_control_settings>
		<tools>
			<tool name="None">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
			<setting name="resynthesis_physical" type="acf_enum" value="normal" />
			<setting name="resynthesis_effort" type="acf_enum" value="normal" />
			<setting name="retiming" type="acf_enum" value="full" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Blast FPGA">
				<tool_name_with_format value="Blast FPGA" enum="1" />
				<aliases>
					<alias name="PALACE" />
				</aliases>
				<supported_families>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="resynthesis/blast_fpga" />
			<setting name="resynthesis_physical" type="acf_enum" value="normal" />
			<setting name="resynthesis_effort" type="acf_enum" value="normal" />
			<setting name="retiming" type="acf_enum" value="full" />
				</default_user_settings>
				<default_control_settings>
					<setting name="is_hidden" type="bool" value="true" />
					<setting name="dialog_type" type="setting_dialog_type" value="resynthesis_blast_fpga" />
				</default_control_settings>
			</tool>
			<tool name="Synplify Premier">
				<tool_name_with_format value="Synplify Premier" enum="2" />
				<aliases>
					<alias name="Amplify" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="amplify" />
			<setting name="resynthesis_physical" type="acf_enum" value="normal" />
			<setting name="resynthesis_effort" type="acf_enum" value="normal" />
			<setting name="retiming" type="acf_enum" value="full" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Precision Physical">
				<tool_name_with_format value="Precision Physical" enum="3" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="resynthesis/precision" />
			<setting name="resynthesis_physical" type="acf_enum" value="normal" />
			<setting name="resynthesis_effort" type="acf_enum" value="normal" />
			<setting name="retiming" type="acf_enum" value="full" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_board_design_timing">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="Board Model" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Board Model" netlist_format="STAMP">
				<tool_name_with_format value="Stamp (Timing)" enum="5" />
				<aliases>
					<alias name="Stamp (board model)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="timing/stamp" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_board_design_symbol">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="Symbol Generation" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Symbol Generation" netlist_format="FPGA Xchange">
				<tool_name_with_format value="FPGA Xchange (Symbol)" enum="4" />
				<aliases>
					<alias name="Symbol Generation (FPGA Xchange)" />
					<alias name="fpga_xchange_board" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="symbols/fpgaxchange" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Symbol Generation" netlist_format="ViewDraw">
				<tool_name_with_format value="ViewDraw (Symbol)" enum="3" />
				<aliases>
					<alias name="ViewDraw_Board" />
					<alias name="Symbol Generation (ViewDraw)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="symbols/viewdraw" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_board_design_signal_integrity">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="Signal Integrity" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Signal Integrity" netlist_format="HSPICE">
				<tool_name_with_format value="HSPICE (Signal Integrity)" enum="1" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="board/hspice" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Signal Integrity" netlist_format="IBIS">
				<tool_name_with_format value="IBIS (Signal Integrity)" enum="2" />
				<aliases>
					<alias name="IBIS" />
					<alias name="Signal Integrity (IBIS)" />
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="board/ibis" />
				</default_user_settings>
				<default_control_settings>
					<setting name="dialog_type" type="setting_dialog_type" value="board_level" />
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
	<tool_category name="eda_board_design_boundary_scan">
		<default_user_settings>
			<setting name="output_dir" type="string" value="" />
		</default_user_settings>
		<default_control_settings>
			<setting name="dialog_type" type="setting_dialog_type" value="none" />
			<setting name="advanced_dialog_type" type="advanced_dialog_type" value="none" />
			<setting name="can_launch_from_quartus" type="bool" value="false" />
			<setting name="is_hidden" type="bool" value="false" />
			<setting name="cpt_element" type="cpt_element" value="cpt_free_element" />
			<setting name="checkbox_text" type="string" value="Run this tool automatically after compilation" />
		</default_control_settings>
		<tools>
			<tool name="Boundary Scan" netlist_format="">
				<tool_name_with_format value="None" enum="0" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
			<tool name="Boundary Scan" netlist_format="BSDL">
				<tool_name_with_format value="BSDL (Boundary Scan)" enum="6" />
				<aliases>
				</aliases>
				<supported_families>
					<all_families/>
				</supported_families>
				<default_user_settings>
					<setting name="output_dir" type="string" value="board/bsd" />
					<setting name="bsdl_file_operation" type="acf_enum" value="Pre-configuration" />
				</default_user_settings>
				<default_control_settings>
				</default_control_settings>
			</tool>
		</tools>
	</tool_category>
</eda_tool_info>
