Protel Design System Design Rule Check
PCB File : C:\Users\ACER\Desktop\Project_I\DA1_Project\DA1_Project\DA1_ver3.PcbDoc
Date     : 8/17/2023
Time     : 10:49:12 AM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad COM1-5(1630mil,3341.811mil) on Multi-Layer on Net GND
   Pad COM1-3(1630mil,3126.063mil) on Multi-Layer on Net NetCOM1_3
   Pad COM1-2(1630mil,3018.189mil) on Multi-Layer on Net NetCOM1_2

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=40mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (1905mil,3605mil) on Top Overlay And Pad C10-1(1855mil,3605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (1905mil,3605mil) on Top Overlay And Pad C10-2(1955mil,3605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (1910mil,3175mil) on Top Overlay And Pad C8-1(1910mil,3225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (1910mil,3175mil) on Top Overlay And Pad C8-2(1910mil,3125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (1910mil,3395mil) on Top Overlay And Pad C7-1(1910mil,3445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (1910mil,3395mil) on Top Overlay And Pad C7-2(1910mil,3345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (1915mil,2580mil) on Top Overlay And Pad C15-1(1965mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (1915mil,2580mil) on Top Overlay And Pad C15-2(1865mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (1915mil,2810mil) on Top Overlay And Pad C9-1(1865mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (1915mil,2810mil) on Top Overlay And Pad C9-2(1965mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (2000mil,4305mil) on Top Overlay And Pad C1-1(2050mil,4305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (2000mil,4305mil) on Top Overlay And Pad C1-2(1950mil,4305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2169mil,3530mil) on Top Overlay And Pad VR1-1(2200mil,3475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2500mil,4655mil) on Top Overlay And Pad C3-1(2515mil,4670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2500mil,4685mil) on Top Overlay And Pad C3-1(2515mil,4670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2610mil,2615mil) on Top Overlay And Pad C6-2(2625mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2630mil,2124mil) on Top Overlay And Pad VR2-1(2685mil,2155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2630mil,4655mil) on Top Overlay And Pad C3-2(2615mil,4670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (2630mil,4685mil) on Top Overlay And Pad C3-2(2615mil,4670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (2640mil,2615mil) on Top Overlay And Pad C6-2(2625mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2650.828mil,3445mil) on Top Overlay And Pad SW1-1(2750mil,3445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2650.828mil,3445mil) on Top Overlay And Pad SW1-2(2550mil,3445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2715mil,2485mil) on Top Overlay And Pad C5-1(2730mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2715mil,2615mil) on Top Overlay And Pad C5-2(2730mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2745mil,2485mil) on Top Overlay And Pad C5-1(2730mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (2745mil,2615mil) on Top Overlay And Pad C5-2(2730mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (2905mil,3395mil) on Top Overlay And Pad C11-1(2905mil,3345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (2905mil,3395mil) on Top Overlay And Pad C11-2(2905mil,3445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2980mil,2725mil) on Top Overlay And Pad C13-1(2995mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2980mil,2855mil) on Top Overlay And Pad C13-2(2995mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (2980mil,3045mil) on Top Overlay And Pad C12-1(2995mil,3030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3010mil,2725mil) on Top Overlay And Pad C13-1(2995mil,2740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (3010mil,2855mil) on Top Overlay And Pad C13-2(2995mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (3010mil,3045mil) on Top Overlay And Pad C12-1(2995mil,3030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(1855mil,3605mil) on Multi-Layer And Text "C7" (1821mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.698mil < 10mil) Between Pad C10-2(1955mil,3605mil) on Multi-Layer And Text "C7" (1821mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C12-1(2995mil,3030mil) on Top Layer And Track (2960mil,2915mil)(2960mil,3045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C12-1(2995mil,3030mil) on Top Layer And Track (2980mil,3065mil)(3010mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C12-1(2995mil,3030mil) on Top Layer And Track (3030mil,2915mil)(3030mil,3045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(2995mil,2740mil) on Top Layer And Track (2960mil,2725mil)(2960mil,2855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(2995mil,2740mil) on Top Layer And Track (2980mil,2705mil)(3010mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(2995mil,2740mil) on Top Layer And Track (3030mil,2725mil)(3030mil,2855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(2995mil,2840mil) on Top Layer And Track (2960mil,2725mil)(2960mil,2855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(2995mil,2840mil) on Top Layer And Track (2980mil,2875mil)(2995mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(2995mil,2840mil) on Top Layer And Track (2995mil,2875mil)(3010mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(2995mil,2840mil) on Top Layer And Track (3030mil,2725mil)(3030mil,2855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.344mil < 10mil) Between Pad C2-1(1815mil,4460mil) on Multi-Layer And Text "+" (1820mil,4427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(2515mil,4670mil) on Top Layer And Text "R7" (2498mil,4640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(2515mil,4670mil) on Top Layer And Track (2480mil,4655mil)(2480mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(2515mil,4670mil) on Top Layer And Track (2500mil,4635mil)(2630mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(2515mil,4670mil) on Top Layer And Track (2500mil,4705mil)(2630mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(2615mil,4670mil) on Top Layer And Text "R7" (2498mil,4640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(2615mil,4670mil) on Top Layer And Track (2500mil,4635mil)(2630mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(2615mil,4670mil) on Top Layer And Track (2500mil,4705mil)(2630mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(2615mil,4670mil) on Top Layer And Track (2650mil,4655mil)(2650mil,4670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(2615mil,4670mil) on Top Layer And Track (2650mil,4670mil)(2650mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(2730mil,2500mil) on Top Layer And Text "VR2" (2590mil,2471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-1(2730mil,2500mil) on Top Layer And Track (2695mil,2485mil)(2695mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-1(2730mil,2500mil) on Top Layer And Track (2715mil,2465mil)(2745mil,2465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-1(2730mil,2500mil) on Top Layer And Track (2765mil,2485mil)(2765mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-2(2730mil,2600mil) on Top Layer And Track (2695mil,2485mil)(2695mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-2(2730mil,2600mil) on Top Layer And Track (2715mil,2635mil)(2730mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-2(2730mil,2600mil) on Top Layer And Track (2730mil,2635mil)(2745mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C5-2(2730mil,2600mil) on Top Layer And Track (2765mil,2485mil)(2765mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(2625mil,2600mil) on Top Layer And Track (2590mil,2485mil)(2590mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(2625mil,2600mil) on Top Layer And Track (2610mil,2635mil)(2625mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(2625mil,2600mil) on Top Layer And Track (2625mil,2635mil)(2640mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(2625mil,2600mil) on Top Layer And Track (2660mil,2485mil)(2660mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(1910mil,3345mil) on Multi-Layer And Text "C8" (1821mil,3304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C9-1(1865mil,2810mil) on Multi-Layer And Text "C15" (1826mil,2709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.573mil < 10mil) Between Pad C9-2(1965mil,2810mil) on Multi-Layer And Text "C15" (1826mil,2709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-1(1720mil,4690mil) on Top Layer And Text "C2" (1671mil,4594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad DIO1-1(1720mil,4690mil) on Top Layer And Track (1665mil,4635mil)(1665mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(1720mil,4690mil) on Top Layer And Track (1665mil,4635mil)(1747.756mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(1720mil,4690mil) on Top Layer And Track (1665mil,4745mil)(1747.756mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Text "R4" (1934mil,4602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Track (1842.244mil,4635mil)(1920mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Track (1842.244mil,4745mil)(1920mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Track (1920mil,4635mil)(1930mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Track (1920mil,4745mil)(1930mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad DIO1-2(1880mil,4690mil) on Top Layer And Track (1930mil,4645mil)(1930mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad IC1-1(2825mil,4660mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-10(2825mil,3760mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-11(3125mil,3760mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-12(3125mil,3860mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-13(3125mil,3960mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-14(3125mil,4060mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-15(3125mil,4160mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-16(3125mil,4260mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-17(3125mil,4360mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-18(3125mil,4460mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-19(3125mil,4560mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-2(2825mil,4560mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-20(3125mil,4660mil) on Multi-Layer And Track (3175mil,3710mil)(3175mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-3(2825mil,4460mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-4(2825mil,4360mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-5(2825mil,4260mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-7(2825mil,4060mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-8(2825mil,3960mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-9(2825mil,3860mil) on Multi-Layer And Track (2775mil,3710mil)(2775mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC2-1(2110mil,3265mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-10(2410mil,2665mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-11(2410mil,2765mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-12(2410mil,2865mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-13(2410mil,2965mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-14(2410mil,3065mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-15(2410mil,3165mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-16(2410mil,3265mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-3(2110mil,3065mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-4(2110mil,2965mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-5(2110mil,2865mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-6(2110mil,2765mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-7(2110mil,2665mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-8(2110mil,2565mil) on Multi-Layer And Track (2060mil,2515mil)(2060mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-9(2410mil,2565mil) on Multi-Layer And Track (2460mil,2515mil)(2460mil,3314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC3-1(3335mil,4665mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-10(3335mil,3765mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-11(3335mil,3665mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-12(3335mil,3565mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-13(3335mil,3465mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-14(3335mil,3365mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-15(3335mil,3265mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-16(3335mil,3165mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-17(3335mil,3065mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-18(3335mil,2965mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-19(3335mil,2865mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-2(3335mil,4565mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-20(3335mil,2765mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-21(3935mil,2765mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-22(3935mil,2865mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-23(3935mil,2965mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-24(3935mil,3065mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-25(3935mil,3165mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-26(3935mil,3265mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-27(3935mil,3365mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-28(3935mil,3465mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-29(3935mil,3565mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-3(3335mil,4465mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-30(3935mil,3665mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-31(3935mil,3765mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-32(3935mil,3865mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-33(3935mil,3965mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-34(3935mil,4065mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-35(3935mil,4165mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-36(3935mil,4265mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-37(3935mil,4365mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-38(3935mil,4465mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-4(3335mil,4365mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-40(3935mil,4665mil) on Multi-Layer And Track (3985mil,2715mil)(3985mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-5(3335mil,4265mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-6(3335mil,4165mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-7(3335mil,4065mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-8(3335mil,3965mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-9(3335mil,3865mil) on Multi-Layer And Track (3285mil,2715mil)(3285mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(2039mil,4695mil) on Multi-Layer And Text "R4" (1934mil,4602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(2039mil,4695mil) on Multi-Layer And Text "R9" (2028mil,4602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(2039mil,4695mil) on Multi-Layer And Track (1989mil,4645mil)(2289mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(2039mil,4695mil) on Multi-Layer And Track (1989mil,4745mil)(2289mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(2039mil,4695mil) on Multi-Layer And Track (2084mil,4645mil)(2084mil,4744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-2(2140mil,4695mil) on Multi-Layer And Text "R10" (2122mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-2(2140mil,4695mil) on Multi-Layer And Text "R9" (2028mil,4602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-2(2140mil,4695mil) on Multi-Layer And Track (1989mil,4645mil)(2289mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-2(2140mil,4695mil) on Multi-Layer And Track (1989mil,4745mil)(2289mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(2238mil,4695mil) on Multi-Layer And Text "R10" (2122mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(2238mil,4695mil) on Multi-Layer And Track (1989mil,4645mil)(2289mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(2238mil,4695mil) on Multi-Layer And Track (1989mil,4745mil)(2289mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-1(1565mil,4575mil) on Multi-Layer And Track (1560mil,4395mil)(1560mil,4725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-3(1465mil,4375mil) on Multi-Layer And Track (1015mil,4395mil)(1560mil,4395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-2(2680mil,2860mil) on Multi-Layer And Text "LED1" (2531mil,2767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-2(2680mil,2860mil) on Multi-Layer And Text "R11" (2702mil,2766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2110mil,3870mil) on Top Layer And Track (1966.299mil,3844.409mil)(2070.63mil,3844.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2110mil,3870mil) on Top Layer And Track (2149.37mil,3844.409mil)(2253.701mil,3844.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(2110mil,4106.22mil) on Top Layer And Track (1966.299mil,4131.811mil)(2070.63mil,4131.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(2110mil,4106.22mil) on Top Layer And Track (2149.37mil,4131.811mil)(2253.701mil,4131.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(2640mil,2700mil) on Top Layer And Text "C6" (2595mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2640mil,2700mil) on Top Layer And Track (2550mil,2665mil)(2640mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2640mil,2700mil) on Top Layer And Track (2550mil,2735mil)(2640mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2640mil,2700mil) on Top Layer And Track (2640mil,2665mil)(2640mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2640mil,2700mil) on Top Layer And Track (2640mil,2730mil)(2640mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2550mil,2700mil) on Top Layer And Track (2550mil,2665mil)(2550mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2550mil,2700mil) on Top Layer And Track (2550mil,2665mil)(2640mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2550mil,2700mil) on Top Layer And Track (2550mil,2730mil)(2550mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2550mil,2700mil) on Top Layer And Track (2550mil,2735mil)(2640mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(2635mil,3150mil) on Top Layer And Text "JP1" (2540mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2635mil,3150mil) on Top Layer And Track (2545mil,3115mil)(2635mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2635mil,3150mil) on Top Layer And Track (2545mil,3185mil)(2635mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2635mil,3150mil) on Top Layer And Track (2635mil,3115mil)(2635mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2635mil,3150mil) on Top Layer And Track (2635mil,3180mil)(2635mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(2545mil,3150mil) on Top Layer And Text "JP1" (2540mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2545mil,3150mil) on Top Layer And Track (2545mil,3115mil)(2545mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2545mil,3150mil) on Top Layer And Track (2545mil,3115mil)(2635mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2545mil,3150mil) on Top Layer And Track (2545mil,3180mil)(2545mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2545mil,3150mil) on Top Layer And Track (2545mil,3185mil)(2635mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Text "R3" (2122mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Track (2115mil,4511mil)(2115mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Track (2115mil,4511mil)(2255mil,4511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Track (2115mil,4578mil)(2255mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Track (2167.998mil,4520mil)(2201.998mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2139.998mil,4545mil) on Top Layer And Track (2167.998mil,4570mil)(2201.998mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Text "R3" (2122mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Track (2115mil,4511mil)(2255mil,4511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Track (2115mil,4578mil)(2255mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Track (2167.998mil,4520mil)(2201.998mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Track (2167.998mil,4570mil)(2201.998mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(2229.998mil,4545mil) on Top Layer And Track (2255mil,4511mil)(2255mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Text "R2" (2288mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Track (2362mil,4610mil)(2362mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Track (2362mil,4610mil)(2429mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Track (2370mil,4662.998mil)(2370mil,4696.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Track (2420mil,4662.998mil)(2420mil,4696.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2395mil,4634.998mil) on Top Layer And Track (2429mil,4610mil)(2429mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Text "C5" (2700mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.346mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Text "C6" (2595mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Track (2695mil,2666mil)(2695mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Track (2695mil,2666mil)(2835mil,2666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Track (2695mil,2733mil)(2835mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Track (2747.998mil,2675mil)(2781.998mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2719.998mil,2700mil) on Top Layer And Track (2747.998mil,2725mil)(2781.998mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Text "C5" (2700mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Track (2695mil,2666mil)(2835mil,2666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Track (2695mil,2733mil)(2835mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Track (2747.998mil,2675mil)(2781.998mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Track (2747.998mil,2725mil)(2781.998mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2809.998mil,2700mil) on Top Layer And Track (2835mil,2666mil)(2835mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2395mil,4724.998mil) on Top Layer And Track (2362mil,4610mil)(2362mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(2395mil,4724.998mil) on Top Layer And Track (2362mil,4750mil)(2429mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2395mil,4724.998mil) on Top Layer And Track (2370mil,4662.998mil)(2370mil,4696.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2395mil,4724.998mil) on Top Layer And Track (2420mil,4662.998mil)(2420mil,4696.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2395mil,4724.998mil) on Top Layer And Track (2429mil,4610mil)(2429mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(2719.998mil,3150mil) on Top Layer And Track (2695mil,3116mil)(2695mil,3183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(2719.998mil,3150mil) on Top Layer And Track (2695mil,3116mil)(2835mil,3116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(2719.998mil,3150mil) on Top Layer And Track (2695mil,3183mil)(2835mil,3183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(2719.998mil,3150mil) on Top Layer And Track (2747.998mil,3125mil)(2781.998mil,3125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(2719.998mil,3150mil) on Top Layer And Track (2747.998mil,3175mil)(2781.998mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(2809.998mil,3150mil) on Top Layer And Track (2695mil,3116mil)(2835mil,3116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(2809.998mil,3150mil) on Top Layer And Track (2695mil,3183mil)(2835mil,3183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(2809.998mil,3150mil) on Top Layer And Track (2747.998mil,3125mil)(2781.998mil,3125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(2809.998mil,3150mil) on Top Layer And Track (2747.998mil,3175mil)(2781.998mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(2809.998mil,3150mil) on Top Layer And Track (2835mil,3116mil)(2835mil,3183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(1610mil,2130mil) on Top Layer And Track (1494.998mil,2097mil)(1634.998mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(1610mil,2130mil) on Top Layer And Track (1494.998mil,2164mil)(1634.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(1610mil,2130mil) on Top Layer And Track (1548mil,2105mil)(1582mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(1610mil,2130mil) on Top Layer And Track (1548mil,2155mil)(1582mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(1610mil,2130mil) on Top Layer And Track (1634.998mil,2097mil)(1634.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(1425mil,2130mil) on Top Layer And Track (1309.998mil,2097mil)(1449.998mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(1425mil,2130mil) on Top Layer And Track (1309.998mil,2164mil)(1449.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(1425mil,2130mil) on Top Layer And Track (1363mil,2105mil)(1397mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(1425mil,2130mil) on Top Layer And Track (1363mil,2155mil)(1397mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(1425mil,2130mil) on Top Layer And Track (1449.998mil,2097mil)(1449.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Track (1309.998mil,2097mil)(1309.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Track (1309.998mil,2097mil)(1449.998mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Track (1309.998mil,2164mil)(1449.998mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Track (1363mil,2105mil)(1397mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(1335mil,2130mil) on Top Layer And Track (1363mil,2155mil)(1397mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.813mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Text "R14" (1317mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Track (1310mil,2186mil)(1310mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Track (1310mil,2186mil)(1450mil,2186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Track (1310mil,2253mil)(1450mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Track (1362.998mil,2195mil)(1396.998mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1334.998mil,2220mil) on Top Layer And Track (1362.998mil,2245mil)(1396.998mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Text "R14" (1317mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Track (1310mil,2186mil)(1450mil,2186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Track (1310mil,2253mil)(1450mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Track (1362.998mil,2195mil)(1396.998mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Track (1362.998mil,2245mil)(1396.998mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(1424.998mil,2220mil) on Top Layer And Track (1450mil,2186mil)(1450mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Text "R13" (1502mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Track (1495.002mil,2186mil)(1495.002mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Track (1495.002mil,2186mil)(1635.002mil,2186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Track (1495.002mil,2253mil)(1635.002mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Track (1548mil,2195mil)(1582mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(1520mil,2220mil) on Top Layer And Track (1548mil,2245mil)(1582mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Text "R13" (1502mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Track (1495.002mil,2186mil)(1635.002mil,2186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Track (1495.002mil,2253mil)(1635.002mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Track (1548mil,2195mil)(1582mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Track (1548mil,2245mil)(1582mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(1610mil,2220mil) on Top Layer And Track (1635.002mil,2186mil)(1635.002mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2384.998mil,2385mil) on Top Layer And Track (2360mil,2351mil)(2500mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2384.998mil,2385mil) on Top Layer And Track (2412.998mil,2360mil)(2446.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2474.998mil,2385mil) on Top Layer And Track (2360mil,2351mil)(2500mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2474.998mil,2385mil) on Top Layer And Track (2360mil,2418mil)(2500mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2474.998mil,2385mil) on Top Layer And Track (2412.998mil,2360mil)(2446.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2474.998mil,2385mil) on Top Layer And Track (2412.998mil,2410mil)(2446.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2474.998mil,2385mil) on Top Layer And Track (2500mil,2351mil)(2500mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(1610mil,2394.998mil) on Top Layer And Track (1577mil,2280mil)(1577mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(1610mil,2394.998mil) on Top Layer And Track (1577mil,2420mil)(1644mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(1610mil,2394.998mil) on Top Layer And Track (1585mil,2332.998mil)(1585mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(1610mil,2394.998mil) on Top Layer And Track (1635mil,2332.998mil)(1635mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(1610mil,2394.998mil) on Top Layer And Track (1644mil,2280mil)(1644mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Text "R16" (1503mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Track (1487mil,2280mil)(1487mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Track (1487mil,2280mil)(1554mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Track (1495mil,2332.998mil)(1495mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Track (1545mil,2332.998mil)(1545mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(1520mil,2304.998mil) on Top Layer And Track (1554mil,2280mil)(1554mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(1520mil,2394.998mil) on Top Layer And Track (1487mil,2280mil)(1487mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(1520mil,2394.998mil) on Top Layer And Track (1487mil,2420mil)(1554mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1520mil,2394.998mil) on Top Layer And Track (1495mil,2332.998mil)(1495mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1520mil,2394.998mil) on Top Layer And Track (1545mil,2332.998mil)(1545mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(1520mil,2394.998mil) on Top Layer And Track (1554mil,2280mil)(1554mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Text "R15" (1318mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Track (1397mil,2280mil)(1397mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Track (1397mil,2280mil)(1464mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Track (1405mil,2332.998mil)(1405mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Track (1455mil,2332.998mil)(1455mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(1430mil,2304.998mil) on Top Layer And Track (1464mil,2280mil)(1464mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(1430mil,2394.998mil) on Top Layer And Track (1397mil,2280mil)(1397mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(1430mil,2394.998mil) on Top Layer And Track (1397mil,2420mil)(1464mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(1430mil,2394.998mil) on Top Layer And Track (1405mil,2332.998mil)(1405mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(1430mil,2394.998mil) on Top Layer And Track (1455mil,2332.998mil)(1455mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(1430mil,2394.998mil) on Top Layer And Track (1464mil,2280mil)(1464mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Text "R5" (2288mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Track (2280mil,4511mil)(2280mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Track (2280mil,4511mil)(2420mil,4511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Track (2280mil,4578mil)(2420mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Track (2332.998mil,4520mil)(2366.998mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2304.998mil,4545mil) on Top Layer And Track (2332.998mil,4570mil)(2366.998mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Text "C11" (2816mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Track (2835.002mil,3501mil)(2835.002mil,3568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Track (2835.002mil,3501mil)(2975.002mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Track (2835.002mil,3568mil)(2975.002mil,3568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Track (2888mil,3510mil)(2922mil,3510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2860mil,3535mil) on Top Layer And Track (2888mil,3560mil)(2922mil,3560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Text "C11" (2816mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Track (2835.002mil,3501mil)(2975.002mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Track (2835.002mil,3568mil)(2975.002mil,3568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Track (2888mil,3510mil)(2922mil,3510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Track (2888mil,3560mil)(2922mil,3560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(2950mil,3535mil) on Top Layer And Track (2975.002mil,3501mil)(2975.002mil,3568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Text "R5" (2288mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Track (2280mil,4511mil)(2420mil,4511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Track (2280mil,4578mil)(2420mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Track (2332.998mil,4520mil)(2366.998mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Track (2332.998mil,4570mil)(2366.998mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2394.998mil,4545mil) on Top Layer And Track (2420mil,4511mil)(2420mil,4578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Text "U4" (1688mil,2353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Track (1680mil,2352mil)(1820mil,2352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Track (1680mil,2419mil)(1820mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Track (1733.002mil,2360mil)(1767.002mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Track (1733.002mil,2410mil)(1767.002mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(1795.002mil,2385mil) on Top Layer And Track (1820mil,2352mil)(1820mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Text "U4" (1688mil,2353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Track (1680mil,2352mil)(1680mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Track (1680mil,2352mil)(1820mil,2352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Track (1680mil,2419mil)(1820mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Track (1733.002mil,2360mil)(1767.002mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(1705.002mil,2385mil) on Top Layer And Track (1733.002mil,2410mil)(1767.002mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Text "R15" (1318mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Track (1307mil,2280mil)(1307mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Track (1307mil,2280mil)(1374mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Track (1315mil,2332.998mil)(1315mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Track (1365mil,2332.998mil)(1365mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(1340mil,2304.998mil) on Top Layer And Track (1374mil,2280mil)(1374mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(1340mil,2394.998mil) on Top Layer And Track (1307mil,2280mil)(1307mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(1340mil,2394.998mil) on Top Layer And Track (1307mil,2420mil)(1374mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(1340mil,2394.998mil) on Top Layer And Track (1315mil,2332.998mil)(1315mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(1340mil,2394.998mil) on Top Layer And Track (1365mil,2332.998mil)(1365mil,2366.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(1340mil,2394.998mil) on Top Layer And Track (1374mil,2280mil)(1374mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R24-1(1869.998mil,2385mil) on Top Layer And Track (1845mil,2351mil)(1845mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(1869.998mil,2385mil) on Top Layer And Track (1845mil,2351mil)(1985mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(1869.998mil,2385mil) on Top Layer And Track (1845mil,2418mil)(1985mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(1869.998mil,2385mil) on Top Layer And Track (1897.998mil,2360mil)(1931.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(1869.998mil,2385mil) on Top Layer And Track (1897.998mil,2410mil)(1931.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(1959.998mil,2385mil) on Top Layer And Track (1845mil,2351mil)(1985mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(1959.998mil,2385mil) on Top Layer And Track (1845mil,2418mil)(1985mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(1959.998mil,2385mil) on Top Layer And Track (1897.998mil,2360mil)(1931.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(1959.998mil,2385mil) on Top Layer And Track (1897.998mil,2410mil)(1931.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R24-2(1959.998mil,2385mil) on Top Layer And Track (1985mil,2351mil)(1985mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Text "JP3" (2042mil,2358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Track (2015mil,2351mil)(2015mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Track (2015mil,2351mil)(2155mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Track (2015mil,2418mil)(2155mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Track (2067.998mil,2360mil)(2101.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(2039.998mil,2385mil) on Top Layer And Track (2067.998mil,2410mil)(2101.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Text "JP3" (2042mil,2358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Track (2015mil,2351mil)(2155mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Track (2015mil,2418mil)(2155mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Track (2067.998mil,2360mil)(2101.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Track (2067.998mil,2410mil)(2101.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R25-2(2129.998mil,2385mil) on Top Layer And Track (2155mil,2351mil)(2155mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(2299.998mil,2385mil) on Top Layer And Track (2185mil,2351mil)(2325mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(2299.998mil,2385mil) on Top Layer And Track (2185mil,2418mil)(2325mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(2299.998mil,2385mil) on Top Layer And Track (2237.998mil,2360mil)(2271.998mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(2299.998mil,2385mil) on Top Layer And Track (2237.998mil,2410mil)(2271.998mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R26-2(2299.998mil,2385mil) on Top Layer And Track (2325mil,2351mil)(2325mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Text "R8" (2128mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Track (2115mil,4421mil)(2115mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Track (2115mil,4421mil)(2255mil,4421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Track (2115mil,4488mil)(2255mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Track (2167.998mil,4430mil)(2201.998mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2139.998mil,4455mil) on Top Layer And Track (2167.998mil,4480mil)(2201.998mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Text "R8" (2128mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Track (2115mil,4421mil)(2255mil,4421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Track (2115mil,4488mil)(2255mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Track (2167.998mil,4430mil)(2201.998mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Track (2167.998mil,4480mil)(2201.998mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(2229.998mil,4455mil) on Top Layer And Track (2255mil,4421mil)(2255mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Text "C1" (1911mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Track (1927mil,4430mil)(1927mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Track (1927mil,4430mil)(1994mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Track (1935mil,4482.998mil)(1935mil,4516.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Track (1985mil,4482.998mil)(1985mil,4516.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(1960mil,4454.998mil) on Top Layer And Track (1994mil,4430mil)(1994mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(1960mil,4544.998mil) on Top Layer And Track (1927mil,4430mil)(1927mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(1960mil,4544.998mil) on Top Layer And Track (1927mil,4570mil)(1994mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(1960mil,4544.998mil) on Top Layer And Track (1935mil,4482.998mil)(1935mil,4516.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(1960mil,4544.998mil) on Top Layer And Track (1985mil,4482.998mil)(1985mil,4516.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(1960mil,4544.998mil) on Top Layer And Track (1994mil,4430mil)(1994mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Text "U2" (2312mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Track (2280mil,4421mil)(2420mil,4421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Track (2280mil,4488mil)(2420mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Track (2332.998mil,4430mil)(2366.998mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Track (2332.998mil,4480mil)(2366.998mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(2394.998mil,4455mil) on Top Layer And Track (2420mil,4421mil)(2420mil,4488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(2145mil,4245mil) on Top Layer And Track (2120.002mil,4211mil)(2120.002mil,4278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(2145mil,4245mil) on Top Layer And Track (2120.002mil,4211mil)(2260.002mil,4211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(2145mil,4245mil) on Top Layer And Track (2120.002mil,4278mil)(2260.002mil,4278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2145mil,4245mil) on Top Layer And Track (2173mil,4220mil)(2207mil,4220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2145mil,4245mil) on Top Layer And Track (2173mil,4270mil)(2207mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(2235mil,4245mil) on Top Layer And Track (2120.002mil,4211mil)(2260.002mil,4211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2235mil,4245mil) on Top Layer And Track (2120.002mil,4278mil)(2260.002mil,4278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2235mil,4245mil) on Top Layer And Track (2173mil,4220mil)(2207mil,4220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2235mil,4245mil) on Top Layer And Track (2173mil,4270mil)(2207mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(2235mil,4245mil) on Top Layer And Track (2260.002mil,4211mil)(2260.002mil,4278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(2514.998mil,4575mil) on Top Layer And Track (2490mil,4541mil)(2490mil,4608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(2514.998mil,4575mil) on Top Layer And Track (2490mil,4541mil)(2630mil,4541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(2514.998mil,4575mil) on Top Layer And Track (2490mil,4608mil)(2630mil,4608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(2514.998mil,4575mil) on Top Layer And Track (2542.998mil,4550mil)(2576.998mil,4550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(2514.998mil,4575mil) on Top Layer And Track (2542.998mil,4600mil)(2576.998mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(2604.998mil,4575mil) on Top Layer And Track (2490mil,4541mil)(2630mil,4541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(2604.998mil,4575mil) on Top Layer And Track (2490mil,4608mil)(2630mil,4608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(2604.998mil,4575mil) on Top Layer And Track (2542.998mil,4550mil)(2576.998mil,4550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(2604.998mil,4575mil) on Top Layer And Track (2542.998mil,4600mil)(2576.998mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(2604.998mil,4575mil) on Top Layer And Track (2630mil,4541mil)(2630mil,4608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Text "R6" (2128mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Track (2120mil,4321mil)(2120mil,4388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Track (2120mil,4321mil)(2260mil,4321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Track (2120mil,4388mil)(2260mil,4388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Track (2172.998mil,4330mil)(2206.998mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(2144.998mil,4355mil) on Top Layer And Track (2172.998mil,4380mil)(2206.998mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Text "R6" (2128mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Track (2120mil,4321mil)(2260mil,4321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Track (2120mil,4388mil)(2260mil,4388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Track (2172.998mil,4330mil)(2206.998mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Track (2172.998mil,4380mil)(2206.998mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(2234.998mil,4355mil) on Top Layer And Track (2260mil,4321mil)(2260mil,4388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(2055mil,4545.002mil) on Top Layer And Track (2021mil,4430mil)(2021mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(2055mil,4545.002mil) on Top Layer And Track (2021mil,4570mil)(2088mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(2055mil,4545.002mil) on Top Layer And Track (2030mil,4483.002mil)(2030mil,4517.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(2055mil,4545.002mil) on Top Layer And Track (2080mil,4483.002mil)(2080mil,4517.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(2055mil,4545.002mil) on Top Layer And Track (2088mil,4430mil)(2088mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(2055mil,4455.002mil) on Top Layer And Track (2021mil,4430mil)(2021mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(2055mil,4455.002mil) on Top Layer And Track (2021mil,4430mil)(2088mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(2055mil,4455.002mil) on Top Layer And Track (2030mil,4483.002mil)(2030mil,4517.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(2055mil,4455.002mil) on Top Layer And Track (2080mil,4483.002mil)(2080mil,4517.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(2055mil,4455.002mil) on Top Layer And Track (2088mil,4430mil)(2088mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad RN1-1(4070mil,4665mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad RN1-1(4070mil,4665mil) on Multi-Layer And Track (4015mil,4625mil)(4135mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-2(4070mil,4565mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-3(4070mil,4465mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-4(4070mil,4365mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-6(4070mil,4165mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-7(4070mil,4065mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-8(4070mil,3965mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-9(4070mil,3865mil) on Multi-Layer And Track (4015mil,3810mil)(4015mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(2750mil,3445mil) on Multi-Layer And Track (2775mil,3320mil)(2775mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(2550mil,3445mil) on Multi-Layer And Track (2525mil,3320mil)(2525mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-1(2355mil,4330mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-10(2655mil,3930mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-11(2655mil,4030mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-12(2655mil,4130mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-13(2655mil,4230mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-14(2655mil,4330mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-2(2355mil,4230mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-3(2355mil,4130mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-4(2355mil,4030mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-5(2355mil,3930mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-6(2355mil,3830mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-7(2355mil,3730mil) on Multi-Layer And Track (2305mil,3680mil)(2305mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-8(2655mil,3730mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-9(2655mil,3830mil) on Multi-Layer And Track (2705mil,3680mil)(2705mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
Rule Violations :484

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2715mil,2485mil) on Top Overlay And Text "VR2" (2590mil,2471mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2745mil,2485mil) on Top Overlay And Text "VR2" (2590mil,2471mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.062mil < 10mil) Between Text "C12" (2965mil,3100mil) on Top Overlay And Text "Y1" (3064mil,3171mil) on Top Overlay Silk Text to Silk Clearance [1.062mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (1404mil,2452mil) on Top Overlay And Text "R23" (1314mil,2452mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (1404mil,2452mil) on Top Overlay And Track (1107.559mil,2496.142mil)(1757.165mil,2496.142mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.5mil < 10mil) Between Text "R8" (2128mil,4420mil) on Top Overlay And Track (2115mil,4421mil)(2115mil,4488mil) on Top Overlay Silk Text to Silk Clearance [5.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2128mil,4420mil) on Top Overlay And Track (2115mil,4421mil)(2255mil,4421mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.519mil < 10mil) Between Text "R8" (2128mil,4420mil) on Top Overlay And Track (2115mil,4488mil)(2255mil,4488mil) on Top Overlay Silk Text to Silk Clearance [0.519mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2128mil,4420mil) on Top Overlay And Track (2167.998mil,4430mil)(2201.998mil,4430mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2128mil,4420mil) on Top Overlay And Track (2167.998mil,4480mil)(2201.998mil,4480mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2590mil,2485mil)(2590mil,2615mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2610mil,2465mil)(2640mil,2465mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2660mil,2485mil)(2660mil,2615mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2695mil,2485mil)(2695mil,2615mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2715mil,2465mil)(2745mil,2465mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.052mil < 10mil) Between Text "VR2" (2590mil,2471mil) on Top Overlay And Track (2765mil,2485mil)(2765mil,2615mil) on Top Overlay Silk Text to Silk Clearance [5.052mil]
Rule Violations :16

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03