Analysis & Elaboration report for FrontPanel01
Fri Jun 18 08:22:31 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated
  6. Source assignments for FrontPanel01:fp01|IOP16:iop16
  7. Source assignments for FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|altsyncram_vf63:altsyncram1
  8. Source assignments for FrontPanel01:fp01|Debouncer32:debouncePB
  9. Parameter Settings for User Entity Instance: RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16
 11. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow
 12. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Analysis & Elaboration Settings
 15. Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow"
 16. Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16"
 17. Port Connectivity Checks: "FrontPanel01:fp01"
 18. Port Connectivity Checks: "RAM_8KB_DP:RAM_Test"
 19. In-System Memory Content Editor Settings
 20. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Jun 18 08:22:31 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FrontPanel01                                ;
; Top-level Entity Name              ; FrontPanel01_test                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom                                                                                                                                                                                                      ; IOP_ROM.vhd     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |FrontPanel01_test|RAM_8KB_DP:RAM_Test                                                                                                                                                                                                                                                 ; RAM_8KB_DP.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|IOP16:iop16        ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[11]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[10]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[9]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[8]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[0] ;
+------------------------------+-------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|altsyncram_vf63:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|Debouncer32:debouncePB  ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; o_LdStrobe~reg0    ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_termCount        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_slowClk~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_slowClk~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_pbPressed        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_pbPressed        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dly3             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dly3             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[31]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[31]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[30]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[30]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[29]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[29]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[28]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[28]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[27]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[27]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[26]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[26]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[25]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[25]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[24]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[24]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[23]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[23]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[22]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[22]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[21]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[21]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[20]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[20]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[19]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[19]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[18]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[18]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[17]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[17]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[16]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[16]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[0]~buf0  ;
+------------------------------+-------+------+--------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_70r3      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16 ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; inst_sram_size_pass ; 2048  ; Signed Integer                               ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component                 ;
+------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                 ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                   ; Untyped        ;
; WIDTH_A                            ; 16                                                                                                    ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                                    ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                                  ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                  ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                     ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                     ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                     ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                     ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                     ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                     ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                  ; Untyped        ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                     ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                     ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9u54                                                                                       ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                              ;
; Entity Instance                           ; RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                              ;
;     -- NUMWORDS_B                         ; 8192                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; FrontPanel01_test  ; FrontPanel01       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; periphrd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_fpleds[30..26]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_pbraw             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[25..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pbtoggled[30..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_8KB_DP:RAM_Test"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0              ; IORO        ; 16    ; 2048  ; Read/Write ; FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 18 08:22:04 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd
    Info (12022): Found design unit 1: RegFile8x8-RegFile8x8_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 23
    Info (12023): Found entity 1: RegFile8x8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16.vhd
    Info (12022): Found design unit 1: IOP16-IOP16_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 54
    Info (12023): Found entity 1: IOP16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 18
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd
    Info (12022): Found design unit 1: GrayCounter-GrayCounter_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 13
    Info (12023): Found entity 1: GrayCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 71
    Info (12023): Found entity 1: i2c File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file frontpanel01_test.vhd
    Info (12022): Found design unit 1: FrontPanel01_test-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 46
    Info (12023): Found entity 1: FrontPanel01_test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file frontpanel01.vhd
    Info (12022): Found design unit 1: FrontPanel01-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 49
    Info (12023): Found entity 1: FrontPanel01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file debounce32.vhd
    Info (12022): Found design unit 1: Debouncer32-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 20
    Info (12023): Found entity 1: Debouncer32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ram_8kb_dp.vhd
    Info (12022): Found design unit 1: ram_8kb_dp-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RAM_8KB_DP.vhd Line: 59
    Info (12023): Found entity 1: RAM_8KB_DP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RAM_8KB_DP.vhd Line: 43
Info (12127): Elaborating entity "FrontPanel01_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(52): object "w_PBsRaw" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(61): object "w_RAMWE_a" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(63): object "w_RAMDataOut_a" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 63
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:debounceReset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 82
Info (12128): Elaborating entity "RAM_8KB_DP" for hierarchy "RAM_8KB_DP:RAM_Test" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RAM_8KB_DP.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RAM_8KB_DP.vhd Line: 68
Info (12133): Instantiated megafunction "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RAM_8KB_DP.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70r3.tdf
    Info (12023): Found entity 1: altsyncram_70r3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_70r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70r3" for hierarchy "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FrontPanel01" for hierarchy "FrontPanel01:fp01" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01.vhd(57): object "w_periphRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 57
Info (10041): Inferred latch for "w_latchedPBs[0]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[1]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[2]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[3]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[4]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[5]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[6]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[7]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[8]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[9]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[10]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[11]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[12]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[13]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[14]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[15]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[16]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[17]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[18]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[19]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[20]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[21]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[22]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[23]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[24]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[25]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[26]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[27]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[28]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[29]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[30]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (10041): Inferred latch for "w_latchedPBs[31]" at FrontPanel01.vhd(143) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 143
Info (12128): Elaborating entity "IOP16" for hierarchy "FrontPanel01:fp01|IOP16:iop16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at IOP16.vhd(75): object "w_OP_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 75
Info (10041): Inferred latch for "w_zBit" at IOP16.vhd(219) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 219
Info (12128): Elaborating entity "GrayCounter" for hierarchy "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 106
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 57
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 60
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 63
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 66
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 69
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 72
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 75
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 78
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[8]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 81
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[9]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 84
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[10]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 87
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[11]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 90
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[12]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 93
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[13]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 96
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[14]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 99
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[15]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9u54.tdf
    Info (12023): Found entity 1: altsyncram_9u54 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9u54" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vf63.tdf
    Info (12023): Found entity 1: altsyncram_vf63 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_vf63.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vf63" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|altsyncram_vf63:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 35
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (974) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP2/FP01_LOOP2_out.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 36
Info (12133): Instantiated megafunction "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_9u54.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229935183"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_2KW_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9u54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "RegFile8x8" for hierarchy "FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd Line: 240
Info (10041): Inferred latch for "o_DataOut[0]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[1]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[2]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[3]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[4]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[5]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[6]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[7]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 48
Info (12128): Elaborating entity "i2c" for hierarchy "FrontPanel01:fp01|i2c:i2cIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 124
Info (12128): Elaborating entity "Debouncer32" for hierarchy "FrontPanel01:fp01|Debouncer32:debouncePB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 168
Info (10041): Inferred latch for "o_PinsOut[0]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[1]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[2]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[3]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[4]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[5]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[6]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[7]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[8]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[9]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[10]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[11]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[12]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[13]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[14]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[15]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[16]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[17]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[18]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[19]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[20]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[21]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[22]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[23]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[24]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[25]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[26]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[27]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[28]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[29]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[30]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[31]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/Debounce32.vhd Line: 79
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.18.08:22:23 Progress: Loading sldd3ad11c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Fri Jun 18 08:22:31 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:01:05


