#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 25 15:29:22 2025
# Process ID: 5292
# Current directory: F:/FPGA/xiaozu/chaoshengboceju
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20556 F:\FPGA\xiaozu\chaoshengboceju\chaoshengboceju.xpr
# Log file: F:/FPGA/xiaozu/chaoshengboceju/vivado.log
# Journal file: F:/FPGA/xiaozu/chaoshengboceju\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 15:32:53 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 15:32:53 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 15:33:53 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 15:36:09 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 15:36:09 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 15:37:08 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun May 25 16:02:41 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun May 25 16:03:07 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun May 25 16:05:00 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun May 25 16:05:36 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:06:26 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun May 25 16:10:03 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun May 25 16:10:33 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:11:20 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 16:13:11 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 16:13:11 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:14:34 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 16:17:44 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 16:17:44 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:18:46 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 16:24:09 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 16:24:09 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:26:00 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1

launch_runs impl_1 -jobs 10
[Sun May 25 16:31:57 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/runme.log
[Sun May 25 16:31:57 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2665.031 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2665.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2844.184 ; gain = 532.918
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports kaiguan_2 P4
set_property IOSTANDARD LVCMOS33 [get_ports [list kaiguan_2]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.078 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 10
[Sun May 25 16:34:21 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May 25 16:35:26 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 25 16:37:02 2025...
