Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 21 17:12:00 2020
| Host         : DESKTOP-SN1TKTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file transmitter_timing_summary_routed.rpt -pb transmitter_timing_summary_routed.pb -rpx transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : transmitter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_divider/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.871        0.000                      0                 4181        0.022        0.000                      0                 4181        3.204        0.000                       0                  2103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
transmitter_MMCM/inst/clk_in_sys  {0.000 41.666}       83.333          12.000          
  clk_carrier_MMCM                {0.000 3.704}        7.407           135.001         
  clkfbout_MMCM                   {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
transmitter_MMCM/inst/clk_in_sys                                                                                                                                                   16.667        0.000                       0                     1  
  clk_carrier_MMCM                      1.871        0.000                      0                 4181        0.022        0.000                      0                 4181        3.204        0.000                       0                  2099  
  clkfbout_MMCM                                                                                                                                                                    16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  transmitter_MMCM/inst/clk_in_sys
  To Clock:  transmitter_MMCM/inst/clk_in_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         transmitter_MMCM/inst/clk_in_sys
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { transmitter_MMCM/inst/clk_in_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_carrier_MMCM
  To Clock:  clk_carrier_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 0.642ns (12.171%)  route 4.633ns (87.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns = ( 4.450 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.633     2.740    signal_modulator/data_stream/reset_old
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.864 r  signal_modulator/data_stream/data[53]_i_1/O
                         net (fo=1, routed)           0.000     2.864    signal_modulator/data_stream/p_1_in[53]
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.424     4.450    signal_modulator/data_stream/clk
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[53]/C
                         clock pessimism              0.491     4.940    
                         clock uncertainty           -0.235     4.705    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.029     4.734    signal_modulator/data_stream/data_reg[53]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.642ns (12.187%)  route 4.626ns (87.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns = ( 4.450 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.626     2.732    signal_modulator/data_stream/reset_old
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.856 r  signal_modulator/data_stream/data[54]_i_1/O
                         net (fo=1, routed)           0.000     2.856    signal_modulator/data_stream/p_1_in[54]
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.424     4.450    signal_modulator/data_stream/clk
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[54]/C
                         clock pessimism              0.491     4.940    
                         clock uncertainty           -0.235     4.705    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.031     4.736    signal_modulator/data_stream/data_reg[54]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.642ns (12.166%)  route 4.635ns (87.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 4.451 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.635     2.742    signal_modulator/data_stream/reset_old
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.866 r  signal_modulator/data_stream/data[59]_i_1/O
                         net (fo=1, routed)           0.000     2.866    signal_modulator/data_stream/p_1_in[59]
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.425     4.451    signal_modulator/data_stream/clk
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[59]/C
                         clock pessimism              0.505     4.955    
                         clock uncertainty           -0.235     4.720    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.079     4.799    signal_modulator/data_stream/data_reg[59]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.642ns (12.210%)  route 4.616ns (87.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 4.451 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.616     2.723    signal_modulator/data_stream/reset_old
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.847 r  signal_modulator/data_stream/data[58]_i_1/O
                         net (fo=1, routed)           0.000     2.847    signal_modulator/data_stream/p_1_in[58]
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.425     4.451    signal_modulator/data_stream/clk
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[58]/C
                         clock pessimism              0.505     4.955    
                         clock uncertainty           -0.235     4.720    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.079     4.799    signal_modulator/data_stream/data_reg[58]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.642ns (12.599%)  route 4.454ns (87.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns = ( 4.450 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.454     2.560    signal_modulator/data_stream/reset_old
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.684 r  signal_modulator/data_stream/data[56]_i_1/O
                         net (fo=1, routed)           0.000     2.684    signal_modulator/data_stream/p_1_in[56]
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.424     4.450    signal_modulator/data_stream/clk
    SLICE_X48Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[56]/C
                         clock pessimism              0.491     4.940    
                         clock uncertainty           -0.235     4.705    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.032     4.737    signal_modulator/data_stream/data_reg[56]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.642ns (12.608%)  route 4.450ns (87.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.453 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.450     2.557    signal_modulator/data_stream/reset_old
    SLICE_X51Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.681 r  signal_modulator/data_stream/data[51]_i_1/O
                         net (fo=1, routed)           0.000     2.681    signal_modulator/data_stream/p_1_in[51]
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.427     4.453    signal_modulator/data_stream/clk
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[51]/C
                         clock pessimism              0.505     4.957    
                         clock uncertainty           -0.235     4.722    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.032     4.754    signal_modulator/data_stream/data_reg[51]
  -------------------------------------------------------------------
                         required time                          4.754    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.620%)  route 4.445ns (87.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.453 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.445     2.552    signal_modulator/data_stream/reset_old
    SLICE_X51Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.676 r  signal_modulator/data_stream/data[50]_i_1/O
                         net (fo=1, routed)           0.000     2.676    signal_modulator/data_stream/p_1_in[50]
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.427     4.453    signal_modulator/data_stream/clk
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[50]/C
                         clock pessimism              0.505     4.957    
                         clock uncertainty           -0.235     4.722    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.031     4.753    signal_modulator/data_stream/data_reg[50]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.642ns (12.566%)  route 4.467ns (87.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 4.451 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.467     2.574    signal_modulator/data_stream/reset_old
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.698 r  signal_modulator/data_stream/data[52]_i_1/O
                         net (fo=1, routed)           0.000     2.698    signal_modulator/data_stream/p_1_in[52]
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.425     4.451    signal_modulator/data_stream/clk
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[52]/C
                         clock pessimism              0.505     4.955    
                         clock uncertainty           -0.235     4.720    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.077     4.797    signal_modulator/data_stream/data_reg[52]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.642ns (12.571%)  route 4.465ns (87.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 4.451 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.465     2.572    signal_modulator/data_stream/reset_old
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.696 r  signal_modulator/data_stream/data[57]_i_1/O
                         net (fo=1, routed)           0.000     2.696    signal_modulator/data_stream/p_1_in[57]
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.425     4.451    signal_modulator/data_stream/clk
    SLICE_X50Y75         FDRE                                         r  signal_modulator/data_stream/data_reg[57]/C
                         clock pessimism              0.505     4.955    
                         clock uncertainty           -0.235     4.720    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.081     4.801    signal_modulator/data_stream/data_reg[57]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 signal_modulator/data_stream/reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            signal_modulator/data_stream/data_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.642ns (13.051%)  route 4.277ns (86.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.453 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.233     1.233    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.558    -2.411    signal_modulator/data_stream/clk
    SLICE_X50Y92         FDRE                                         r  signal_modulator/data_stream/reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  signal_modulator/data_stream/reset_old_reg/Q
                         net (fo=109, routed)         4.277     2.384    signal_modulator/data_stream/reset_old
    SLICE_X51Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.508 r  signal_modulator/data_stream/data[49]_i_1/O
                         net (fo=1, routed)           0.000     2.508    signal_modulator/data_stream/p_1_in[49]
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           1.162     8.569    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.427     4.453    signal_modulator/data_stream/clk
    SLICE_X51Y76         FDRE                                         r  signal_modulator/data_stream/data_reg[49]/C
                         clock pessimism              0.505     4.957    
                         clock uncertainty           -0.235     4.722    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.031     4.753    signal_modulator/data_stream/data_reg[49]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  2.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.454%)  route 0.167ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.552    -0.856    packet_sorter/comparison/sort_top/sort_top/comparator_base/clk
    SLICE_X35Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.728 r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.561    packet_sorter/comparison/sort_top/out_b[4]
    SLICE_X38Y79         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.818    -1.284    packet_sorter/comparison/sort_top/clk
    SLICE_X38Y79         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][4]/C
                         clock pessimism              0.690    -0.594    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.011    -0.583    packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.339%)  route 0.158ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.552    -0.856    packet_sorter/comparison/sort_top/sort_top/comparator_base/clk
    SLICE_X34Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.148    -0.708 r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.550    packet_sorter/comparison/sort_top/out_b[3]
    SLICE_X37Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.819    -1.283    packet_sorter/comparison/sort_top/clk
    SLICE_X37Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][3]/C
                         clock pessimism              0.690    -0.593    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.018    -0.575    packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_reg[7]/C
                            (null)[0].merge_surface_i/out_a_reg[7]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.557    -0.851    packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/clk
    SLICE_X32Y86         FDRE                                         r  packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.495    packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i_n_10
    SLICE_X36Y85         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.824    -1.278    packet_sorter/comparison/sort_bottom/clk
    SLICE_X36Y85         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[0][7]/C
                         clock pessimism              0.690    -0.588    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.066    -0.522    packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_index_reg[0]/C
                            (null)[0].merge_surface_i/out_a_index_reg[0]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.886%)  route 0.201ns (55.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.556    -0.852    packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/clk
    SLICE_X34Y84         FDRE                                         r  packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_index_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.486    packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i_n_19
    SLICE_X38Y83         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.822    -1.280    packet_sorter/comparison/sort_bottom/clk
    SLICE_X38Y83         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[0][0]/C
                         clock pessimism              0.690    -0.590    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.075    -0.515    packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[1]/C
                            (null)[1].merge_surface_i/out_a_index_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.215%)  route 0.228ns (61.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.557    -0.851    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/clk
    SLICE_X33Y84         FDRE                                         r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.482    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i_n_18
    SLICE_X36Y84         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.823    -1.279    packet_sorter/comparison/sort_bottom/clk
    SLICE_X36Y84         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][1]/C
                         clock pessimism              0.690    -0.589    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.072    -0.517    packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[0]/C
                            (null)[1].merge_surface_i/out_a_index_reg[0]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.251%)  route 0.215ns (56.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.556    -0.852    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/clk
    SLICE_X34Y84         FDRE                                         r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[0]/Q
                         net (fo=1, routed)           0.215    -0.473    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i_n_19
    SLICE_X38Y83         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.822    -1.280    packet_sorter/comparison/sort_bottom/clk
    SLICE_X38Y83         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][0]/C
                         clock pessimism              0.690    -0.590    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.076    -0.514    packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_reg[2]/C
                            (null)[1].merge_surface_i/out_a_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.477%)  route 0.235ns (62.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.557    -0.851    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/clk
    SLICE_X33Y85         FDRE                                         r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_reg[2]/Q
                         net (fo=1, routed)           0.235    -0.474    packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i_n_15
    SLICE_X36Y85         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.824    -1.278    packet_sorter/comparison/sort_bottom/clk
    SLICE_X36Y85         FDRE                                         r  packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[1][2]/C
                         clock pessimism              0.690    -0.588    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.072    -0.516    packet_sorter/comparison/sort_bottom/surface_data_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_top/sort_data_buffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.774%)  route 0.213ns (60.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.552    -0.856    packet_sorter/comparison/sort_top/sort_top/comparator_base/clk
    SLICE_X35Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.501    packet_sorter/comparison/sort_top/out_a[1]
    SLICE_X36Y82         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.821    -1.281    packet_sorter/comparison/sort_top/clk
    SLICE_X36Y82         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[2][1]/C
                         clock pessimism              0.690    -0.591    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.047    -0.544    packet_sorter/comparison/sort_top/sort_data_buffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/data_in_buffer_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_top/data_in_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.549%)  route 0.216ns (60.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.550    -0.858    packet_sorter/comparison/clk
    SLICE_X35Y77         FDRE                                         r  packet_sorter/comparison/data_in_buffer_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  packet_sorter/comparison/data_in_buffer_reg[4][0]/Q
                         net (fo=1, routed)           0.216    -0.501    packet_sorter/comparison/sort_top/data_in_buffer_reg[0][7]_0[0]
    SLICE_X36Y78         FDRE                                         r  packet_sorter/comparison/sort_top/data_in_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.817    -1.285    packet_sorter/comparison/sort_top/clk
    SLICE_X36Y78         FDRE                                         r  packet_sorter/comparison/sort_top/data_in_buffer_reg[0][0]/C
                         clock pessimism              0.690    -0.595    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.046    -0.549    packet_sorter/comparison/sort_top/data_in_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.694%)  route 0.212ns (62.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.440    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.552    -0.856    packet_sorter/comparison/sort_top/sort_top/comparator_base/clk
    SLICE_X35Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.728 r  packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.516    packet_sorter/comparison/sort_top/out_b[6]
    SLICE_X37Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=6, routed)           0.480     0.480    transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.819    -1.283    packet_sorter/comparison/sort_top/clk
    SLICE_X37Y80         FDRE                                         r  packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][6]/C
                         clock pessimism              0.690    -0.593    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.023    -0.570    packet_sorter/comparison/sort_top/sort_data_buffer_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_carrier_MMCM
Waveform(ns):       { 0.000 3.704 }
Period(ns):         7.407
Sources:            { transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.407       5.252      BUFGCTRL_X0Y0    transmitter_MMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.407       6.158      MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X31Y76     buffer/buffer_edge/old_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y79     buffer/buffer_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y79     buffer/buffer_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y79     buffer/buffer_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y79     buffer/buffer_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y79     buffer/buffer_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X29Y80     packet_sorter/comparison/data_in_buffer_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X33Y81     packet_sorter/comparison/data_in_buffer_reg[1][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X52Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X53Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[2][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X52Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[2][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X51Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[2][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X52Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[2][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X50Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[3][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X52Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X53Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[3][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X53Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[3][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X53Y90     packet_sorter/comparison/merge_bottom/surface_data_buffer_reg[3][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X32Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X34Y81     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X32Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X34Y81     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X32Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X32Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X32Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X34Y81     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X30Y82     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[1][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X34Y81     packet_sorter/comparison/sort_bottom/data_in_buffer_reg[1][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    transmitter_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT



