
EX_PLL_F407ZGT6_Hollies.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08008450  08008450  00018450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008904  08008904  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008904  08008904  00018904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800890c  0800890c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800890c  0800890c  0001890c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008910  08008910  00018910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008914  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000011c  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000300  20000300  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dab4  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024c8  00000000  00000000  0002dcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d20  00000000  00000000  00030190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000bc8  00000000  00000000  00030eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002393b  00000000  00000000  00031a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fcc0  00000000  00000000  000553b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d87d8  00000000  00000000  00065073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013d84b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ab0  00000000  00000000  0013d89c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008438 	.word	0x08008438

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08008438 	.word	0x08008438

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b22      	ldr	r3, [pc, #136]	; (8001094 <MX_ADC1_Init+0x9c>)
 800100c:	4a22      	ldr	r2, [pc, #136]	; (8001098 <MX_ADC1_Init+0xa0>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b20      	ldr	r3, [pc, #128]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b1e      	ldr	r3, [pc, #120]	; (8001094 <MX_ADC1_Init+0x9c>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800101e:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001024:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001026:	2200      	movs	r2, #0
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <MX_ADC1_Init+0x9c>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001032:	4b18      	ldr	r3, [pc, #96]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001034:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001038:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <MX_ADC1_Init+0x9c>)
 800103c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001040:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001042:	4b14      	ldr	r3, [pc, #80]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_ADC1_Init+0x9c>)
 800104a:	2201      	movs	r2, #1
 800104c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104e:	4b11      	ldr	r3, [pc, #68]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001050:	2200      	movs	r2, #0
 8001052:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001056:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <MX_ADC1_Init+0x9c>)
 8001058:	2201      	movs	r2, #1
 800105a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800105c:	480d      	ldr	r0, [pc, #52]	; (8001094 <MX_ADC1_Init+0x9c>)
 800105e:	f000 fc87 	bl	8001970 <HAL_ADC_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001068:	f000 fa40 	bl	80014ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800106c:	2300      	movs	r3, #0
 800106e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001070:	2301      	movs	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	; (8001094 <MX_ADC1_Init+0x9c>)
 800107e:	f000 fecb 	bl	8001e18 <HAL_ADC_ConfigChannel>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001088:	f000 fa30 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000200 	.word	0x20000200
 8001098:	40012000 	.word	0x40012000

0800109c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	; 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a1b      	ldr	r2, [pc, #108]	; (8001128 <HAL_ADC_MspInit+0x8c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d12f      	bne.n	800111e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	4a19      	ldr	r2, [pc, #100]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6453      	str	r3, [r2, #68]	; 0x44
 80010ce:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a12      	ldr	r2, [pc, #72]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <HAL_ADC_MspInit+0x90>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010f6:	2301      	movs	r3, #1
 80010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fa:	2303      	movs	r3, #3
 80010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4809      	ldr	r0, [pc, #36]	; (8001130 <HAL_ADC_MspInit+0x94>)
 800110a:	f001 faa7 	bl	800265c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2101      	movs	r1, #1
 8001112:	2012      	movs	r0, #18
 8001114:	f001 f983 	bl	800241e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001118:	2012      	movs	r0, #18
 800111a:	f001 f99c 	bl	8002456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800111e:	bf00      	nop
 8001120:	3728      	adds	r7, #40	; 0x28
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40012000 	.word	0x40012000
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000

08001134 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800113a:	463b      	mov	r3, r7
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001142:	4b14      	ldr	r3, [pc, #80]	; (8001194 <MX_DAC_Init+0x60>)
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <MX_DAC_Init+0x64>)
 8001146:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001148:	4812      	ldr	r0, [pc, #72]	; (8001194 <MX_DAC_Init+0x60>)
 800114a:	f001 f99e 	bl	800248a <HAL_DAC_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001154:	f000 f9ca 	bl	80014ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001158:	2300      	movs	r3, #0
 800115a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	4619      	mov	r1, r3
 8001166:	480b      	ldr	r0, [pc, #44]	; (8001194 <MX_DAC_Init+0x60>)
 8001168:	f001 fa28 	bl	80025bc <HAL_DAC_ConfigChannel>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001172:	f000 f9bb 	bl	80014ec <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001176:	463b      	mov	r3, r7
 8001178:	2210      	movs	r2, #16
 800117a:	4619      	mov	r1, r3
 800117c:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_DAC_Init+0x60>)
 800117e:	f001 fa1d 	bl	80025bc <HAL_DAC_ConfigChannel>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001188:	f000 f9b0 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000248 	.word	0x20000248
 8001198:	40007400 	.word	0x40007400

0800119c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08a      	sub	sp, #40	; 0x28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a17      	ldr	r2, [pc, #92]	; (8001218 <HAL_DAC_MspInit+0x7c>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d127      	bne.n	800120e <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	4a15      	ldr	r2, [pc, #84]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80011cc:	6413      	str	r3, [r2, #64]	; 0x40
 80011ce:	4b13      	ldr	r3, [pc, #76]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a0e      	ldr	r2, [pc, #56]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <HAL_DAC_MspInit+0x80>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80011f6:	2330      	movs	r3, #48	; 0x30
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011fa:	2303      	movs	r3, #3
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	; (8001220 <HAL_DAC_MspInit+0x84>)
 800120a:	f001 fa27 	bl	800265c <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800120e:	bf00      	nop
 8001210:	3728      	adds	r7, #40	; 0x28
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40007400 	.word	0x40007400
 800121c:	40023800 	.word	0x40023800
 8001220:	40020000 	.word	0x40020000

08001224 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <MX_GPIO_Init+0x4c>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	4a0f      	ldr	r2, [pc, #60]	; (8001270 <MX_GPIO_Init+0x4c>)
 8001234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001238:	6313      	str	r3, [r2, #48]	; 0x30
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <MX_GPIO_Init+0x4c>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
 800124a:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_GPIO_Init+0x4c>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a08      	ldr	r2, [pc, #32]	; (8001270 <MX_GPIO_Init+0x4c>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <MX_GPIO_Init+0x4c>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800

08001274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001276:	b0a3      	sub	sp, #140	; 0x8c
 8001278:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127a:	f000 fb07 	bl	800188c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127e:	f000 f83d 	bl	80012fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001282:	f7ff ffcf 	bl	8001224 <MX_GPIO_Init>
  MX_DAC_Init();
 8001286:	f7ff ff55 	bl	8001134 <MX_DAC_Init>
  MX_ADC1_Init();
 800128a:	f7ff feb5 	bl	8000ff8 <MX_ADC1_Init>
  MX_TIM2_Init();
 800128e:	f000 fa67 	bl	8001760 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  pll = signal_PLL_Init(pll);
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <main+0x78>)
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	f107 0c08 	add.w	ip, r7, #8
 800129a:	4e14      	ldr	r6, [pc, #80]	; (80012ec <main+0x78>)
 800129c:	466d      	mov	r5, sp
 800129e:	f106 040c 	add.w	r4, r6, #12
 80012a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80012b6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80012ba:	4660      	mov	r0, ip
 80012bc:	f002 fb04 	bl	80038c8 <signal_PLL_Init>
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	2244      	movs	r2, #68	; 0x44
 80012c8:	4619      	mov	r1, r3
 80012ca:	f002 fc3d 	bl	8003b48 <memcpy>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80012ce:	2100      	movs	r1, #0
 80012d0:	4807      	ldr	r0, [pc, #28]	; (80012f0 <main+0x7c>)
 80012d2:	f001 f8fc 	bl	80024ce <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 80012d6:	2110      	movs	r1, #16
 80012d8:	4805      	ldr	r0, [pc, #20]	; (80012f0 <main+0x7c>)
 80012da:	f001 f8f8 	bl	80024ce <HAL_DAC_Start>
  HAL_ADC_Start_IT(&hadc1);
 80012de:	4805      	ldr	r0, [pc, #20]	; (80012f4 <main+0x80>)
 80012e0:	f000 fb8a 	bl	80019f8 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start(&htim2);
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <main+0x84>)
 80012e6:	f002 f809 	bl	80032fc <HAL_TIM_Base_Start>
//  HAL_TIM_Base_Start_IT(&htim3);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012ea:	e7fe      	b.n	80012ea <main+0x76>
 80012ec:	2000025c 	.word	0x2000025c
 80012f0:	20000248 	.word	0x20000248
 80012f4:	20000200 	.word	0x20000200
 80012f8:	200002a4 	.word	0x200002a4

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	2230      	movs	r2, #48	; 0x30
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f002 fc2a 	bl	8003b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	4b28      	ldr	r3, [pc, #160]	; (80013c8 <SystemClock_Config+0xcc>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	4a27      	ldr	r2, [pc, #156]	; (80013c8 <SystemClock_Config+0xcc>)
 800132a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132e:	6413      	str	r3, [r2, #64]	; 0x40
 8001330:	4b25      	ldr	r3, [pc, #148]	; (80013c8 <SystemClock_Config+0xcc>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	4b22      	ldr	r3, [pc, #136]	; (80013cc <SystemClock_Config+0xd0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a21      	ldr	r2, [pc, #132]	; (80013cc <SystemClock_Config+0xd0>)
 8001346:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <SystemClock_Config+0xd0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800135c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001362:	2302      	movs	r3, #2
 8001364:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001366:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800136a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800136c:	2304      	movs	r3, #4
 800136e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001370:	23a8      	movs	r3, #168	; 0xa8
 8001372:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001374:	2302      	movs	r3, #2
 8001376:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001378:	2304      	movs	r3, #4
 800137a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137c:	f107 0320 	add.w	r3, r7, #32
 8001380:	4618      	mov	r0, r3
 8001382:	f001 fb07 	bl	8002994 <HAL_RCC_OscConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800138c:	f000 f8ae 	bl	80014ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001390:	230f      	movs	r3, #15
 8001392:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001394:	2302      	movs	r3, #2
 8001396:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800139c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	2105      	movs	r1, #5
 80013ae:	4618      	mov	r0, r3
 80013b0:	f001 fd68 	bl	8002e84 <HAL_RCC_ClockConfig>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013ba:	f000 f897 	bl	80014ec <Error_Handler>
  }
}
 80013be:	bf00      	nop
 80013c0:	3750      	adds	r7, #80	; 0x50
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800
 80013cc:	40007000 	.word	0x40007000

080013d0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d2:	b0a5      	sub	sp, #148	; 0x94
 80013d4:	af0e      	add	r7, sp, #56	; 0x38
 80013d6:	6578      	str	r0, [r7, #84]	; 0x54
	if(hadc->Instance == ADC1)
 80013d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a3a      	ldr	r2, [pc, #232]	; (80014c8 <HAL_ADC_ConvCpltCallback+0xf8>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d16a      	bne.n	80014b8 <HAL_ADC_ConvCpltCallback+0xe8>
	{
		pll.u_0 = HAL_ADC_GetValue(&hadc1) / 4096.f * 3.3f - 1.65;	//
 80013e2:	483a      	ldr	r0, [pc, #232]	; (80014cc <HAL_ADC_ConvCpltCallback+0xfc>)
 80013e4:	f000 fcf6 	bl	8001dd4 <HAL_ADC_GetValue>
 80013e8:	ee07 0a90 	vmov	s15, r0
 80013ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013f0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80014d0 <HAL_ADC_ConvCpltCallback+0x100>
 80013f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80014d4 <HAL_ADC_ConvCpltCallback+0x104>
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001400:	ee17 0a90 	vmov	r0, s15
 8001404:	f7ff f8a0 	bl	8000548 <__aeabi_f2d>
 8001408:	a32d      	add	r3, pc, #180	; (adr r3, 80014c0 <HAL_ADC_ConvCpltCallback+0xf0>)
 800140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140e:	f7fe ff3b 	bl	8000288 <__aeabi_dsub>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	f7ff fbe5 	bl	8000be8 <__aeabi_d2f>
 800141e:	4603      	mov	r3, r0
 8001420:	4a2d      	ldr	r2, [pc, #180]	; (80014d8 <HAL_ADC_ConvCpltCallback+0x108>)
 8001422:	6213      	str	r3, [r2, #32]
		pll = sogi(pll);
 8001424:	4b2c      	ldr	r3, [pc, #176]	; (80014d8 <HAL_ADC_ConvCpltCallback+0x108>)
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	f107 0c08 	add.w	ip, r7, #8
 800142c:	4e2a      	ldr	r6, [pc, #168]	; (80014d8 <HAL_ADC_ConvCpltCallback+0x108>)
 800142e:	466d      	mov	r5, sp
 8001430:	f106 040c 	add.w	r4, r6, #12
 8001434:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001436:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001438:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800143a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800143c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800143e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001440:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001444:	e885 0003 	stmia.w	r5, {r0, r1}
 8001448:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800144c:	4660      	mov	r0, ip
 800144e:	f002 fa6f 	bl	8003930 <sogi>
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f107 0308 	add.w	r3, r7, #8
 8001458:	2244      	movs	r2, #68	; 0x44
 800145a:	4619      	mov	r1, r3
 800145c:	f002 fb74 	bl	8003b48 <memcpy>
		HAL_DAC_SetValue(&hdac,DAC1_CHANNEL_1, DAC_ALIGN_12B_R, pll.d_0 * 1900 + 2047);
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <HAL_ADC_ConvCpltCallback+0x108>)
 8001462:	edd3 7a02 	vldr	s15, [r3, #8]
 8001466:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80014dc <HAL_ADC_ConvCpltCallback+0x10c>
 800146a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800146e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80014e0 <HAL_ADC_ConvCpltCallback+0x110>
 8001472:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001476:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800147a:	ee17 3a90 	vmov	r3, s15
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	4818      	ldr	r0, [pc, #96]	; (80014e4 <HAL_ADC_ConvCpltCallback+0x114>)
 8001484:	f001 f875 	bl	8002572 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac,DAC1_CHANNEL_2, DAC_ALIGN_12B_R, pll.q_0 / 300.f * 1900 + 2047);
 8001488:	4b13      	ldr	r3, [pc, #76]	; (80014d8 <HAL_ADC_ConvCpltCallback+0x108>)
 800148a:	ed93 7a05 	vldr	s14, [r3, #20]
 800148e:	eddf 6a16 	vldr	s13, [pc, #88]	; 80014e8 <HAL_ADC_ConvCpltCallback+0x118>
 8001492:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001496:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80014dc <HAL_ADC_ConvCpltCallback+0x10c>
 800149a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80014e0 <HAL_ADC_ConvCpltCallback+0x110>
 80014a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014aa:	ee17 3a90 	vmov	r3, s15
 80014ae:	2200      	movs	r2, #0
 80014b0:	2110      	movs	r1, #16
 80014b2:	480c      	ldr	r0, [pc, #48]	; (80014e4 <HAL_ADC_ConvCpltCallback+0x114>)
 80014b4:	f001 f85d 	bl	8002572 <HAL_DAC_SetValue>

	}
}
 80014b8:	bf00      	nop
 80014ba:	375c      	adds	r7, #92	; 0x5c
 80014bc:	46bd      	mov	sp, r7
 80014be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c0:	66666666 	.word	0x66666666
 80014c4:	3ffa6666 	.word	0x3ffa6666
 80014c8:	40012000 	.word	0x40012000
 80014cc:	20000200 	.word	0x20000200
 80014d0:	45800000 	.word	0x45800000
 80014d4:	40533333 	.word	0x40533333
 80014d8:	2000025c 	.word	0x2000025c
 80014dc:	44ed8000 	.word	0x44ed8000
 80014e0:	44ffe000 	.word	0x44ffe000
 80014e4:	20000248 	.word	0x20000248
 80014e8:	43960000 	.word	0x43960000

080014ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f0:	b672      	cpsid	i
}
 80014f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <Error_Handler+0x8>
	...

080014f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <HAL_MspInit+0x4c>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001506:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <HAL_MspInit+0x4c>)
 8001508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800150c:	6453      	str	r3, [r2, #68]	; 0x44
 800150e:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <HAL_MspInit+0x4c>)
 8001510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	603b      	str	r3, [r7, #0]
 800151e:	4b09      	ldr	r3, [pc, #36]	; (8001544 <HAL_MspInit+0x4c>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	4a08      	ldr	r2, [pc, #32]	; (8001544 <HAL_MspInit+0x4c>)
 8001524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001528:	6413      	str	r3, [r2, #64]	; 0x40
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <HAL_MspInit+0x4c>)
 800152c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800

08001548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800154c:	e7fe      	b.n	800154c <NMI_Handler+0x4>

0800154e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001552:	e7fe      	b.n	8001552 <HardFault_Handler+0x4>

08001554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001558:	e7fe      	b.n	8001558 <MemManage_Handler+0x4>

0800155a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155e:	e7fe      	b.n	800155e <BusFault_Handler+0x4>

08001560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001564:	e7fe      	b.n	8001564 <UsageFault_Handler+0x4>

08001566 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001594:	f000 f9cc 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015a0:	4802      	ldr	r0, [pc, #8]	; (80015ac <ADC_IRQHandler+0x10>)
 80015a2:	f000 fb07 	bl	8001bb4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000200 	.word	0x20000200

080015b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return 1;
 80015b4:	2301      	movs	r3, #1
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <_kill>:

int _kill(int pid, int sig)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ca:	f002 fa93 	bl	8003af4 <__errno>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2216      	movs	r2, #22
 80015d2:	601a      	str	r2, [r3, #0]
  return -1;
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <_exit>:

void _exit (int status)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff ffe7 	bl	80015c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015f2:	e7fe      	b.n	80015f2 <_exit+0x12>

080015f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e00a      	b.n	800161c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001606:	f3af 8000 	nop.w
 800160a:	4601      	mov	r1, r0
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	b2ca      	uxtb	r2, r1
 8001614:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	3301      	adds	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	429a      	cmp	r2, r3
 8001622:	dbf0      	blt.n	8001606 <_read+0x12>
  }

  return len;
 8001624:	687b      	ldr	r3, [r7, #4]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b086      	sub	sp, #24
 8001632:	af00      	add	r7, sp, #0
 8001634:	60f8      	str	r0, [r7, #12]
 8001636:	60b9      	str	r1, [r7, #8]
 8001638:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	e009      	b.n	8001654 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	1c5a      	adds	r2, r3, #1
 8001644:	60ba      	str	r2, [r7, #8]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3301      	adds	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	429a      	cmp	r2, r3
 800165a:	dbf1      	blt.n	8001640 <_write+0x12>
  }
  return len;
 800165c:	687b      	ldr	r3, [r7, #4]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <_close>:

int _close(int file)
{
 8001666:	b480      	push	{r7}
 8001668:	b083      	sub	sp, #12
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800168e:	605a      	str	r2, [r3, #4]
  return 0;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <_isatty>:

int _isatty(int file)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016a6:	2301      	movs	r3, #1
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d8:	4a14      	ldr	r2, [pc, #80]	; (800172c <_sbrk+0x5c>)
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <_sbrk+0x60>)
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e4:	4b13      	ldr	r3, [pc, #76]	; (8001734 <_sbrk+0x64>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d102      	bne.n	80016f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016ec:	4b11      	ldr	r3, [pc, #68]	; (8001734 <_sbrk+0x64>)
 80016ee:	4a12      	ldr	r2, [pc, #72]	; (8001738 <_sbrk+0x68>)
 80016f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <_sbrk+0x64>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d207      	bcs.n	8001710 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001700:	f002 f9f8 	bl	8003af4 <__errno>
 8001704:	4603      	mov	r3, r0
 8001706:	220c      	movs	r2, #12
 8001708:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	e009      	b.n	8001724 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001710:	4b08      	ldr	r3, [pc, #32]	; (8001734 <_sbrk+0x64>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	4a05      	ldr	r2, [pc, #20]	; (8001734 <_sbrk+0x64>)
 8001720:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001722:	68fb      	ldr	r3, [r7, #12]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20020000 	.word	0x20020000
 8001730:	00000400 	.word	0x00000400
 8001734:	200002a0 	.word	0x200002a0
 8001738:	20000300 	.word	0x20000300

0800173c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <SystemInit+0x20>)
 8001742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001746:	4a05      	ldr	r2, [pc, #20]	; (800175c <SystemInit+0x20>)
 8001748:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800174c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001766:	f107 0308 	add.w	r3, r7, #8
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]
 8001772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001774:	463b      	mov	r3, r7
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800177c:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <MX_TIM2_Init+0x94>)
 800177e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001782:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_TIM2_Init+0x94>)
 8001786:	2200      	movs	r2, #0
 8001788:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <MX_TIM2_Init+0x94>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8001790:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_TIM2_Init+0x94>)
 8001792:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001796:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001798:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_TIM2_Init+0x94>)
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_TIM2_Init+0x94>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a4:	4813      	ldr	r0, [pc, #76]	; (80017f4 <MX_TIM2_Init+0x94>)
 80017a6:	f001 fd59 	bl	800325c <HAL_TIM_Base_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017b0:	f7ff fe9c 	bl	80014ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017ba:	f107 0308 	add.w	r3, r7, #8
 80017be:	4619      	mov	r1, r3
 80017c0:	480c      	ldr	r0, [pc, #48]	; (80017f4 <MX_TIM2_Init+0x94>)
 80017c2:	f001 fe03 	bl	80033cc <HAL_TIM_ConfigClockSource>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017cc:	f7ff fe8e 	bl	80014ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017d0:	2320      	movs	r3, #32
 80017d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d8:	463b      	mov	r3, r7
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_TIM2_Init+0x94>)
 80017de:	f001 fff7 	bl	80037d0 <HAL_TIMEx_MasterConfigSynchronization>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017e8:	f7ff fe80 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200002a4 	.word	0x200002a4

080017f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001808:	d10d      	bne.n	8001826 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_TIM_Base_MspInit+0x3c>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	4a08      	ldr	r2, [pc, #32]	; (8001834 <HAL_TIM_Base_MspInit+0x3c>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6413      	str	r3, [r2, #64]	; 0x40
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_TIM_Base_MspInit+0x3c>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001826:	bf00      	nop
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001870 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800183c:	480d      	ldr	r0, [pc, #52]	; (8001874 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800183e:	490e      	ldr	r1, [pc, #56]	; (8001878 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001840:	4a0e      	ldr	r2, [pc, #56]	; (800187c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a0b      	ldr	r2, [pc, #44]	; (8001880 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001854:	4c0b      	ldr	r4, [pc, #44]	; (8001884 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001862:	f7ff ff6b 	bl	800173c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001866:	f002 f94b 	bl	8003b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800186a:	f7ff fd03 	bl	8001274 <main>
  bx  lr    
 800186e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001870:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001878:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800187c:	08008914 	.word	0x08008914
  ldr r2, =_sbss
 8001880:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001884:	20000300 	.word	0x20000300

08001888 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <CAN1_RX0_IRQHandler>
	...

0800188c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <HAL_Init+0x40>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <HAL_Init+0x40>)
 8001896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800189a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_Init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <HAL_Init+0x40>)
 80018a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_Init+0x40>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <HAL_Init+0x40>)
 80018ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b4:	2003      	movs	r0, #3
 80018b6:	f000 fda7 	bl	8002408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ba:	200f      	movs	r0, #15
 80018bc:	f000 f808 	bl	80018d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c0:	f7ff fe1a 	bl	80014f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00

080018d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018d8:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_InitTick+0x54>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_InitTick+0x58>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4619      	mov	r1, r3
 80018e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fdbf 	bl	8002472 <HAL_SYSTICK_Config>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e00e      	b.n	800191c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b0f      	cmp	r3, #15
 8001902:	d80a      	bhi.n	800191a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001904:	2200      	movs	r2, #0
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	f04f 30ff 	mov.w	r0, #4294967295
 800190c:	f000 fd87 	bl	800241e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001910:	4a06      	ldr	r2, [pc, #24]	; (800192c <HAL_InitTick+0x5c>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
 8001918:	e000      	b.n	800191c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000000 	.word	0x20000000
 8001928:	20000008 	.word	0x20000008
 800192c:	20000004 	.word	0x20000004

08001930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <HAL_IncTick+0x20>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <HAL_IncTick+0x24>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4413      	add	r3, r2
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_IncTick+0x24>)
 8001942:	6013      	str	r3, [r2, #0]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008
 8001954:	200002ec 	.word	0x200002ec

08001958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return uwTick;
 800195c:	4b03      	ldr	r3, [pc, #12]	; (800196c <HAL_GetTick+0x14>)
 800195e:	681b      	ldr	r3, [r3, #0]
}
 8001960:	4618      	mov	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	200002ec 	.word	0x200002ec

08001970 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e033      	b.n	80019ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	2b00      	cmp	r3, #0
 800198c:	d109      	bne.n	80019a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff fb84 	bl	800109c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 0310 	and.w	r3, r3, #16
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d118      	bne.n	80019e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019b6:	f023 0302 	bic.w	r3, r3, #2
 80019ba:	f043 0202 	orr.w	r2, r3, #2
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 fb4a 	bl	800205c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	f023 0303 	bic.w	r3, r3, #3
 80019d6:	f043 0201 	orr.w	r2, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	641a      	str	r2, [r3, #64]	; 0x40
 80019de:	e001      	b.n	80019e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d101      	bne.n	8001a12 <HAL_ADC_Start_IT+0x1a>
 8001a0e:	2302      	movs	r3, #2
 8001a10:	e0bd      	b.n	8001b8e <HAL_ADC_Start_IT+0x196>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2201      	movs	r2, #1
 8001a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d018      	beq.n	8001a5a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0201 	orr.w	r2, r2, #1
 8001a36:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a38:	4b58      	ldr	r3, [pc, #352]	; (8001b9c <HAL_ADC_Start_IT+0x1a4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a58      	ldr	r2, [pc, #352]	; (8001ba0 <HAL_ADC_Start_IT+0x1a8>)
 8001a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a42:	0c9a      	lsrs	r2, r3, #18
 8001a44:	4613      	mov	r3, r2
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a4c:	e002      	b.n	8001a54 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f9      	bne.n	8001a4e <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	f040 8085 	bne.w	8001b74 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a72:	f023 0301 	bic.w	r3, r3, #1
 8001a76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d007      	beq.n	8001a9c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001aa8:	d106      	bne.n	8001ab8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	f023 0206 	bic.w	r2, r3, #6
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	645a      	str	r2, [r3, #68]	; 0x44
 8001ab6:	e002      	b.n	8001abe <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ac6:	4b37      	ldr	r3, [pc, #220]	; (8001ba4 <HAL_ADC_Start_IT+0x1ac>)
 8001ac8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ad2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001ae2:	f043 0320 	orr.w	r3, r3, #32
 8001ae6:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d12a      	bne.n	8001b4a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a2b      	ldr	r2, [pc, #172]	; (8001ba8 <HAL_ADC_Start_IT+0x1b0>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d015      	beq.n	8001b2a <HAL_ADC_Start_IT+0x132>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a2a      	ldr	r2, [pc, #168]	; (8001bac <HAL_ADC_Start_IT+0x1b4>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d105      	bne.n	8001b14 <HAL_ADC_Start_IT+0x11c>
 8001b08:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <HAL_ADC_Start_IT+0x1ac>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00a      	beq.n	8001b2a <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a25      	ldr	r2, [pc, #148]	; (8001bb0 <HAL_ADC_Start_IT+0x1b8>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d136      	bne.n	8001b8c <HAL_ADC_Start_IT+0x194>
 8001b1e:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <HAL_ADC_Start_IT+0x1ac>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0310 	and.w	r3, r3, #16
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d130      	bne.n	8001b8c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d129      	bne.n	8001b8c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	e020      	b.n	8001b8c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a16      	ldr	r2, [pc, #88]	; (8001ba8 <HAL_ADC_Start_IT+0x1b0>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d11b      	bne.n	8001b8c <HAL_ADC_Start_IT+0x194>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d114      	bne.n	8001b8c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689a      	ldr	r2, [r3, #8]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	e00b      	b.n	8001b8c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b78:	f043 0210 	orr.w	r2, r3, #16
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b84:	f043 0201 	orr.w	r2, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	431bde83 	.word	0x431bde83
 8001ba4:	40012300 	.word	0x40012300
 8001ba8:	40012000 	.word	0x40012000
 8001bac:	40012100 	.word	0x40012100
 8001bb0:	40012200 	.word	0x40012200

08001bb4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0320 	and.w	r3, r3, #32
 8001be2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d049      	beq.n	8001c7e <HAL_ADC_IRQHandler+0xca>
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d046      	beq.n	8001c7e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	f003 0310 	and.w	r3, r3, #16
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d105      	bne.n	8001c08 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d12b      	bne.n	8001c6e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d127      	bne.n	8001c6e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c24:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d006      	beq.n	8001c3a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d119      	bne.n	8001c6e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	685a      	ldr	r2, [r3, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0220 	bic.w	r2, r2, #32
 8001c48:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d105      	bne.n	8001c6e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f043 0201 	orr.w	r2, r3, #1
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fbae 	bl	80013d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f06f 0212 	mvn.w	r2, #18
 8001c7c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c8c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d057      	beq.n	8001d44 <HAL_ADC_IRQHandler+0x190>
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d054      	beq.n	8001d44 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 0310 	and.w	r3, r3, #16
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d105      	bne.n	8001cb2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d139      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d006      	beq.n	8001cdc <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d12b      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d124      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d11d      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d119      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d0e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d14:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d105      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2c:	f043 0201 	orr.w	r2, r3, #1
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 fa8d 	bl	8002254 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f06f 020c 	mvn.w	r2, #12
 8001d42:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d52:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d017      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x1d6>
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d014      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d10d      	bne.n	8001d8a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f837 	bl	8001dee <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0201 	mvn.w	r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f003 0320 	and.w	r3, r3, #32
 8001d90:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d98:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d015      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x218>
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d012      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	f043 0202 	orr.w	r2, r3, #2
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f06f 0220 	mvn.w	r2, #32
 8001dba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 f820 	bl	8001e02 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f06f 0220 	mvn.w	r2, #32
 8001dca:	601a      	str	r2, [r3, #0]
  }
}
 8001dcc:	bf00      	nop
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001df6:	bf00      	nop
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x1c>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e105      	b.n	8002040 <HAL_ADC_ConfigChannel+0x228>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b09      	cmp	r3, #9
 8001e42:	d925      	bls.n	8001e90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	68d9      	ldr	r1, [r3, #12]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	461a      	mov	r2, r3
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	3b1e      	subs	r3, #30
 8001e5a:	2207      	movs	r2, #7
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43da      	mvns	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	400a      	ands	r2, r1
 8001e68:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68d9      	ldr	r1, [r3, #12]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4403      	add	r3, r0
 8001e82:	3b1e      	subs	r3, #30
 8001e84:	409a      	lsls	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	e022      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6919      	ldr	r1, [r3, #16]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	2207      	movs	r2, #7
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43da      	mvns	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	400a      	ands	r2, r1
 8001eb2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6919      	ldr	r1, [r3, #16]
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	689a      	ldr	r2, [r3, #8]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4403      	add	r3, r0
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b06      	cmp	r3, #6
 8001edc:	d824      	bhi.n	8001f28 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685a      	ldr	r2, [r3, #4]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	3b05      	subs	r3, #5
 8001ef0:	221f      	movs	r2, #31
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43da      	mvns	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	400a      	ands	r2, r1
 8001efe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	3b05      	subs	r3, #5
 8001f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	635a      	str	r2, [r3, #52]	; 0x34
 8001f26:	e04c      	b.n	8001fc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b0c      	cmp	r3, #12
 8001f2e:	d824      	bhi.n	8001f7a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	3b23      	subs	r3, #35	; 0x23
 8001f42:	221f      	movs	r2, #31
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43da      	mvns	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	400a      	ands	r2, r1
 8001f50:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	4618      	mov	r0, r3
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4413      	add	r3, r2
 8001f6a:	3b23      	subs	r3, #35	; 0x23
 8001f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	430a      	orrs	r2, r1
 8001f76:	631a      	str	r2, [r3, #48]	; 0x30
 8001f78:	e023      	b.n	8001fc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	3b41      	subs	r3, #65	; 0x41
 8001f8c:	221f      	movs	r2, #31
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	400a      	ands	r2, r1
 8001f9a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b41      	subs	r3, #65	; 0x41
 8001fb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <HAL_ADC_ConfigChannel+0x234>)
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a21      	ldr	r2, [pc, #132]	; (8002050 <HAL_ADC_ConfigChannel+0x238>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d109      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1cc>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b12      	cmp	r3, #18
 8001fd6:	d105      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a19      	ldr	r2, [pc, #100]	; (8002050 <HAL_ADC_ConfigChannel+0x238>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d123      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x21e>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b10      	cmp	r3, #16
 8001ff4:	d003      	beq.n	8001ffe <HAL_ADC_ConfigChannel+0x1e6>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2b11      	cmp	r3, #17
 8001ffc:	d11b      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2b10      	cmp	r3, #16
 8002010:	d111      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002012:	4b10      	ldr	r3, [pc, #64]	; (8002054 <HAL_ADC_ConfigChannel+0x23c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a10      	ldr	r2, [pc, #64]	; (8002058 <HAL_ADC_ConfigChannel+0x240>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	0c9a      	lsrs	r2, r3, #18
 800201e:	4613      	mov	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002028:	e002      	b.n	8002030 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	3b01      	subs	r3, #1
 800202e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f9      	bne.n	800202a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	40012300 	.word	0x40012300
 8002050:	40012000 	.word	0x40012000
 8002054:	20000000 	.word	0x20000000
 8002058:	431bde83 	.word	0x431bde83

0800205c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002064:	4b79      	ldr	r3, [pc, #484]	; (800224c <ADC_Init+0x1f0>)
 8002066:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	431a      	orrs	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002090:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6859      	ldr	r1, [r3, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	021a      	lsls	r2, r3, #8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6859      	ldr	r1, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6899      	ldr	r1, [r3, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ee:	4a58      	ldr	r2, [pc, #352]	; (8002250 <ADC_Init+0x1f4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d022      	beq.n	800213a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002102:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6899      	ldr	r1, [r3, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002124:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6899      	ldr	r1, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	e00f      	b.n	800215a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002148:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002158:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0202 	bic.w	r2, r2, #2
 8002168:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6899      	ldr	r1, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	7e1b      	ldrb	r3, [r3, #24]
 8002174:	005a      	lsls	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d01b      	beq.n	80021c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002196:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6859      	ldr	r1, [r3, #4]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b2:	3b01      	subs	r3, #1
 80021b4:	035a      	lsls	r2, r3, #13
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	e007      	b.n	80021d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69db      	ldr	r3, [r3, #28]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	051a      	lsls	r2, r3, #20
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002204:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6899      	ldr	r1, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002212:	025a      	lsls	r2, r3, #9
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800222a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6899      	ldr	r1, [r3, #8]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	029a      	lsls	r2, r3, #10
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	609a      	str	r2, [r3, #8]
}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	40012300 	.word	0x40012300
 8002250:	0f000001 	.word	0x0f000001

08002254 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <__NVIC_SetPriorityGrouping+0x44>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002284:	4013      	ands	r3, r2
 8002286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229a:	4a04      	ldr	r2, [pc, #16]	; (80022ac <__NVIC_SetPriorityGrouping+0x44>)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	60d3      	str	r3, [r2, #12]
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b4:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <__NVIC_GetPriorityGrouping+0x18>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	f003 0307 	and.w	r3, r3, #7
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	db0b      	blt.n	80022f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	f003 021f 	and.w	r2, r3, #31
 80022e4:	4907      	ldr	r1, [pc, #28]	; (8002304 <__NVIC_EnableIRQ+0x38>)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	095b      	lsrs	r3, r3, #5
 80022ec:	2001      	movs	r0, #1
 80022ee:	fa00 f202 	lsl.w	r2, r0, r2
 80022f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000e100 	.word	0xe000e100

08002308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	2b00      	cmp	r3, #0
 800231a:	db0a      	blt.n	8002332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	b2da      	uxtb	r2, r3
 8002320:	490c      	ldr	r1, [pc, #48]	; (8002354 <__NVIC_SetPriority+0x4c>)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	0112      	lsls	r2, r2, #4
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	440b      	add	r3, r1
 800232c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002330:	e00a      	b.n	8002348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4908      	ldr	r1, [pc, #32]	; (8002358 <__NVIC_SetPriority+0x50>)
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	3b04      	subs	r3, #4
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	440b      	add	r3, r1
 8002346:	761a      	strb	r2, [r3, #24]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000e100 	.word	0xe000e100
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800235c:	b480      	push	{r7}
 800235e:	b089      	sub	sp, #36	; 0x24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f1c3 0307 	rsb	r3, r3, #7
 8002376:	2b04      	cmp	r3, #4
 8002378:	bf28      	it	cs
 800237a:	2304      	movcs	r3, #4
 800237c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3304      	adds	r3, #4
 8002382:	2b06      	cmp	r3, #6
 8002384:	d902      	bls.n	800238c <NVIC_EncodePriority+0x30>
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	3b03      	subs	r3, #3
 800238a:	e000      	b.n	800238e <NVIC_EncodePriority+0x32>
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	f04f 32ff 	mov.w	r2, #4294967295
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43da      	mvns	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	401a      	ands	r2, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	fa01 f303 	lsl.w	r3, r1, r3
 80023ae:	43d9      	mvns	r1, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b4:	4313      	orrs	r3, r2
         );
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3724      	adds	r7, #36	; 0x24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d4:	d301      	bcc.n	80023da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00f      	b.n	80023fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <SysTick_Config+0x40>)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e2:	210f      	movs	r1, #15
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f7ff ff8e 	bl	8002308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <SysTick_Config+0x40>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f2:	4b04      	ldr	r3, [pc, #16]	; (8002404 <SysTick_Config+0x40>)
 80023f4:	2207      	movs	r2, #7
 80023f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	e000e010 	.word	0xe000e010

08002408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff ff29 	bl	8002268 <__NVIC_SetPriorityGrouping>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800241e:	b580      	push	{r7, lr}
 8002420:	b086      	sub	sp, #24
 8002422:	af00      	add	r7, sp, #0
 8002424:	4603      	mov	r3, r0
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
 800242a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002430:	f7ff ff3e 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 8002434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	6978      	ldr	r0, [r7, #20]
 800243c:	f7ff ff8e 	bl	800235c <NVIC_EncodePriority>
 8002440:	4602      	mov	r2, r0
 8002442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002446:	4611      	mov	r1, r2
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff ff5d 	bl	8002308 <__NVIC_SetPriority>
}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff ff31 	bl	80022cc <__NVIC_EnableIRQ>
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff ffa2 	bl	80023c4 <SysTick_Config>
 8002480:	4603      	mov	r3, r0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e014      	b.n	80024c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	791b      	ldrb	r3, [r3, #4]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d105      	bne.n	80024b2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7fe fe75 	bl	800119c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	795b      	ldrb	r3, [r3, #5]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d101      	bne.n	80024e4 <HAL_DAC_Start+0x16>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e040      	b.n	8002566 <HAL_DAC_Start+0x98>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2202      	movs	r2, #2
 80024ee:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6819      	ldr	r1, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	f003 0310 	and.w	r3, r3, #16
 80024fc:	2201      	movs	r2, #1
 80024fe:	409a      	lsls	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002518:	2b3c      	cmp	r3, #60	; 0x3c
 800251a:	d11d      	bne.n	8002558 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	e014      	b.n	8002558 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	f003 0310 	and.w	r3, r3, #16
 800253e:	213c      	movs	r1, #60	; 0x3c
 8002540:	fa01 f303 	lsl.w	r3, r1, r3
 8002544:	429a      	cmp	r2, r3
 8002546:	d107      	bne.n	8002558 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f042 0202 	orr.w	r2, r2, #2
 8002556:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002572:	b480      	push	{r7}
 8002574:	b087      	sub	sp, #28
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d105      	bne.n	800259c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	3308      	adds	r3, #8
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	e004      	b.n	80025a6 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4413      	add	r3, r2
 80025a2:	3314      	adds	r3, #20
 80025a4:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	461a      	mov	r2, r3
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	371c      	adds	r7, #28
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	795b      	ldrb	r3, [r3, #5]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_DAC_ConfigChannel+0x18>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e03c      	b.n	800264e <HAL_DAC_ConfigChannel+0x92>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2201      	movs	r2, #1
 80025d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2202      	movs	r2, #2
 80025de:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	f640 72fe 	movw	r2, #4094	; 0xffe
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	4013      	ands	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	4313      	orrs	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f003 0310 	and.w	r3, r3, #16
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6819      	ldr	r1, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f003 0310 	and.w	r3, r3, #16
 8002630:	22c0      	movs	r2, #192	; 0xc0
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	43da      	mvns	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	400a      	ands	r2, r1
 800263e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2201      	movs	r2, #1
 8002644:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e16b      	b.n	8002950 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002678:	2201      	movs	r2, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	429a      	cmp	r2, r3
 8002692:	f040 815a 	bne.w	800294a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d005      	beq.n	80026ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d130      	bne.n	8002710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	2203      	movs	r2, #3
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e4:	2201      	movs	r2, #1
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 0201 	and.w	r2, r3, #1
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	2b03      	cmp	r3, #3
 800271a:	d017      	beq.n	800274c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d123      	bne.n	80027a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	220f      	movs	r2, #15
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	08da      	lsrs	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3208      	adds	r2, #8
 800279a:	69b9      	ldr	r1, [r7, #24]
 800279c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0203 	and.w	r2, r3, #3
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80b4 	beq.w	800294a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b60      	ldr	r3, [pc, #384]	; (8002968 <HAL_GPIO_Init+0x30c>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	4a5f      	ldr	r2, [pc, #380]	; (8002968 <HAL_GPIO_Init+0x30c>)
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027f0:	6453      	str	r3, [r2, #68]	; 0x44
 80027f2:	4b5d      	ldr	r3, [pc, #372]	; (8002968 <HAL_GPIO_Init+0x30c>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027fe:	4a5b      	ldr	r2, [pc, #364]	; (800296c <HAL_GPIO_Init+0x310>)
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a52      	ldr	r2, [pc, #328]	; (8002970 <HAL_GPIO_Init+0x314>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d02b      	beq.n	8002882 <HAL_GPIO_Init+0x226>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a51      	ldr	r2, [pc, #324]	; (8002974 <HAL_GPIO_Init+0x318>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d025      	beq.n	800287e <HAL_GPIO_Init+0x222>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a50      	ldr	r2, [pc, #320]	; (8002978 <HAL_GPIO_Init+0x31c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d01f      	beq.n	800287a <HAL_GPIO_Init+0x21e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4f      	ldr	r2, [pc, #316]	; (800297c <HAL_GPIO_Init+0x320>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d019      	beq.n	8002876 <HAL_GPIO_Init+0x21a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4e      	ldr	r2, [pc, #312]	; (8002980 <HAL_GPIO_Init+0x324>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d013      	beq.n	8002872 <HAL_GPIO_Init+0x216>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4d      	ldr	r2, [pc, #308]	; (8002984 <HAL_GPIO_Init+0x328>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d00d      	beq.n	800286e <HAL_GPIO_Init+0x212>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4c      	ldr	r2, [pc, #304]	; (8002988 <HAL_GPIO_Init+0x32c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d007      	beq.n	800286a <HAL_GPIO_Init+0x20e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a4b      	ldr	r2, [pc, #300]	; (800298c <HAL_GPIO_Init+0x330>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d101      	bne.n	8002866 <HAL_GPIO_Init+0x20a>
 8002862:	2307      	movs	r3, #7
 8002864:	e00e      	b.n	8002884 <HAL_GPIO_Init+0x228>
 8002866:	2308      	movs	r3, #8
 8002868:	e00c      	b.n	8002884 <HAL_GPIO_Init+0x228>
 800286a:	2306      	movs	r3, #6
 800286c:	e00a      	b.n	8002884 <HAL_GPIO_Init+0x228>
 800286e:	2305      	movs	r3, #5
 8002870:	e008      	b.n	8002884 <HAL_GPIO_Init+0x228>
 8002872:	2304      	movs	r3, #4
 8002874:	e006      	b.n	8002884 <HAL_GPIO_Init+0x228>
 8002876:	2303      	movs	r3, #3
 8002878:	e004      	b.n	8002884 <HAL_GPIO_Init+0x228>
 800287a:	2302      	movs	r3, #2
 800287c:	e002      	b.n	8002884 <HAL_GPIO_Init+0x228>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_GPIO_Init+0x228>
 8002882:	2300      	movs	r3, #0
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	f002 0203 	and.w	r2, r2, #3
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	4093      	lsls	r3, r2
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002894:	4935      	ldr	r1, [pc, #212]	; (800296c <HAL_GPIO_Init+0x310>)
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3302      	adds	r3, #2
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a2:	4b3b      	ldr	r3, [pc, #236]	; (8002990 <HAL_GPIO_Init+0x334>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028c6:	4a32      	ldr	r2, [pc, #200]	; (8002990 <HAL_GPIO_Init+0x334>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028cc:	4b30      	ldr	r3, [pc, #192]	; (8002990 <HAL_GPIO_Init+0x334>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f0:	4a27      	ldr	r2, [pc, #156]	; (8002990 <HAL_GPIO_Init+0x334>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028f6:	4b26      	ldr	r3, [pc, #152]	; (8002990 <HAL_GPIO_Init+0x334>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291a:	4a1d      	ldr	r2, [pc, #116]	; (8002990 <HAL_GPIO_Init+0x334>)
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_GPIO_Init+0x334>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002944:	4a12      	ldr	r2, [pc, #72]	; (8002990 <HAL_GPIO_Init+0x334>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3301      	adds	r3, #1
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b0f      	cmp	r3, #15
 8002954:	f67f ae90 	bls.w	8002678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3724      	adds	r7, #36	; 0x24
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40023800 	.word	0x40023800
 800296c:	40013800 	.word	0x40013800
 8002970:	40020000 	.word	0x40020000
 8002974:	40020400 	.word	0x40020400
 8002978:	40020800 	.word	0x40020800
 800297c:	40020c00 	.word	0x40020c00
 8002980:	40021000 	.word	0x40021000
 8002984:	40021400 	.word	0x40021400
 8002988:	40021800 	.word	0x40021800
 800298c:	40021c00 	.word	0x40021c00
 8002990:	40013c00 	.word	0x40013c00

08002994 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e267      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d075      	beq.n	8002a9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029b2:	4b88      	ldr	r3, [pc, #544]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d00c      	beq.n	80029d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029be:	4b85      	ldr	r3, [pc, #532]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d112      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ca:	4b82      	ldr	r3, [pc, #520]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029d6:	d10b      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d8:	4b7e      	ldr	r3, [pc, #504]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d05b      	beq.n	8002a9c <HAL_RCC_OscConfig+0x108>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d157      	bne.n	8002a9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e242      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f8:	d106      	bne.n	8002a08 <HAL_RCC_OscConfig+0x74>
 80029fa:	4b76      	ldr	r3, [pc, #472]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a75      	ldr	r2, [pc, #468]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e01d      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x98>
 8002a12:	4b70      	ldr	r3, [pc, #448]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a6f      	ldr	r2, [pc, #444]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b6d      	ldr	r3, [pc, #436]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a6c      	ldr	r2, [pc, #432]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e00b      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a2c:	4b69      	ldr	r3, [pc, #420]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a68      	ldr	r2, [pc, #416]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	4b66      	ldr	r3, [pc, #408]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a65      	ldr	r2, [pc, #404]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d013      	beq.n	8002a74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4c:	f7fe ff84 	bl	8001958 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a54:	f7fe ff80 	bl	8001958 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	; 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e207      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a66:	4b5b      	ldr	r3, [pc, #364]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0xc0>
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7fe ff70 	bl	8001958 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a7c:	f7fe ff6c 	bl	8001958 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b64      	cmp	r3, #100	; 0x64
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e1f3      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8e:	4b51      	ldr	r3, [pc, #324]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0xe8>
 8002a9a:	e000      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d063      	beq.n	8002b72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aaa:	4b4a      	ldr	r3, [pc, #296]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00b      	beq.n	8002ace <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ab6:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d11c      	bne.n	8002afc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ac2:	4b44      	ldr	r3, [pc, #272]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d116      	bne.n	8002afc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ace:	4b41      	ldr	r3, [pc, #260]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x152>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d001      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e1c7      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae6:	4b3b      	ldr	r3, [pc, #236]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	4937      	ldr	r1, [pc, #220]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afa:	e03a      	b.n	8002b72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d020      	beq.n	8002b46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b04:	4b34      	ldr	r3, [pc, #208]	; (8002bd8 <HAL_RCC_OscConfig+0x244>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe ff25 	bl	8001958 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b12:	f7fe ff21 	bl	8001958 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1a8      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b24:	4b2b      	ldr	r3, [pc, #172]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0f0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b30:	4b28      	ldr	r3, [pc, #160]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4925      	ldr	r1, [pc, #148]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
 8002b44:	e015      	b.n	8002b72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b46:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <HAL_RCC_OscConfig+0x244>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4c:	f7fe ff04 	bl	8001958 <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b54:	f7fe ff00 	bl	8001958 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e187      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b66:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f0      	bne.n	8002b54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d036      	beq.n	8002bec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d016      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <HAL_RCC_OscConfig+0x248>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8c:	f7fe fee4 	bl	8001958 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b94:	f7fe fee0 	bl	8001958 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e167      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ba6:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ba8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x200>
 8002bb2:	e01b      	b.n	8002bec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bb4:	4b09      	ldr	r3, [pc, #36]	; (8002bdc <HAL_RCC_OscConfig+0x248>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bba:	f7fe fecd 	bl	8001958 <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc0:	e00e      	b.n	8002be0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bc2:	f7fe fec9 	bl	8001958 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d907      	bls.n	8002be0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e150      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	42470000 	.word	0x42470000
 8002bdc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002be0:	4b88      	ldr	r3, [pc, #544]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1ea      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 8097 	beq.w	8002d28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bfe:	4b81      	ldr	r3, [pc, #516]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10f      	bne.n	8002c2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
 8002c0e:	4b7d      	ldr	r3, [pc, #500]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	4a7c      	ldr	r2, [pc, #496]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c18:	6413      	str	r3, [r2, #64]	; 0x40
 8002c1a:	4b7a      	ldr	r3, [pc, #488]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c26:	2301      	movs	r3, #1
 8002c28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2a:	4b77      	ldr	r3, [pc, #476]	; (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d118      	bne.n	8002c68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c36:	4b74      	ldr	r3, [pc, #464]	; (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a73      	ldr	r2, [pc, #460]	; (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c42:	f7fe fe89 	bl	8001958 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c4a:	f7fe fe85 	bl	8001958 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e10c      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5c:	4b6a      	ldr	r3, [pc, #424]	; (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0f0      	beq.n	8002c4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d106      	bne.n	8002c7e <HAL_RCC_OscConfig+0x2ea>
 8002c70:	4b64      	ldr	r3, [pc, #400]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c74:	4a63      	ldr	r2, [pc, #396]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c7c:	e01c      	b.n	8002cb8 <HAL_RCC_OscConfig+0x324>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	2b05      	cmp	r3, #5
 8002c84:	d10c      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x30c>
 8002c86:	4b5f      	ldr	r3, [pc, #380]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	4a5e      	ldr	r2, [pc, #376]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	6713      	str	r3, [r2, #112]	; 0x70
 8002c92:	4b5c      	ldr	r3, [pc, #368]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c96:	4a5b      	ldr	r2, [pc, #364]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c9e:	e00b      	b.n	8002cb8 <HAL_RCC_OscConfig+0x324>
 8002ca0:	4b58      	ldr	r3, [pc, #352]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ca4:	4a57      	ldr	r2, [pc, #348]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ca6:	f023 0301 	bic.w	r3, r3, #1
 8002caa:	6713      	str	r3, [r2, #112]	; 0x70
 8002cac:	4b55      	ldr	r3, [pc, #340]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb0:	4a54      	ldr	r2, [pc, #336]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002cb2:	f023 0304 	bic.w	r3, r3, #4
 8002cb6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d015      	beq.n	8002cec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7fe fe4a 	bl	8001958 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7fe fe46 	bl	8001958 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e0cb      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cde:	4b49      	ldr	r3, [pc, #292]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0ee      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x334>
 8002cea:	e014      	b.n	8002d16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cec:	f7fe fe34 	bl	8001958 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cf4:	f7fe fe30 	bl	8001958 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e0b5      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d0a:	4b3e      	ldr	r3, [pc, #248]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1ee      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d105      	bne.n	8002d28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1c:	4b39      	ldr	r3, [pc, #228]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	4a38      	ldr	r2, [pc, #224]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 80a1 	beq.w	8002e74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d32:	4b34      	ldr	r3, [pc, #208]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d05c      	beq.n	8002df8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d141      	bne.n	8002dca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b31      	ldr	r3, [pc, #196]	; (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fe04 	bl	8001958 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe fe00 	bl	8001958 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e087      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	4b27      	ldr	r3, [pc, #156]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69da      	ldr	r2, [r3, #28]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	019b      	lsls	r3, r3, #6
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d88:	085b      	lsrs	r3, r3, #1
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	041b      	lsls	r3, r3, #16
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	061b      	lsls	r3, r3, #24
 8002d96:	491b      	ldr	r1, [pc, #108]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	; (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da2:	f7fe fdd9 	bl	8001958 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002daa:	f7fe fdd5 	bl	8001958 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e05c      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x416>
 8002dc8:	e054      	b.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dca:	4b10      	ldr	r3, [pc, #64]	; (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fdc2 	bl	8001958 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7fe fdbe 	bl	8001958 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e045      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x444>
 8002df6:	e03d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e038      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40007000 	.word	0x40007000
 8002e0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e10:	4b1b      	ldr	r3, [pc, #108]	; (8002e80 <HAL_RCC_OscConfig+0x4ec>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d028      	beq.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d121      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d11a      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e40:	4013      	ands	r3, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d111      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e56:	085b      	lsrs	r3, r3, #1
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023800 	.word	0x40023800

08002e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e0cc      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e98:	4b68      	ldr	r3, [pc, #416]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d90c      	bls.n	8002ec0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea6:	4b65      	ldr	r3, [pc, #404]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eae:	4b63      	ldr	r3, [pc, #396]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0b8      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d020      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed8:	4b59      	ldr	r3, [pc, #356]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4a58      	ldr	r2, [pc, #352]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ede:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ee2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ef0:	4b53      	ldr	r3, [pc, #332]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a52      	ldr	r2, [pc, #328]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002efa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002efc:	4b50      	ldr	r3, [pc, #320]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	494d      	ldr	r1, [pc, #308]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d044      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d107      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f22:	4b47      	ldr	r3, [pc, #284]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d119      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e07f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d003      	beq.n	8002f42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d107      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f42:	4b3f      	ldr	r3, [pc, #252]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e06f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f52:	4b3b      	ldr	r3, [pc, #236]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e067      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f62:	4b37      	ldr	r3, [pc, #220]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f023 0203 	bic.w	r2, r3, #3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4934      	ldr	r1, [pc, #208]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f74:	f7fe fcf0 	bl	8001958 <HAL_GetTick>
 8002f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f7a:	e00a      	b.n	8002f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f7c:	f7fe fcec 	bl	8001958 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e04f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f92:	4b2b      	ldr	r3, [pc, #172]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 020c 	and.w	r2, r3, #12
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d1eb      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b25      	ldr	r3, [pc, #148]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d20c      	bcs.n	8002fcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b22      	ldr	r3, [pc, #136]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fba:	4b20      	ldr	r3, [pc, #128]	; (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d001      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e032      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d008      	beq.n	8002fea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd8:	4b19      	ldr	r3, [pc, #100]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	4916      	ldr	r1, [pc, #88]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d009      	beq.n	800300a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ff6:	4b12      	ldr	r3, [pc, #72]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	490e      	ldr	r1, [pc, #56]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800300a:	f000 f821 	bl	8003050 <HAL_RCC_GetSysClockFreq>
 800300e:	4602      	mov	r2, r0
 8003010:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	490a      	ldr	r1, [pc, #40]	; (8003044 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	5ccb      	ldrb	r3, [r1, r3]
 800301e:	fa22 f303 	lsr.w	r3, r2, r3
 8003022:	4a09      	ldr	r2, [pc, #36]	; (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8003024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003026:	4b09      	ldr	r3, [pc, #36]	; (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7fe fc50 	bl	80018d0 <HAL_InitTick>

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023c00 	.word	0x40023c00
 8003040:	40023800 	.word	0x40023800
 8003044:	08008450 	.word	0x08008450
 8003048:	20000000 	.word	0x20000000
 800304c:	20000004 	.word	0x20000004

08003050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003054:	b094      	sub	sp, #80	; 0x50
 8003056:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003058:	2300      	movs	r3, #0
 800305a:	647b      	str	r3, [r7, #68]	; 0x44
 800305c:	2300      	movs	r3, #0
 800305e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003060:	2300      	movs	r3, #0
 8003062:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003068:	4b79      	ldr	r3, [pc, #484]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 030c 	and.w	r3, r3, #12
 8003070:	2b08      	cmp	r3, #8
 8003072:	d00d      	beq.n	8003090 <HAL_RCC_GetSysClockFreq+0x40>
 8003074:	2b08      	cmp	r3, #8
 8003076:	f200 80e1 	bhi.w	800323c <HAL_RCC_GetSysClockFreq+0x1ec>
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_RCC_GetSysClockFreq+0x34>
 800307e:	2b04      	cmp	r3, #4
 8003080:	d003      	beq.n	800308a <HAL_RCC_GetSysClockFreq+0x3a>
 8003082:	e0db      	b.n	800323c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003084:	4b73      	ldr	r3, [pc, #460]	; (8003254 <HAL_RCC_GetSysClockFreq+0x204>)
 8003086:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003088:	e0db      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800308a:	4b73      	ldr	r3, [pc, #460]	; (8003258 <HAL_RCC_GetSysClockFreq+0x208>)
 800308c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800308e:	e0d8      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003090:	4b6f      	ldr	r3, [pc, #444]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003098:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800309a:	4b6d      	ldr	r3, [pc, #436]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d063      	beq.n	800316e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a6:	4b6a      	ldr	r3, [pc, #424]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	099b      	lsrs	r3, r3, #6
 80030ac:	2200      	movs	r2, #0
 80030ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80030b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80030b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b8:	633b      	str	r3, [r7, #48]	; 0x30
 80030ba:	2300      	movs	r3, #0
 80030bc:	637b      	str	r3, [r7, #52]	; 0x34
 80030be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80030c2:	4622      	mov	r2, r4
 80030c4:	462b      	mov	r3, r5
 80030c6:	f04f 0000 	mov.w	r0, #0
 80030ca:	f04f 0100 	mov.w	r1, #0
 80030ce:	0159      	lsls	r1, r3, #5
 80030d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d4:	0150      	lsls	r0, r2, #5
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4621      	mov	r1, r4
 80030dc:	1a51      	subs	r1, r2, r1
 80030de:	6139      	str	r1, [r7, #16]
 80030e0:	4629      	mov	r1, r5
 80030e2:	eb63 0301 	sbc.w	r3, r3, r1
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	f04f 0200 	mov.w	r2, #0
 80030ec:	f04f 0300 	mov.w	r3, #0
 80030f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030f4:	4659      	mov	r1, fp
 80030f6:	018b      	lsls	r3, r1, #6
 80030f8:	4651      	mov	r1, sl
 80030fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030fe:	4651      	mov	r1, sl
 8003100:	018a      	lsls	r2, r1, #6
 8003102:	4651      	mov	r1, sl
 8003104:	ebb2 0801 	subs.w	r8, r2, r1
 8003108:	4659      	mov	r1, fp
 800310a:	eb63 0901 	sbc.w	r9, r3, r1
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	f04f 0300 	mov.w	r3, #0
 8003116:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800311a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800311e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003122:	4690      	mov	r8, r2
 8003124:	4699      	mov	r9, r3
 8003126:	4623      	mov	r3, r4
 8003128:	eb18 0303 	adds.w	r3, r8, r3
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	462b      	mov	r3, r5
 8003130:	eb49 0303 	adc.w	r3, r9, r3
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	f04f 0200 	mov.w	r2, #0
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003142:	4629      	mov	r1, r5
 8003144:	024b      	lsls	r3, r1, #9
 8003146:	4621      	mov	r1, r4
 8003148:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800314c:	4621      	mov	r1, r4
 800314e:	024a      	lsls	r2, r1, #9
 8003150:	4610      	mov	r0, r2
 8003152:	4619      	mov	r1, r3
 8003154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003156:	2200      	movs	r2, #0
 8003158:	62bb      	str	r3, [r7, #40]	; 0x28
 800315a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800315c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003160:	f7fd fd92 	bl	8000c88 <__aeabi_uldivmod>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	4613      	mov	r3, r2
 800316a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800316c:	e058      	b.n	8003220 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800316e:	4b38      	ldr	r3, [pc, #224]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	099b      	lsrs	r3, r3, #6
 8003174:	2200      	movs	r2, #0
 8003176:	4618      	mov	r0, r3
 8003178:	4611      	mov	r1, r2
 800317a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800317e:	623b      	str	r3, [r7, #32]
 8003180:	2300      	movs	r3, #0
 8003182:	627b      	str	r3, [r7, #36]	; 0x24
 8003184:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003188:	4642      	mov	r2, r8
 800318a:	464b      	mov	r3, r9
 800318c:	f04f 0000 	mov.w	r0, #0
 8003190:	f04f 0100 	mov.w	r1, #0
 8003194:	0159      	lsls	r1, r3, #5
 8003196:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800319a:	0150      	lsls	r0, r2, #5
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4641      	mov	r1, r8
 80031a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80031a6:	4649      	mov	r1, r9
 80031a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80031ac:	f04f 0200 	mov.w	r2, #0
 80031b0:	f04f 0300 	mov.w	r3, #0
 80031b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031c0:	ebb2 040a 	subs.w	r4, r2, sl
 80031c4:	eb63 050b 	sbc.w	r5, r3, fp
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	00eb      	lsls	r3, r5, #3
 80031d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031d6:	00e2      	lsls	r2, r4, #3
 80031d8:	4614      	mov	r4, r2
 80031da:	461d      	mov	r5, r3
 80031dc:	4643      	mov	r3, r8
 80031de:	18e3      	adds	r3, r4, r3
 80031e0:	603b      	str	r3, [r7, #0]
 80031e2:	464b      	mov	r3, r9
 80031e4:	eb45 0303 	adc.w	r3, r5, r3
 80031e8:	607b      	str	r3, [r7, #4]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031f6:	4629      	mov	r1, r5
 80031f8:	028b      	lsls	r3, r1, #10
 80031fa:	4621      	mov	r1, r4
 80031fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003200:	4621      	mov	r1, r4
 8003202:	028a      	lsls	r2, r1, #10
 8003204:	4610      	mov	r0, r2
 8003206:	4619      	mov	r1, r3
 8003208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800320a:	2200      	movs	r2, #0
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	61fa      	str	r2, [r7, #28]
 8003210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003214:	f7fd fd38 	bl	8000c88 <__aeabi_uldivmod>
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	4613      	mov	r3, r2
 800321e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	0c1b      	lsrs	r3, r3, #16
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	3301      	adds	r3, #1
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003230:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003232:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800323a:	e002      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800323c:	4b05      	ldr	r3, [pc, #20]	; (8003254 <HAL_RCC_GetSysClockFreq+0x204>)
 800323e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003244:	4618      	mov	r0, r3
 8003246:	3750      	adds	r7, #80	; 0x50
 8003248:	46bd      	mov	sp, r7
 800324a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800324e:	bf00      	nop
 8003250:	40023800 	.word	0x40023800
 8003254:	00f42400 	.word	0x00f42400
 8003258:	007a1200 	.word	0x007a1200

0800325c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e041      	b.n	80032f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d106      	bne.n	8003288 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fe fab8 	bl	80017f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2202      	movs	r2, #2
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3304      	adds	r3, #4
 8003298:	4619      	mov	r1, r3
 800329a:	4610      	mov	r0, r2
 800329c:	f000 f95e 	bl	800355c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b01      	cmp	r3, #1
 800330e:	d001      	beq.n	8003314 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e046      	b.n	80033a2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a23      	ldr	r2, [pc, #140]	; (80033b0 <HAL_TIM_Base_Start+0xb4>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d022      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800332e:	d01d      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a1f      	ldr	r2, [pc, #124]	; (80033b4 <HAL_TIM_Base_Start+0xb8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d018      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a1e      	ldr	r2, [pc, #120]	; (80033b8 <HAL_TIM_Base_Start+0xbc>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d013      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a1c      	ldr	r2, [pc, #112]	; (80033bc <HAL_TIM_Base_Start+0xc0>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d00e      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a1b      	ldr	r2, [pc, #108]	; (80033c0 <HAL_TIM_Base_Start+0xc4>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d009      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a19      	ldr	r2, [pc, #100]	; (80033c4 <HAL_TIM_Base_Start+0xc8>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d004      	beq.n	800336c <HAL_TIM_Base_Start+0x70>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a18      	ldr	r2, [pc, #96]	; (80033c8 <HAL_TIM_Base_Start+0xcc>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d111      	bne.n	8003390 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b06      	cmp	r3, #6
 800337c:	d010      	beq.n	80033a0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0201 	orr.w	r2, r2, #1
 800338c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800338e:	e007      	b.n	80033a0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0201 	orr.w	r2, r2, #1
 800339e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40010000 	.word	0x40010000
 80033b4:	40000400 	.word	0x40000400
 80033b8:	40000800 	.word	0x40000800
 80033bc:	40000c00 	.word	0x40000c00
 80033c0:	40010400 	.word	0x40010400
 80033c4:	40014000 	.word	0x40014000
 80033c8:	40001800 	.word	0x40001800

080033cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033d6:	2300      	movs	r3, #0
 80033d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIM_ConfigClockSource+0x1c>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e0b4      	b.n	8003552 <HAL_TIM_ConfigClockSource+0x186>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800340e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003420:	d03e      	beq.n	80034a0 <HAL_TIM_ConfigClockSource+0xd4>
 8003422:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003426:	f200 8087 	bhi.w	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 800342a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342e:	f000 8086 	beq.w	800353e <HAL_TIM_ConfigClockSource+0x172>
 8003432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003436:	d87f      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003438:	2b70      	cmp	r3, #112	; 0x70
 800343a:	d01a      	beq.n	8003472 <HAL_TIM_ConfigClockSource+0xa6>
 800343c:	2b70      	cmp	r3, #112	; 0x70
 800343e:	d87b      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003440:	2b60      	cmp	r3, #96	; 0x60
 8003442:	d050      	beq.n	80034e6 <HAL_TIM_ConfigClockSource+0x11a>
 8003444:	2b60      	cmp	r3, #96	; 0x60
 8003446:	d877      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003448:	2b50      	cmp	r3, #80	; 0x50
 800344a:	d03c      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0xfa>
 800344c:	2b50      	cmp	r3, #80	; 0x50
 800344e:	d873      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003450:	2b40      	cmp	r3, #64	; 0x40
 8003452:	d058      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0x13a>
 8003454:	2b40      	cmp	r3, #64	; 0x40
 8003456:	d86f      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003458:	2b30      	cmp	r3, #48	; 0x30
 800345a:	d064      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x15a>
 800345c:	2b30      	cmp	r3, #48	; 0x30
 800345e:	d86b      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003460:	2b20      	cmp	r3, #32
 8003462:	d060      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x15a>
 8003464:	2b20      	cmp	r3, #32
 8003466:	d867      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
 8003468:	2b00      	cmp	r3, #0
 800346a:	d05c      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x15a>
 800346c:	2b10      	cmp	r3, #16
 800346e:	d05a      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x15a>
 8003470:	e062      	b.n	8003538 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6818      	ldr	r0, [r3, #0]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	6899      	ldr	r1, [r3, #8]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f000 f985 	bl	8003790 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003494:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	609a      	str	r2, [r3, #8]
      break;
 800349e:	e04f      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6899      	ldr	r1, [r3, #8]
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f000 f96e 	bl	8003790 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034c2:	609a      	str	r2, [r3, #8]
      break;
 80034c4:	e03c      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	6859      	ldr	r1, [r3, #4]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	461a      	mov	r2, r3
 80034d4:	f000 f8e2 	bl	800369c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2150      	movs	r1, #80	; 0x50
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 f93b 	bl	800375a <TIM_ITRx_SetConfig>
      break;
 80034e4:	e02c      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6859      	ldr	r1, [r3, #4]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f000 f901 	bl	80036fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2160      	movs	r1, #96	; 0x60
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f92b 	bl	800375a <TIM_ITRx_SetConfig>
      break;
 8003504:	e01c      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f000 f8c2 	bl	800369c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2140      	movs	r1, #64	; 0x40
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f91b 	bl	800375a <TIM_ITRx_SetConfig>
      break;
 8003524:	e00c      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4619      	mov	r1, r3
 8003530:	4610      	mov	r0, r2
 8003532:	f000 f912 	bl	800375a <TIM_ITRx_SetConfig>
      break;
 8003536:	e003      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
      break;
 800353c:	e000      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800353e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003550:	7bfb      	ldrb	r3, [r7, #15]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a40      	ldr	r2, [pc, #256]	; (8003670 <TIM_Base_SetConfig+0x114>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d013      	beq.n	800359c <TIM_Base_SetConfig+0x40>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800357a:	d00f      	beq.n	800359c <TIM_Base_SetConfig+0x40>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a3d      	ldr	r2, [pc, #244]	; (8003674 <TIM_Base_SetConfig+0x118>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d00b      	beq.n	800359c <TIM_Base_SetConfig+0x40>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a3c      	ldr	r2, [pc, #240]	; (8003678 <TIM_Base_SetConfig+0x11c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d007      	beq.n	800359c <TIM_Base_SetConfig+0x40>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a3b      	ldr	r2, [pc, #236]	; (800367c <TIM_Base_SetConfig+0x120>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d003      	beq.n	800359c <TIM_Base_SetConfig+0x40>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a3a      	ldr	r2, [pc, #232]	; (8003680 <TIM_Base_SetConfig+0x124>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d108      	bne.n	80035ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a2f      	ldr	r2, [pc, #188]	; (8003670 <TIM_Base_SetConfig+0x114>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d02b      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035bc:	d027      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a2c      	ldr	r2, [pc, #176]	; (8003674 <TIM_Base_SetConfig+0x118>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d023      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a2b      	ldr	r2, [pc, #172]	; (8003678 <TIM_Base_SetConfig+0x11c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d01f      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a2a      	ldr	r2, [pc, #168]	; (800367c <TIM_Base_SetConfig+0x120>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d01b      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a29      	ldr	r2, [pc, #164]	; (8003680 <TIM_Base_SetConfig+0x124>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d017      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a28      	ldr	r2, [pc, #160]	; (8003684 <TIM_Base_SetConfig+0x128>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d013      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a27      	ldr	r2, [pc, #156]	; (8003688 <TIM_Base_SetConfig+0x12c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d00f      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a26      	ldr	r2, [pc, #152]	; (800368c <TIM_Base_SetConfig+0x130>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d00b      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a25      	ldr	r2, [pc, #148]	; (8003690 <TIM_Base_SetConfig+0x134>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d007      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a24      	ldr	r2, [pc, #144]	; (8003694 <TIM_Base_SetConfig+0x138>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d003      	beq.n	800360e <TIM_Base_SetConfig+0xb2>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a23      	ldr	r2, [pc, #140]	; (8003698 <TIM_Base_SetConfig+0x13c>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d108      	bne.n	8003620 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003614:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	4313      	orrs	r3, r2
 800361e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	4313      	orrs	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a0a      	ldr	r2, [pc, #40]	; (8003670 <TIM_Base_SetConfig+0x114>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d003      	beq.n	8003654 <TIM_Base_SetConfig+0xf8>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a0c      	ldr	r2, [pc, #48]	; (8003680 <TIM_Base_SetConfig+0x124>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d103      	bne.n	800365c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	691a      	ldr	r2, [r3, #16]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	615a      	str	r2, [r3, #20]
}
 8003662:	bf00      	nop
 8003664:	3714      	adds	r7, #20
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	40010000 	.word	0x40010000
 8003674:	40000400 	.word	0x40000400
 8003678:	40000800 	.word	0x40000800
 800367c:	40000c00 	.word	0x40000c00
 8003680:	40010400 	.word	0x40010400
 8003684:	40014000 	.word	0x40014000
 8003688:	40014400 	.word	0x40014400
 800368c:	40014800 	.word	0x40014800
 8003690:	40001800 	.word	0x40001800
 8003694:	40001c00 	.word	0x40001c00
 8003698:	40002000 	.word	0x40002000

0800369c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800369c:	b480      	push	{r7}
 800369e:	b087      	sub	sp, #28
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	f023 0201 	bic.w	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f023 030a 	bic.w	r3, r3, #10
 80036d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4313      	orrs	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	621a      	str	r2, [r3, #32]
}
 80036ee:	bf00      	nop
 80036f0:	371c      	adds	r7, #28
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b087      	sub	sp, #28
 80036fe:	af00      	add	r7, sp, #0
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	f023 0210 	bic.w	r2, r3, #16
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003724:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	031b      	lsls	r3, r3, #12
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	4313      	orrs	r3, r2
 800372e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003736:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	621a      	str	r2, [r3, #32]
}
 800374e:	bf00      	nop
 8003750:	371c      	adds	r7, #28
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800375a:	b480      	push	{r7}
 800375c:	b085      	sub	sp, #20
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
 8003762:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003770:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	f043 0307 	orr.w	r3, r3, #7
 800377c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	609a      	str	r2, [r3, #8]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	021a      	lsls	r2, r3, #8
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	609a      	str	r2, [r3, #8]
}
 80037c4:	bf00      	nop
 80037c6:	371c      	adds	r7, #28
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e05a      	b.n	800389e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a21      	ldr	r2, [pc, #132]	; (80038ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d022      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003834:	d01d      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1d      	ldr	r2, [pc, #116]	; (80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d018      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a1b      	ldr	r2, [pc, #108]	; (80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a1a      	ldr	r2, [pc, #104]	; (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00e      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a18      	ldr	r2, [pc, #96]	; (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d009      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a17      	ldr	r2, [pc, #92]	; (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d004      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a15      	ldr	r2, [pc, #84]	; (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d10c      	bne.n	800388c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003878:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	4313      	orrs	r3, r2
 8003882:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40010000 	.word	0x40010000
 80038b0:	40000400 	.word	0x40000400
 80038b4:	40000800 	.word	0x40000800
 80038b8:	40000c00 	.word	0x40000c00
 80038bc:	40010400 	.word	0x40010400
 80038c0:	40014000 	.word	0x40014000
 80038c4:	40001800 	.word	0x40001800

080038c8 <signal_PLL_Init>:
#include "signal_PLL.h"
//
signal_PLL signal_PLL_Init(signal_PLL pll)
{
 80038c8:	b084      	sub	sp, #16
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b094      	sub	sp, #80	; 0x50
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80038d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    signal_PLL temp = pll;
 80038da:	f107 030c 	add.w	r3, r7, #12
 80038de:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80038e2:	2244      	movs	r2, #68	; 0x44
 80038e4:	4618      	mov	r0, r3
 80038e6:	f000 f92f 	bl	8003b48 <memcpy>
    temp.d_1 = 0.f;
 80038ea:	f04f 0300 	mov.w	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
    temp.d_2 = 0.f;
 80038f0:	f04f 0300 	mov.w	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
    temp.q_1 = 0.f;
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	627b      	str	r3, [r7, #36]	; 0x24
    temp.q_2 = 0.f;
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	62bb      	str	r3, [r7, #40]	; 0x28
    temp.omiga = 2 * 3.14f * 50;
 8003902:	4b09      	ldr	r3, [pc, #36]	; (8003928 <signal_PLL_Init+0x60>)
 8003904:	60fb      	str	r3, [r7, #12]
    temp.Ts = 1 / 20000.f;
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <signal_PLL_Init+0x64>)
 8003908:	613b      	str	r3, [r7, #16]
    return temp;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4618      	mov	r0, r3
 800390e:	f107 030c 	add.w	r3, r7, #12
 8003912:	2244      	movs	r2, #68	; 0x44
 8003914:	4619      	mov	r1, r3
 8003916:	f000 f917 	bl	8003b48 <memcpy>
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	3750      	adds	r7, #80	; 0x50
 800391e:	46bd      	mov	sp, r7
 8003920:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003924:	b004      	add	sp, #16
 8003926:	4770      	bx	lr
 8003928:	439d0000 	.word	0x439d0000
 800392c:	3851b717 	.word	0x3851b717

08003930 <sogi>:
SOGI

*/
float k = 1.41f;    //
signal_PLL sogi(signal_PLL signal)
{
 8003930:	b084      	sub	sp, #16
 8003932:	b580      	push	{r7, lr}
 8003934:	b094      	sub	sp, #80	; 0x50
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800393e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    signal_PLL temp = signal;
 8003942:	f107 030c 	add.w	r3, r7, #12
 8003946:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800394a:	2244      	movs	r2, #68	; 0x44
 800394c:	4618      	mov	r0, r3
 800394e:	f000 f8fb 	bl	8003b48 <memcpy>
    temp.temp.lamda = 0.5f * temp.omiga * temp.Ts;
 8003952:	edd7 7a03 	vldr	s15, [r7, #12]
 8003956:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800395a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800395e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003966:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    temp.temp.x = 2 * k * temp.omiga * temp.Ts;
 800396a:	4b61      	ldr	r3, [pc, #388]	; (8003af0 <sogi+0x1c0>)
 800396c:	edd3 7a00 	vldr	s15, [r3]
 8003970:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003974:	edd7 7a03 	vldr	s15, [r7, #12]
 8003978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800397c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003984:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    temp.temp.y = temp.omiga * temp.Ts * temp.omiga * temp.Ts;
 8003988:	ed97 7a03 	vldr	s14, [r7, #12]
 800398c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003990:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003994:	edd7 7a03 	vldr	s15, [r7, #12]
 8003998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399c:	edd7 7a04 	vldr	s15, [r7, #16]
 80039a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    temp.temp.b0 = temp.temp.x / (temp.temp.x + temp.temp.y +4);
 80039a8:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80039ac:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80039b0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80039b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80039bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039c4:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    temp.temp.a1 = (8-2 * temp.temp.y) / (temp.temp.x + temp.temp.y + 4);
 80039c8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80039cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80039d0:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80039d4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80039d8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80039dc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80039e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80039e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039f0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    temp.temp.a2 = (temp.temp.x - temp.temp.y - 4) / (temp.temp.x + temp.temp.y + 4);
 80039f4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80039f8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80039fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a00:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003a04:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003a08:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003a0c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003a10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a14:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003a18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a20:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

    temp.d_0 = temp.temp.b0 * temp.u_0 - temp.temp.b0 * temp.u_2 + temp.temp.a1 * temp.d_1 + temp.temp.a2 * temp.d_2;
 8003a24:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003a28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a30:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8003a34:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003a38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a40:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8003a44:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a50:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8003a54:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a60:	edc7 7a05 	vstr	s15, [r7, #20]
    temp.q_0 = temp.temp.b0 * temp.u_0 +2 * temp.temp.b0 * temp.u_1 + temp.temp.b0 * temp.u_2 + temp.temp.a1 * temp.q_1 + temp.temp.a2 * temp.q_2;
 8003a64:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003a68:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a70:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003a74:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003a78:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a84:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8003a88:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a94:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8003a98:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003aa4:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8003aa8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab4:	edc7 7a08 	vstr	s15, [r7, #32]

    temp.u_2 = temp.u_1;
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aba:	637b      	str	r3, [r7, #52]	; 0x34
    temp.u_1 = temp.u_0;
 8003abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003abe:	633b      	str	r3, [r7, #48]	; 0x30
    temp.d_2 = temp.d_1;
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	61fb      	str	r3, [r7, #28]
    temp.d_1 = temp.d_0;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	61bb      	str	r3, [r7, #24]
    temp.q_2 = temp.q_1;
 8003ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aca:	62bb      	str	r3, [r7, #40]	; 0x28
    temp.q_1 = temp.q_0;
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
    return temp;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f107 030c 	add.w	r3, r7, #12
 8003ad8:	2244      	movs	r2, #68	; 0x44
 8003ada:	4619      	mov	r1, r3
 8003adc:	f000 f834 	bl	8003b48 <memcpy>
}
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	3750      	adds	r7, #80	; 0x50
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003aea:	b004      	add	sp, #16
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	2000000c 	.word	0x2000000c

08003af4 <__errno>:
 8003af4:	4b01      	ldr	r3, [pc, #4]	; (8003afc <__errno+0x8>)
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	20000010 	.word	0x20000010

08003b00 <__libc_init_array>:
 8003b00:	b570      	push	{r4, r5, r6, lr}
 8003b02:	4d0d      	ldr	r5, [pc, #52]	; (8003b38 <__libc_init_array+0x38>)
 8003b04:	4c0d      	ldr	r4, [pc, #52]	; (8003b3c <__libc_init_array+0x3c>)
 8003b06:	1b64      	subs	r4, r4, r5
 8003b08:	10a4      	asrs	r4, r4, #2
 8003b0a:	2600      	movs	r6, #0
 8003b0c:	42a6      	cmp	r6, r4
 8003b0e:	d109      	bne.n	8003b24 <__libc_init_array+0x24>
 8003b10:	4d0b      	ldr	r5, [pc, #44]	; (8003b40 <__libc_init_array+0x40>)
 8003b12:	4c0c      	ldr	r4, [pc, #48]	; (8003b44 <__libc_init_array+0x44>)
 8003b14:	f004 fc90 	bl	8008438 <_init>
 8003b18:	1b64      	subs	r4, r4, r5
 8003b1a:	10a4      	asrs	r4, r4, #2
 8003b1c:	2600      	movs	r6, #0
 8003b1e:	42a6      	cmp	r6, r4
 8003b20:	d105      	bne.n	8003b2e <__libc_init_array+0x2e>
 8003b22:	bd70      	pop	{r4, r5, r6, pc}
 8003b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b28:	4798      	blx	r3
 8003b2a:	3601      	adds	r6, #1
 8003b2c:	e7ee      	b.n	8003b0c <__libc_init_array+0xc>
 8003b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b32:	4798      	blx	r3
 8003b34:	3601      	adds	r6, #1
 8003b36:	e7f2      	b.n	8003b1e <__libc_init_array+0x1e>
 8003b38:	0800890c 	.word	0x0800890c
 8003b3c:	0800890c 	.word	0x0800890c
 8003b40:	0800890c 	.word	0x0800890c
 8003b44:	08008910 	.word	0x08008910

08003b48 <memcpy>:
 8003b48:	440a      	add	r2, r1
 8003b4a:	4291      	cmp	r1, r2
 8003b4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b50:	d100      	bne.n	8003b54 <memcpy+0xc>
 8003b52:	4770      	bx	lr
 8003b54:	b510      	push	{r4, lr}
 8003b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b5e:	4291      	cmp	r1, r2
 8003b60:	d1f9      	bne.n	8003b56 <memcpy+0xe>
 8003b62:	bd10      	pop	{r4, pc}

08003b64 <memset>:
 8003b64:	4402      	add	r2, r0
 8003b66:	4603      	mov	r3, r0
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d100      	bne.n	8003b6e <memset+0xa>
 8003b6c:	4770      	bx	lr
 8003b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b72:	e7f9      	b.n	8003b68 <memset+0x4>

08003b74 <__cvt>:
 8003b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b78:	ec55 4b10 	vmov	r4, r5, d0
 8003b7c:	2d00      	cmp	r5, #0
 8003b7e:	460e      	mov	r6, r1
 8003b80:	4619      	mov	r1, r3
 8003b82:	462b      	mov	r3, r5
 8003b84:	bfbb      	ittet	lt
 8003b86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003b8a:	461d      	movlt	r5, r3
 8003b8c:	2300      	movge	r3, #0
 8003b8e:	232d      	movlt	r3, #45	; 0x2d
 8003b90:	700b      	strb	r3, [r1, #0]
 8003b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003b98:	4691      	mov	r9, r2
 8003b9a:	f023 0820 	bic.w	r8, r3, #32
 8003b9e:	bfbc      	itt	lt
 8003ba0:	4622      	movlt	r2, r4
 8003ba2:	4614      	movlt	r4, r2
 8003ba4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ba8:	d005      	beq.n	8003bb6 <__cvt+0x42>
 8003baa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003bae:	d100      	bne.n	8003bb2 <__cvt+0x3e>
 8003bb0:	3601      	adds	r6, #1
 8003bb2:	2102      	movs	r1, #2
 8003bb4:	e000      	b.n	8003bb8 <__cvt+0x44>
 8003bb6:	2103      	movs	r1, #3
 8003bb8:	ab03      	add	r3, sp, #12
 8003bba:	9301      	str	r3, [sp, #4]
 8003bbc:	ab02      	add	r3, sp, #8
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	ec45 4b10 	vmov	d0, r4, r5
 8003bc4:	4653      	mov	r3, sl
 8003bc6:	4632      	mov	r2, r6
 8003bc8:	f001 fdae 	bl	8005728 <_dtoa_r>
 8003bcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003bd0:	4607      	mov	r7, r0
 8003bd2:	d102      	bne.n	8003bda <__cvt+0x66>
 8003bd4:	f019 0f01 	tst.w	r9, #1
 8003bd8:	d022      	beq.n	8003c20 <__cvt+0xac>
 8003bda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bde:	eb07 0906 	add.w	r9, r7, r6
 8003be2:	d110      	bne.n	8003c06 <__cvt+0x92>
 8003be4:	783b      	ldrb	r3, [r7, #0]
 8003be6:	2b30      	cmp	r3, #48	; 0x30
 8003be8:	d10a      	bne.n	8003c00 <__cvt+0x8c>
 8003bea:	2200      	movs	r2, #0
 8003bec:	2300      	movs	r3, #0
 8003bee:	4620      	mov	r0, r4
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	f7fc ff69 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bf6:	b918      	cbnz	r0, 8003c00 <__cvt+0x8c>
 8003bf8:	f1c6 0601 	rsb	r6, r6, #1
 8003bfc:	f8ca 6000 	str.w	r6, [sl]
 8003c00:	f8da 3000 	ldr.w	r3, [sl]
 8003c04:	4499      	add	r9, r3
 8003c06:	2200      	movs	r2, #0
 8003c08:	2300      	movs	r3, #0
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	4629      	mov	r1, r5
 8003c0e:	f7fc ff5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c12:	b108      	cbz	r0, 8003c18 <__cvt+0xa4>
 8003c14:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c18:	2230      	movs	r2, #48	; 0x30
 8003c1a:	9b03      	ldr	r3, [sp, #12]
 8003c1c:	454b      	cmp	r3, r9
 8003c1e:	d307      	bcc.n	8003c30 <__cvt+0xbc>
 8003c20:	9b03      	ldr	r3, [sp, #12]
 8003c22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c24:	1bdb      	subs	r3, r3, r7
 8003c26:	4638      	mov	r0, r7
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	b004      	add	sp, #16
 8003c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c30:	1c59      	adds	r1, r3, #1
 8003c32:	9103      	str	r1, [sp, #12]
 8003c34:	701a      	strb	r2, [r3, #0]
 8003c36:	e7f0      	b.n	8003c1a <__cvt+0xa6>

08003c38 <__exponent>:
 8003c38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2900      	cmp	r1, #0
 8003c3e:	bfb8      	it	lt
 8003c40:	4249      	neglt	r1, r1
 8003c42:	f803 2b02 	strb.w	r2, [r3], #2
 8003c46:	bfb4      	ite	lt
 8003c48:	222d      	movlt	r2, #45	; 0x2d
 8003c4a:	222b      	movge	r2, #43	; 0x2b
 8003c4c:	2909      	cmp	r1, #9
 8003c4e:	7042      	strb	r2, [r0, #1]
 8003c50:	dd2a      	ble.n	8003ca8 <__exponent+0x70>
 8003c52:	f10d 0407 	add.w	r4, sp, #7
 8003c56:	46a4      	mov	ip, r4
 8003c58:	270a      	movs	r7, #10
 8003c5a:	46a6      	mov	lr, r4
 8003c5c:	460a      	mov	r2, r1
 8003c5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003c62:	fb07 1516 	mls	r5, r7, r6, r1
 8003c66:	3530      	adds	r5, #48	; 0x30
 8003c68:	2a63      	cmp	r2, #99	; 0x63
 8003c6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8003c6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003c72:	4631      	mov	r1, r6
 8003c74:	dcf1      	bgt.n	8003c5a <__exponent+0x22>
 8003c76:	3130      	adds	r1, #48	; 0x30
 8003c78:	f1ae 0502 	sub.w	r5, lr, #2
 8003c7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003c80:	1c44      	adds	r4, r0, #1
 8003c82:	4629      	mov	r1, r5
 8003c84:	4561      	cmp	r1, ip
 8003c86:	d30a      	bcc.n	8003c9e <__exponent+0x66>
 8003c88:	f10d 0209 	add.w	r2, sp, #9
 8003c8c:	eba2 020e 	sub.w	r2, r2, lr
 8003c90:	4565      	cmp	r5, ip
 8003c92:	bf88      	it	hi
 8003c94:	2200      	movhi	r2, #0
 8003c96:	4413      	add	r3, r2
 8003c98:	1a18      	subs	r0, r3, r0
 8003c9a:	b003      	add	sp, #12
 8003c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ca2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003ca6:	e7ed      	b.n	8003c84 <__exponent+0x4c>
 8003ca8:	2330      	movs	r3, #48	; 0x30
 8003caa:	3130      	adds	r1, #48	; 0x30
 8003cac:	7083      	strb	r3, [r0, #2]
 8003cae:	70c1      	strb	r1, [r0, #3]
 8003cb0:	1d03      	adds	r3, r0, #4
 8003cb2:	e7f1      	b.n	8003c98 <__exponent+0x60>

08003cb4 <_printf_float>:
 8003cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb8:	ed2d 8b02 	vpush	{d8}
 8003cbc:	b08d      	sub	sp, #52	; 0x34
 8003cbe:	460c      	mov	r4, r1
 8003cc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003cc4:	4616      	mov	r6, r2
 8003cc6:	461f      	mov	r7, r3
 8003cc8:	4605      	mov	r5, r0
 8003cca:	f002 fe8b 	bl	80069e4 <_localeconv_r>
 8003cce:	f8d0 a000 	ldr.w	sl, [r0]
 8003cd2:	4650      	mov	r0, sl
 8003cd4:	f7fc fa7c 	bl	80001d0 <strlen>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	930a      	str	r3, [sp, #40]	; 0x28
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	9305      	str	r3, [sp, #20]
 8003ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003ce8:	3307      	adds	r3, #7
 8003cea:	f023 0307 	bic.w	r3, r3, #7
 8003cee:	f103 0208 	add.w	r2, r3, #8
 8003cf2:	f8c8 2000 	str.w	r2, [r8]
 8003cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003cfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003d02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d06:	9307      	str	r3, [sp, #28]
 8003d08:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d0c:	ee08 0a10 	vmov	s16, r0
 8003d10:	4b9f      	ldr	r3, [pc, #636]	; (8003f90 <_printf_float+0x2dc>)
 8003d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d16:	f04f 32ff 	mov.w	r2, #4294967295
 8003d1a:	f7fc ff07 	bl	8000b2c <__aeabi_dcmpun>
 8003d1e:	bb88      	cbnz	r0, 8003d84 <_printf_float+0xd0>
 8003d20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d24:	4b9a      	ldr	r3, [pc, #616]	; (8003f90 <_printf_float+0x2dc>)
 8003d26:	f04f 32ff 	mov.w	r2, #4294967295
 8003d2a:	f7fc fee1 	bl	8000af0 <__aeabi_dcmple>
 8003d2e:	bb48      	cbnz	r0, 8003d84 <_printf_float+0xd0>
 8003d30:	2200      	movs	r2, #0
 8003d32:	2300      	movs	r3, #0
 8003d34:	4640      	mov	r0, r8
 8003d36:	4649      	mov	r1, r9
 8003d38:	f7fc fed0 	bl	8000adc <__aeabi_dcmplt>
 8003d3c:	b110      	cbz	r0, 8003d44 <_printf_float+0x90>
 8003d3e:	232d      	movs	r3, #45	; 0x2d
 8003d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d44:	4b93      	ldr	r3, [pc, #588]	; (8003f94 <_printf_float+0x2e0>)
 8003d46:	4894      	ldr	r0, [pc, #592]	; (8003f98 <_printf_float+0x2e4>)
 8003d48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003d4c:	bf94      	ite	ls
 8003d4e:	4698      	movls	r8, r3
 8003d50:	4680      	movhi	r8, r0
 8003d52:	2303      	movs	r3, #3
 8003d54:	6123      	str	r3, [r4, #16]
 8003d56:	9b05      	ldr	r3, [sp, #20]
 8003d58:	f023 0204 	bic.w	r2, r3, #4
 8003d5c:	6022      	str	r2, [r4, #0]
 8003d5e:	f04f 0900 	mov.w	r9, #0
 8003d62:	9700      	str	r7, [sp, #0]
 8003d64:	4633      	mov	r3, r6
 8003d66:	aa0b      	add	r2, sp, #44	; 0x2c
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	f000 f9d8 	bl	8004120 <_printf_common>
 8003d70:	3001      	adds	r0, #1
 8003d72:	f040 8090 	bne.w	8003e96 <_printf_float+0x1e2>
 8003d76:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7a:	b00d      	add	sp, #52	; 0x34
 8003d7c:	ecbd 8b02 	vpop	{d8}
 8003d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d84:	4642      	mov	r2, r8
 8003d86:	464b      	mov	r3, r9
 8003d88:	4640      	mov	r0, r8
 8003d8a:	4649      	mov	r1, r9
 8003d8c:	f7fc fece 	bl	8000b2c <__aeabi_dcmpun>
 8003d90:	b140      	cbz	r0, 8003da4 <_printf_float+0xf0>
 8003d92:	464b      	mov	r3, r9
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	bfbc      	itt	lt
 8003d98:	232d      	movlt	r3, #45	; 0x2d
 8003d9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d9e:	487f      	ldr	r0, [pc, #508]	; (8003f9c <_printf_float+0x2e8>)
 8003da0:	4b7f      	ldr	r3, [pc, #508]	; (8003fa0 <_printf_float+0x2ec>)
 8003da2:	e7d1      	b.n	8003d48 <_printf_float+0x94>
 8003da4:	6863      	ldr	r3, [r4, #4]
 8003da6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003daa:	9206      	str	r2, [sp, #24]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	d13f      	bne.n	8003e30 <_printf_float+0x17c>
 8003db0:	2306      	movs	r3, #6
 8003db2:	6063      	str	r3, [r4, #4]
 8003db4:	9b05      	ldr	r3, [sp, #20]
 8003db6:	6861      	ldr	r1, [r4, #4]
 8003db8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	9303      	str	r3, [sp, #12]
 8003dc0:	ab0a      	add	r3, sp, #40	; 0x28
 8003dc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003dc6:	ab09      	add	r3, sp, #36	; 0x24
 8003dc8:	ec49 8b10 	vmov	d0, r8, r9
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	6022      	str	r2, [r4, #0]
 8003dd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	f7ff fecd 	bl	8003b74 <__cvt>
 8003dda:	9b06      	ldr	r3, [sp, #24]
 8003ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003dde:	2b47      	cmp	r3, #71	; 0x47
 8003de0:	4680      	mov	r8, r0
 8003de2:	d108      	bne.n	8003df6 <_printf_float+0x142>
 8003de4:	1cc8      	adds	r0, r1, #3
 8003de6:	db02      	blt.n	8003dee <_printf_float+0x13a>
 8003de8:	6863      	ldr	r3, [r4, #4]
 8003dea:	4299      	cmp	r1, r3
 8003dec:	dd41      	ble.n	8003e72 <_printf_float+0x1be>
 8003dee:	f1ab 0b02 	sub.w	fp, fp, #2
 8003df2:	fa5f fb8b 	uxtb.w	fp, fp
 8003df6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003dfa:	d820      	bhi.n	8003e3e <_printf_float+0x18a>
 8003dfc:	3901      	subs	r1, #1
 8003dfe:	465a      	mov	r2, fp
 8003e00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e04:	9109      	str	r1, [sp, #36]	; 0x24
 8003e06:	f7ff ff17 	bl	8003c38 <__exponent>
 8003e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e0c:	1813      	adds	r3, r2, r0
 8003e0e:	2a01      	cmp	r2, #1
 8003e10:	4681      	mov	r9, r0
 8003e12:	6123      	str	r3, [r4, #16]
 8003e14:	dc02      	bgt.n	8003e1c <_printf_float+0x168>
 8003e16:	6822      	ldr	r2, [r4, #0]
 8003e18:	07d2      	lsls	r2, r2, #31
 8003e1a:	d501      	bpl.n	8003e20 <_printf_float+0x16c>
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	6123      	str	r3, [r4, #16]
 8003e20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d09c      	beq.n	8003d62 <_printf_float+0xae>
 8003e28:	232d      	movs	r3, #45	; 0x2d
 8003e2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e2e:	e798      	b.n	8003d62 <_printf_float+0xae>
 8003e30:	9a06      	ldr	r2, [sp, #24]
 8003e32:	2a47      	cmp	r2, #71	; 0x47
 8003e34:	d1be      	bne.n	8003db4 <_printf_float+0x100>
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1bc      	bne.n	8003db4 <_printf_float+0x100>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e7b9      	b.n	8003db2 <_printf_float+0xfe>
 8003e3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003e42:	d118      	bne.n	8003e76 <_printf_float+0x1c2>
 8003e44:	2900      	cmp	r1, #0
 8003e46:	6863      	ldr	r3, [r4, #4]
 8003e48:	dd0b      	ble.n	8003e62 <_printf_float+0x1ae>
 8003e4a:	6121      	str	r1, [r4, #16]
 8003e4c:	b913      	cbnz	r3, 8003e54 <_printf_float+0x1a0>
 8003e4e:	6822      	ldr	r2, [r4, #0]
 8003e50:	07d0      	lsls	r0, r2, #31
 8003e52:	d502      	bpl.n	8003e5a <_printf_float+0x1a6>
 8003e54:	3301      	adds	r3, #1
 8003e56:	440b      	add	r3, r1
 8003e58:	6123      	str	r3, [r4, #16]
 8003e5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e5c:	f04f 0900 	mov.w	r9, #0
 8003e60:	e7de      	b.n	8003e20 <_printf_float+0x16c>
 8003e62:	b913      	cbnz	r3, 8003e6a <_printf_float+0x1b6>
 8003e64:	6822      	ldr	r2, [r4, #0]
 8003e66:	07d2      	lsls	r2, r2, #31
 8003e68:	d501      	bpl.n	8003e6e <_printf_float+0x1ba>
 8003e6a:	3302      	adds	r3, #2
 8003e6c:	e7f4      	b.n	8003e58 <_printf_float+0x1a4>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e7f2      	b.n	8003e58 <_printf_float+0x1a4>
 8003e72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e78:	4299      	cmp	r1, r3
 8003e7a:	db05      	blt.n	8003e88 <_printf_float+0x1d4>
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	6121      	str	r1, [r4, #16]
 8003e80:	07d8      	lsls	r0, r3, #31
 8003e82:	d5ea      	bpl.n	8003e5a <_printf_float+0x1a6>
 8003e84:	1c4b      	adds	r3, r1, #1
 8003e86:	e7e7      	b.n	8003e58 <_printf_float+0x1a4>
 8003e88:	2900      	cmp	r1, #0
 8003e8a:	bfd4      	ite	le
 8003e8c:	f1c1 0202 	rsble	r2, r1, #2
 8003e90:	2201      	movgt	r2, #1
 8003e92:	4413      	add	r3, r2
 8003e94:	e7e0      	b.n	8003e58 <_printf_float+0x1a4>
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	055a      	lsls	r2, r3, #21
 8003e9a:	d407      	bmi.n	8003eac <_printf_float+0x1f8>
 8003e9c:	6923      	ldr	r3, [r4, #16]
 8003e9e:	4642      	mov	r2, r8
 8003ea0:	4631      	mov	r1, r6
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	47b8      	blx	r7
 8003ea6:	3001      	adds	r0, #1
 8003ea8:	d12c      	bne.n	8003f04 <_printf_float+0x250>
 8003eaa:	e764      	b.n	8003d76 <_printf_float+0xc2>
 8003eac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003eb0:	f240 80e0 	bls.w	8004074 <_printf_float+0x3c0>
 8003eb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2300      	movs	r3, #0
 8003ebc:	f7fc fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ec0:	2800      	cmp	r0, #0
 8003ec2:	d034      	beq.n	8003f2e <_printf_float+0x27a>
 8003ec4:	4a37      	ldr	r2, [pc, #220]	; (8003fa4 <_printf_float+0x2f0>)
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	4631      	mov	r1, r6
 8003eca:	4628      	mov	r0, r5
 8003ecc:	47b8      	blx	r7
 8003ece:	3001      	adds	r0, #1
 8003ed0:	f43f af51 	beq.w	8003d76 <_printf_float+0xc2>
 8003ed4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	db02      	blt.n	8003ee2 <_printf_float+0x22e>
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	07d8      	lsls	r0, r3, #31
 8003ee0:	d510      	bpl.n	8003f04 <_printf_float+0x250>
 8003ee2:	ee18 3a10 	vmov	r3, s16
 8003ee6:	4652      	mov	r2, sl
 8003ee8:	4631      	mov	r1, r6
 8003eea:	4628      	mov	r0, r5
 8003eec:	47b8      	blx	r7
 8003eee:	3001      	adds	r0, #1
 8003ef0:	f43f af41 	beq.w	8003d76 <_printf_float+0xc2>
 8003ef4:	f04f 0800 	mov.w	r8, #0
 8003ef8:	f104 091a 	add.w	r9, r4, #26
 8003efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	4543      	cmp	r3, r8
 8003f02:	dc09      	bgt.n	8003f18 <_printf_float+0x264>
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	079b      	lsls	r3, r3, #30
 8003f08:	f100 8105 	bmi.w	8004116 <_printf_float+0x462>
 8003f0c:	68e0      	ldr	r0, [r4, #12]
 8003f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f10:	4298      	cmp	r0, r3
 8003f12:	bfb8      	it	lt
 8003f14:	4618      	movlt	r0, r3
 8003f16:	e730      	b.n	8003d7a <_printf_float+0xc6>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	464a      	mov	r2, r9
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	f43f af27 	beq.w	8003d76 <_printf_float+0xc2>
 8003f28:	f108 0801 	add.w	r8, r8, #1
 8003f2c:	e7e6      	b.n	8003efc <_printf_float+0x248>
 8003f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	dc39      	bgt.n	8003fa8 <_printf_float+0x2f4>
 8003f34:	4a1b      	ldr	r2, [pc, #108]	; (8003fa4 <_printf_float+0x2f0>)
 8003f36:	2301      	movs	r3, #1
 8003f38:	4631      	mov	r1, r6
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	47b8      	blx	r7
 8003f3e:	3001      	adds	r0, #1
 8003f40:	f43f af19 	beq.w	8003d76 <_printf_float+0xc2>
 8003f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	d102      	bne.n	8003f52 <_printf_float+0x29e>
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	07d9      	lsls	r1, r3, #31
 8003f50:	d5d8      	bpl.n	8003f04 <_printf_float+0x250>
 8003f52:	ee18 3a10 	vmov	r3, s16
 8003f56:	4652      	mov	r2, sl
 8003f58:	4631      	mov	r1, r6
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	47b8      	blx	r7
 8003f5e:	3001      	adds	r0, #1
 8003f60:	f43f af09 	beq.w	8003d76 <_printf_float+0xc2>
 8003f64:	f04f 0900 	mov.w	r9, #0
 8003f68:	f104 0a1a 	add.w	sl, r4, #26
 8003f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f6e:	425b      	negs	r3, r3
 8003f70:	454b      	cmp	r3, r9
 8003f72:	dc01      	bgt.n	8003f78 <_printf_float+0x2c4>
 8003f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f76:	e792      	b.n	8003e9e <_printf_float+0x1ea>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	4652      	mov	r2, sl
 8003f7c:	4631      	mov	r1, r6
 8003f7e:	4628      	mov	r0, r5
 8003f80:	47b8      	blx	r7
 8003f82:	3001      	adds	r0, #1
 8003f84:	f43f aef7 	beq.w	8003d76 <_printf_float+0xc2>
 8003f88:	f109 0901 	add.w	r9, r9, #1
 8003f8c:	e7ee      	b.n	8003f6c <_printf_float+0x2b8>
 8003f8e:	bf00      	nop
 8003f90:	7fefffff 	.word	0x7fefffff
 8003f94:	08008464 	.word	0x08008464
 8003f98:	08008468 	.word	0x08008468
 8003f9c:	08008470 	.word	0x08008470
 8003fa0:	0800846c 	.word	0x0800846c
 8003fa4:	08008474 	.word	0x08008474
 8003fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003faa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fac:	429a      	cmp	r2, r3
 8003fae:	bfa8      	it	ge
 8003fb0:	461a      	movge	r2, r3
 8003fb2:	2a00      	cmp	r2, #0
 8003fb4:	4691      	mov	r9, r2
 8003fb6:	dc37      	bgt.n	8004028 <_printf_float+0x374>
 8003fb8:	f04f 0b00 	mov.w	fp, #0
 8003fbc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fc0:	f104 021a 	add.w	r2, r4, #26
 8003fc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fc6:	9305      	str	r3, [sp, #20]
 8003fc8:	eba3 0309 	sub.w	r3, r3, r9
 8003fcc:	455b      	cmp	r3, fp
 8003fce:	dc33      	bgt.n	8004038 <_printf_float+0x384>
 8003fd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	db3b      	blt.n	8004050 <_printf_float+0x39c>
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	07da      	lsls	r2, r3, #31
 8003fdc:	d438      	bmi.n	8004050 <_printf_float+0x39c>
 8003fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fe0:	9a05      	ldr	r2, [sp, #20]
 8003fe2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003fe4:	1a9a      	subs	r2, r3, r2
 8003fe6:	eba3 0901 	sub.w	r9, r3, r1
 8003fea:	4591      	cmp	r9, r2
 8003fec:	bfa8      	it	ge
 8003fee:	4691      	movge	r9, r2
 8003ff0:	f1b9 0f00 	cmp.w	r9, #0
 8003ff4:	dc35      	bgt.n	8004062 <_printf_float+0x3ae>
 8003ff6:	f04f 0800 	mov.w	r8, #0
 8003ffa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ffe:	f104 0a1a 	add.w	sl, r4, #26
 8004002:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004006:	1a9b      	subs	r3, r3, r2
 8004008:	eba3 0309 	sub.w	r3, r3, r9
 800400c:	4543      	cmp	r3, r8
 800400e:	f77f af79 	ble.w	8003f04 <_printf_float+0x250>
 8004012:	2301      	movs	r3, #1
 8004014:	4652      	mov	r2, sl
 8004016:	4631      	mov	r1, r6
 8004018:	4628      	mov	r0, r5
 800401a:	47b8      	blx	r7
 800401c:	3001      	adds	r0, #1
 800401e:	f43f aeaa 	beq.w	8003d76 <_printf_float+0xc2>
 8004022:	f108 0801 	add.w	r8, r8, #1
 8004026:	e7ec      	b.n	8004002 <_printf_float+0x34e>
 8004028:	4613      	mov	r3, r2
 800402a:	4631      	mov	r1, r6
 800402c:	4642      	mov	r2, r8
 800402e:	4628      	mov	r0, r5
 8004030:	47b8      	blx	r7
 8004032:	3001      	adds	r0, #1
 8004034:	d1c0      	bne.n	8003fb8 <_printf_float+0x304>
 8004036:	e69e      	b.n	8003d76 <_printf_float+0xc2>
 8004038:	2301      	movs	r3, #1
 800403a:	4631      	mov	r1, r6
 800403c:	4628      	mov	r0, r5
 800403e:	9205      	str	r2, [sp, #20]
 8004040:	47b8      	blx	r7
 8004042:	3001      	adds	r0, #1
 8004044:	f43f ae97 	beq.w	8003d76 <_printf_float+0xc2>
 8004048:	9a05      	ldr	r2, [sp, #20]
 800404a:	f10b 0b01 	add.w	fp, fp, #1
 800404e:	e7b9      	b.n	8003fc4 <_printf_float+0x310>
 8004050:	ee18 3a10 	vmov	r3, s16
 8004054:	4652      	mov	r2, sl
 8004056:	4631      	mov	r1, r6
 8004058:	4628      	mov	r0, r5
 800405a:	47b8      	blx	r7
 800405c:	3001      	adds	r0, #1
 800405e:	d1be      	bne.n	8003fde <_printf_float+0x32a>
 8004060:	e689      	b.n	8003d76 <_printf_float+0xc2>
 8004062:	9a05      	ldr	r2, [sp, #20]
 8004064:	464b      	mov	r3, r9
 8004066:	4442      	add	r2, r8
 8004068:	4631      	mov	r1, r6
 800406a:	4628      	mov	r0, r5
 800406c:	47b8      	blx	r7
 800406e:	3001      	adds	r0, #1
 8004070:	d1c1      	bne.n	8003ff6 <_printf_float+0x342>
 8004072:	e680      	b.n	8003d76 <_printf_float+0xc2>
 8004074:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004076:	2a01      	cmp	r2, #1
 8004078:	dc01      	bgt.n	800407e <_printf_float+0x3ca>
 800407a:	07db      	lsls	r3, r3, #31
 800407c:	d538      	bpl.n	80040f0 <_printf_float+0x43c>
 800407e:	2301      	movs	r3, #1
 8004080:	4642      	mov	r2, r8
 8004082:	4631      	mov	r1, r6
 8004084:	4628      	mov	r0, r5
 8004086:	47b8      	blx	r7
 8004088:	3001      	adds	r0, #1
 800408a:	f43f ae74 	beq.w	8003d76 <_printf_float+0xc2>
 800408e:	ee18 3a10 	vmov	r3, s16
 8004092:	4652      	mov	r2, sl
 8004094:	4631      	mov	r1, r6
 8004096:	4628      	mov	r0, r5
 8004098:	47b8      	blx	r7
 800409a:	3001      	adds	r0, #1
 800409c:	f43f ae6b 	beq.w	8003d76 <_printf_float+0xc2>
 80040a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040a4:	2200      	movs	r2, #0
 80040a6:	2300      	movs	r3, #0
 80040a8:	f7fc fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80040ac:	b9d8      	cbnz	r0, 80040e6 <_printf_float+0x432>
 80040ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040b0:	f108 0201 	add.w	r2, r8, #1
 80040b4:	3b01      	subs	r3, #1
 80040b6:	4631      	mov	r1, r6
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b8      	blx	r7
 80040bc:	3001      	adds	r0, #1
 80040be:	d10e      	bne.n	80040de <_printf_float+0x42a>
 80040c0:	e659      	b.n	8003d76 <_printf_float+0xc2>
 80040c2:	2301      	movs	r3, #1
 80040c4:	4652      	mov	r2, sl
 80040c6:	4631      	mov	r1, r6
 80040c8:	4628      	mov	r0, r5
 80040ca:	47b8      	blx	r7
 80040cc:	3001      	adds	r0, #1
 80040ce:	f43f ae52 	beq.w	8003d76 <_printf_float+0xc2>
 80040d2:	f108 0801 	add.w	r8, r8, #1
 80040d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040d8:	3b01      	subs	r3, #1
 80040da:	4543      	cmp	r3, r8
 80040dc:	dcf1      	bgt.n	80040c2 <_printf_float+0x40e>
 80040de:	464b      	mov	r3, r9
 80040e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040e4:	e6dc      	b.n	8003ea0 <_printf_float+0x1ec>
 80040e6:	f04f 0800 	mov.w	r8, #0
 80040ea:	f104 0a1a 	add.w	sl, r4, #26
 80040ee:	e7f2      	b.n	80040d6 <_printf_float+0x422>
 80040f0:	2301      	movs	r3, #1
 80040f2:	4642      	mov	r2, r8
 80040f4:	e7df      	b.n	80040b6 <_printf_float+0x402>
 80040f6:	2301      	movs	r3, #1
 80040f8:	464a      	mov	r2, r9
 80040fa:	4631      	mov	r1, r6
 80040fc:	4628      	mov	r0, r5
 80040fe:	47b8      	blx	r7
 8004100:	3001      	adds	r0, #1
 8004102:	f43f ae38 	beq.w	8003d76 <_printf_float+0xc2>
 8004106:	f108 0801 	add.w	r8, r8, #1
 800410a:	68e3      	ldr	r3, [r4, #12]
 800410c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800410e:	1a5b      	subs	r3, r3, r1
 8004110:	4543      	cmp	r3, r8
 8004112:	dcf0      	bgt.n	80040f6 <_printf_float+0x442>
 8004114:	e6fa      	b.n	8003f0c <_printf_float+0x258>
 8004116:	f04f 0800 	mov.w	r8, #0
 800411a:	f104 0919 	add.w	r9, r4, #25
 800411e:	e7f4      	b.n	800410a <_printf_float+0x456>

08004120 <_printf_common>:
 8004120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004124:	4616      	mov	r6, r2
 8004126:	4699      	mov	r9, r3
 8004128:	688a      	ldr	r2, [r1, #8]
 800412a:	690b      	ldr	r3, [r1, #16]
 800412c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004130:	4293      	cmp	r3, r2
 8004132:	bfb8      	it	lt
 8004134:	4613      	movlt	r3, r2
 8004136:	6033      	str	r3, [r6, #0]
 8004138:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800413c:	4607      	mov	r7, r0
 800413e:	460c      	mov	r4, r1
 8004140:	b10a      	cbz	r2, 8004146 <_printf_common+0x26>
 8004142:	3301      	adds	r3, #1
 8004144:	6033      	str	r3, [r6, #0]
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	0699      	lsls	r1, r3, #26
 800414a:	bf42      	ittt	mi
 800414c:	6833      	ldrmi	r3, [r6, #0]
 800414e:	3302      	addmi	r3, #2
 8004150:	6033      	strmi	r3, [r6, #0]
 8004152:	6825      	ldr	r5, [r4, #0]
 8004154:	f015 0506 	ands.w	r5, r5, #6
 8004158:	d106      	bne.n	8004168 <_printf_common+0x48>
 800415a:	f104 0a19 	add.w	sl, r4, #25
 800415e:	68e3      	ldr	r3, [r4, #12]
 8004160:	6832      	ldr	r2, [r6, #0]
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	42ab      	cmp	r3, r5
 8004166:	dc26      	bgt.n	80041b6 <_printf_common+0x96>
 8004168:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800416c:	1e13      	subs	r3, r2, #0
 800416e:	6822      	ldr	r2, [r4, #0]
 8004170:	bf18      	it	ne
 8004172:	2301      	movne	r3, #1
 8004174:	0692      	lsls	r2, r2, #26
 8004176:	d42b      	bmi.n	80041d0 <_printf_common+0xb0>
 8004178:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800417c:	4649      	mov	r1, r9
 800417e:	4638      	mov	r0, r7
 8004180:	47c0      	blx	r8
 8004182:	3001      	adds	r0, #1
 8004184:	d01e      	beq.n	80041c4 <_printf_common+0xa4>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	68e5      	ldr	r5, [r4, #12]
 800418a:	6832      	ldr	r2, [r6, #0]
 800418c:	f003 0306 	and.w	r3, r3, #6
 8004190:	2b04      	cmp	r3, #4
 8004192:	bf08      	it	eq
 8004194:	1aad      	subeq	r5, r5, r2
 8004196:	68a3      	ldr	r3, [r4, #8]
 8004198:	6922      	ldr	r2, [r4, #16]
 800419a:	bf0c      	ite	eq
 800419c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a0:	2500      	movne	r5, #0
 80041a2:	4293      	cmp	r3, r2
 80041a4:	bfc4      	itt	gt
 80041a6:	1a9b      	subgt	r3, r3, r2
 80041a8:	18ed      	addgt	r5, r5, r3
 80041aa:	2600      	movs	r6, #0
 80041ac:	341a      	adds	r4, #26
 80041ae:	42b5      	cmp	r5, r6
 80041b0:	d11a      	bne.n	80041e8 <_printf_common+0xc8>
 80041b2:	2000      	movs	r0, #0
 80041b4:	e008      	b.n	80041c8 <_printf_common+0xa8>
 80041b6:	2301      	movs	r3, #1
 80041b8:	4652      	mov	r2, sl
 80041ba:	4649      	mov	r1, r9
 80041bc:	4638      	mov	r0, r7
 80041be:	47c0      	blx	r8
 80041c0:	3001      	adds	r0, #1
 80041c2:	d103      	bne.n	80041cc <_printf_common+0xac>
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041cc:	3501      	adds	r5, #1
 80041ce:	e7c6      	b.n	800415e <_printf_common+0x3e>
 80041d0:	18e1      	adds	r1, r4, r3
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	2030      	movs	r0, #48	; 0x30
 80041d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041da:	4422      	add	r2, r4
 80041dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041e4:	3302      	adds	r3, #2
 80041e6:	e7c7      	b.n	8004178 <_printf_common+0x58>
 80041e8:	2301      	movs	r3, #1
 80041ea:	4622      	mov	r2, r4
 80041ec:	4649      	mov	r1, r9
 80041ee:	4638      	mov	r0, r7
 80041f0:	47c0      	blx	r8
 80041f2:	3001      	adds	r0, #1
 80041f4:	d0e6      	beq.n	80041c4 <_printf_common+0xa4>
 80041f6:	3601      	adds	r6, #1
 80041f8:	e7d9      	b.n	80041ae <_printf_common+0x8e>
	...

080041fc <_printf_i>:
 80041fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004200:	7e0f      	ldrb	r7, [r1, #24]
 8004202:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004204:	2f78      	cmp	r7, #120	; 0x78
 8004206:	4691      	mov	r9, r2
 8004208:	4680      	mov	r8, r0
 800420a:	460c      	mov	r4, r1
 800420c:	469a      	mov	sl, r3
 800420e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004212:	d807      	bhi.n	8004224 <_printf_i+0x28>
 8004214:	2f62      	cmp	r7, #98	; 0x62
 8004216:	d80a      	bhi.n	800422e <_printf_i+0x32>
 8004218:	2f00      	cmp	r7, #0
 800421a:	f000 80d8 	beq.w	80043ce <_printf_i+0x1d2>
 800421e:	2f58      	cmp	r7, #88	; 0x58
 8004220:	f000 80a3 	beq.w	800436a <_printf_i+0x16e>
 8004224:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004228:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800422c:	e03a      	b.n	80042a4 <_printf_i+0xa8>
 800422e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004232:	2b15      	cmp	r3, #21
 8004234:	d8f6      	bhi.n	8004224 <_printf_i+0x28>
 8004236:	a101      	add	r1, pc, #4	; (adr r1, 800423c <_printf_i+0x40>)
 8004238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800423c:	08004295 	.word	0x08004295
 8004240:	080042a9 	.word	0x080042a9
 8004244:	08004225 	.word	0x08004225
 8004248:	08004225 	.word	0x08004225
 800424c:	08004225 	.word	0x08004225
 8004250:	08004225 	.word	0x08004225
 8004254:	080042a9 	.word	0x080042a9
 8004258:	08004225 	.word	0x08004225
 800425c:	08004225 	.word	0x08004225
 8004260:	08004225 	.word	0x08004225
 8004264:	08004225 	.word	0x08004225
 8004268:	080043b5 	.word	0x080043b5
 800426c:	080042d9 	.word	0x080042d9
 8004270:	08004397 	.word	0x08004397
 8004274:	08004225 	.word	0x08004225
 8004278:	08004225 	.word	0x08004225
 800427c:	080043d7 	.word	0x080043d7
 8004280:	08004225 	.word	0x08004225
 8004284:	080042d9 	.word	0x080042d9
 8004288:	08004225 	.word	0x08004225
 800428c:	08004225 	.word	0x08004225
 8004290:	0800439f 	.word	0x0800439f
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	1d1a      	adds	r2, r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	602a      	str	r2, [r5, #0]
 800429c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0a3      	b.n	80043f0 <_printf_i+0x1f4>
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	6829      	ldr	r1, [r5, #0]
 80042ac:	0606      	lsls	r6, r0, #24
 80042ae:	f101 0304 	add.w	r3, r1, #4
 80042b2:	d50a      	bpl.n	80042ca <_printf_i+0xce>
 80042b4:	680e      	ldr	r6, [r1, #0]
 80042b6:	602b      	str	r3, [r5, #0]
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	da03      	bge.n	80042c4 <_printf_i+0xc8>
 80042bc:	232d      	movs	r3, #45	; 0x2d
 80042be:	4276      	negs	r6, r6
 80042c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042c4:	485e      	ldr	r0, [pc, #376]	; (8004440 <_printf_i+0x244>)
 80042c6:	230a      	movs	r3, #10
 80042c8:	e019      	b.n	80042fe <_printf_i+0x102>
 80042ca:	680e      	ldr	r6, [r1, #0]
 80042cc:	602b      	str	r3, [r5, #0]
 80042ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042d2:	bf18      	it	ne
 80042d4:	b236      	sxthne	r6, r6
 80042d6:	e7ef      	b.n	80042b8 <_printf_i+0xbc>
 80042d8:	682b      	ldr	r3, [r5, #0]
 80042da:	6820      	ldr	r0, [r4, #0]
 80042dc:	1d19      	adds	r1, r3, #4
 80042de:	6029      	str	r1, [r5, #0]
 80042e0:	0601      	lsls	r1, r0, #24
 80042e2:	d501      	bpl.n	80042e8 <_printf_i+0xec>
 80042e4:	681e      	ldr	r6, [r3, #0]
 80042e6:	e002      	b.n	80042ee <_printf_i+0xf2>
 80042e8:	0646      	lsls	r6, r0, #25
 80042ea:	d5fb      	bpl.n	80042e4 <_printf_i+0xe8>
 80042ec:	881e      	ldrh	r6, [r3, #0]
 80042ee:	4854      	ldr	r0, [pc, #336]	; (8004440 <_printf_i+0x244>)
 80042f0:	2f6f      	cmp	r7, #111	; 0x6f
 80042f2:	bf0c      	ite	eq
 80042f4:	2308      	moveq	r3, #8
 80042f6:	230a      	movne	r3, #10
 80042f8:	2100      	movs	r1, #0
 80042fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042fe:	6865      	ldr	r5, [r4, #4]
 8004300:	60a5      	str	r5, [r4, #8]
 8004302:	2d00      	cmp	r5, #0
 8004304:	bfa2      	ittt	ge
 8004306:	6821      	ldrge	r1, [r4, #0]
 8004308:	f021 0104 	bicge.w	r1, r1, #4
 800430c:	6021      	strge	r1, [r4, #0]
 800430e:	b90e      	cbnz	r6, 8004314 <_printf_i+0x118>
 8004310:	2d00      	cmp	r5, #0
 8004312:	d04d      	beq.n	80043b0 <_printf_i+0x1b4>
 8004314:	4615      	mov	r5, r2
 8004316:	fbb6 f1f3 	udiv	r1, r6, r3
 800431a:	fb03 6711 	mls	r7, r3, r1, r6
 800431e:	5dc7      	ldrb	r7, [r0, r7]
 8004320:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004324:	4637      	mov	r7, r6
 8004326:	42bb      	cmp	r3, r7
 8004328:	460e      	mov	r6, r1
 800432a:	d9f4      	bls.n	8004316 <_printf_i+0x11a>
 800432c:	2b08      	cmp	r3, #8
 800432e:	d10b      	bne.n	8004348 <_printf_i+0x14c>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	07de      	lsls	r6, r3, #31
 8004334:	d508      	bpl.n	8004348 <_printf_i+0x14c>
 8004336:	6923      	ldr	r3, [r4, #16]
 8004338:	6861      	ldr	r1, [r4, #4]
 800433a:	4299      	cmp	r1, r3
 800433c:	bfde      	ittt	le
 800433e:	2330      	movle	r3, #48	; 0x30
 8004340:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004344:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004348:	1b52      	subs	r2, r2, r5
 800434a:	6122      	str	r2, [r4, #16]
 800434c:	f8cd a000 	str.w	sl, [sp]
 8004350:	464b      	mov	r3, r9
 8004352:	aa03      	add	r2, sp, #12
 8004354:	4621      	mov	r1, r4
 8004356:	4640      	mov	r0, r8
 8004358:	f7ff fee2 	bl	8004120 <_printf_common>
 800435c:	3001      	adds	r0, #1
 800435e:	d14c      	bne.n	80043fa <_printf_i+0x1fe>
 8004360:	f04f 30ff 	mov.w	r0, #4294967295
 8004364:	b004      	add	sp, #16
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436a:	4835      	ldr	r0, [pc, #212]	; (8004440 <_printf_i+0x244>)
 800436c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004370:	6829      	ldr	r1, [r5, #0]
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	f851 6b04 	ldr.w	r6, [r1], #4
 8004378:	6029      	str	r1, [r5, #0]
 800437a:	061d      	lsls	r5, r3, #24
 800437c:	d514      	bpl.n	80043a8 <_printf_i+0x1ac>
 800437e:	07df      	lsls	r7, r3, #31
 8004380:	bf44      	itt	mi
 8004382:	f043 0320 	orrmi.w	r3, r3, #32
 8004386:	6023      	strmi	r3, [r4, #0]
 8004388:	b91e      	cbnz	r6, 8004392 <_printf_i+0x196>
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	f023 0320 	bic.w	r3, r3, #32
 8004390:	6023      	str	r3, [r4, #0]
 8004392:	2310      	movs	r3, #16
 8004394:	e7b0      	b.n	80042f8 <_printf_i+0xfc>
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	f043 0320 	orr.w	r3, r3, #32
 800439c:	6023      	str	r3, [r4, #0]
 800439e:	2378      	movs	r3, #120	; 0x78
 80043a0:	4828      	ldr	r0, [pc, #160]	; (8004444 <_printf_i+0x248>)
 80043a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043a6:	e7e3      	b.n	8004370 <_printf_i+0x174>
 80043a8:	0659      	lsls	r1, r3, #25
 80043aa:	bf48      	it	mi
 80043ac:	b2b6      	uxthmi	r6, r6
 80043ae:	e7e6      	b.n	800437e <_printf_i+0x182>
 80043b0:	4615      	mov	r5, r2
 80043b2:	e7bb      	b.n	800432c <_printf_i+0x130>
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	6826      	ldr	r6, [r4, #0]
 80043b8:	6961      	ldr	r1, [r4, #20]
 80043ba:	1d18      	adds	r0, r3, #4
 80043bc:	6028      	str	r0, [r5, #0]
 80043be:	0635      	lsls	r5, r6, #24
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	d501      	bpl.n	80043c8 <_printf_i+0x1cc>
 80043c4:	6019      	str	r1, [r3, #0]
 80043c6:	e002      	b.n	80043ce <_printf_i+0x1d2>
 80043c8:	0670      	lsls	r0, r6, #25
 80043ca:	d5fb      	bpl.n	80043c4 <_printf_i+0x1c8>
 80043cc:	8019      	strh	r1, [r3, #0]
 80043ce:	2300      	movs	r3, #0
 80043d0:	6123      	str	r3, [r4, #16]
 80043d2:	4615      	mov	r5, r2
 80043d4:	e7ba      	b.n	800434c <_printf_i+0x150>
 80043d6:	682b      	ldr	r3, [r5, #0]
 80043d8:	1d1a      	adds	r2, r3, #4
 80043da:	602a      	str	r2, [r5, #0]
 80043dc:	681d      	ldr	r5, [r3, #0]
 80043de:	6862      	ldr	r2, [r4, #4]
 80043e0:	2100      	movs	r1, #0
 80043e2:	4628      	mov	r0, r5
 80043e4:	f7fb fefc 	bl	80001e0 <memchr>
 80043e8:	b108      	cbz	r0, 80043ee <_printf_i+0x1f2>
 80043ea:	1b40      	subs	r0, r0, r5
 80043ec:	6060      	str	r0, [r4, #4]
 80043ee:	6863      	ldr	r3, [r4, #4]
 80043f0:	6123      	str	r3, [r4, #16]
 80043f2:	2300      	movs	r3, #0
 80043f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043f8:	e7a8      	b.n	800434c <_printf_i+0x150>
 80043fa:	6923      	ldr	r3, [r4, #16]
 80043fc:	462a      	mov	r2, r5
 80043fe:	4649      	mov	r1, r9
 8004400:	4640      	mov	r0, r8
 8004402:	47d0      	blx	sl
 8004404:	3001      	adds	r0, #1
 8004406:	d0ab      	beq.n	8004360 <_printf_i+0x164>
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	079b      	lsls	r3, r3, #30
 800440c:	d413      	bmi.n	8004436 <_printf_i+0x23a>
 800440e:	68e0      	ldr	r0, [r4, #12]
 8004410:	9b03      	ldr	r3, [sp, #12]
 8004412:	4298      	cmp	r0, r3
 8004414:	bfb8      	it	lt
 8004416:	4618      	movlt	r0, r3
 8004418:	e7a4      	b.n	8004364 <_printf_i+0x168>
 800441a:	2301      	movs	r3, #1
 800441c:	4632      	mov	r2, r6
 800441e:	4649      	mov	r1, r9
 8004420:	4640      	mov	r0, r8
 8004422:	47d0      	blx	sl
 8004424:	3001      	adds	r0, #1
 8004426:	d09b      	beq.n	8004360 <_printf_i+0x164>
 8004428:	3501      	adds	r5, #1
 800442a:	68e3      	ldr	r3, [r4, #12]
 800442c:	9903      	ldr	r1, [sp, #12]
 800442e:	1a5b      	subs	r3, r3, r1
 8004430:	42ab      	cmp	r3, r5
 8004432:	dcf2      	bgt.n	800441a <_printf_i+0x21e>
 8004434:	e7eb      	b.n	800440e <_printf_i+0x212>
 8004436:	2500      	movs	r5, #0
 8004438:	f104 0619 	add.w	r6, r4, #25
 800443c:	e7f5      	b.n	800442a <_printf_i+0x22e>
 800443e:	bf00      	nop
 8004440:	08008476 	.word	0x08008476
 8004444:	08008487 	.word	0x08008487

08004448 <_scanf_float>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	b087      	sub	sp, #28
 800444e:	4617      	mov	r7, r2
 8004450:	9303      	str	r3, [sp, #12]
 8004452:	688b      	ldr	r3, [r1, #8]
 8004454:	1e5a      	subs	r2, r3, #1
 8004456:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800445a:	bf83      	ittte	hi
 800445c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004460:	195b      	addhi	r3, r3, r5
 8004462:	9302      	strhi	r3, [sp, #8]
 8004464:	2300      	movls	r3, #0
 8004466:	bf86      	itte	hi
 8004468:	f240 135d 	movwhi	r3, #349	; 0x15d
 800446c:	608b      	strhi	r3, [r1, #8]
 800446e:	9302      	strls	r3, [sp, #8]
 8004470:	680b      	ldr	r3, [r1, #0]
 8004472:	468b      	mov	fp, r1
 8004474:	2500      	movs	r5, #0
 8004476:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800447a:	f84b 3b1c 	str.w	r3, [fp], #28
 800447e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004482:	4680      	mov	r8, r0
 8004484:	460c      	mov	r4, r1
 8004486:	465e      	mov	r6, fp
 8004488:	46aa      	mov	sl, r5
 800448a:	46a9      	mov	r9, r5
 800448c:	9501      	str	r5, [sp, #4]
 800448e:	68a2      	ldr	r2, [r4, #8]
 8004490:	b152      	cbz	r2, 80044a8 <_scanf_float+0x60>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	2b4e      	cmp	r3, #78	; 0x4e
 8004498:	d864      	bhi.n	8004564 <_scanf_float+0x11c>
 800449a:	2b40      	cmp	r3, #64	; 0x40
 800449c:	d83c      	bhi.n	8004518 <_scanf_float+0xd0>
 800449e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80044a2:	b2c8      	uxtb	r0, r1
 80044a4:	280e      	cmp	r0, #14
 80044a6:	d93a      	bls.n	800451e <_scanf_float+0xd6>
 80044a8:	f1b9 0f00 	cmp.w	r9, #0
 80044ac:	d003      	beq.n	80044b6 <_scanf_float+0x6e>
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044ba:	f1ba 0f01 	cmp.w	sl, #1
 80044be:	f200 8113 	bhi.w	80046e8 <_scanf_float+0x2a0>
 80044c2:	455e      	cmp	r6, fp
 80044c4:	f200 8105 	bhi.w	80046d2 <_scanf_float+0x28a>
 80044c8:	2501      	movs	r5, #1
 80044ca:	4628      	mov	r0, r5
 80044cc:	b007      	add	sp, #28
 80044ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80044d6:	2a0d      	cmp	r2, #13
 80044d8:	d8e6      	bhi.n	80044a8 <_scanf_float+0x60>
 80044da:	a101      	add	r1, pc, #4	; (adr r1, 80044e0 <_scanf_float+0x98>)
 80044dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80044e0:	0800461f 	.word	0x0800461f
 80044e4:	080044a9 	.word	0x080044a9
 80044e8:	080044a9 	.word	0x080044a9
 80044ec:	080044a9 	.word	0x080044a9
 80044f0:	0800467f 	.word	0x0800467f
 80044f4:	08004657 	.word	0x08004657
 80044f8:	080044a9 	.word	0x080044a9
 80044fc:	080044a9 	.word	0x080044a9
 8004500:	0800462d 	.word	0x0800462d
 8004504:	080044a9 	.word	0x080044a9
 8004508:	080044a9 	.word	0x080044a9
 800450c:	080044a9 	.word	0x080044a9
 8004510:	080044a9 	.word	0x080044a9
 8004514:	080045e5 	.word	0x080045e5
 8004518:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800451c:	e7db      	b.n	80044d6 <_scanf_float+0x8e>
 800451e:	290e      	cmp	r1, #14
 8004520:	d8c2      	bhi.n	80044a8 <_scanf_float+0x60>
 8004522:	a001      	add	r0, pc, #4	; (adr r0, 8004528 <_scanf_float+0xe0>)
 8004524:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004528:	080045d7 	.word	0x080045d7
 800452c:	080044a9 	.word	0x080044a9
 8004530:	080045d7 	.word	0x080045d7
 8004534:	0800466b 	.word	0x0800466b
 8004538:	080044a9 	.word	0x080044a9
 800453c:	08004585 	.word	0x08004585
 8004540:	080045c1 	.word	0x080045c1
 8004544:	080045c1 	.word	0x080045c1
 8004548:	080045c1 	.word	0x080045c1
 800454c:	080045c1 	.word	0x080045c1
 8004550:	080045c1 	.word	0x080045c1
 8004554:	080045c1 	.word	0x080045c1
 8004558:	080045c1 	.word	0x080045c1
 800455c:	080045c1 	.word	0x080045c1
 8004560:	080045c1 	.word	0x080045c1
 8004564:	2b6e      	cmp	r3, #110	; 0x6e
 8004566:	d809      	bhi.n	800457c <_scanf_float+0x134>
 8004568:	2b60      	cmp	r3, #96	; 0x60
 800456a:	d8b2      	bhi.n	80044d2 <_scanf_float+0x8a>
 800456c:	2b54      	cmp	r3, #84	; 0x54
 800456e:	d077      	beq.n	8004660 <_scanf_float+0x218>
 8004570:	2b59      	cmp	r3, #89	; 0x59
 8004572:	d199      	bne.n	80044a8 <_scanf_float+0x60>
 8004574:	2d07      	cmp	r5, #7
 8004576:	d197      	bne.n	80044a8 <_scanf_float+0x60>
 8004578:	2508      	movs	r5, #8
 800457a:	e029      	b.n	80045d0 <_scanf_float+0x188>
 800457c:	2b74      	cmp	r3, #116	; 0x74
 800457e:	d06f      	beq.n	8004660 <_scanf_float+0x218>
 8004580:	2b79      	cmp	r3, #121	; 0x79
 8004582:	e7f6      	b.n	8004572 <_scanf_float+0x12a>
 8004584:	6821      	ldr	r1, [r4, #0]
 8004586:	05c8      	lsls	r0, r1, #23
 8004588:	d51a      	bpl.n	80045c0 <_scanf_float+0x178>
 800458a:	9b02      	ldr	r3, [sp, #8]
 800458c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004590:	6021      	str	r1, [r4, #0]
 8004592:	f109 0901 	add.w	r9, r9, #1
 8004596:	b11b      	cbz	r3, 80045a0 <_scanf_float+0x158>
 8004598:	3b01      	subs	r3, #1
 800459a:	3201      	adds	r2, #1
 800459c:	9302      	str	r3, [sp, #8]
 800459e:	60a2      	str	r2, [r4, #8]
 80045a0:	68a3      	ldr	r3, [r4, #8]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	60a3      	str	r3, [r4, #8]
 80045a6:	6923      	ldr	r3, [r4, #16]
 80045a8:	3301      	adds	r3, #1
 80045aa:	6123      	str	r3, [r4, #16]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	607b      	str	r3, [r7, #4]
 80045b4:	f340 8084 	ble.w	80046c0 <_scanf_float+0x278>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	3301      	adds	r3, #1
 80045bc:	603b      	str	r3, [r7, #0]
 80045be:	e766      	b.n	800448e <_scanf_float+0x46>
 80045c0:	eb1a 0f05 	cmn.w	sl, r5
 80045c4:	f47f af70 	bne.w	80044a8 <_scanf_float+0x60>
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80045ce:	6022      	str	r2, [r4, #0]
 80045d0:	f806 3b01 	strb.w	r3, [r6], #1
 80045d4:	e7e4      	b.n	80045a0 <_scanf_float+0x158>
 80045d6:	6822      	ldr	r2, [r4, #0]
 80045d8:	0610      	lsls	r0, r2, #24
 80045da:	f57f af65 	bpl.w	80044a8 <_scanf_float+0x60>
 80045de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045e2:	e7f4      	b.n	80045ce <_scanf_float+0x186>
 80045e4:	f1ba 0f00 	cmp.w	sl, #0
 80045e8:	d10e      	bne.n	8004608 <_scanf_float+0x1c0>
 80045ea:	f1b9 0f00 	cmp.w	r9, #0
 80045ee:	d10e      	bne.n	800460e <_scanf_float+0x1c6>
 80045f0:	6822      	ldr	r2, [r4, #0]
 80045f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80045f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80045fa:	d108      	bne.n	800460e <_scanf_float+0x1c6>
 80045fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004600:	6022      	str	r2, [r4, #0]
 8004602:	f04f 0a01 	mov.w	sl, #1
 8004606:	e7e3      	b.n	80045d0 <_scanf_float+0x188>
 8004608:	f1ba 0f02 	cmp.w	sl, #2
 800460c:	d055      	beq.n	80046ba <_scanf_float+0x272>
 800460e:	2d01      	cmp	r5, #1
 8004610:	d002      	beq.n	8004618 <_scanf_float+0x1d0>
 8004612:	2d04      	cmp	r5, #4
 8004614:	f47f af48 	bne.w	80044a8 <_scanf_float+0x60>
 8004618:	3501      	adds	r5, #1
 800461a:	b2ed      	uxtb	r5, r5
 800461c:	e7d8      	b.n	80045d0 <_scanf_float+0x188>
 800461e:	f1ba 0f01 	cmp.w	sl, #1
 8004622:	f47f af41 	bne.w	80044a8 <_scanf_float+0x60>
 8004626:	f04f 0a02 	mov.w	sl, #2
 800462a:	e7d1      	b.n	80045d0 <_scanf_float+0x188>
 800462c:	b97d      	cbnz	r5, 800464e <_scanf_float+0x206>
 800462e:	f1b9 0f00 	cmp.w	r9, #0
 8004632:	f47f af3c 	bne.w	80044ae <_scanf_float+0x66>
 8004636:	6822      	ldr	r2, [r4, #0]
 8004638:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800463c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004640:	f47f af39 	bne.w	80044b6 <_scanf_float+0x6e>
 8004644:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004648:	6022      	str	r2, [r4, #0]
 800464a:	2501      	movs	r5, #1
 800464c:	e7c0      	b.n	80045d0 <_scanf_float+0x188>
 800464e:	2d03      	cmp	r5, #3
 8004650:	d0e2      	beq.n	8004618 <_scanf_float+0x1d0>
 8004652:	2d05      	cmp	r5, #5
 8004654:	e7de      	b.n	8004614 <_scanf_float+0x1cc>
 8004656:	2d02      	cmp	r5, #2
 8004658:	f47f af26 	bne.w	80044a8 <_scanf_float+0x60>
 800465c:	2503      	movs	r5, #3
 800465e:	e7b7      	b.n	80045d0 <_scanf_float+0x188>
 8004660:	2d06      	cmp	r5, #6
 8004662:	f47f af21 	bne.w	80044a8 <_scanf_float+0x60>
 8004666:	2507      	movs	r5, #7
 8004668:	e7b2      	b.n	80045d0 <_scanf_float+0x188>
 800466a:	6822      	ldr	r2, [r4, #0]
 800466c:	0591      	lsls	r1, r2, #22
 800466e:	f57f af1b 	bpl.w	80044a8 <_scanf_float+0x60>
 8004672:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004676:	6022      	str	r2, [r4, #0]
 8004678:	f8cd 9004 	str.w	r9, [sp, #4]
 800467c:	e7a8      	b.n	80045d0 <_scanf_float+0x188>
 800467e:	6822      	ldr	r2, [r4, #0]
 8004680:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004684:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004688:	d006      	beq.n	8004698 <_scanf_float+0x250>
 800468a:	0550      	lsls	r0, r2, #21
 800468c:	f57f af0c 	bpl.w	80044a8 <_scanf_float+0x60>
 8004690:	f1b9 0f00 	cmp.w	r9, #0
 8004694:	f43f af0f 	beq.w	80044b6 <_scanf_float+0x6e>
 8004698:	0591      	lsls	r1, r2, #22
 800469a:	bf58      	it	pl
 800469c:	9901      	ldrpl	r1, [sp, #4]
 800469e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80046a2:	bf58      	it	pl
 80046a4:	eba9 0101 	subpl.w	r1, r9, r1
 80046a8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80046ac:	bf58      	it	pl
 80046ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80046b2:	6022      	str	r2, [r4, #0]
 80046b4:	f04f 0900 	mov.w	r9, #0
 80046b8:	e78a      	b.n	80045d0 <_scanf_float+0x188>
 80046ba:	f04f 0a03 	mov.w	sl, #3
 80046be:	e787      	b.n	80045d0 <_scanf_float+0x188>
 80046c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80046c4:	4639      	mov	r1, r7
 80046c6:	4640      	mov	r0, r8
 80046c8:	4798      	blx	r3
 80046ca:	2800      	cmp	r0, #0
 80046cc:	f43f aedf 	beq.w	800448e <_scanf_float+0x46>
 80046d0:	e6ea      	b.n	80044a8 <_scanf_float+0x60>
 80046d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046da:	463a      	mov	r2, r7
 80046dc:	4640      	mov	r0, r8
 80046de:	4798      	blx	r3
 80046e0:	6923      	ldr	r3, [r4, #16]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	6123      	str	r3, [r4, #16]
 80046e6:	e6ec      	b.n	80044c2 <_scanf_float+0x7a>
 80046e8:	1e6b      	subs	r3, r5, #1
 80046ea:	2b06      	cmp	r3, #6
 80046ec:	d825      	bhi.n	800473a <_scanf_float+0x2f2>
 80046ee:	2d02      	cmp	r5, #2
 80046f0:	d836      	bhi.n	8004760 <_scanf_float+0x318>
 80046f2:	455e      	cmp	r6, fp
 80046f4:	f67f aee8 	bls.w	80044c8 <_scanf_float+0x80>
 80046f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004700:	463a      	mov	r2, r7
 8004702:	4640      	mov	r0, r8
 8004704:	4798      	blx	r3
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	3b01      	subs	r3, #1
 800470a:	6123      	str	r3, [r4, #16]
 800470c:	e7f1      	b.n	80046f2 <_scanf_float+0x2aa>
 800470e:	9802      	ldr	r0, [sp, #8]
 8004710:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004714:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004718:	9002      	str	r0, [sp, #8]
 800471a:	463a      	mov	r2, r7
 800471c:	4640      	mov	r0, r8
 800471e:	4798      	blx	r3
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	3b01      	subs	r3, #1
 8004724:	6123      	str	r3, [r4, #16]
 8004726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800472a:	fa5f fa8a 	uxtb.w	sl, sl
 800472e:	f1ba 0f02 	cmp.w	sl, #2
 8004732:	d1ec      	bne.n	800470e <_scanf_float+0x2c6>
 8004734:	3d03      	subs	r5, #3
 8004736:	b2ed      	uxtb	r5, r5
 8004738:	1b76      	subs	r6, r6, r5
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	05da      	lsls	r2, r3, #23
 800473e:	d52f      	bpl.n	80047a0 <_scanf_float+0x358>
 8004740:	055b      	lsls	r3, r3, #21
 8004742:	d510      	bpl.n	8004766 <_scanf_float+0x31e>
 8004744:	455e      	cmp	r6, fp
 8004746:	f67f aebf 	bls.w	80044c8 <_scanf_float+0x80>
 800474a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800474e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004752:	463a      	mov	r2, r7
 8004754:	4640      	mov	r0, r8
 8004756:	4798      	blx	r3
 8004758:	6923      	ldr	r3, [r4, #16]
 800475a:	3b01      	subs	r3, #1
 800475c:	6123      	str	r3, [r4, #16]
 800475e:	e7f1      	b.n	8004744 <_scanf_float+0x2fc>
 8004760:	46aa      	mov	sl, r5
 8004762:	9602      	str	r6, [sp, #8]
 8004764:	e7df      	b.n	8004726 <_scanf_float+0x2de>
 8004766:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800476a:	6923      	ldr	r3, [r4, #16]
 800476c:	2965      	cmp	r1, #101	; 0x65
 800476e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004772:	f106 35ff 	add.w	r5, r6, #4294967295
 8004776:	6123      	str	r3, [r4, #16]
 8004778:	d00c      	beq.n	8004794 <_scanf_float+0x34c>
 800477a:	2945      	cmp	r1, #69	; 0x45
 800477c:	d00a      	beq.n	8004794 <_scanf_float+0x34c>
 800477e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004782:	463a      	mov	r2, r7
 8004784:	4640      	mov	r0, r8
 8004786:	4798      	blx	r3
 8004788:	6923      	ldr	r3, [r4, #16]
 800478a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800478e:	3b01      	subs	r3, #1
 8004790:	1eb5      	subs	r5, r6, #2
 8004792:	6123      	str	r3, [r4, #16]
 8004794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004798:	463a      	mov	r2, r7
 800479a:	4640      	mov	r0, r8
 800479c:	4798      	blx	r3
 800479e:	462e      	mov	r6, r5
 80047a0:	6825      	ldr	r5, [r4, #0]
 80047a2:	f015 0510 	ands.w	r5, r5, #16
 80047a6:	d159      	bne.n	800485c <_scanf_float+0x414>
 80047a8:	7035      	strb	r5, [r6, #0]
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b4:	d11b      	bne.n	80047ee <_scanf_float+0x3a6>
 80047b6:	9b01      	ldr	r3, [sp, #4]
 80047b8:	454b      	cmp	r3, r9
 80047ba:	eba3 0209 	sub.w	r2, r3, r9
 80047be:	d123      	bne.n	8004808 <_scanf_float+0x3c0>
 80047c0:	2200      	movs	r2, #0
 80047c2:	4659      	mov	r1, fp
 80047c4:	4640      	mov	r0, r8
 80047c6:	f000 fe99 	bl	80054fc <_strtod_r>
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	f012 0f02 	tst.w	r2, #2
 80047d2:	ec57 6b10 	vmov	r6, r7, d0
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	d021      	beq.n	800481e <_scanf_float+0x3d6>
 80047da:	9903      	ldr	r1, [sp, #12]
 80047dc:	1d1a      	adds	r2, r3, #4
 80047de:	600a      	str	r2, [r1, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	e9c3 6700 	strd	r6, r7, [r3]
 80047e6:	68e3      	ldr	r3, [r4, #12]
 80047e8:	3301      	adds	r3, #1
 80047ea:	60e3      	str	r3, [r4, #12]
 80047ec:	e66d      	b.n	80044ca <_scanf_float+0x82>
 80047ee:	9b04      	ldr	r3, [sp, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0e5      	beq.n	80047c0 <_scanf_float+0x378>
 80047f4:	9905      	ldr	r1, [sp, #20]
 80047f6:	230a      	movs	r3, #10
 80047f8:	462a      	mov	r2, r5
 80047fa:	3101      	adds	r1, #1
 80047fc:	4640      	mov	r0, r8
 80047fe:	f000 ff05 	bl	800560c <_strtol_r>
 8004802:	9b04      	ldr	r3, [sp, #16]
 8004804:	9e05      	ldr	r6, [sp, #20]
 8004806:	1ac2      	subs	r2, r0, r3
 8004808:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800480c:	429e      	cmp	r6, r3
 800480e:	bf28      	it	cs
 8004810:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004814:	4912      	ldr	r1, [pc, #72]	; (8004860 <_scanf_float+0x418>)
 8004816:	4630      	mov	r0, r6
 8004818:	f000 f82c 	bl	8004874 <siprintf>
 800481c:	e7d0      	b.n	80047c0 <_scanf_float+0x378>
 800481e:	9903      	ldr	r1, [sp, #12]
 8004820:	f012 0f04 	tst.w	r2, #4
 8004824:	f103 0204 	add.w	r2, r3, #4
 8004828:	600a      	str	r2, [r1, #0]
 800482a:	d1d9      	bne.n	80047e0 <_scanf_float+0x398>
 800482c:	f8d3 8000 	ldr.w	r8, [r3]
 8004830:	ee10 2a10 	vmov	r2, s0
 8004834:	ee10 0a10 	vmov	r0, s0
 8004838:	463b      	mov	r3, r7
 800483a:	4639      	mov	r1, r7
 800483c:	f7fc f976 	bl	8000b2c <__aeabi_dcmpun>
 8004840:	b128      	cbz	r0, 800484e <_scanf_float+0x406>
 8004842:	4808      	ldr	r0, [pc, #32]	; (8004864 <_scanf_float+0x41c>)
 8004844:	f000 f810 	bl	8004868 <nanf>
 8004848:	ed88 0a00 	vstr	s0, [r8]
 800484c:	e7cb      	b.n	80047e6 <_scanf_float+0x39e>
 800484e:	4630      	mov	r0, r6
 8004850:	4639      	mov	r1, r7
 8004852:	f7fc f9c9 	bl	8000be8 <__aeabi_d2f>
 8004856:	f8c8 0000 	str.w	r0, [r8]
 800485a:	e7c4      	b.n	80047e6 <_scanf_float+0x39e>
 800485c:	2500      	movs	r5, #0
 800485e:	e634      	b.n	80044ca <_scanf_float+0x82>
 8004860:	08008498 	.word	0x08008498
 8004864:	080088a0 	.word	0x080088a0

08004868 <nanf>:
 8004868:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004870 <nanf+0x8>
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	7fc00000 	.word	0x7fc00000

08004874 <siprintf>:
 8004874:	b40e      	push	{r1, r2, r3}
 8004876:	b500      	push	{lr}
 8004878:	b09c      	sub	sp, #112	; 0x70
 800487a:	ab1d      	add	r3, sp, #116	; 0x74
 800487c:	9002      	str	r0, [sp, #8]
 800487e:	9006      	str	r0, [sp, #24]
 8004880:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004884:	4809      	ldr	r0, [pc, #36]	; (80048ac <siprintf+0x38>)
 8004886:	9107      	str	r1, [sp, #28]
 8004888:	9104      	str	r1, [sp, #16]
 800488a:	4909      	ldr	r1, [pc, #36]	; (80048b0 <siprintf+0x3c>)
 800488c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004890:	9105      	str	r1, [sp, #20]
 8004892:	6800      	ldr	r0, [r0, #0]
 8004894:	9301      	str	r3, [sp, #4]
 8004896:	a902      	add	r1, sp, #8
 8004898:	f002 fed6 	bl	8007648 <_svfiprintf_r>
 800489c:	9b02      	ldr	r3, [sp, #8]
 800489e:	2200      	movs	r2, #0
 80048a0:	701a      	strb	r2, [r3, #0]
 80048a2:	b01c      	add	sp, #112	; 0x70
 80048a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80048a8:	b003      	add	sp, #12
 80048aa:	4770      	bx	lr
 80048ac:	20000010 	.word	0x20000010
 80048b0:	ffff0208 	.word	0xffff0208

080048b4 <sulp>:
 80048b4:	b570      	push	{r4, r5, r6, lr}
 80048b6:	4604      	mov	r4, r0
 80048b8:	460d      	mov	r5, r1
 80048ba:	ec45 4b10 	vmov	d0, r4, r5
 80048be:	4616      	mov	r6, r2
 80048c0:	f002 fc20 	bl	8007104 <__ulp>
 80048c4:	ec51 0b10 	vmov	r0, r1, d0
 80048c8:	b17e      	cbz	r6, 80048ea <sulp+0x36>
 80048ca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80048ce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	dd09      	ble.n	80048ea <sulp+0x36>
 80048d6:	051b      	lsls	r3, r3, #20
 80048d8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80048dc:	2400      	movs	r4, #0
 80048de:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80048e2:	4622      	mov	r2, r4
 80048e4:	462b      	mov	r3, r5
 80048e6:	f7fb fe87 	bl	80005f8 <__aeabi_dmul>
 80048ea:	bd70      	pop	{r4, r5, r6, pc}
 80048ec:	0000      	movs	r0, r0
	...

080048f0 <_strtod_l>:
 80048f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f4:	ed2d 8b02 	vpush	{d8}
 80048f8:	b09d      	sub	sp, #116	; 0x74
 80048fa:	461f      	mov	r7, r3
 80048fc:	2300      	movs	r3, #0
 80048fe:	9318      	str	r3, [sp, #96]	; 0x60
 8004900:	4ba2      	ldr	r3, [pc, #648]	; (8004b8c <_strtod_l+0x29c>)
 8004902:	9213      	str	r2, [sp, #76]	; 0x4c
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	9305      	str	r3, [sp, #20]
 8004908:	4604      	mov	r4, r0
 800490a:	4618      	mov	r0, r3
 800490c:	4688      	mov	r8, r1
 800490e:	f7fb fc5f 	bl	80001d0 <strlen>
 8004912:	f04f 0a00 	mov.w	sl, #0
 8004916:	4605      	mov	r5, r0
 8004918:	f04f 0b00 	mov.w	fp, #0
 800491c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004920:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004922:	781a      	ldrb	r2, [r3, #0]
 8004924:	2a2b      	cmp	r2, #43	; 0x2b
 8004926:	d04e      	beq.n	80049c6 <_strtod_l+0xd6>
 8004928:	d83b      	bhi.n	80049a2 <_strtod_l+0xb2>
 800492a:	2a0d      	cmp	r2, #13
 800492c:	d834      	bhi.n	8004998 <_strtod_l+0xa8>
 800492e:	2a08      	cmp	r2, #8
 8004930:	d834      	bhi.n	800499c <_strtod_l+0xac>
 8004932:	2a00      	cmp	r2, #0
 8004934:	d03e      	beq.n	80049b4 <_strtod_l+0xc4>
 8004936:	2300      	movs	r3, #0
 8004938:	930a      	str	r3, [sp, #40]	; 0x28
 800493a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800493c:	7833      	ldrb	r3, [r6, #0]
 800493e:	2b30      	cmp	r3, #48	; 0x30
 8004940:	f040 80b0 	bne.w	8004aa4 <_strtod_l+0x1b4>
 8004944:	7873      	ldrb	r3, [r6, #1]
 8004946:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800494a:	2b58      	cmp	r3, #88	; 0x58
 800494c:	d168      	bne.n	8004a20 <_strtod_l+0x130>
 800494e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004950:	9301      	str	r3, [sp, #4]
 8004952:	ab18      	add	r3, sp, #96	; 0x60
 8004954:	9702      	str	r7, [sp, #8]
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	4a8d      	ldr	r2, [pc, #564]	; (8004b90 <_strtod_l+0x2a0>)
 800495a:	ab19      	add	r3, sp, #100	; 0x64
 800495c:	a917      	add	r1, sp, #92	; 0x5c
 800495e:	4620      	mov	r0, r4
 8004960:	f001 fd38 	bl	80063d4 <__gethex>
 8004964:	f010 0707 	ands.w	r7, r0, #7
 8004968:	4605      	mov	r5, r0
 800496a:	d005      	beq.n	8004978 <_strtod_l+0x88>
 800496c:	2f06      	cmp	r7, #6
 800496e:	d12c      	bne.n	80049ca <_strtod_l+0xda>
 8004970:	3601      	adds	r6, #1
 8004972:	2300      	movs	r3, #0
 8004974:	9617      	str	r6, [sp, #92]	; 0x5c
 8004976:	930a      	str	r3, [sp, #40]	; 0x28
 8004978:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800497a:	2b00      	cmp	r3, #0
 800497c:	f040 8590 	bne.w	80054a0 <_strtod_l+0xbb0>
 8004980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004982:	b1eb      	cbz	r3, 80049c0 <_strtod_l+0xd0>
 8004984:	4652      	mov	r2, sl
 8004986:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800498a:	ec43 2b10 	vmov	d0, r2, r3
 800498e:	b01d      	add	sp, #116	; 0x74
 8004990:	ecbd 8b02 	vpop	{d8}
 8004994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004998:	2a20      	cmp	r2, #32
 800499a:	d1cc      	bne.n	8004936 <_strtod_l+0x46>
 800499c:	3301      	adds	r3, #1
 800499e:	9317      	str	r3, [sp, #92]	; 0x5c
 80049a0:	e7be      	b.n	8004920 <_strtod_l+0x30>
 80049a2:	2a2d      	cmp	r2, #45	; 0x2d
 80049a4:	d1c7      	bne.n	8004936 <_strtod_l+0x46>
 80049a6:	2201      	movs	r2, #1
 80049a8:	920a      	str	r2, [sp, #40]	; 0x28
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80049ae:	785b      	ldrb	r3, [r3, #1]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1c2      	bne.n	800493a <_strtod_l+0x4a>
 80049b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80049b6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f040 856e 	bne.w	800549c <_strtod_l+0xbac>
 80049c0:	4652      	mov	r2, sl
 80049c2:	465b      	mov	r3, fp
 80049c4:	e7e1      	b.n	800498a <_strtod_l+0x9a>
 80049c6:	2200      	movs	r2, #0
 80049c8:	e7ee      	b.n	80049a8 <_strtod_l+0xb8>
 80049ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80049cc:	b13a      	cbz	r2, 80049de <_strtod_l+0xee>
 80049ce:	2135      	movs	r1, #53	; 0x35
 80049d0:	a81a      	add	r0, sp, #104	; 0x68
 80049d2:	f002 fca2 	bl	800731a <__copybits>
 80049d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80049d8:	4620      	mov	r0, r4
 80049da:	f002 f861 	bl	8006aa0 <_Bfree>
 80049de:	3f01      	subs	r7, #1
 80049e0:	2f04      	cmp	r7, #4
 80049e2:	d806      	bhi.n	80049f2 <_strtod_l+0x102>
 80049e4:	e8df f007 	tbb	[pc, r7]
 80049e8:	1714030a 	.word	0x1714030a
 80049ec:	0a          	.byte	0x0a
 80049ed:	00          	.byte	0x00
 80049ee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80049f2:	0728      	lsls	r0, r5, #28
 80049f4:	d5c0      	bpl.n	8004978 <_strtod_l+0x88>
 80049f6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80049fa:	e7bd      	b.n	8004978 <_strtod_l+0x88>
 80049fc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8004a00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004a02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004a06:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004a0a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004a0e:	e7f0      	b.n	80049f2 <_strtod_l+0x102>
 8004a10:	f8df b180 	ldr.w	fp, [pc, #384]	; 8004b94 <_strtod_l+0x2a4>
 8004a14:	e7ed      	b.n	80049f2 <_strtod_l+0x102>
 8004a16:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004a1a:	f04f 3aff 	mov.w	sl, #4294967295
 8004a1e:	e7e8      	b.n	80049f2 <_strtod_l+0x102>
 8004a20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	9217      	str	r2, [sp, #92]	; 0x5c
 8004a26:	785b      	ldrb	r3, [r3, #1]
 8004a28:	2b30      	cmp	r3, #48	; 0x30
 8004a2a:	d0f9      	beq.n	8004a20 <_strtod_l+0x130>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0a3      	beq.n	8004978 <_strtod_l+0x88>
 8004a30:	2301      	movs	r3, #1
 8004a32:	f04f 0900 	mov.w	r9, #0
 8004a36:	9304      	str	r3, [sp, #16]
 8004a38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004a3a:	9308      	str	r3, [sp, #32]
 8004a3c:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a40:	464f      	mov	r7, r9
 8004a42:	220a      	movs	r2, #10
 8004a44:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004a46:	7806      	ldrb	r6, [r0, #0]
 8004a48:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004a4c:	b2d9      	uxtb	r1, r3
 8004a4e:	2909      	cmp	r1, #9
 8004a50:	d92a      	bls.n	8004aa8 <_strtod_l+0x1b8>
 8004a52:	9905      	ldr	r1, [sp, #20]
 8004a54:	462a      	mov	r2, r5
 8004a56:	f002 ff0f 	bl	8007878 <strncmp>
 8004a5a:	b398      	cbz	r0, 8004ac4 <_strtod_l+0x1d4>
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	4632      	mov	r2, r6
 8004a60:	463d      	mov	r5, r7
 8004a62:	9005      	str	r0, [sp, #20]
 8004a64:	4603      	mov	r3, r0
 8004a66:	2a65      	cmp	r2, #101	; 0x65
 8004a68:	d001      	beq.n	8004a6e <_strtod_l+0x17e>
 8004a6a:	2a45      	cmp	r2, #69	; 0x45
 8004a6c:	d118      	bne.n	8004aa0 <_strtod_l+0x1b0>
 8004a6e:	b91d      	cbnz	r5, 8004a78 <_strtod_l+0x188>
 8004a70:	9a04      	ldr	r2, [sp, #16]
 8004a72:	4302      	orrs	r2, r0
 8004a74:	d09e      	beq.n	80049b4 <_strtod_l+0xc4>
 8004a76:	2500      	movs	r5, #0
 8004a78:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8004a7c:	f108 0201 	add.w	r2, r8, #1
 8004a80:	9217      	str	r2, [sp, #92]	; 0x5c
 8004a82:	f898 2001 	ldrb.w	r2, [r8, #1]
 8004a86:	2a2b      	cmp	r2, #43	; 0x2b
 8004a88:	d075      	beq.n	8004b76 <_strtod_l+0x286>
 8004a8a:	2a2d      	cmp	r2, #45	; 0x2d
 8004a8c:	d07b      	beq.n	8004b86 <_strtod_l+0x296>
 8004a8e:	f04f 0c00 	mov.w	ip, #0
 8004a92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004a96:	2909      	cmp	r1, #9
 8004a98:	f240 8082 	bls.w	8004ba0 <_strtod_l+0x2b0>
 8004a9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004aa0:	2600      	movs	r6, #0
 8004aa2:	e09d      	b.n	8004be0 <_strtod_l+0x2f0>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e7c4      	b.n	8004a32 <_strtod_l+0x142>
 8004aa8:	2f08      	cmp	r7, #8
 8004aaa:	bfd8      	it	le
 8004aac:	9907      	ldrle	r1, [sp, #28]
 8004aae:	f100 0001 	add.w	r0, r0, #1
 8004ab2:	bfda      	itte	le
 8004ab4:	fb02 3301 	mlale	r3, r2, r1, r3
 8004ab8:	9307      	strle	r3, [sp, #28]
 8004aba:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004abe:	3701      	adds	r7, #1
 8004ac0:	9017      	str	r0, [sp, #92]	; 0x5c
 8004ac2:	e7bf      	b.n	8004a44 <_strtod_l+0x154>
 8004ac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ac6:	195a      	adds	r2, r3, r5
 8004ac8:	9217      	str	r2, [sp, #92]	; 0x5c
 8004aca:	5d5a      	ldrb	r2, [r3, r5]
 8004acc:	2f00      	cmp	r7, #0
 8004ace:	d037      	beq.n	8004b40 <_strtod_l+0x250>
 8004ad0:	9005      	str	r0, [sp, #20]
 8004ad2:	463d      	mov	r5, r7
 8004ad4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004ad8:	2b09      	cmp	r3, #9
 8004ada:	d912      	bls.n	8004b02 <_strtod_l+0x212>
 8004adc:	2301      	movs	r3, #1
 8004ade:	e7c2      	b.n	8004a66 <_strtod_l+0x176>
 8004ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ae2:	1c5a      	adds	r2, r3, #1
 8004ae4:	9217      	str	r2, [sp, #92]	; 0x5c
 8004ae6:	785a      	ldrb	r2, [r3, #1]
 8004ae8:	3001      	adds	r0, #1
 8004aea:	2a30      	cmp	r2, #48	; 0x30
 8004aec:	d0f8      	beq.n	8004ae0 <_strtod_l+0x1f0>
 8004aee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	f200 84d9 	bhi.w	80054aa <_strtod_l+0xbba>
 8004af8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004afa:	9005      	str	r0, [sp, #20]
 8004afc:	2000      	movs	r0, #0
 8004afe:	9308      	str	r3, [sp, #32]
 8004b00:	4605      	mov	r5, r0
 8004b02:	3a30      	subs	r2, #48	; 0x30
 8004b04:	f100 0301 	add.w	r3, r0, #1
 8004b08:	d014      	beq.n	8004b34 <_strtod_l+0x244>
 8004b0a:	9905      	ldr	r1, [sp, #20]
 8004b0c:	4419      	add	r1, r3
 8004b0e:	9105      	str	r1, [sp, #20]
 8004b10:	462b      	mov	r3, r5
 8004b12:	eb00 0e05 	add.w	lr, r0, r5
 8004b16:	210a      	movs	r1, #10
 8004b18:	4573      	cmp	r3, lr
 8004b1a:	d113      	bne.n	8004b44 <_strtod_l+0x254>
 8004b1c:	182b      	adds	r3, r5, r0
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	f105 0501 	add.w	r5, r5, #1
 8004b24:	4405      	add	r5, r0
 8004b26:	dc1c      	bgt.n	8004b62 <_strtod_l+0x272>
 8004b28:	9907      	ldr	r1, [sp, #28]
 8004b2a:	230a      	movs	r3, #10
 8004b2c:	fb03 2301 	mla	r3, r3, r1, r2
 8004b30:	9307      	str	r3, [sp, #28]
 8004b32:	2300      	movs	r3, #0
 8004b34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004b36:	1c51      	adds	r1, r2, #1
 8004b38:	9117      	str	r1, [sp, #92]	; 0x5c
 8004b3a:	7852      	ldrb	r2, [r2, #1]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	e7c9      	b.n	8004ad4 <_strtod_l+0x1e4>
 8004b40:	4638      	mov	r0, r7
 8004b42:	e7d2      	b.n	8004aea <_strtod_l+0x1fa>
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	dc04      	bgt.n	8004b52 <_strtod_l+0x262>
 8004b48:	9e07      	ldr	r6, [sp, #28]
 8004b4a:	434e      	muls	r6, r1
 8004b4c:	9607      	str	r6, [sp, #28]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	e7e2      	b.n	8004b18 <_strtod_l+0x228>
 8004b52:	f103 0c01 	add.w	ip, r3, #1
 8004b56:	f1bc 0f10 	cmp.w	ip, #16
 8004b5a:	bfd8      	it	le
 8004b5c:	fb01 f909 	mulle.w	r9, r1, r9
 8004b60:	e7f5      	b.n	8004b4e <_strtod_l+0x25e>
 8004b62:	2d10      	cmp	r5, #16
 8004b64:	bfdc      	itt	le
 8004b66:	230a      	movle	r3, #10
 8004b68:	fb03 2909 	mlale	r9, r3, r9, r2
 8004b6c:	e7e1      	b.n	8004b32 <_strtod_l+0x242>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9305      	str	r3, [sp, #20]
 8004b72:	2301      	movs	r3, #1
 8004b74:	e77c      	b.n	8004a70 <_strtod_l+0x180>
 8004b76:	f04f 0c00 	mov.w	ip, #0
 8004b7a:	f108 0202 	add.w	r2, r8, #2
 8004b7e:	9217      	str	r2, [sp, #92]	; 0x5c
 8004b80:	f898 2002 	ldrb.w	r2, [r8, #2]
 8004b84:	e785      	b.n	8004a92 <_strtod_l+0x1a2>
 8004b86:	f04f 0c01 	mov.w	ip, #1
 8004b8a:	e7f6      	b.n	8004b7a <_strtod_l+0x28a>
 8004b8c:	080086e8 	.word	0x080086e8
 8004b90:	080084a0 	.word	0x080084a0
 8004b94:	7ff00000 	.word	0x7ff00000
 8004b98:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004b9a:	1c51      	adds	r1, r2, #1
 8004b9c:	9117      	str	r1, [sp, #92]	; 0x5c
 8004b9e:	7852      	ldrb	r2, [r2, #1]
 8004ba0:	2a30      	cmp	r2, #48	; 0x30
 8004ba2:	d0f9      	beq.n	8004b98 <_strtod_l+0x2a8>
 8004ba4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004ba8:	2908      	cmp	r1, #8
 8004baa:	f63f af79 	bhi.w	8004aa0 <_strtod_l+0x1b0>
 8004bae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8004bb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004bb4:	9206      	str	r2, [sp, #24]
 8004bb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004bb8:	1c51      	adds	r1, r2, #1
 8004bba:	9117      	str	r1, [sp, #92]	; 0x5c
 8004bbc:	7852      	ldrb	r2, [r2, #1]
 8004bbe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8004bc2:	2e09      	cmp	r6, #9
 8004bc4:	d937      	bls.n	8004c36 <_strtod_l+0x346>
 8004bc6:	9e06      	ldr	r6, [sp, #24]
 8004bc8:	1b89      	subs	r1, r1, r6
 8004bca:	2908      	cmp	r1, #8
 8004bcc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004bd0:	dc02      	bgt.n	8004bd8 <_strtod_l+0x2e8>
 8004bd2:	4576      	cmp	r6, lr
 8004bd4:	bfa8      	it	ge
 8004bd6:	4676      	movge	r6, lr
 8004bd8:	f1bc 0f00 	cmp.w	ip, #0
 8004bdc:	d000      	beq.n	8004be0 <_strtod_l+0x2f0>
 8004bde:	4276      	negs	r6, r6
 8004be0:	2d00      	cmp	r5, #0
 8004be2:	d14d      	bne.n	8004c80 <_strtod_l+0x390>
 8004be4:	9904      	ldr	r1, [sp, #16]
 8004be6:	4301      	orrs	r1, r0
 8004be8:	f47f aec6 	bne.w	8004978 <_strtod_l+0x88>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f47f aee1 	bne.w	80049b4 <_strtod_l+0xc4>
 8004bf2:	2a69      	cmp	r2, #105	; 0x69
 8004bf4:	d027      	beq.n	8004c46 <_strtod_l+0x356>
 8004bf6:	dc24      	bgt.n	8004c42 <_strtod_l+0x352>
 8004bf8:	2a49      	cmp	r2, #73	; 0x49
 8004bfa:	d024      	beq.n	8004c46 <_strtod_l+0x356>
 8004bfc:	2a4e      	cmp	r2, #78	; 0x4e
 8004bfe:	f47f aed9 	bne.w	80049b4 <_strtod_l+0xc4>
 8004c02:	499f      	ldr	r1, [pc, #636]	; (8004e80 <_strtod_l+0x590>)
 8004c04:	a817      	add	r0, sp, #92	; 0x5c
 8004c06:	f001 fe3d 	bl	8006884 <__match>
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	f43f aed2 	beq.w	80049b4 <_strtod_l+0xc4>
 8004c10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2b28      	cmp	r3, #40	; 0x28
 8004c16:	d12d      	bne.n	8004c74 <_strtod_l+0x384>
 8004c18:	499a      	ldr	r1, [pc, #616]	; (8004e84 <_strtod_l+0x594>)
 8004c1a:	aa1a      	add	r2, sp, #104	; 0x68
 8004c1c:	a817      	add	r0, sp, #92	; 0x5c
 8004c1e:	f001 fe45 	bl	80068ac <__hexnan>
 8004c22:	2805      	cmp	r0, #5
 8004c24:	d126      	bne.n	8004c74 <_strtod_l+0x384>
 8004c26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c28:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8004c2c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004c30:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004c34:	e6a0      	b.n	8004978 <_strtod_l+0x88>
 8004c36:	210a      	movs	r1, #10
 8004c38:	fb01 2e0e 	mla	lr, r1, lr, r2
 8004c3c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004c40:	e7b9      	b.n	8004bb6 <_strtod_l+0x2c6>
 8004c42:	2a6e      	cmp	r2, #110	; 0x6e
 8004c44:	e7db      	b.n	8004bfe <_strtod_l+0x30e>
 8004c46:	4990      	ldr	r1, [pc, #576]	; (8004e88 <_strtod_l+0x598>)
 8004c48:	a817      	add	r0, sp, #92	; 0x5c
 8004c4a:	f001 fe1b 	bl	8006884 <__match>
 8004c4e:	2800      	cmp	r0, #0
 8004c50:	f43f aeb0 	beq.w	80049b4 <_strtod_l+0xc4>
 8004c54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c56:	498d      	ldr	r1, [pc, #564]	; (8004e8c <_strtod_l+0x59c>)
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	a817      	add	r0, sp, #92	; 0x5c
 8004c5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004c5e:	f001 fe11 	bl	8006884 <__match>
 8004c62:	b910      	cbnz	r0, 8004c6a <_strtod_l+0x37a>
 8004c64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c66:	3301      	adds	r3, #1
 8004c68:	9317      	str	r3, [sp, #92]	; 0x5c
 8004c6a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8004e9c <_strtod_l+0x5ac>
 8004c6e:	f04f 0a00 	mov.w	sl, #0
 8004c72:	e681      	b.n	8004978 <_strtod_l+0x88>
 8004c74:	4886      	ldr	r0, [pc, #536]	; (8004e90 <_strtod_l+0x5a0>)
 8004c76:	f002 fde7 	bl	8007848 <nan>
 8004c7a:	ec5b ab10 	vmov	sl, fp, d0
 8004c7e:	e67b      	b.n	8004978 <_strtod_l+0x88>
 8004c80:	9b05      	ldr	r3, [sp, #20]
 8004c82:	9807      	ldr	r0, [sp, #28]
 8004c84:	1af3      	subs	r3, r6, r3
 8004c86:	2f00      	cmp	r7, #0
 8004c88:	bf08      	it	eq
 8004c8a:	462f      	moveq	r7, r5
 8004c8c:	2d10      	cmp	r5, #16
 8004c8e:	9306      	str	r3, [sp, #24]
 8004c90:	46a8      	mov	r8, r5
 8004c92:	bfa8      	it	ge
 8004c94:	f04f 0810 	movge.w	r8, #16
 8004c98:	f7fb fc34 	bl	8000504 <__aeabi_ui2d>
 8004c9c:	2d09      	cmp	r5, #9
 8004c9e:	4682      	mov	sl, r0
 8004ca0:	468b      	mov	fp, r1
 8004ca2:	dd13      	ble.n	8004ccc <_strtod_l+0x3dc>
 8004ca4:	4b7b      	ldr	r3, [pc, #492]	; (8004e94 <_strtod_l+0x5a4>)
 8004ca6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004caa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004cae:	f7fb fca3 	bl	80005f8 <__aeabi_dmul>
 8004cb2:	4682      	mov	sl, r0
 8004cb4:	4648      	mov	r0, r9
 8004cb6:	468b      	mov	fp, r1
 8004cb8:	f7fb fc24 	bl	8000504 <__aeabi_ui2d>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4650      	mov	r0, sl
 8004cc2:	4659      	mov	r1, fp
 8004cc4:	f7fb fae2 	bl	800028c <__adddf3>
 8004cc8:	4682      	mov	sl, r0
 8004cca:	468b      	mov	fp, r1
 8004ccc:	2d0f      	cmp	r5, #15
 8004cce:	dc38      	bgt.n	8004d42 <_strtod_l+0x452>
 8004cd0:	9b06      	ldr	r3, [sp, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f43f ae50 	beq.w	8004978 <_strtod_l+0x88>
 8004cd8:	dd24      	ble.n	8004d24 <_strtod_l+0x434>
 8004cda:	2b16      	cmp	r3, #22
 8004cdc:	dc0b      	bgt.n	8004cf6 <_strtod_l+0x406>
 8004cde:	496d      	ldr	r1, [pc, #436]	; (8004e94 <_strtod_l+0x5a4>)
 8004ce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004ce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ce8:	4652      	mov	r2, sl
 8004cea:	465b      	mov	r3, fp
 8004cec:	f7fb fc84 	bl	80005f8 <__aeabi_dmul>
 8004cf0:	4682      	mov	sl, r0
 8004cf2:	468b      	mov	fp, r1
 8004cf4:	e640      	b.n	8004978 <_strtod_l+0x88>
 8004cf6:	9a06      	ldr	r2, [sp, #24]
 8004cf8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	db20      	blt.n	8004d42 <_strtod_l+0x452>
 8004d00:	4c64      	ldr	r4, [pc, #400]	; (8004e94 <_strtod_l+0x5a4>)
 8004d02:	f1c5 050f 	rsb	r5, r5, #15
 8004d06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004d0a:	4652      	mov	r2, sl
 8004d0c:	465b      	mov	r3, fp
 8004d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d12:	f7fb fc71 	bl	80005f8 <__aeabi_dmul>
 8004d16:	9b06      	ldr	r3, [sp, #24]
 8004d18:	1b5d      	subs	r5, r3, r5
 8004d1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004d1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004d22:	e7e3      	b.n	8004cec <_strtod_l+0x3fc>
 8004d24:	9b06      	ldr	r3, [sp, #24]
 8004d26:	3316      	adds	r3, #22
 8004d28:	db0b      	blt.n	8004d42 <_strtod_l+0x452>
 8004d2a:	9b05      	ldr	r3, [sp, #20]
 8004d2c:	1b9e      	subs	r6, r3, r6
 8004d2e:	4b59      	ldr	r3, [pc, #356]	; (8004e94 <_strtod_l+0x5a4>)
 8004d30:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004d34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d38:	4650      	mov	r0, sl
 8004d3a:	4659      	mov	r1, fp
 8004d3c:	f7fb fd86 	bl	800084c <__aeabi_ddiv>
 8004d40:	e7d6      	b.n	8004cf0 <_strtod_l+0x400>
 8004d42:	9b06      	ldr	r3, [sp, #24]
 8004d44:	eba5 0808 	sub.w	r8, r5, r8
 8004d48:	4498      	add	r8, r3
 8004d4a:	f1b8 0f00 	cmp.w	r8, #0
 8004d4e:	dd74      	ble.n	8004e3a <_strtod_l+0x54a>
 8004d50:	f018 030f 	ands.w	r3, r8, #15
 8004d54:	d00a      	beq.n	8004d6c <_strtod_l+0x47c>
 8004d56:	494f      	ldr	r1, [pc, #316]	; (8004e94 <_strtod_l+0x5a4>)
 8004d58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004d5c:	4652      	mov	r2, sl
 8004d5e:	465b      	mov	r3, fp
 8004d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d64:	f7fb fc48 	bl	80005f8 <__aeabi_dmul>
 8004d68:	4682      	mov	sl, r0
 8004d6a:	468b      	mov	fp, r1
 8004d6c:	f038 080f 	bics.w	r8, r8, #15
 8004d70:	d04f      	beq.n	8004e12 <_strtod_l+0x522>
 8004d72:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004d76:	dd22      	ble.n	8004dbe <_strtod_l+0x4ce>
 8004d78:	2500      	movs	r5, #0
 8004d7a:	462e      	mov	r6, r5
 8004d7c:	9507      	str	r5, [sp, #28]
 8004d7e:	9505      	str	r5, [sp, #20]
 8004d80:	2322      	movs	r3, #34	; 0x22
 8004d82:	f8df b118 	ldr.w	fp, [pc, #280]	; 8004e9c <_strtod_l+0x5ac>
 8004d86:	6023      	str	r3, [r4, #0]
 8004d88:	f04f 0a00 	mov.w	sl, #0
 8004d8c:	9b07      	ldr	r3, [sp, #28]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f43f adf2 	beq.w	8004978 <_strtod_l+0x88>
 8004d94:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004d96:	4620      	mov	r0, r4
 8004d98:	f001 fe82 	bl	8006aa0 <_Bfree>
 8004d9c:	9905      	ldr	r1, [sp, #20]
 8004d9e:	4620      	mov	r0, r4
 8004da0:	f001 fe7e 	bl	8006aa0 <_Bfree>
 8004da4:	4631      	mov	r1, r6
 8004da6:	4620      	mov	r0, r4
 8004da8:	f001 fe7a 	bl	8006aa0 <_Bfree>
 8004dac:	9907      	ldr	r1, [sp, #28]
 8004dae:	4620      	mov	r0, r4
 8004db0:	f001 fe76 	bl	8006aa0 <_Bfree>
 8004db4:	4629      	mov	r1, r5
 8004db6:	4620      	mov	r0, r4
 8004db8:	f001 fe72 	bl	8006aa0 <_Bfree>
 8004dbc:	e5dc      	b.n	8004978 <_strtod_l+0x88>
 8004dbe:	4b36      	ldr	r3, [pc, #216]	; (8004e98 <_strtod_l+0x5a8>)
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004dc8:	4650      	mov	r0, sl
 8004dca:	4659      	mov	r1, fp
 8004dcc:	4699      	mov	r9, r3
 8004dce:	f1b8 0f01 	cmp.w	r8, #1
 8004dd2:	dc21      	bgt.n	8004e18 <_strtod_l+0x528>
 8004dd4:	b10b      	cbz	r3, 8004dda <_strtod_l+0x4ea>
 8004dd6:	4682      	mov	sl, r0
 8004dd8:	468b      	mov	fp, r1
 8004dda:	4b2f      	ldr	r3, [pc, #188]	; (8004e98 <_strtod_l+0x5a8>)
 8004ddc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004de0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8004de4:	4652      	mov	r2, sl
 8004de6:	465b      	mov	r3, fp
 8004de8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004dec:	f7fb fc04 	bl	80005f8 <__aeabi_dmul>
 8004df0:	4b2a      	ldr	r3, [pc, #168]	; (8004e9c <_strtod_l+0x5ac>)
 8004df2:	460a      	mov	r2, r1
 8004df4:	400b      	ands	r3, r1
 8004df6:	492a      	ldr	r1, [pc, #168]	; (8004ea0 <_strtod_l+0x5b0>)
 8004df8:	428b      	cmp	r3, r1
 8004dfa:	4682      	mov	sl, r0
 8004dfc:	d8bc      	bhi.n	8004d78 <_strtod_l+0x488>
 8004dfe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004e02:	428b      	cmp	r3, r1
 8004e04:	bf86      	itte	hi
 8004e06:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8004ea4 <_strtod_l+0x5b4>
 8004e0a:	f04f 3aff 	movhi.w	sl, #4294967295
 8004e0e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004e12:	2300      	movs	r3, #0
 8004e14:	9304      	str	r3, [sp, #16]
 8004e16:	e084      	b.n	8004f22 <_strtod_l+0x632>
 8004e18:	f018 0f01 	tst.w	r8, #1
 8004e1c:	d005      	beq.n	8004e2a <_strtod_l+0x53a>
 8004e1e:	9b04      	ldr	r3, [sp, #16]
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	f7fb fbe8 	bl	80005f8 <__aeabi_dmul>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	9a04      	ldr	r2, [sp, #16]
 8004e2c:	3208      	adds	r2, #8
 8004e2e:	f109 0901 	add.w	r9, r9, #1
 8004e32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004e36:	9204      	str	r2, [sp, #16]
 8004e38:	e7c9      	b.n	8004dce <_strtod_l+0x4de>
 8004e3a:	d0ea      	beq.n	8004e12 <_strtod_l+0x522>
 8004e3c:	f1c8 0800 	rsb	r8, r8, #0
 8004e40:	f018 020f 	ands.w	r2, r8, #15
 8004e44:	d00a      	beq.n	8004e5c <_strtod_l+0x56c>
 8004e46:	4b13      	ldr	r3, [pc, #76]	; (8004e94 <_strtod_l+0x5a4>)
 8004e48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e4c:	4650      	mov	r0, sl
 8004e4e:	4659      	mov	r1, fp
 8004e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e54:	f7fb fcfa 	bl	800084c <__aeabi_ddiv>
 8004e58:	4682      	mov	sl, r0
 8004e5a:	468b      	mov	fp, r1
 8004e5c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004e60:	d0d7      	beq.n	8004e12 <_strtod_l+0x522>
 8004e62:	f1b8 0f1f 	cmp.w	r8, #31
 8004e66:	dd1f      	ble.n	8004ea8 <_strtod_l+0x5b8>
 8004e68:	2500      	movs	r5, #0
 8004e6a:	462e      	mov	r6, r5
 8004e6c:	9507      	str	r5, [sp, #28]
 8004e6e:	9505      	str	r5, [sp, #20]
 8004e70:	2322      	movs	r3, #34	; 0x22
 8004e72:	f04f 0a00 	mov.w	sl, #0
 8004e76:	f04f 0b00 	mov.w	fp, #0
 8004e7a:	6023      	str	r3, [r4, #0]
 8004e7c:	e786      	b.n	8004d8c <_strtod_l+0x49c>
 8004e7e:	bf00      	nop
 8004e80:	08008471 	.word	0x08008471
 8004e84:	080084b4 	.word	0x080084b4
 8004e88:	08008469 	.word	0x08008469
 8004e8c:	080085f4 	.word	0x080085f4
 8004e90:	080088a0 	.word	0x080088a0
 8004e94:	08008780 	.word	0x08008780
 8004e98:	08008758 	.word	0x08008758
 8004e9c:	7ff00000 	.word	0x7ff00000
 8004ea0:	7ca00000 	.word	0x7ca00000
 8004ea4:	7fefffff 	.word	0x7fefffff
 8004ea8:	f018 0310 	ands.w	r3, r8, #16
 8004eac:	bf18      	it	ne
 8004eae:	236a      	movne	r3, #106	; 0x6a
 8004eb0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005260 <_strtod_l+0x970>
 8004eb4:	9304      	str	r3, [sp, #16]
 8004eb6:	4650      	mov	r0, sl
 8004eb8:	4659      	mov	r1, fp
 8004eba:	2300      	movs	r3, #0
 8004ebc:	f018 0f01 	tst.w	r8, #1
 8004ec0:	d004      	beq.n	8004ecc <_strtod_l+0x5dc>
 8004ec2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004ec6:	f7fb fb97 	bl	80005f8 <__aeabi_dmul>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8004ed0:	f109 0908 	add.w	r9, r9, #8
 8004ed4:	d1f2      	bne.n	8004ebc <_strtod_l+0x5cc>
 8004ed6:	b10b      	cbz	r3, 8004edc <_strtod_l+0x5ec>
 8004ed8:	4682      	mov	sl, r0
 8004eda:	468b      	mov	fp, r1
 8004edc:	9b04      	ldr	r3, [sp, #16]
 8004ede:	b1c3      	cbz	r3, 8004f12 <_strtod_l+0x622>
 8004ee0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004ee4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	4659      	mov	r1, fp
 8004eec:	dd11      	ble.n	8004f12 <_strtod_l+0x622>
 8004eee:	2b1f      	cmp	r3, #31
 8004ef0:	f340 8124 	ble.w	800513c <_strtod_l+0x84c>
 8004ef4:	2b34      	cmp	r3, #52	; 0x34
 8004ef6:	bfde      	ittt	le
 8004ef8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004efc:	f04f 33ff 	movle.w	r3, #4294967295
 8004f00:	fa03 f202 	lslle.w	r2, r3, r2
 8004f04:	f04f 0a00 	mov.w	sl, #0
 8004f08:	bfcc      	ite	gt
 8004f0a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004f0e:	ea02 0b01 	andle.w	fp, r2, r1
 8004f12:	2200      	movs	r2, #0
 8004f14:	2300      	movs	r3, #0
 8004f16:	4650      	mov	r0, sl
 8004f18:	4659      	mov	r1, fp
 8004f1a:	f7fb fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	d1a2      	bne.n	8004e68 <_strtod_l+0x578>
 8004f22:	9b07      	ldr	r3, [sp, #28]
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	9908      	ldr	r1, [sp, #32]
 8004f28:	462b      	mov	r3, r5
 8004f2a:	463a      	mov	r2, r7
 8004f2c:	4620      	mov	r0, r4
 8004f2e:	f001 fe1f 	bl	8006b70 <__s2b>
 8004f32:	9007      	str	r0, [sp, #28]
 8004f34:	2800      	cmp	r0, #0
 8004f36:	f43f af1f 	beq.w	8004d78 <_strtod_l+0x488>
 8004f3a:	9b05      	ldr	r3, [sp, #20]
 8004f3c:	1b9e      	subs	r6, r3, r6
 8004f3e:	9b06      	ldr	r3, [sp, #24]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	bfb4      	ite	lt
 8004f44:	4633      	movlt	r3, r6
 8004f46:	2300      	movge	r3, #0
 8004f48:	930c      	str	r3, [sp, #48]	; 0x30
 8004f4a:	9b06      	ldr	r3, [sp, #24]
 8004f4c:	2500      	movs	r5, #0
 8004f4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004f52:	9312      	str	r3, [sp, #72]	; 0x48
 8004f54:	462e      	mov	r6, r5
 8004f56:	9b07      	ldr	r3, [sp, #28]
 8004f58:	4620      	mov	r0, r4
 8004f5a:	6859      	ldr	r1, [r3, #4]
 8004f5c:	f001 fd60 	bl	8006a20 <_Balloc>
 8004f60:	9005      	str	r0, [sp, #20]
 8004f62:	2800      	cmp	r0, #0
 8004f64:	f43f af0c 	beq.w	8004d80 <_strtod_l+0x490>
 8004f68:	9b07      	ldr	r3, [sp, #28]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	3202      	adds	r2, #2
 8004f6e:	f103 010c 	add.w	r1, r3, #12
 8004f72:	0092      	lsls	r2, r2, #2
 8004f74:	300c      	adds	r0, #12
 8004f76:	f7fe fde7 	bl	8003b48 <memcpy>
 8004f7a:	ec4b ab10 	vmov	d0, sl, fp
 8004f7e:	aa1a      	add	r2, sp, #104	; 0x68
 8004f80:	a919      	add	r1, sp, #100	; 0x64
 8004f82:	4620      	mov	r0, r4
 8004f84:	f002 f93a 	bl	80071fc <__d2b>
 8004f88:	ec4b ab18 	vmov	d8, sl, fp
 8004f8c:	9018      	str	r0, [sp, #96]	; 0x60
 8004f8e:	2800      	cmp	r0, #0
 8004f90:	f43f aef6 	beq.w	8004d80 <_strtod_l+0x490>
 8004f94:	2101      	movs	r1, #1
 8004f96:	4620      	mov	r0, r4
 8004f98:	f001 fe84 	bl	8006ca4 <__i2b>
 8004f9c:	4606      	mov	r6, r0
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	f43f aeee 	beq.w	8004d80 <_strtod_l+0x490>
 8004fa4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fa6:	9904      	ldr	r1, [sp, #16]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	bfab      	itete	ge
 8004fac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8004fae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8004fb0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8004fb2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8004fb6:	bfac      	ite	ge
 8004fb8:	eb03 0902 	addge.w	r9, r3, r2
 8004fbc:	1ad7      	sublt	r7, r2, r3
 8004fbe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004fc0:	eba3 0801 	sub.w	r8, r3, r1
 8004fc4:	4490      	add	r8, r2
 8004fc6:	4ba1      	ldr	r3, [pc, #644]	; (800524c <_strtod_l+0x95c>)
 8004fc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8004fcc:	4598      	cmp	r8, r3
 8004fce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004fd2:	f280 80c7 	bge.w	8005164 <_strtod_l+0x874>
 8004fd6:	eba3 0308 	sub.w	r3, r3, r8
 8004fda:	2b1f      	cmp	r3, #31
 8004fdc:	eba2 0203 	sub.w	r2, r2, r3
 8004fe0:	f04f 0101 	mov.w	r1, #1
 8004fe4:	f300 80b1 	bgt.w	800514a <_strtod_l+0x85a>
 8004fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fec:	930d      	str	r3, [sp, #52]	; 0x34
 8004fee:	2300      	movs	r3, #0
 8004ff0:	9308      	str	r3, [sp, #32]
 8004ff2:	eb09 0802 	add.w	r8, r9, r2
 8004ff6:	9b04      	ldr	r3, [sp, #16]
 8004ff8:	45c1      	cmp	r9, r8
 8004ffa:	4417      	add	r7, r2
 8004ffc:	441f      	add	r7, r3
 8004ffe:	464b      	mov	r3, r9
 8005000:	bfa8      	it	ge
 8005002:	4643      	movge	r3, r8
 8005004:	42bb      	cmp	r3, r7
 8005006:	bfa8      	it	ge
 8005008:	463b      	movge	r3, r7
 800500a:	2b00      	cmp	r3, #0
 800500c:	bfc2      	ittt	gt
 800500e:	eba8 0803 	subgt.w	r8, r8, r3
 8005012:	1aff      	subgt	r7, r7, r3
 8005014:	eba9 0903 	subgt.w	r9, r9, r3
 8005018:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800501a:	2b00      	cmp	r3, #0
 800501c:	dd17      	ble.n	800504e <_strtod_l+0x75e>
 800501e:	4631      	mov	r1, r6
 8005020:	461a      	mov	r2, r3
 8005022:	4620      	mov	r0, r4
 8005024:	f001 fefe 	bl	8006e24 <__pow5mult>
 8005028:	4606      	mov	r6, r0
 800502a:	2800      	cmp	r0, #0
 800502c:	f43f aea8 	beq.w	8004d80 <_strtod_l+0x490>
 8005030:	4601      	mov	r1, r0
 8005032:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005034:	4620      	mov	r0, r4
 8005036:	f001 fe4b 	bl	8006cd0 <__multiply>
 800503a:	900b      	str	r0, [sp, #44]	; 0x2c
 800503c:	2800      	cmp	r0, #0
 800503e:	f43f ae9f 	beq.w	8004d80 <_strtod_l+0x490>
 8005042:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005044:	4620      	mov	r0, r4
 8005046:	f001 fd2b 	bl	8006aa0 <_Bfree>
 800504a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800504c:	9318      	str	r3, [sp, #96]	; 0x60
 800504e:	f1b8 0f00 	cmp.w	r8, #0
 8005052:	f300 808c 	bgt.w	800516e <_strtod_l+0x87e>
 8005056:	9b06      	ldr	r3, [sp, #24]
 8005058:	2b00      	cmp	r3, #0
 800505a:	dd08      	ble.n	800506e <_strtod_l+0x77e>
 800505c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800505e:	9905      	ldr	r1, [sp, #20]
 8005060:	4620      	mov	r0, r4
 8005062:	f001 fedf 	bl	8006e24 <__pow5mult>
 8005066:	9005      	str	r0, [sp, #20]
 8005068:	2800      	cmp	r0, #0
 800506a:	f43f ae89 	beq.w	8004d80 <_strtod_l+0x490>
 800506e:	2f00      	cmp	r7, #0
 8005070:	dd08      	ble.n	8005084 <_strtod_l+0x794>
 8005072:	9905      	ldr	r1, [sp, #20]
 8005074:	463a      	mov	r2, r7
 8005076:	4620      	mov	r0, r4
 8005078:	f001 ff2e 	bl	8006ed8 <__lshift>
 800507c:	9005      	str	r0, [sp, #20]
 800507e:	2800      	cmp	r0, #0
 8005080:	f43f ae7e 	beq.w	8004d80 <_strtod_l+0x490>
 8005084:	f1b9 0f00 	cmp.w	r9, #0
 8005088:	dd08      	ble.n	800509c <_strtod_l+0x7ac>
 800508a:	4631      	mov	r1, r6
 800508c:	464a      	mov	r2, r9
 800508e:	4620      	mov	r0, r4
 8005090:	f001 ff22 	bl	8006ed8 <__lshift>
 8005094:	4606      	mov	r6, r0
 8005096:	2800      	cmp	r0, #0
 8005098:	f43f ae72 	beq.w	8004d80 <_strtod_l+0x490>
 800509c:	9a05      	ldr	r2, [sp, #20]
 800509e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80050a0:	4620      	mov	r0, r4
 80050a2:	f001 ffa5 	bl	8006ff0 <__mdiff>
 80050a6:	4605      	mov	r5, r0
 80050a8:	2800      	cmp	r0, #0
 80050aa:	f43f ae69 	beq.w	8004d80 <_strtod_l+0x490>
 80050ae:	68c3      	ldr	r3, [r0, #12]
 80050b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80050b2:	2300      	movs	r3, #0
 80050b4:	60c3      	str	r3, [r0, #12]
 80050b6:	4631      	mov	r1, r6
 80050b8:	f001 ff7e 	bl	8006fb8 <__mcmp>
 80050bc:	2800      	cmp	r0, #0
 80050be:	da60      	bge.n	8005182 <_strtod_l+0x892>
 80050c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050c2:	ea53 030a 	orrs.w	r3, r3, sl
 80050c6:	f040 8082 	bne.w	80051ce <_strtod_l+0x8de>
 80050ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d17d      	bne.n	80051ce <_strtod_l+0x8de>
 80050d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80050d6:	0d1b      	lsrs	r3, r3, #20
 80050d8:	051b      	lsls	r3, r3, #20
 80050da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80050de:	d976      	bls.n	80051ce <_strtod_l+0x8de>
 80050e0:	696b      	ldr	r3, [r5, #20]
 80050e2:	b913      	cbnz	r3, 80050ea <_strtod_l+0x7fa>
 80050e4:	692b      	ldr	r3, [r5, #16]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	dd71      	ble.n	80051ce <_strtod_l+0x8de>
 80050ea:	4629      	mov	r1, r5
 80050ec:	2201      	movs	r2, #1
 80050ee:	4620      	mov	r0, r4
 80050f0:	f001 fef2 	bl	8006ed8 <__lshift>
 80050f4:	4631      	mov	r1, r6
 80050f6:	4605      	mov	r5, r0
 80050f8:	f001 ff5e 	bl	8006fb8 <__mcmp>
 80050fc:	2800      	cmp	r0, #0
 80050fe:	dd66      	ble.n	80051ce <_strtod_l+0x8de>
 8005100:	9904      	ldr	r1, [sp, #16]
 8005102:	4a53      	ldr	r2, [pc, #332]	; (8005250 <_strtod_l+0x960>)
 8005104:	465b      	mov	r3, fp
 8005106:	2900      	cmp	r1, #0
 8005108:	f000 8081 	beq.w	800520e <_strtod_l+0x91e>
 800510c:	ea02 010b 	and.w	r1, r2, fp
 8005110:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005114:	dc7b      	bgt.n	800520e <_strtod_l+0x91e>
 8005116:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800511a:	f77f aea9 	ble.w	8004e70 <_strtod_l+0x580>
 800511e:	4b4d      	ldr	r3, [pc, #308]	; (8005254 <_strtod_l+0x964>)
 8005120:	4650      	mov	r0, sl
 8005122:	4659      	mov	r1, fp
 8005124:	2200      	movs	r2, #0
 8005126:	f7fb fa67 	bl	80005f8 <__aeabi_dmul>
 800512a:	460b      	mov	r3, r1
 800512c:	4303      	orrs	r3, r0
 800512e:	bf08      	it	eq
 8005130:	2322      	moveq	r3, #34	; 0x22
 8005132:	4682      	mov	sl, r0
 8005134:	468b      	mov	fp, r1
 8005136:	bf08      	it	eq
 8005138:	6023      	streq	r3, [r4, #0]
 800513a:	e62b      	b.n	8004d94 <_strtod_l+0x4a4>
 800513c:	f04f 32ff 	mov.w	r2, #4294967295
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	ea03 0a0a 	and.w	sl, r3, sl
 8005148:	e6e3      	b.n	8004f12 <_strtod_l+0x622>
 800514a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800514e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005152:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005156:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800515a:	fa01 f308 	lsl.w	r3, r1, r8
 800515e:	9308      	str	r3, [sp, #32]
 8005160:	910d      	str	r1, [sp, #52]	; 0x34
 8005162:	e746      	b.n	8004ff2 <_strtod_l+0x702>
 8005164:	2300      	movs	r3, #0
 8005166:	9308      	str	r3, [sp, #32]
 8005168:	2301      	movs	r3, #1
 800516a:	930d      	str	r3, [sp, #52]	; 0x34
 800516c:	e741      	b.n	8004ff2 <_strtod_l+0x702>
 800516e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005170:	4642      	mov	r2, r8
 8005172:	4620      	mov	r0, r4
 8005174:	f001 feb0 	bl	8006ed8 <__lshift>
 8005178:	9018      	str	r0, [sp, #96]	; 0x60
 800517a:	2800      	cmp	r0, #0
 800517c:	f47f af6b 	bne.w	8005056 <_strtod_l+0x766>
 8005180:	e5fe      	b.n	8004d80 <_strtod_l+0x490>
 8005182:	465f      	mov	r7, fp
 8005184:	d16e      	bne.n	8005264 <_strtod_l+0x974>
 8005186:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005188:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800518c:	b342      	cbz	r2, 80051e0 <_strtod_l+0x8f0>
 800518e:	4a32      	ldr	r2, [pc, #200]	; (8005258 <_strtod_l+0x968>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d128      	bne.n	80051e6 <_strtod_l+0x8f6>
 8005194:	9b04      	ldr	r3, [sp, #16]
 8005196:	4651      	mov	r1, sl
 8005198:	b1eb      	cbz	r3, 80051d6 <_strtod_l+0x8e6>
 800519a:	4b2d      	ldr	r3, [pc, #180]	; (8005250 <_strtod_l+0x960>)
 800519c:	403b      	ands	r3, r7
 800519e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80051a2:	f04f 32ff 	mov.w	r2, #4294967295
 80051a6:	d819      	bhi.n	80051dc <_strtod_l+0x8ec>
 80051a8:	0d1b      	lsrs	r3, r3, #20
 80051aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80051ae:	fa02 f303 	lsl.w	r3, r2, r3
 80051b2:	4299      	cmp	r1, r3
 80051b4:	d117      	bne.n	80051e6 <_strtod_l+0x8f6>
 80051b6:	4b29      	ldr	r3, [pc, #164]	; (800525c <_strtod_l+0x96c>)
 80051b8:	429f      	cmp	r7, r3
 80051ba:	d102      	bne.n	80051c2 <_strtod_l+0x8d2>
 80051bc:	3101      	adds	r1, #1
 80051be:	f43f addf 	beq.w	8004d80 <_strtod_l+0x490>
 80051c2:	4b23      	ldr	r3, [pc, #140]	; (8005250 <_strtod_l+0x960>)
 80051c4:	403b      	ands	r3, r7
 80051c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80051ca:	f04f 0a00 	mov.w	sl, #0
 80051ce:	9b04      	ldr	r3, [sp, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1a4      	bne.n	800511e <_strtod_l+0x82e>
 80051d4:	e5de      	b.n	8004d94 <_strtod_l+0x4a4>
 80051d6:	f04f 33ff 	mov.w	r3, #4294967295
 80051da:	e7ea      	b.n	80051b2 <_strtod_l+0x8c2>
 80051dc:	4613      	mov	r3, r2
 80051de:	e7e8      	b.n	80051b2 <_strtod_l+0x8c2>
 80051e0:	ea53 030a 	orrs.w	r3, r3, sl
 80051e4:	d08c      	beq.n	8005100 <_strtod_l+0x810>
 80051e6:	9b08      	ldr	r3, [sp, #32]
 80051e8:	b1db      	cbz	r3, 8005222 <_strtod_l+0x932>
 80051ea:	423b      	tst	r3, r7
 80051ec:	d0ef      	beq.n	80051ce <_strtod_l+0x8de>
 80051ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051f0:	9a04      	ldr	r2, [sp, #16]
 80051f2:	4650      	mov	r0, sl
 80051f4:	4659      	mov	r1, fp
 80051f6:	b1c3      	cbz	r3, 800522a <_strtod_l+0x93a>
 80051f8:	f7ff fb5c 	bl	80048b4 <sulp>
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	ec51 0b18 	vmov	r0, r1, d8
 8005204:	f7fb f842 	bl	800028c <__adddf3>
 8005208:	4682      	mov	sl, r0
 800520a:	468b      	mov	fp, r1
 800520c:	e7df      	b.n	80051ce <_strtod_l+0x8de>
 800520e:	4013      	ands	r3, r2
 8005210:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005214:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005218:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800521c:	f04f 3aff 	mov.w	sl, #4294967295
 8005220:	e7d5      	b.n	80051ce <_strtod_l+0x8de>
 8005222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005224:	ea13 0f0a 	tst.w	r3, sl
 8005228:	e7e0      	b.n	80051ec <_strtod_l+0x8fc>
 800522a:	f7ff fb43 	bl	80048b4 <sulp>
 800522e:	4602      	mov	r2, r0
 8005230:	460b      	mov	r3, r1
 8005232:	ec51 0b18 	vmov	r0, r1, d8
 8005236:	f7fb f827 	bl	8000288 <__aeabi_dsub>
 800523a:	2200      	movs	r2, #0
 800523c:	2300      	movs	r3, #0
 800523e:	4682      	mov	sl, r0
 8005240:	468b      	mov	fp, r1
 8005242:	f7fb fc41 	bl	8000ac8 <__aeabi_dcmpeq>
 8005246:	2800      	cmp	r0, #0
 8005248:	d0c1      	beq.n	80051ce <_strtod_l+0x8de>
 800524a:	e611      	b.n	8004e70 <_strtod_l+0x580>
 800524c:	fffffc02 	.word	0xfffffc02
 8005250:	7ff00000 	.word	0x7ff00000
 8005254:	39500000 	.word	0x39500000
 8005258:	000fffff 	.word	0x000fffff
 800525c:	7fefffff 	.word	0x7fefffff
 8005260:	080084c8 	.word	0x080084c8
 8005264:	4631      	mov	r1, r6
 8005266:	4628      	mov	r0, r5
 8005268:	f002 f824 	bl	80072b4 <__ratio>
 800526c:	ec59 8b10 	vmov	r8, r9, d0
 8005270:	ee10 0a10 	vmov	r0, s0
 8005274:	2200      	movs	r2, #0
 8005276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800527a:	4649      	mov	r1, r9
 800527c:	f7fb fc38 	bl	8000af0 <__aeabi_dcmple>
 8005280:	2800      	cmp	r0, #0
 8005282:	d07a      	beq.n	800537a <_strtod_l+0xa8a>
 8005284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005286:	2b00      	cmp	r3, #0
 8005288:	d04a      	beq.n	8005320 <_strtod_l+0xa30>
 800528a:	4b95      	ldr	r3, [pc, #596]	; (80054e0 <_strtod_l+0xbf0>)
 800528c:	2200      	movs	r2, #0
 800528e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005292:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80054e0 <_strtod_l+0xbf0>
 8005296:	f04f 0800 	mov.w	r8, #0
 800529a:	4b92      	ldr	r3, [pc, #584]	; (80054e4 <_strtod_l+0xbf4>)
 800529c:	403b      	ands	r3, r7
 800529e:	930d      	str	r3, [sp, #52]	; 0x34
 80052a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80052a2:	4b91      	ldr	r3, [pc, #580]	; (80054e8 <_strtod_l+0xbf8>)
 80052a4:	429a      	cmp	r2, r3
 80052a6:	f040 80b0 	bne.w	800540a <_strtod_l+0xb1a>
 80052aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80052ae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80052b2:	ec4b ab10 	vmov	d0, sl, fp
 80052b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80052ba:	f001 ff23 	bl	8007104 <__ulp>
 80052be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80052c2:	ec53 2b10 	vmov	r2, r3, d0
 80052c6:	f7fb f997 	bl	80005f8 <__aeabi_dmul>
 80052ca:	4652      	mov	r2, sl
 80052cc:	465b      	mov	r3, fp
 80052ce:	f7fa ffdd 	bl	800028c <__adddf3>
 80052d2:	460b      	mov	r3, r1
 80052d4:	4983      	ldr	r1, [pc, #524]	; (80054e4 <_strtod_l+0xbf4>)
 80052d6:	4a85      	ldr	r2, [pc, #532]	; (80054ec <_strtod_l+0xbfc>)
 80052d8:	4019      	ands	r1, r3
 80052da:	4291      	cmp	r1, r2
 80052dc:	4682      	mov	sl, r0
 80052de:	d960      	bls.n	80053a2 <_strtod_l+0xab2>
 80052e0:	ee18 3a90 	vmov	r3, s17
 80052e4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d104      	bne.n	80052f6 <_strtod_l+0xa06>
 80052ec:	ee18 3a10 	vmov	r3, s16
 80052f0:	3301      	adds	r3, #1
 80052f2:	f43f ad45 	beq.w	8004d80 <_strtod_l+0x490>
 80052f6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80054f8 <_strtod_l+0xc08>
 80052fa:	f04f 3aff 	mov.w	sl, #4294967295
 80052fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005300:	4620      	mov	r0, r4
 8005302:	f001 fbcd 	bl	8006aa0 <_Bfree>
 8005306:	9905      	ldr	r1, [sp, #20]
 8005308:	4620      	mov	r0, r4
 800530a:	f001 fbc9 	bl	8006aa0 <_Bfree>
 800530e:	4631      	mov	r1, r6
 8005310:	4620      	mov	r0, r4
 8005312:	f001 fbc5 	bl	8006aa0 <_Bfree>
 8005316:	4629      	mov	r1, r5
 8005318:	4620      	mov	r0, r4
 800531a:	f001 fbc1 	bl	8006aa0 <_Bfree>
 800531e:	e61a      	b.n	8004f56 <_strtod_l+0x666>
 8005320:	f1ba 0f00 	cmp.w	sl, #0
 8005324:	d11b      	bne.n	800535e <_strtod_l+0xa6e>
 8005326:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800532a:	b9f3      	cbnz	r3, 800536a <_strtod_l+0xa7a>
 800532c:	4b6c      	ldr	r3, [pc, #432]	; (80054e0 <_strtod_l+0xbf0>)
 800532e:	2200      	movs	r2, #0
 8005330:	4640      	mov	r0, r8
 8005332:	4649      	mov	r1, r9
 8005334:	f7fb fbd2 	bl	8000adc <__aeabi_dcmplt>
 8005338:	b9d0      	cbnz	r0, 8005370 <_strtod_l+0xa80>
 800533a:	4640      	mov	r0, r8
 800533c:	4649      	mov	r1, r9
 800533e:	4b6c      	ldr	r3, [pc, #432]	; (80054f0 <_strtod_l+0xc00>)
 8005340:	2200      	movs	r2, #0
 8005342:	f7fb f959 	bl	80005f8 <__aeabi_dmul>
 8005346:	4680      	mov	r8, r0
 8005348:	4689      	mov	r9, r1
 800534a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800534e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005352:	9315      	str	r3, [sp, #84]	; 0x54
 8005354:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005358:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800535c:	e79d      	b.n	800529a <_strtod_l+0x9aa>
 800535e:	f1ba 0f01 	cmp.w	sl, #1
 8005362:	d102      	bne.n	800536a <_strtod_l+0xa7a>
 8005364:	2f00      	cmp	r7, #0
 8005366:	f43f ad83 	beq.w	8004e70 <_strtod_l+0x580>
 800536a:	4b62      	ldr	r3, [pc, #392]	; (80054f4 <_strtod_l+0xc04>)
 800536c:	2200      	movs	r2, #0
 800536e:	e78e      	b.n	800528e <_strtod_l+0x99e>
 8005370:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80054f0 <_strtod_l+0xc00>
 8005374:	f04f 0800 	mov.w	r8, #0
 8005378:	e7e7      	b.n	800534a <_strtod_l+0xa5a>
 800537a:	4b5d      	ldr	r3, [pc, #372]	; (80054f0 <_strtod_l+0xc00>)
 800537c:	4640      	mov	r0, r8
 800537e:	4649      	mov	r1, r9
 8005380:	2200      	movs	r2, #0
 8005382:	f7fb f939 	bl	80005f8 <__aeabi_dmul>
 8005386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005388:	4680      	mov	r8, r0
 800538a:	4689      	mov	r9, r1
 800538c:	b933      	cbnz	r3, 800539c <_strtod_l+0xaac>
 800538e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005392:	900e      	str	r0, [sp, #56]	; 0x38
 8005394:	930f      	str	r3, [sp, #60]	; 0x3c
 8005396:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800539a:	e7dd      	b.n	8005358 <_strtod_l+0xa68>
 800539c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80053a0:	e7f9      	b.n	8005396 <_strtod_l+0xaa6>
 80053a2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80053a6:	9b04      	ldr	r3, [sp, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1a8      	bne.n	80052fe <_strtod_l+0xa0e>
 80053ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80053b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053b2:	0d1b      	lsrs	r3, r3, #20
 80053b4:	051b      	lsls	r3, r3, #20
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d1a1      	bne.n	80052fe <_strtod_l+0xa0e>
 80053ba:	4640      	mov	r0, r8
 80053bc:	4649      	mov	r1, r9
 80053be:	f7fb fc7b 	bl	8000cb8 <__aeabi_d2lz>
 80053c2:	f7fb f8eb 	bl	800059c <__aeabi_l2d>
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4640      	mov	r0, r8
 80053cc:	4649      	mov	r1, r9
 80053ce:	f7fa ff5b 	bl	8000288 <__aeabi_dsub>
 80053d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80053d8:	ea43 030a 	orr.w	r3, r3, sl
 80053dc:	4313      	orrs	r3, r2
 80053de:	4680      	mov	r8, r0
 80053e0:	4689      	mov	r9, r1
 80053e2:	d055      	beq.n	8005490 <_strtod_l+0xba0>
 80053e4:	a336      	add	r3, pc, #216	; (adr r3, 80054c0 <_strtod_l+0xbd0>)
 80053e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ea:	f7fb fb77 	bl	8000adc <__aeabi_dcmplt>
 80053ee:	2800      	cmp	r0, #0
 80053f0:	f47f acd0 	bne.w	8004d94 <_strtod_l+0x4a4>
 80053f4:	a334      	add	r3, pc, #208	; (adr r3, 80054c8 <_strtod_l+0xbd8>)
 80053f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fa:	4640      	mov	r0, r8
 80053fc:	4649      	mov	r1, r9
 80053fe:	f7fb fb8b 	bl	8000b18 <__aeabi_dcmpgt>
 8005402:	2800      	cmp	r0, #0
 8005404:	f43f af7b 	beq.w	80052fe <_strtod_l+0xa0e>
 8005408:	e4c4      	b.n	8004d94 <_strtod_l+0x4a4>
 800540a:	9b04      	ldr	r3, [sp, #16]
 800540c:	b333      	cbz	r3, 800545c <_strtod_l+0xb6c>
 800540e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005410:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005414:	d822      	bhi.n	800545c <_strtod_l+0xb6c>
 8005416:	a32e      	add	r3, pc, #184	; (adr r3, 80054d0 <_strtod_l+0xbe0>)
 8005418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541c:	4640      	mov	r0, r8
 800541e:	4649      	mov	r1, r9
 8005420:	f7fb fb66 	bl	8000af0 <__aeabi_dcmple>
 8005424:	b1a0      	cbz	r0, 8005450 <_strtod_l+0xb60>
 8005426:	4649      	mov	r1, r9
 8005428:	4640      	mov	r0, r8
 800542a:	f7fb fbbd 	bl	8000ba8 <__aeabi_d2uiz>
 800542e:	2801      	cmp	r0, #1
 8005430:	bf38      	it	cc
 8005432:	2001      	movcc	r0, #1
 8005434:	f7fb f866 	bl	8000504 <__aeabi_ui2d>
 8005438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800543a:	4680      	mov	r8, r0
 800543c:	4689      	mov	r9, r1
 800543e:	bb23      	cbnz	r3, 800548a <_strtod_l+0xb9a>
 8005440:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005444:	9010      	str	r0, [sp, #64]	; 0x40
 8005446:	9311      	str	r3, [sp, #68]	; 0x44
 8005448:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800544c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005452:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005454:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005458:	1a9b      	subs	r3, r3, r2
 800545a:	9309      	str	r3, [sp, #36]	; 0x24
 800545c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005460:	eeb0 0a48 	vmov.f32	s0, s16
 8005464:	eef0 0a68 	vmov.f32	s1, s17
 8005468:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800546c:	f001 fe4a 	bl	8007104 <__ulp>
 8005470:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005474:	ec53 2b10 	vmov	r2, r3, d0
 8005478:	f7fb f8be 	bl	80005f8 <__aeabi_dmul>
 800547c:	ec53 2b18 	vmov	r2, r3, d8
 8005480:	f7fa ff04 	bl	800028c <__adddf3>
 8005484:	4682      	mov	sl, r0
 8005486:	468b      	mov	fp, r1
 8005488:	e78d      	b.n	80053a6 <_strtod_l+0xab6>
 800548a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800548e:	e7db      	b.n	8005448 <_strtod_l+0xb58>
 8005490:	a311      	add	r3, pc, #68	; (adr r3, 80054d8 <_strtod_l+0xbe8>)
 8005492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005496:	f7fb fb21 	bl	8000adc <__aeabi_dcmplt>
 800549a:	e7b2      	b.n	8005402 <_strtod_l+0xb12>
 800549c:	2300      	movs	r3, #0
 800549e:	930a      	str	r3, [sp, #40]	; 0x28
 80054a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80054a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	f7ff ba6b 	b.w	8004980 <_strtod_l+0x90>
 80054aa:	2a65      	cmp	r2, #101	; 0x65
 80054ac:	f43f ab5f 	beq.w	8004b6e <_strtod_l+0x27e>
 80054b0:	2a45      	cmp	r2, #69	; 0x45
 80054b2:	f43f ab5c 	beq.w	8004b6e <_strtod_l+0x27e>
 80054b6:	2301      	movs	r3, #1
 80054b8:	f7ff bb94 	b.w	8004be4 <_strtod_l+0x2f4>
 80054bc:	f3af 8000 	nop.w
 80054c0:	94a03595 	.word	0x94a03595
 80054c4:	3fdfffff 	.word	0x3fdfffff
 80054c8:	35afe535 	.word	0x35afe535
 80054cc:	3fe00000 	.word	0x3fe00000
 80054d0:	ffc00000 	.word	0xffc00000
 80054d4:	41dfffff 	.word	0x41dfffff
 80054d8:	94a03595 	.word	0x94a03595
 80054dc:	3fcfffff 	.word	0x3fcfffff
 80054e0:	3ff00000 	.word	0x3ff00000
 80054e4:	7ff00000 	.word	0x7ff00000
 80054e8:	7fe00000 	.word	0x7fe00000
 80054ec:	7c9fffff 	.word	0x7c9fffff
 80054f0:	3fe00000 	.word	0x3fe00000
 80054f4:	bff00000 	.word	0xbff00000
 80054f8:	7fefffff 	.word	0x7fefffff

080054fc <_strtod_r>:
 80054fc:	4b01      	ldr	r3, [pc, #4]	; (8005504 <_strtod_r+0x8>)
 80054fe:	f7ff b9f7 	b.w	80048f0 <_strtod_l>
 8005502:	bf00      	nop
 8005504:	20000078 	.word	0x20000078

08005508 <_strtol_l.constprop.0>:
 8005508:	2b01      	cmp	r3, #1
 800550a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800550e:	d001      	beq.n	8005514 <_strtol_l.constprop.0+0xc>
 8005510:	2b24      	cmp	r3, #36	; 0x24
 8005512:	d906      	bls.n	8005522 <_strtol_l.constprop.0+0x1a>
 8005514:	f7fe faee 	bl	8003af4 <__errno>
 8005518:	2316      	movs	r3, #22
 800551a:	6003      	str	r3, [r0, #0]
 800551c:	2000      	movs	r0, #0
 800551e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005522:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005608 <_strtol_l.constprop.0+0x100>
 8005526:	460d      	mov	r5, r1
 8005528:	462e      	mov	r6, r5
 800552a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800552e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005532:	f017 0708 	ands.w	r7, r7, #8
 8005536:	d1f7      	bne.n	8005528 <_strtol_l.constprop.0+0x20>
 8005538:	2c2d      	cmp	r4, #45	; 0x2d
 800553a:	d132      	bne.n	80055a2 <_strtol_l.constprop.0+0x9a>
 800553c:	782c      	ldrb	r4, [r5, #0]
 800553e:	2701      	movs	r7, #1
 8005540:	1cb5      	adds	r5, r6, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d05b      	beq.n	80055fe <_strtol_l.constprop.0+0xf6>
 8005546:	2b10      	cmp	r3, #16
 8005548:	d109      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 800554a:	2c30      	cmp	r4, #48	; 0x30
 800554c:	d107      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 800554e:	782c      	ldrb	r4, [r5, #0]
 8005550:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005554:	2c58      	cmp	r4, #88	; 0x58
 8005556:	d14d      	bne.n	80055f4 <_strtol_l.constprop.0+0xec>
 8005558:	786c      	ldrb	r4, [r5, #1]
 800555a:	2310      	movs	r3, #16
 800555c:	3502      	adds	r5, #2
 800555e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005562:	f108 38ff 	add.w	r8, r8, #4294967295
 8005566:	f04f 0c00 	mov.w	ip, #0
 800556a:	fbb8 f9f3 	udiv	r9, r8, r3
 800556e:	4666      	mov	r6, ip
 8005570:	fb03 8a19 	mls	sl, r3, r9, r8
 8005574:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005578:	f1be 0f09 	cmp.w	lr, #9
 800557c:	d816      	bhi.n	80055ac <_strtol_l.constprop.0+0xa4>
 800557e:	4674      	mov	r4, lr
 8005580:	42a3      	cmp	r3, r4
 8005582:	dd24      	ble.n	80055ce <_strtol_l.constprop.0+0xc6>
 8005584:	f1bc 0f00 	cmp.w	ip, #0
 8005588:	db1e      	blt.n	80055c8 <_strtol_l.constprop.0+0xc0>
 800558a:	45b1      	cmp	r9, r6
 800558c:	d31c      	bcc.n	80055c8 <_strtol_l.constprop.0+0xc0>
 800558e:	d101      	bne.n	8005594 <_strtol_l.constprop.0+0x8c>
 8005590:	45a2      	cmp	sl, r4
 8005592:	db19      	blt.n	80055c8 <_strtol_l.constprop.0+0xc0>
 8005594:	fb06 4603 	mla	r6, r6, r3, r4
 8005598:	f04f 0c01 	mov.w	ip, #1
 800559c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80055a0:	e7e8      	b.n	8005574 <_strtol_l.constprop.0+0x6c>
 80055a2:	2c2b      	cmp	r4, #43	; 0x2b
 80055a4:	bf04      	itt	eq
 80055a6:	782c      	ldrbeq	r4, [r5, #0]
 80055a8:	1cb5      	addeq	r5, r6, #2
 80055aa:	e7ca      	b.n	8005542 <_strtol_l.constprop.0+0x3a>
 80055ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80055b0:	f1be 0f19 	cmp.w	lr, #25
 80055b4:	d801      	bhi.n	80055ba <_strtol_l.constprop.0+0xb2>
 80055b6:	3c37      	subs	r4, #55	; 0x37
 80055b8:	e7e2      	b.n	8005580 <_strtol_l.constprop.0+0x78>
 80055ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80055be:	f1be 0f19 	cmp.w	lr, #25
 80055c2:	d804      	bhi.n	80055ce <_strtol_l.constprop.0+0xc6>
 80055c4:	3c57      	subs	r4, #87	; 0x57
 80055c6:	e7db      	b.n	8005580 <_strtol_l.constprop.0+0x78>
 80055c8:	f04f 3cff 	mov.w	ip, #4294967295
 80055cc:	e7e6      	b.n	800559c <_strtol_l.constprop.0+0x94>
 80055ce:	f1bc 0f00 	cmp.w	ip, #0
 80055d2:	da05      	bge.n	80055e0 <_strtol_l.constprop.0+0xd8>
 80055d4:	2322      	movs	r3, #34	; 0x22
 80055d6:	6003      	str	r3, [r0, #0]
 80055d8:	4646      	mov	r6, r8
 80055da:	b942      	cbnz	r2, 80055ee <_strtol_l.constprop.0+0xe6>
 80055dc:	4630      	mov	r0, r6
 80055de:	e79e      	b.n	800551e <_strtol_l.constprop.0+0x16>
 80055e0:	b107      	cbz	r7, 80055e4 <_strtol_l.constprop.0+0xdc>
 80055e2:	4276      	negs	r6, r6
 80055e4:	2a00      	cmp	r2, #0
 80055e6:	d0f9      	beq.n	80055dc <_strtol_l.constprop.0+0xd4>
 80055e8:	f1bc 0f00 	cmp.w	ip, #0
 80055ec:	d000      	beq.n	80055f0 <_strtol_l.constprop.0+0xe8>
 80055ee:	1e69      	subs	r1, r5, #1
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	e7f3      	b.n	80055dc <_strtol_l.constprop.0+0xd4>
 80055f4:	2430      	movs	r4, #48	; 0x30
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1b1      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 80055fa:	2308      	movs	r3, #8
 80055fc:	e7af      	b.n	800555e <_strtol_l.constprop.0+0x56>
 80055fe:	2c30      	cmp	r4, #48	; 0x30
 8005600:	d0a5      	beq.n	800554e <_strtol_l.constprop.0+0x46>
 8005602:	230a      	movs	r3, #10
 8005604:	e7ab      	b.n	800555e <_strtol_l.constprop.0+0x56>
 8005606:	bf00      	nop
 8005608:	080084f1 	.word	0x080084f1

0800560c <_strtol_r>:
 800560c:	f7ff bf7c 	b.w	8005508 <_strtol_l.constprop.0>

08005610 <quorem>:
 8005610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005614:	6903      	ldr	r3, [r0, #16]
 8005616:	690c      	ldr	r4, [r1, #16]
 8005618:	42a3      	cmp	r3, r4
 800561a:	4607      	mov	r7, r0
 800561c:	f2c0 8081 	blt.w	8005722 <quorem+0x112>
 8005620:	3c01      	subs	r4, #1
 8005622:	f101 0814 	add.w	r8, r1, #20
 8005626:	f100 0514 	add.w	r5, r0, #20
 800562a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800562e:	9301      	str	r3, [sp, #4]
 8005630:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005634:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005638:	3301      	adds	r3, #1
 800563a:	429a      	cmp	r2, r3
 800563c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005640:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005644:	fbb2 f6f3 	udiv	r6, r2, r3
 8005648:	d331      	bcc.n	80056ae <quorem+0x9e>
 800564a:	f04f 0e00 	mov.w	lr, #0
 800564e:	4640      	mov	r0, r8
 8005650:	46ac      	mov	ip, r5
 8005652:	46f2      	mov	sl, lr
 8005654:	f850 2b04 	ldr.w	r2, [r0], #4
 8005658:	b293      	uxth	r3, r2
 800565a:	fb06 e303 	mla	r3, r6, r3, lr
 800565e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005662:	b29b      	uxth	r3, r3
 8005664:	ebaa 0303 	sub.w	r3, sl, r3
 8005668:	f8dc a000 	ldr.w	sl, [ip]
 800566c:	0c12      	lsrs	r2, r2, #16
 800566e:	fa13 f38a 	uxtah	r3, r3, sl
 8005672:	fb06 e202 	mla	r2, r6, r2, lr
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	9b00      	ldr	r3, [sp, #0]
 800567a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800567e:	b292      	uxth	r2, r2
 8005680:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005684:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005688:	f8bd 3000 	ldrh.w	r3, [sp]
 800568c:	4581      	cmp	r9, r0
 800568e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005692:	f84c 3b04 	str.w	r3, [ip], #4
 8005696:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800569a:	d2db      	bcs.n	8005654 <quorem+0x44>
 800569c:	f855 300b 	ldr.w	r3, [r5, fp]
 80056a0:	b92b      	cbnz	r3, 80056ae <quorem+0x9e>
 80056a2:	9b01      	ldr	r3, [sp, #4]
 80056a4:	3b04      	subs	r3, #4
 80056a6:	429d      	cmp	r5, r3
 80056a8:	461a      	mov	r2, r3
 80056aa:	d32e      	bcc.n	800570a <quorem+0xfa>
 80056ac:	613c      	str	r4, [r7, #16]
 80056ae:	4638      	mov	r0, r7
 80056b0:	f001 fc82 	bl	8006fb8 <__mcmp>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	db24      	blt.n	8005702 <quorem+0xf2>
 80056b8:	3601      	adds	r6, #1
 80056ba:	4628      	mov	r0, r5
 80056bc:	f04f 0c00 	mov.w	ip, #0
 80056c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80056c4:	f8d0 e000 	ldr.w	lr, [r0]
 80056c8:	b293      	uxth	r3, r2
 80056ca:	ebac 0303 	sub.w	r3, ip, r3
 80056ce:	0c12      	lsrs	r2, r2, #16
 80056d0:	fa13 f38e 	uxtah	r3, r3, lr
 80056d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80056d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056dc:	b29b      	uxth	r3, r3
 80056de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056e2:	45c1      	cmp	r9, r8
 80056e4:	f840 3b04 	str.w	r3, [r0], #4
 80056e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80056ec:	d2e8      	bcs.n	80056c0 <quorem+0xb0>
 80056ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056f6:	b922      	cbnz	r2, 8005702 <quorem+0xf2>
 80056f8:	3b04      	subs	r3, #4
 80056fa:	429d      	cmp	r5, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	d30a      	bcc.n	8005716 <quorem+0x106>
 8005700:	613c      	str	r4, [r7, #16]
 8005702:	4630      	mov	r0, r6
 8005704:	b003      	add	sp, #12
 8005706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	3b04      	subs	r3, #4
 800570e:	2a00      	cmp	r2, #0
 8005710:	d1cc      	bne.n	80056ac <quorem+0x9c>
 8005712:	3c01      	subs	r4, #1
 8005714:	e7c7      	b.n	80056a6 <quorem+0x96>
 8005716:	6812      	ldr	r2, [r2, #0]
 8005718:	3b04      	subs	r3, #4
 800571a:	2a00      	cmp	r2, #0
 800571c:	d1f0      	bne.n	8005700 <quorem+0xf0>
 800571e:	3c01      	subs	r4, #1
 8005720:	e7eb      	b.n	80056fa <quorem+0xea>
 8005722:	2000      	movs	r0, #0
 8005724:	e7ee      	b.n	8005704 <quorem+0xf4>
	...

08005728 <_dtoa_r>:
 8005728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572c:	ed2d 8b04 	vpush	{d8-d9}
 8005730:	ec57 6b10 	vmov	r6, r7, d0
 8005734:	b093      	sub	sp, #76	; 0x4c
 8005736:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005738:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800573c:	9106      	str	r1, [sp, #24]
 800573e:	ee10 aa10 	vmov	sl, s0
 8005742:	4604      	mov	r4, r0
 8005744:	9209      	str	r2, [sp, #36]	; 0x24
 8005746:	930c      	str	r3, [sp, #48]	; 0x30
 8005748:	46bb      	mov	fp, r7
 800574a:	b975      	cbnz	r5, 800576a <_dtoa_r+0x42>
 800574c:	2010      	movs	r0, #16
 800574e:	f001 f94d 	bl	80069ec <malloc>
 8005752:	4602      	mov	r2, r0
 8005754:	6260      	str	r0, [r4, #36]	; 0x24
 8005756:	b920      	cbnz	r0, 8005762 <_dtoa_r+0x3a>
 8005758:	4ba7      	ldr	r3, [pc, #668]	; (80059f8 <_dtoa_r+0x2d0>)
 800575a:	21ea      	movs	r1, #234	; 0xea
 800575c:	48a7      	ldr	r0, [pc, #668]	; (80059fc <_dtoa_r+0x2d4>)
 800575e:	f002 f8ad 	bl	80078bc <__assert_func>
 8005762:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005766:	6005      	str	r5, [r0, #0]
 8005768:	60c5      	str	r5, [r0, #12]
 800576a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800576c:	6819      	ldr	r1, [r3, #0]
 800576e:	b151      	cbz	r1, 8005786 <_dtoa_r+0x5e>
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	604a      	str	r2, [r1, #4]
 8005774:	2301      	movs	r3, #1
 8005776:	4093      	lsls	r3, r2
 8005778:	608b      	str	r3, [r1, #8]
 800577a:	4620      	mov	r0, r4
 800577c:	f001 f990 	bl	8006aa0 <_Bfree>
 8005780:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005782:	2200      	movs	r2, #0
 8005784:	601a      	str	r2, [r3, #0]
 8005786:	1e3b      	subs	r3, r7, #0
 8005788:	bfaa      	itet	ge
 800578a:	2300      	movge	r3, #0
 800578c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005790:	f8c8 3000 	strge.w	r3, [r8]
 8005794:	4b9a      	ldr	r3, [pc, #616]	; (8005a00 <_dtoa_r+0x2d8>)
 8005796:	bfbc      	itt	lt
 8005798:	2201      	movlt	r2, #1
 800579a:	f8c8 2000 	strlt.w	r2, [r8]
 800579e:	ea33 030b 	bics.w	r3, r3, fp
 80057a2:	d11b      	bne.n	80057dc <_dtoa_r+0xb4>
 80057a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80057b0:	4333      	orrs	r3, r6
 80057b2:	f000 8592 	beq.w	80062da <_dtoa_r+0xbb2>
 80057b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057b8:	b963      	cbnz	r3, 80057d4 <_dtoa_r+0xac>
 80057ba:	4b92      	ldr	r3, [pc, #584]	; (8005a04 <_dtoa_r+0x2dc>)
 80057bc:	e022      	b.n	8005804 <_dtoa_r+0xdc>
 80057be:	4b92      	ldr	r3, [pc, #584]	; (8005a08 <_dtoa_r+0x2e0>)
 80057c0:	9301      	str	r3, [sp, #4]
 80057c2:	3308      	adds	r3, #8
 80057c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80057c6:	6013      	str	r3, [r2, #0]
 80057c8:	9801      	ldr	r0, [sp, #4]
 80057ca:	b013      	add	sp, #76	; 0x4c
 80057cc:	ecbd 8b04 	vpop	{d8-d9}
 80057d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d4:	4b8b      	ldr	r3, [pc, #556]	; (8005a04 <_dtoa_r+0x2dc>)
 80057d6:	9301      	str	r3, [sp, #4]
 80057d8:	3303      	adds	r3, #3
 80057da:	e7f3      	b.n	80057c4 <_dtoa_r+0x9c>
 80057dc:	2200      	movs	r2, #0
 80057de:	2300      	movs	r3, #0
 80057e0:	4650      	mov	r0, sl
 80057e2:	4659      	mov	r1, fp
 80057e4:	f7fb f970 	bl	8000ac8 <__aeabi_dcmpeq>
 80057e8:	ec4b ab19 	vmov	d9, sl, fp
 80057ec:	4680      	mov	r8, r0
 80057ee:	b158      	cbz	r0, 8005808 <_dtoa_r+0xe0>
 80057f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057f2:	2301      	movs	r3, #1
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 856b 	beq.w	80062d4 <_dtoa_r+0xbac>
 80057fe:	4883      	ldr	r0, [pc, #524]	; (8005a0c <_dtoa_r+0x2e4>)
 8005800:	6018      	str	r0, [r3, #0]
 8005802:	1e43      	subs	r3, r0, #1
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	e7df      	b.n	80057c8 <_dtoa_r+0xa0>
 8005808:	ec4b ab10 	vmov	d0, sl, fp
 800580c:	aa10      	add	r2, sp, #64	; 0x40
 800580e:	a911      	add	r1, sp, #68	; 0x44
 8005810:	4620      	mov	r0, r4
 8005812:	f001 fcf3 	bl	80071fc <__d2b>
 8005816:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800581a:	ee08 0a10 	vmov	s16, r0
 800581e:	2d00      	cmp	r5, #0
 8005820:	f000 8084 	beq.w	800592c <_dtoa_r+0x204>
 8005824:	ee19 3a90 	vmov	r3, s19
 8005828:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800582c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005830:	4656      	mov	r6, sl
 8005832:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005836:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800583a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800583e:	4b74      	ldr	r3, [pc, #464]	; (8005a10 <_dtoa_r+0x2e8>)
 8005840:	2200      	movs	r2, #0
 8005842:	4630      	mov	r0, r6
 8005844:	4639      	mov	r1, r7
 8005846:	f7fa fd1f 	bl	8000288 <__aeabi_dsub>
 800584a:	a365      	add	r3, pc, #404	; (adr r3, 80059e0 <_dtoa_r+0x2b8>)
 800584c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005850:	f7fa fed2 	bl	80005f8 <__aeabi_dmul>
 8005854:	a364      	add	r3, pc, #400	; (adr r3, 80059e8 <_dtoa_r+0x2c0>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fd17 	bl	800028c <__adddf3>
 800585e:	4606      	mov	r6, r0
 8005860:	4628      	mov	r0, r5
 8005862:	460f      	mov	r7, r1
 8005864:	f7fa fe5e 	bl	8000524 <__aeabi_i2d>
 8005868:	a361      	add	r3, pc, #388	; (adr r3, 80059f0 <_dtoa_r+0x2c8>)
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	f7fa fec3 	bl	80005f8 <__aeabi_dmul>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4630      	mov	r0, r6
 8005878:	4639      	mov	r1, r7
 800587a:	f7fa fd07 	bl	800028c <__adddf3>
 800587e:	4606      	mov	r6, r0
 8005880:	460f      	mov	r7, r1
 8005882:	f7fb f969 	bl	8000b58 <__aeabi_d2iz>
 8005886:	2200      	movs	r2, #0
 8005888:	9000      	str	r0, [sp, #0]
 800588a:	2300      	movs	r3, #0
 800588c:	4630      	mov	r0, r6
 800588e:	4639      	mov	r1, r7
 8005890:	f7fb f924 	bl	8000adc <__aeabi_dcmplt>
 8005894:	b150      	cbz	r0, 80058ac <_dtoa_r+0x184>
 8005896:	9800      	ldr	r0, [sp, #0]
 8005898:	f7fa fe44 	bl	8000524 <__aeabi_i2d>
 800589c:	4632      	mov	r2, r6
 800589e:	463b      	mov	r3, r7
 80058a0:	f7fb f912 	bl	8000ac8 <__aeabi_dcmpeq>
 80058a4:	b910      	cbnz	r0, 80058ac <_dtoa_r+0x184>
 80058a6:	9b00      	ldr	r3, [sp, #0]
 80058a8:	3b01      	subs	r3, #1
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	9b00      	ldr	r3, [sp, #0]
 80058ae:	2b16      	cmp	r3, #22
 80058b0:	d85a      	bhi.n	8005968 <_dtoa_r+0x240>
 80058b2:	9a00      	ldr	r2, [sp, #0]
 80058b4:	4b57      	ldr	r3, [pc, #348]	; (8005a14 <_dtoa_r+0x2ec>)
 80058b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058be:	ec51 0b19 	vmov	r0, r1, d9
 80058c2:	f7fb f90b 	bl	8000adc <__aeabi_dcmplt>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d050      	beq.n	800596c <_dtoa_r+0x244>
 80058ca:	9b00      	ldr	r3, [sp, #0]
 80058cc:	3b01      	subs	r3, #1
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	2300      	movs	r3, #0
 80058d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80058d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058d6:	1b5d      	subs	r5, r3, r5
 80058d8:	1e6b      	subs	r3, r5, #1
 80058da:	9305      	str	r3, [sp, #20]
 80058dc:	bf45      	ittet	mi
 80058de:	f1c5 0301 	rsbmi	r3, r5, #1
 80058e2:	9304      	strmi	r3, [sp, #16]
 80058e4:	2300      	movpl	r3, #0
 80058e6:	2300      	movmi	r3, #0
 80058e8:	bf4c      	ite	mi
 80058ea:	9305      	strmi	r3, [sp, #20]
 80058ec:	9304      	strpl	r3, [sp, #16]
 80058ee:	9b00      	ldr	r3, [sp, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	db3d      	blt.n	8005970 <_dtoa_r+0x248>
 80058f4:	9b05      	ldr	r3, [sp, #20]
 80058f6:	9a00      	ldr	r2, [sp, #0]
 80058f8:	920a      	str	r2, [sp, #40]	; 0x28
 80058fa:	4413      	add	r3, r2
 80058fc:	9305      	str	r3, [sp, #20]
 80058fe:	2300      	movs	r3, #0
 8005900:	9307      	str	r3, [sp, #28]
 8005902:	9b06      	ldr	r3, [sp, #24]
 8005904:	2b09      	cmp	r3, #9
 8005906:	f200 8089 	bhi.w	8005a1c <_dtoa_r+0x2f4>
 800590a:	2b05      	cmp	r3, #5
 800590c:	bfc4      	itt	gt
 800590e:	3b04      	subgt	r3, #4
 8005910:	9306      	strgt	r3, [sp, #24]
 8005912:	9b06      	ldr	r3, [sp, #24]
 8005914:	f1a3 0302 	sub.w	r3, r3, #2
 8005918:	bfcc      	ite	gt
 800591a:	2500      	movgt	r5, #0
 800591c:	2501      	movle	r5, #1
 800591e:	2b03      	cmp	r3, #3
 8005920:	f200 8087 	bhi.w	8005a32 <_dtoa_r+0x30a>
 8005924:	e8df f003 	tbb	[pc, r3]
 8005928:	59383a2d 	.word	0x59383a2d
 800592c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005930:	441d      	add	r5, r3
 8005932:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005936:	2b20      	cmp	r3, #32
 8005938:	bfc1      	itttt	gt
 800593a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800593e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005942:	fa0b f303 	lslgt.w	r3, fp, r3
 8005946:	fa26 f000 	lsrgt.w	r0, r6, r0
 800594a:	bfda      	itte	le
 800594c:	f1c3 0320 	rsble	r3, r3, #32
 8005950:	fa06 f003 	lslle.w	r0, r6, r3
 8005954:	4318      	orrgt	r0, r3
 8005956:	f7fa fdd5 	bl	8000504 <__aeabi_ui2d>
 800595a:	2301      	movs	r3, #1
 800595c:	4606      	mov	r6, r0
 800595e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005962:	3d01      	subs	r5, #1
 8005964:	930e      	str	r3, [sp, #56]	; 0x38
 8005966:	e76a      	b.n	800583e <_dtoa_r+0x116>
 8005968:	2301      	movs	r3, #1
 800596a:	e7b2      	b.n	80058d2 <_dtoa_r+0x1aa>
 800596c:	900b      	str	r0, [sp, #44]	; 0x2c
 800596e:	e7b1      	b.n	80058d4 <_dtoa_r+0x1ac>
 8005970:	9b04      	ldr	r3, [sp, #16]
 8005972:	9a00      	ldr	r2, [sp, #0]
 8005974:	1a9b      	subs	r3, r3, r2
 8005976:	9304      	str	r3, [sp, #16]
 8005978:	4253      	negs	r3, r2
 800597a:	9307      	str	r3, [sp, #28]
 800597c:	2300      	movs	r3, #0
 800597e:	930a      	str	r3, [sp, #40]	; 0x28
 8005980:	e7bf      	b.n	8005902 <_dtoa_r+0x1da>
 8005982:	2300      	movs	r3, #0
 8005984:	9308      	str	r3, [sp, #32]
 8005986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005988:	2b00      	cmp	r3, #0
 800598a:	dc55      	bgt.n	8005a38 <_dtoa_r+0x310>
 800598c:	2301      	movs	r3, #1
 800598e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005992:	461a      	mov	r2, r3
 8005994:	9209      	str	r2, [sp, #36]	; 0x24
 8005996:	e00c      	b.n	80059b2 <_dtoa_r+0x28a>
 8005998:	2301      	movs	r3, #1
 800599a:	e7f3      	b.n	8005984 <_dtoa_r+0x25c>
 800599c:	2300      	movs	r3, #0
 800599e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059a0:	9308      	str	r3, [sp, #32]
 80059a2:	9b00      	ldr	r3, [sp, #0]
 80059a4:	4413      	add	r3, r2
 80059a6:	9302      	str	r3, [sp, #8]
 80059a8:	3301      	adds	r3, #1
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	9303      	str	r3, [sp, #12]
 80059ae:	bfb8      	it	lt
 80059b0:	2301      	movlt	r3, #1
 80059b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80059b4:	2200      	movs	r2, #0
 80059b6:	6042      	str	r2, [r0, #4]
 80059b8:	2204      	movs	r2, #4
 80059ba:	f102 0614 	add.w	r6, r2, #20
 80059be:	429e      	cmp	r6, r3
 80059c0:	6841      	ldr	r1, [r0, #4]
 80059c2:	d93d      	bls.n	8005a40 <_dtoa_r+0x318>
 80059c4:	4620      	mov	r0, r4
 80059c6:	f001 f82b 	bl	8006a20 <_Balloc>
 80059ca:	9001      	str	r0, [sp, #4]
 80059cc:	2800      	cmp	r0, #0
 80059ce:	d13b      	bne.n	8005a48 <_dtoa_r+0x320>
 80059d0:	4b11      	ldr	r3, [pc, #68]	; (8005a18 <_dtoa_r+0x2f0>)
 80059d2:	4602      	mov	r2, r0
 80059d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80059d8:	e6c0      	b.n	800575c <_dtoa_r+0x34>
 80059da:	2301      	movs	r3, #1
 80059dc:	e7df      	b.n	800599e <_dtoa_r+0x276>
 80059de:	bf00      	nop
 80059e0:	636f4361 	.word	0x636f4361
 80059e4:	3fd287a7 	.word	0x3fd287a7
 80059e8:	8b60c8b3 	.word	0x8b60c8b3
 80059ec:	3fc68a28 	.word	0x3fc68a28
 80059f0:	509f79fb 	.word	0x509f79fb
 80059f4:	3fd34413 	.word	0x3fd34413
 80059f8:	080085fe 	.word	0x080085fe
 80059fc:	08008615 	.word	0x08008615
 8005a00:	7ff00000 	.word	0x7ff00000
 8005a04:	080085fa 	.word	0x080085fa
 8005a08:	080085f1 	.word	0x080085f1
 8005a0c:	08008475 	.word	0x08008475
 8005a10:	3ff80000 	.word	0x3ff80000
 8005a14:	08008780 	.word	0x08008780
 8005a18:	08008670 	.word	0x08008670
 8005a1c:	2501      	movs	r5, #1
 8005a1e:	2300      	movs	r3, #0
 8005a20:	9306      	str	r3, [sp, #24]
 8005a22:	9508      	str	r5, [sp, #32]
 8005a24:	f04f 33ff 	mov.w	r3, #4294967295
 8005a28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2312      	movs	r3, #18
 8005a30:	e7b0      	b.n	8005994 <_dtoa_r+0x26c>
 8005a32:	2301      	movs	r3, #1
 8005a34:	9308      	str	r3, [sp, #32]
 8005a36:	e7f5      	b.n	8005a24 <_dtoa_r+0x2fc>
 8005a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005a3e:	e7b8      	b.n	80059b2 <_dtoa_r+0x28a>
 8005a40:	3101      	adds	r1, #1
 8005a42:	6041      	str	r1, [r0, #4]
 8005a44:	0052      	lsls	r2, r2, #1
 8005a46:	e7b8      	b.n	80059ba <_dtoa_r+0x292>
 8005a48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a4a:	9a01      	ldr	r2, [sp, #4]
 8005a4c:	601a      	str	r2, [r3, #0]
 8005a4e:	9b03      	ldr	r3, [sp, #12]
 8005a50:	2b0e      	cmp	r3, #14
 8005a52:	f200 809d 	bhi.w	8005b90 <_dtoa_r+0x468>
 8005a56:	2d00      	cmp	r5, #0
 8005a58:	f000 809a 	beq.w	8005b90 <_dtoa_r+0x468>
 8005a5c:	9b00      	ldr	r3, [sp, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	dd32      	ble.n	8005ac8 <_dtoa_r+0x3a0>
 8005a62:	4ab7      	ldr	r2, [pc, #732]	; (8005d40 <_dtoa_r+0x618>)
 8005a64:	f003 030f 	and.w	r3, r3, #15
 8005a68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a70:	9b00      	ldr	r3, [sp, #0]
 8005a72:	05d8      	lsls	r0, r3, #23
 8005a74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005a78:	d516      	bpl.n	8005aa8 <_dtoa_r+0x380>
 8005a7a:	4bb2      	ldr	r3, [pc, #712]	; (8005d44 <_dtoa_r+0x61c>)
 8005a7c:	ec51 0b19 	vmov	r0, r1, d9
 8005a80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a84:	f7fa fee2 	bl	800084c <__aeabi_ddiv>
 8005a88:	f007 070f 	and.w	r7, r7, #15
 8005a8c:	4682      	mov	sl, r0
 8005a8e:	468b      	mov	fp, r1
 8005a90:	2503      	movs	r5, #3
 8005a92:	4eac      	ldr	r6, [pc, #688]	; (8005d44 <_dtoa_r+0x61c>)
 8005a94:	b957      	cbnz	r7, 8005aac <_dtoa_r+0x384>
 8005a96:	4642      	mov	r2, r8
 8005a98:	464b      	mov	r3, r9
 8005a9a:	4650      	mov	r0, sl
 8005a9c:	4659      	mov	r1, fp
 8005a9e:	f7fa fed5 	bl	800084c <__aeabi_ddiv>
 8005aa2:	4682      	mov	sl, r0
 8005aa4:	468b      	mov	fp, r1
 8005aa6:	e028      	b.n	8005afa <_dtoa_r+0x3d2>
 8005aa8:	2502      	movs	r5, #2
 8005aaa:	e7f2      	b.n	8005a92 <_dtoa_r+0x36a>
 8005aac:	07f9      	lsls	r1, r7, #31
 8005aae:	d508      	bpl.n	8005ac2 <_dtoa_r+0x39a>
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005ab8:	f7fa fd9e 	bl	80005f8 <__aeabi_dmul>
 8005abc:	3501      	adds	r5, #1
 8005abe:	4680      	mov	r8, r0
 8005ac0:	4689      	mov	r9, r1
 8005ac2:	107f      	asrs	r7, r7, #1
 8005ac4:	3608      	adds	r6, #8
 8005ac6:	e7e5      	b.n	8005a94 <_dtoa_r+0x36c>
 8005ac8:	f000 809b 	beq.w	8005c02 <_dtoa_r+0x4da>
 8005acc:	9b00      	ldr	r3, [sp, #0]
 8005ace:	4f9d      	ldr	r7, [pc, #628]	; (8005d44 <_dtoa_r+0x61c>)
 8005ad0:	425e      	negs	r6, r3
 8005ad2:	4b9b      	ldr	r3, [pc, #620]	; (8005d40 <_dtoa_r+0x618>)
 8005ad4:	f006 020f 	and.w	r2, r6, #15
 8005ad8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	ec51 0b19 	vmov	r0, r1, d9
 8005ae4:	f7fa fd88 	bl	80005f8 <__aeabi_dmul>
 8005ae8:	1136      	asrs	r6, r6, #4
 8005aea:	4682      	mov	sl, r0
 8005aec:	468b      	mov	fp, r1
 8005aee:	2300      	movs	r3, #0
 8005af0:	2502      	movs	r5, #2
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	d17a      	bne.n	8005bec <_dtoa_r+0x4c4>
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1d3      	bne.n	8005aa2 <_dtoa_r+0x37a>
 8005afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 8082 	beq.w	8005c06 <_dtoa_r+0x4de>
 8005b02:	4b91      	ldr	r3, [pc, #580]	; (8005d48 <_dtoa_r+0x620>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	4650      	mov	r0, sl
 8005b08:	4659      	mov	r1, fp
 8005b0a:	f7fa ffe7 	bl	8000adc <__aeabi_dcmplt>
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	d079      	beq.n	8005c06 <_dtoa_r+0x4de>
 8005b12:	9b03      	ldr	r3, [sp, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d076      	beq.n	8005c06 <_dtoa_r+0x4de>
 8005b18:	9b02      	ldr	r3, [sp, #8]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	dd36      	ble.n	8005b8c <_dtoa_r+0x464>
 8005b1e:	9b00      	ldr	r3, [sp, #0]
 8005b20:	4650      	mov	r0, sl
 8005b22:	4659      	mov	r1, fp
 8005b24:	1e5f      	subs	r7, r3, #1
 8005b26:	2200      	movs	r2, #0
 8005b28:	4b88      	ldr	r3, [pc, #544]	; (8005d4c <_dtoa_r+0x624>)
 8005b2a:	f7fa fd65 	bl	80005f8 <__aeabi_dmul>
 8005b2e:	9e02      	ldr	r6, [sp, #8]
 8005b30:	4682      	mov	sl, r0
 8005b32:	468b      	mov	fp, r1
 8005b34:	3501      	adds	r5, #1
 8005b36:	4628      	mov	r0, r5
 8005b38:	f7fa fcf4 	bl	8000524 <__aeabi_i2d>
 8005b3c:	4652      	mov	r2, sl
 8005b3e:	465b      	mov	r3, fp
 8005b40:	f7fa fd5a 	bl	80005f8 <__aeabi_dmul>
 8005b44:	4b82      	ldr	r3, [pc, #520]	; (8005d50 <_dtoa_r+0x628>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	f7fa fba0 	bl	800028c <__adddf3>
 8005b4c:	46d0      	mov	r8, sl
 8005b4e:	46d9      	mov	r9, fp
 8005b50:	4682      	mov	sl, r0
 8005b52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005b56:	2e00      	cmp	r6, #0
 8005b58:	d158      	bne.n	8005c0c <_dtoa_r+0x4e4>
 8005b5a:	4b7e      	ldr	r3, [pc, #504]	; (8005d54 <_dtoa_r+0x62c>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	4640      	mov	r0, r8
 8005b60:	4649      	mov	r1, r9
 8005b62:	f7fa fb91 	bl	8000288 <__aeabi_dsub>
 8005b66:	4652      	mov	r2, sl
 8005b68:	465b      	mov	r3, fp
 8005b6a:	4680      	mov	r8, r0
 8005b6c:	4689      	mov	r9, r1
 8005b6e:	f7fa ffd3 	bl	8000b18 <__aeabi_dcmpgt>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f040 8295 	bne.w	80060a2 <_dtoa_r+0x97a>
 8005b78:	4652      	mov	r2, sl
 8005b7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005b7e:	4640      	mov	r0, r8
 8005b80:	4649      	mov	r1, r9
 8005b82:	f7fa ffab 	bl	8000adc <__aeabi_dcmplt>
 8005b86:	2800      	cmp	r0, #0
 8005b88:	f040 8289 	bne.w	800609e <_dtoa_r+0x976>
 8005b8c:	ec5b ab19 	vmov	sl, fp, d9
 8005b90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f2c0 8148 	blt.w	8005e28 <_dtoa_r+0x700>
 8005b98:	9a00      	ldr	r2, [sp, #0]
 8005b9a:	2a0e      	cmp	r2, #14
 8005b9c:	f300 8144 	bgt.w	8005e28 <_dtoa_r+0x700>
 8005ba0:	4b67      	ldr	r3, [pc, #412]	; (8005d40 <_dtoa_r+0x618>)
 8005ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ba6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f280 80d5 	bge.w	8005d5c <_dtoa_r+0x634>
 8005bb2:	9b03      	ldr	r3, [sp, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	f300 80d1 	bgt.w	8005d5c <_dtoa_r+0x634>
 8005bba:	f040 826f 	bne.w	800609c <_dtoa_r+0x974>
 8005bbe:	4b65      	ldr	r3, [pc, #404]	; (8005d54 <_dtoa_r+0x62c>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	f7fa fd17 	bl	80005f8 <__aeabi_dmul>
 8005bca:	4652      	mov	r2, sl
 8005bcc:	465b      	mov	r3, fp
 8005bce:	f7fa ff99 	bl	8000b04 <__aeabi_dcmpge>
 8005bd2:	9e03      	ldr	r6, [sp, #12]
 8005bd4:	4637      	mov	r7, r6
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	f040 8245 	bne.w	8006066 <_dtoa_r+0x93e>
 8005bdc:	9d01      	ldr	r5, [sp, #4]
 8005bde:	2331      	movs	r3, #49	; 0x31
 8005be0:	f805 3b01 	strb.w	r3, [r5], #1
 8005be4:	9b00      	ldr	r3, [sp, #0]
 8005be6:	3301      	adds	r3, #1
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	e240      	b.n	800606e <_dtoa_r+0x946>
 8005bec:	07f2      	lsls	r2, r6, #31
 8005bee:	d505      	bpl.n	8005bfc <_dtoa_r+0x4d4>
 8005bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bf4:	f7fa fd00 	bl	80005f8 <__aeabi_dmul>
 8005bf8:	3501      	adds	r5, #1
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	1076      	asrs	r6, r6, #1
 8005bfe:	3708      	adds	r7, #8
 8005c00:	e777      	b.n	8005af2 <_dtoa_r+0x3ca>
 8005c02:	2502      	movs	r5, #2
 8005c04:	e779      	b.n	8005afa <_dtoa_r+0x3d2>
 8005c06:	9f00      	ldr	r7, [sp, #0]
 8005c08:	9e03      	ldr	r6, [sp, #12]
 8005c0a:	e794      	b.n	8005b36 <_dtoa_r+0x40e>
 8005c0c:	9901      	ldr	r1, [sp, #4]
 8005c0e:	4b4c      	ldr	r3, [pc, #304]	; (8005d40 <_dtoa_r+0x618>)
 8005c10:	4431      	add	r1, r6
 8005c12:	910d      	str	r1, [sp, #52]	; 0x34
 8005c14:	9908      	ldr	r1, [sp, #32]
 8005c16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005c1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c1e:	2900      	cmp	r1, #0
 8005c20:	d043      	beq.n	8005caa <_dtoa_r+0x582>
 8005c22:	494d      	ldr	r1, [pc, #308]	; (8005d58 <_dtoa_r+0x630>)
 8005c24:	2000      	movs	r0, #0
 8005c26:	f7fa fe11 	bl	800084c <__aeabi_ddiv>
 8005c2a:	4652      	mov	r2, sl
 8005c2c:	465b      	mov	r3, fp
 8005c2e:	f7fa fb2b 	bl	8000288 <__aeabi_dsub>
 8005c32:	9d01      	ldr	r5, [sp, #4]
 8005c34:	4682      	mov	sl, r0
 8005c36:	468b      	mov	fp, r1
 8005c38:	4649      	mov	r1, r9
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7fa ff8c 	bl	8000b58 <__aeabi_d2iz>
 8005c40:	4606      	mov	r6, r0
 8005c42:	f7fa fc6f 	bl	8000524 <__aeabi_i2d>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4640      	mov	r0, r8
 8005c4c:	4649      	mov	r1, r9
 8005c4e:	f7fa fb1b 	bl	8000288 <__aeabi_dsub>
 8005c52:	3630      	adds	r6, #48	; 0x30
 8005c54:	f805 6b01 	strb.w	r6, [r5], #1
 8005c58:	4652      	mov	r2, sl
 8005c5a:	465b      	mov	r3, fp
 8005c5c:	4680      	mov	r8, r0
 8005c5e:	4689      	mov	r9, r1
 8005c60:	f7fa ff3c 	bl	8000adc <__aeabi_dcmplt>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d163      	bne.n	8005d30 <_dtoa_r+0x608>
 8005c68:	4642      	mov	r2, r8
 8005c6a:	464b      	mov	r3, r9
 8005c6c:	4936      	ldr	r1, [pc, #216]	; (8005d48 <_dtoa_r+0x620>)
 8005c6e:	2000      	movs	r0, #0
 8005c70:	f7fa fb0a 	bl	8000288 <__aeabi_dsub>
 8005c74:	4652      	mov	r2, sl
 8005c76:	465b      	mov	r3, fp
 8005c78:	f7fa ff30 	bl	8000adc <__aeabi_dcmplt>
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	f040 80b5 	bne.w	8005dec <_dtoa_r+0x6c4>
 8005c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c84:	429d      	cmp	r5, r3
 8005c86:	d081      	beq.n	8005b8c <_dtoa_r+0x464>
 8005c88:	4b30      	ldr	r3, [pc, #192]	; (8005d4c <_dtoa_r+0x624>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	4650      	mov	r0, sl
 8005c8e:	4659      	mov	r1, fp
 8005c90:	f7fa fcb2 	bl	80005f8 <__aeabi_dmul>
 8005c94:	4b2d      	ldr	r3, [pc, #180]	; (8005d4c <_dtoa_r+0x624>)
 8005c96:	4682      	mov	sl, r0
 8005c98:	468b      	mov	fp, r1
 8005c9a:	4640      	mov	r0, r8
 8005c9c:	4649      	mov	r1, r9
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f7fa fcaa 	bl	80005f8 <__aeabi_dmul>
 8005ca4:	4680      	mov	r8, r0
 8005ca6:	4689      	mov	r9, r1
 8005ca8:	e7c6      	b.n	8005c38 <_dtoa_r+0x510>
 8005caa:	4650      	mov	r0, sl
 8005cac:	4659      	mov	r1, fp
 8005cae:	f7fa fca3 	bl	80005f8 <__aeabi_dmul>
 8005cb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cb4:	9d01      	ldr	r5, [sp, #4]
 8005cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005cb8:	4682      	mov	sl, r0
 8005cba:	468b      	mov	fp, r1
 8005cbc:	4649      	mov	r1, r9
 8005cbe:	4640      	mov	r0, r8
 8005cc0:	f7fa ff4a 	bl	8000b58 <__aeabi_d2iz>
 8005cc4:	4606      	mov	r6, r0
 8005cc6:	f7fa fc2d 	bl	8000524 <__aeabi_i2d>
 8005cca:	3630      	adds	r6, #48	; 0x30
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4640      	mov	r0, r8
 8005cd2:	4649      	mov	r1, r9
 8005cd4:	f7fa fad8 	bl	8000288 <__aeabi_dsub>
 8005cd8:	f805 6b01 	strb.w	r6, [r5], #1
 8005cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cde:	429d      	cmp	r5, r3
 8005ce0:	4680      	mov	r8, r0
 8005ce2:	4689      	mov	r9, r1
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	d124      	bne.n	8005d34 <_dtoa_r+0x60c>
 8005cea:	4b1b      	ldr	r3, [pc, #108]	; (8005d58 <_dtoa_r+0x630>)
 8005cec:	4650      	mov	r0, sl
 8005cee:	4659      	mov	r1, fp
 8005cf0:	f7fa facc 	bl	800028c <__adddf3>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	f7fa ff0c 	bl	8000b18 <__aeabi_dcmpgt>
 8005d00:	2800      	cmp	r0, #0
 8005d02:	d173      	bne.n	8005dec <_dtoa_r+0x6c4>
 8005d04:	4652      	mov	r2, sl
 8005d06:	465b      	mov	r3, fp
 8005d08:	4913      	ldr	r1, [pc, #76]	; (8005d58 <_dtoa_r+0x630>)
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	f7fa fabc 	bl	8000288 <__aeabi_dsub>
 8005d10:	4602      	mov	r2, r0
 8005d12:	460b      	mov	r3, r1
 8005d14:	4640      	mov	r0, r8
 8005d16:	4649      	mov	r1, r9
 8005d18:	f7fa fee0 	bl	8000adc <__aeabi_dcmplt>
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	f43f af35 	beq.w	8005b8c <_dtoa_r+0x464>
 8005d22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005d24:	1e6b      	subs	r3, r5, #1
 8005d26:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d2c:	2b30      	cmp	r3, #48	; 0x30
 8005d2e:	d0f8      	beq.n	8005d22 <_dtoa_r+0x5fa>
 8005d30:	9700      	str	r7, [sp, #0]
 8005d32:	e049      	b.n	8005dc8 <_dtoa_r+0x6a0>
 8005d34:	4b05      	ldr	r3, [pc, #20]	; (8005d4c <_dtoa_r+0x624>)
 8005d36:	f7fa fc5f 	bl	80005f8 <__aeabi_dmul>
 8005d3a:	4680      	mov	r8, r0
 8005d3c:	4689      	mov	r9, r1
 8005d3e:	e7bd      	b.n	8005cbc <_dtoa_r+0x594>
 8005d40:	08008780 	.word	0x08008780
 8005d44:	08008758 	.word	0x08008758
 8005d48:	3ff00000 	.word	0x3ff00000
 8005d4c:	40240000 	.word	0x40240000
 8005d50:	401c0000 	.word	0x401c0000
 8005d54:	40140000 	.word	0x40140000
 8005d58:	3fe00000 	.word	0x3fe00000
 8005d5c:	9d01      	ldr	r5, [sp, #4]
 8005d5e:	4656      	mov	r6, sl
 8005d60:	465f      	mov	r7, fp
 8005d62:	4642      	mov	r2, r8
 8005d64:	464b      	mov	r3, r9
 8005d66:	4630      	mov	r0, r6
 8005d68:	4639      	mov	r1, r7
 8005d6a:	f7fa fd6f 	bl	800084c <__aeabi_ddiv>
 8005d6e:	f7fa fef3 	bl	8000b58 <__aeabi_d2iz>
 8005d72:	4682      	mov	sl, r0
 8005d74:	f7fa fbd6 	bl	8000524 <__aeabi_i2d>
 8005d78:	4642      	mov	r2, r8
 8005d7a:	464b      	mov	r3, r9
 8005d7c:	f7fa fc3c 	bl	80005f8 <__aeabi_dmul>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4630      	mov	r0, r6
 8005d86:	4639      	mov	r1, r7
 8005d88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005d8c:	f7fa fa7c 	bl	8000288 <__aeabi_dsub>
 8005d90:	f805 6b01 	strb.w	r6, [r5], #1
 8005d94:	9e01      	ldr	r6, [sp, #4]
 8005d96:	9f03      	ldr	r7, [sp, #12]
 8005d98:	1bae      	subs	r6, r5, r6
 8005d9a:	42b7      	cmp	r7, r6
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	d135      	bne.n	8005e0e <_dtoa_r+0x6e6>
 8005da2:	f7fa fa73 	bl	800028c <__adddf3>
 8005da6:	4642      	mov	r2, r8
 8005da8:	464b      	mov	r3, r9
 8005daa:	4606      	mov	r6, r0
 8005dac:	460f      	mov	r7, r1
 8005dae:	f7fa feb3 	bl	8000b18 <__aeabi_dcmpgt>
 8005db2:	b9d0      	cbnz	r0, 8005dea <_dtoa_r+0x6c2>
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	4630      	mov	r0, r6
 8005dba:	4639      	mov	r1, r7
 8005dbc:	f7fa fe84 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dc0:	b110      	cbz	r0, 8005dc8 <_dtoa_r+0x6a0>
 8005dc2:	f01a 0f01 	tst.w	sl, #1
 8005dc6:	d110      	bne.n	8005dea <_dtoa_r+0x6c2>
 8005dc8:	4620      	mov	r0, r4
 8005dca:	ee18 1a10 	vmov	r1, s16
 8005dce:	f000 fe67 	bl	8006aa0 <_Bfree>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	9800      	ldr	r0, [sp, #0]
 8005dd6:	702b      	strb	r3, [r5, #0]
 8005dd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dda:	3001      	adds	r0, #1
 8005ddc:	6018      	str	r0, [r3, #0]
 8005dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f43f acf1 	beq.w	80057c8 <_dtoa_r+0xa0>
 8005de6:	601d      	str	r5, [r3, #0]
 8005de8:	e4ee      	b.n	80057c8 <_dtoa_r+0xa0>
 8005dea:	9f00      	ldr	r7, [sp, #0]
 8005dec:	462b      	mov	r3, r5
 8005dee:	461d      	mov	r5, r3
 8005df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005df4:	2a39      	cmp	r2, #57	; 0x39
 8005df6:	d106      	bne.n	8005e06 <_dtoa_r+0x6de>
 8005df8:	9a01      	ldr	r2, [sp, #4]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d1f7      	bne.n	8005dee <_dtoa_r+0x6c6>
 8005dfe:	9901      	ldr	r1, [sp, #4]
 8005e00:	2230      	movs	r2, #48	; 0x30
 8005e02:	3701      	adds	r7, #1
 8005e04:	700a      	strb	r2, [r1, #0]
 8005e06:	781a      	ldrb	r2, [r3, #0]
 8005e08:	3201      	adds	r2, #1
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	e790      	b.n	8005d30 <_dtoa_r+0x608>
 8005e0e:	4ba6      	ldr	r3, [pc, #664]	; (80060a8 <_dtoa_r+0x980>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	f7fa fbf1 	bl	80005f8 <__aeabi_dmul>
 8005e16:	2200      	movs	r2, #0
 8005e18:	2300      	movs	r3, #0
 8005e1a:	4606      	mov	r6, r0
 8005e1c:	460f      	mov	r7, r1
 8005e1e:	f7fa fe53 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	d09d      	beq.n	8005d62 <_dtoa_r+0x63a>
 8005e26:	e7cf      	b.n	8005dc8 <_dtoa_r+0x6a0>
 8005e28:	9a08      	ldr	r2, [sp, #32]
 8005e2a:	2a00      	cmp	r2, #0
 8005e2c:	f000 80d7 	beq.w	8005fde <_dtoa_r+0x8b6>
 8005e30:	9a06      	ldr	r2, [sp, #24]
 8005e32:	2a01      	cmp	r2, #1
 8005e34:	f300 80ba 	bgt.w	8005fac <_dtoa_r+0x884>
 8005e38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e3a:	2a00      	cmp	r2, #0
 8005e3c:	f000 80b2 	beq.w	8005fa4 <_dtoa_r+0x87c>
 8005e40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e44:	9e07      	ldr	r6, [sp, #28]
 8005e46:	9d04      	ldr	r5, [sp, #16]
 8005e48:	9a04      	ldr	r2, [sp, #16]
 8005e4a:	441a      	add	r2, r3
 8005e4c:	9204      	str	r2, [sp, #16]
 8005e4e:	9a05      	ldr	r2, [sp, #20]
 8005e50:	2101      	movs	r1, #1
 8005e52:	441a      	add	r2, r3
 8005e54:	4620      	mov	r0, r4
 8005e56:	9205      	str	r2, [sp, #20]
 8005e58:	f000 ff24 	bl	8006ca4 <__i2b>
 8005e5c:	4607      	mov	r7, r0
 8005e5e:	2d00      	cmp	r5, #0
 8005e60:	dd0c      	ble.n	8005e7c <_dtoa_r+0x754>
 8005e62:	9b05      	ldr	r3, [sp, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	dd09      	ble.n	8005e7c <_dtoa_r+0x754>
 8005e68:	42ab      	cmp	r3, r5
 8005e6a:	9a04      	ldr	r2, [sp, #16]
 8005e6c:	bfa8      	it	ge
 8005e6e:	462b      	movge	r3, r5
 8005e70:	1ad2      	subs	r2, r2, r3
 8005e72:	9204      	str	r2, [sp, #16]
 8005e74:	9a05      	ldr	r2, [sp, #20]
 8005e76:	1aed      	subs	r5, r5, r3
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	9305      	str	r3, [sp, #20]
 8005e7c:	9b07      	ldr	r3, [sp, #28]
 8005e7e:	b31b      	cbz	r3, 8005ec8 <_dtoa_r+0x7a0>
 8005e80:	9b08      	ldr	r3, [sp, #32]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 80af 	beq.w	8005fe6 <_dtoa_r+0x8be>
 8005e88:	2e00      	cmp	r6, #0
 8005e8a:	dd13      	ble.n	8005eb4 <_dtoa_r+0x78c>
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	4632      	mov	r2, r6
 8005e90:	4620      	mov	r0, r4
 8005e92:	f000 ffc7 	bl	8006e24 <__pow5mult>
 8005e96:	ee18 2a10 	vmov	r2, s16
 8005e9a:	4601      	mov	r1, r0
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f000 ff16 	bl	8006cd0 <__multiply>
 8005ea4:	ee18 1a10 	vmov	r1, s16
 8005ea8:	4680      	mov	r8, r0
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 fdf8 	bl	8006aa0 <_Bfree>
 8005eb0:	ee08 8a10 	vmov	s16, r8
 8005eb4:	9b07      	ldr	r3, [sp, #28]
 8005eb6:	1b9a      	subs	r2, r3, r6
 8005eb8:	d006      	beq.n	8005ec8 <_dtoa_r+0x7a0>
 8005eba:	ee18 1a10 	vmov	r1, s16
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f000 ffb0 	bl	8006e24 <__pow5mult>
 8005ec4:	ee08 0a10 	vmov	s16, r0
 8005ec8:	2101      	movs	r1, #1
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f000 feea 	bl	8006ca4 <__i2b>
 8005ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	4606      	mov	r6, r0
 8005ed6:	f340 8088 	ble.w	8005fea <_dtoa_r+0x8c2>
 8005eda:	461a      	mov	r2, r3
 8005edc:	4601      	mov	r1, r0
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f000 ffa0 	bl	8006e24 <__pow5mult>
 8005ee4:	9b06      	ldr	r3, [sp, #24]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	4606      	mov	r6, r0
 8005eea:	f340 8081 	ble.w	8005ff0 <_dtoa_r+0x8c8>
 8005eee:	f04f 0800 	mov.w	r8, #0
 8005ef2:	6933      	ldr	r3, [r6, #16]
 8005ef4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005ef8:	6918      	ldr	r0, [r3, #16]
 8005efa:	f000 fe83 	bl	8006c04 <__hi0bits>
 8005efe:	f1c0 0020 	rsb	r0, r0, #32
 8005f02:	9b05      	ldr	r3, [sp, #20]
 8005f04:	4418      	add	r0, r3
 8005f06:	f010 001f 	ands.w	r0, r0, #31
 8005f0a:	f000 8092 	beq.w	8006032 <_dtoa_r+0x90a>
 8005f0e:	f1c0 0320 	rsb	r3, r0, #32
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	f340 808a 	ble.w	800602c <_dtoa_r+0x904>
 8005f18:	f1c0 001c 	rsb	r0, r0, #28
 8005f1c:	9b04      	ldr	r3, [sp, #16]
 8005f1e:	4403      	add	r3, r0
 8005f20:	9304      	str	r3, [sp, #16]
 8005f22:	9b05      	ldr	r3, [sp, #20]
 8005f24:	4403      	add	r3, r0
 8005f26:	4405      	add	r5, r0
 8005f28:	9305      	str	r3, [sp, #20]
 8005f2a:	9b04      	ldr	r3, [sp, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	dd07      	ble.n	8005f40 <_dtoa_r+0x818>
 8005f30:	ee18 1a10 	vmov	r1, s16
 8005f34:	461a      	mov	r2, r3
 8005f36:	4620      	mov	r0, r4
 8005f38:	f000 ffce 	bl	8006ed8 <__lshift>
 8005f3c:	ee08 0a10 	vmov	s16, r0
 8005f40:	9b05      	ldr	r3, [sp, #20]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	dd05      	ble.n	8005f52 <_dtoa_r+0x82a>
 8005f46:	4631      	mov	r1, r6
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f000 ffc4 	bl	8006ed8 <__lshift>
 8005f50:	4606      	mov	r6, r0
 8005f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d06e      	beq.n	8006036 <_dtoa_r+0x90e>
 8005f58:	ee18 0a10 	vmov	r0, s16
 8005f5c:	4631      	mov	r1, r6
 8005f5e:	f001 f82b 	bl	8006fb8 <__mcmp>
 8005f62:	2800      	cmp	r0, #0
 8005f64:	da67      	bge.n	8006036 <_dtoa_r+0x90e>
 8005f66:	9b00      	ldr	r3, [sp, #0]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	ee18 1a10 	vmov	r1, s16
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	220a      	movs	r2, #10
 8005f72:	2300      	movs	r3, #0
 8005f74:	4620      	mov	r0, r4
 8005f76:	f000 fdb5 	bl	8006ae4 <__multadd>
 8005f7a:	9b08      	ldr	r3, [sp, #32]
 8005f7c:	ee08 0a10 	vmov	s16, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 81b1 	beq.w	80062e8 <_dtoa_r+0xbc0>
 8005f86:	2300      	movs	r3, #0
 8005f88:	4639      	mov	r1, r7
 8005f8a:	220a      	movs	r2, #10
 8005f8c:	4620      	mov	r0, r4
 8005f8e:	f000 fda9 	bl	8006ae4 <__multadd>
 8005f92:	9b02      	ldr	r3, [sp, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	4607      	mov	r7, r0
 8005f98:	f300 808e 	bgt.w	80060b8 <_dtoa_r+0x990>
 8005f9c:	9b06      	ldr	r3, [sp, #24]
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	dc51      	bgt.n	8006046 <_dtoa_r+0x91e>
 8005fa2:	e089      	b.n	80060b8 <_dtoa_r+0x990>
 8005fa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005faa:	e74b      	b.n	8005e44 <_dtoa_r+0x71c>
 8005fac:	9b03      	ldr	r3, [sp, #12]
 8005fae:	1e5e      	subs	r6, r3, #1
 8005fb0:	9b07      	ldr	r3, [sp, #28]
 8005fb2:	42b3      	cmp	r3, r6
 8005fb4:	bfbf      	itttt	lt
 8005fb6:	9b07      	ldrlt	r3, [sp, #28]
 8005fb8:	9607      	strlt	r6, [sp, #28]
 8005fba:	1af2      	sublt	r2, r6, r3
 8005fbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005fbe:	bfb6      	itet	lt
 8005fc0:	189b      	addlt	r3, r3, r2
 8005fc2:	1b9e      	subge	r6, r3, r6
 8005fc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005fc6:	9b03      	ldr	r3, [sp, #12]
 8005fc8:	bfb8      	it	lt
 8005fca:	2600      	movlt	r6, #0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	bfb7      	itett	lt
 8005fd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005fd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005fd8:	1a9d      	sublt	r5, r3, r2
 8005fda:	2300      	movlt	r3, #0
 8005fdc:	e734      	b.n	8005e48 <_dtoa_r+0x720>
 8005fde:	9e07      	ldr	r6, [sp, #28]
 8005fe0:	9d04      	ldr	r5, [sp, #16]
 8005fe2:	9f08      	ldr	r7, [sp, #32]
 8005fe4:	e73b      	b.n	8005e5e <_dtoa_r+0x736>
 8005fe6:	9a07      	ldr	r2, [sp, #28]
 8005fe8:	e767      	b.n	8005eba <_dtoa_r+0x792>
 8005fea:	9b06      	ldr	r3, [sp, #24]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	dc18      	bgt.n	8006022 <_dtoa_r+0x8fa>
 8005ff0:	f1ba 0f00 	cmp.w	sl, #0
 8005ff4:	d115      	bne.n	8006022 <_dtoa_r+0x8fa>
 8005ff6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ffa:	b993      	cbnz	r3, 8006022 <_dtoa_r+0x8fa>
 8005ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006000:	0d1b      	lsrs	r3, r3, #20
 8006002:	051b      	lsls	r3, r3, #20
 8006004:	b183      	cbz	r3, 8006028 <_dtoa_r+0x900>
 8006006:	9b04      	ldr	r3, [sp, #16]
 8006008:	3301      	adds	r3, #1
 800600a:	9304      	str	r3, [sp, #16]
 800600c:	9b05      	ldr	r3, [sp, #20]
 800600e:	3301      	adds	r3, #1
 8006010:	9305      	str	r3, [sp, #20]
 8006012:	f04f 0801 	mov.w	r8, #1
 8006016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	f47f af6a 	bne.w	8005ef2 <_dtoa_r+0x7ca>
 800601e:	2001      	movs	r0, #1
 8006020:	e76f      	b.n	8005f02 <_dtoa_r+0x7da>
 8006022:	f04f 0800 	mov.w	r8, #0
 8006026:	e7f6      	b.n	8006016 <_dtoa_r+0x8ee>
 8006028:	4698      	mov	r8, r3
 800602a:	e7f4      	b.n	8006016 <_dtoa_r+0x8ee>
 800602c:	f43f af7d 	beq.w	8005f2a <_dtoa_r+0x802>
 8006030:	4618      	mov	r0, r3
 8006032:	301c      	adds	r0, #28
 8006034:	e772      	b.n	8005f1c <_dtoa_r+0x7f4>
 8006036:	9b03      	ldr	r3, [sp, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	dc37      	bgt.n	80060ac <_dtoa_r+0x984>
 800603c:	9b06      	ldr	r3, [sp, #24]
 800603e:	2b02      	cmp	r3, #2
 8006040:	dd34      	ble.n	80060ac <_dtoa_r+0x984>
 8006042:	9b03      	ldr	r3, [sp, #12]
 8006044:	9302      	str	r3, [sp, #8]
 8006046:	9b02      	ldr	r3, [sp, #8]
 8006048:	b96b      	cbnz	r3, 8006066 <_dtoa_r+0x93e>
 800604a:	4631      	mov	r1, r6
 800604c:	2205      	movs	r2, #5
 800604e:	4620      	mov	r0, r4
 8006050:	f000 fd48 	bl	8006ae4 <__multadd>
 8006054:	4601      	mov	r1, r0
 8006056:	4606      	mov	r6, r0
 8006058:	ee18 0a10 	vmov	r0, s16
 800605c:	f000 ffac 	bl	8006fb8 <__mcmp>
 8006060:	2800      	cmp	r0, #0
 8006062:	f73f adbb 	bgt.w	8005bdc <_dtoa_r+0x4b4>
 8006066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006068:	9d01      	ldr	r5, [sp, #4]
 800606a:	43db      	mvns	r3, r3
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	f04f 0800 	mov.w	r8, #0
 8006072:	4631      	mov	r1, r6
 8006074:	4620      	mov	r0, r4
 8006076:	f000 fd13 	bl	8006aa0 <_Bfree>
 800607a:	2f00      	cmp	r7, #0
 800607c:	f43f aea4 	beq.w	8005dc8 <_dtoa_r+0x6a0>
 8006080:	f1b8 0f00 	cmp.w	r8, #0
 8006084:	d005      	beq.n	8006092 <_dtoa_r+0x96a>
 8006086:	45b8      	cmp	r8, r7
 8006088:	d003      	beq.n	8006092 <_dtoa_r+0x96a>
 800608a:	4641      	mov	r1, r8
 800608c:	4620      	mov	r0, r4
 800608e:	f000 fd07 	bl	8006aa0 <_Bfree>
 8006092:	4639      	mov	r1, r7
 8006094:	4620      	mov	r0, r4
 8006096:	f000 fd03 	bl	8006aa0 <_Bfree>
 800609a:	e695      	b.n	8005dc8 <_dtoa_r+0x6a0>
 800609c:	2600      	movs	r6, #0
 800609e:	4637      	mov	r7, r6
 80060a0:	e7e1      	b.n	8006066 <_dtoa_r+0x93e>
 80060a2:	9700      	str	r7, [sp, #0]
 80060a4:	4637      	mov	r7, r6
 80060a6:	e599      	b.n	8005bdc <_dtoa_r+0x4b4>
 80060a8:	40240000 	.word	0x40240000
 80060ac:	9b08      	ldr	r3, [sp, #32]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f000 80ca 	beq.w	8006248 <_dtoa_r+0xb20>
 80060b4:	9b03      	ldr	r3, [sp, #12]
 80060b6:	9302      	str	r3, [sp, #8]
 80060b8:	2d00      	cmp	r5, #0
 80060ba:	dd05      	ble.n	80060c8 <_dtoa_r+0x9a0>
 80060bc:	4639      	mov	r1, r7
 80060be:	462a      	mov	r2, r5
 80060c0:	4620      	mov	r0, r4
 80060c2:	f000 ff09 	bl	8006ed8 <__lshift>
 80060c6:	4607      	mov	r7, r0
 80060c8:	f1b8 0f00 	cmp.w	r8, #0
 80060cc:	d05b      	beq.n	8006186 <_dtoa_r+0xa5e>
 80060ce:	6879      	ldr	r1, [r7, #4]
 80060d0:	4620      	mov	r0, r4
 80060d2:	f000 fca5 	bl	8006a20 <_Balloc>
 80060d6:	4605      	mov	r5, r0
 80060d8:	b928      	cbnz	r0, 80060e6 <_dtoa_r+0x9be>
 80060da:	4b87      	ldr	r3, [pc, #540]	; (80062f8 <_dtoa_r+0xbd0>)
 80060dc:	4602      	mov	r2, r0
 80060de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80060e2:	f7ff bb3b 	b.w	800575c <_dtoa_r+0x34>
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	3202      	adds	r2, #2
 80060ea:	0092      	lsls	r2, r2, #2
 80060ec:	f107 010c 	add.w	r1, r7, #12
 80060f0:	300c      	adds	r0, #12
 80060f2:	f7fd fd29 	bl	8003b48 <memcpy>
 80060f6:	2201      	movs	r2, #1
 80060f8:	4629      	mov	r1, r5
 80060fa:	4620      	mov	r0, r4
 80060fc:	f000 feec 	bl	8006ed8 <__lshift>
 8006100:	9b01      	ldr	r3, [sp, #4]
 8006102:	f103 0901 	add.w	r9, r3, #1
 8006106:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800610a:	4413      	add	r3, r2
 800610c:	9305      	str	r3, [sp, #20]
 800610e:	f00a 0301 	and.w	r3, sl, #1
 8006112:	46b8      	mov	r8, r7
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	4607      	mov	r7, r0
 8006118:	4631      	mov	r1, r6
 800611a:	ee18 0a10 	vmov	r0, s16
 800611e:	f7ff fa77 	bl	8005610 <quorem>
 8006122:	4641      	mov	r1, r8
 8006124:	9002      	str	r0, [sp, #8]
 8006126:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800612a:	ee18 0a10 	vmov	r0, s16
 800612e:	f000 ff43 	bl	8006fb8 <__mcmp>
 8006132:	463a      	mov	r2, r7
 8006134:	9003      	str	r0, [sp, #12]
 8006136:	4631      	mov	r1, r6
 8006138:	4620      	mov	r0, r4
 800613a:	f000 ff59 	bl	8006ff0 <__mdiff>
 800613e:	68c2      	ldr	r2, [r0, #12]
 8006140:	f109 3bff 	add.w	fp, r9, #4294967295
 8006144:	4605      	mov	r5, r0
 8006146:	bb02      	cbnz	r2, 800618a <_dtoa_r+0xa62>
 8006148:	4601      	mov	r1, r0
 800614a:	ee18 0a10 	vmov	r0, s16
 800614e:	f000 ff33 	bl	8006fb8 <__mcmp>
 8006152:	4602      	mov	r2, r0
 8006154:	4629      	mov	r1, r5
 8006156:	4620      	mov	r0, r4
 8006158:	9207      	str	r2, [sp, #28]
 800615a:	f000 fca1 	bl	8006aa0 <_Bfree>
 800615e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006162:	ea43 0102 	orr.w	r1, r3, r2
 8006166:	9b04      	ldr	r3, [sp, #16]
 8006168:	430b      	orrs	r3, r1
 800616a:	464d      	mov	r5, r9
 800616c:	d10f      	bne.n	800618e <_dtoa_r+0xa66>
 800616e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006172:	d02a      	beq.n	80061ca <_dtoa_r+0xaa2>
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	2b00      	cmp	r3, #0
 8006178:	dd02      	ble.n	8006180 <_dtoa_r+0xa58>
 800617a:	9b02      	ldr	r3, [sp, #8]
 800617c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006180:	f88b a000 	strb.w	sl, [fp]
 8006184:	e775      	b.n	8006072 <_dtoa_r+0x94a>
 8006186:	4638      	mov	r0, r7
 8006188:	e7ba      	b.n	8006100 <_dtoa_r+0x9d8>
 800618a:	2201      	movs	r2, #1
 800618c:	e7e2      	b.n	8006154 <_dtoa_r+0xa2c>
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	db04      	blt.n	800619e <_dtoa_r+0xa76>
 8006194:	9906      	ldr	r1, [sp, #24]
 8006196:	430b      	orrs	r3, r1
 8006198:	9904      	ldr	r1, [sp, #16]
 800619a:	430b      	orrs	r3, r1
 800619c:	d122      	bne.n	80061e4 <_dtoa_r+0xabc>
 800619e:	2a00      	cmp	r2, #0
 80061a0:	ddee      	ble.n	8006180 <_dtoa_r+0xa58>
 80061a2:	ee18 1a10 	vmov	r1, s16
 80061a6:	2201      	movs	r2, #1
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 fe95 	bl	8006ed8 <__lshift>
 80061ae:	4631      	mov	r1, r6
 80061b0:	ee08 0a10 	vmov	s16, r0
 80061b4:	f000 ff00 	bl	8006fb8 <__mcmp>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	dc03      	bgt.n	80061c4 <_dtoa_r+0xa9c>
 80061bc:	d1e0      	bne.n	8006180 <_dtoa_r+0xa58>
 80061be:	f01a 0f01 	tst.w	sl, #1
 80061c2:	d0dd      	beq.n	8006180 <_dtoa_r+0xa58>
 80061c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80061c8:	d1d7      	bne.n	800617a <_dtoa_r+0xa52>
 80061ca:	2339      	movs	r3, #57	; 0x39
 80061cc:	f88b 3000 	strb.w	r3, [fp]
 80061d0:	462b      	mov	r3, r5
 80061d2:	461d      	mov	r5, r3
 80061d4:	3b01      	subs	r3, #1
 80061d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80061da:	2a39      	cmp	r2, #57	; 0x39
 80061dc:	d071      	beq.n	80062c2 <_dtoa_r+0xb9a>
 80061de:	3201      	adds	r2, #1
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	e746      	b.n	8006072 <_dtoa_r+0x94a>
 80061e4:	2a00      	cmp	r2, #0
 80061e6:	dd07      	ble.n	80061f8 <_dtoa_r+0xad0>
 80061e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80061ec:	d0ed      	beq.n	80061ca <_dtoa_r+0xaa2>
 80061ee:	f10a 0301 	add.w	r3, sl, #1
 80061f2:	f88b 3000 	strb.w	r3, [fp]
 80061f6:	e73c      	b.n	8006072 <_dtoa_r+0x94a>
 80061f8:	9b05      	ldr	r3, [sp, #20]
 80061fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80061fe:	4599      	cmp	r9, r3
 8006200:	d047      	beq.n	8006292 <_dtoa_r+0xb6a>
 8006202:	ee18 1a10 	vmov	r1, s16
 8006206:	2300      	movs	r3, #0
 8006208:	220a      	movs	r2, #10
 800620a:	4620      	mov	r0, r4
 800620c:	f000 fc6a 	bl	8006ae4 <__multadd>
 8006210:	45b8      	cmp	r8, r7
 8006212:	ee08 0a10 	vmov	s16, r0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	f04f 020a 	mov.w	r2, #10
 800621e:	4641      	mov	r1, r8
 8006220:	4620      	mov	r0, r4
 8006222:	d106      	bne.n	8006232 <_dtoa_r+0xb0a>
 8006224:	f000 fc5e 	bl	8006ae4 <__multadd>
 8006228:	4680      	mov	r8, r0
 800622a:	4607      	mov	r7, r0
 800622c:	f109 0901 	add.w	r9, r9, #1
 8006230:	e772      	b.n	8006118 <_dtoa_r+0x9f0>
 8006232:	f000 fc57 	bl	8006ae4 <__multadd>
 8006236:	4639      	mov	r1, r7
 8006238:	4680      	mov	r8, r0
 800623a:	2300      	movs	r3, #0
 800623c:	220a      	movs	r2, #10
 800623e:	4620      	mov	r0, r4
 8006240:	f000 fc50 	bl	8006ae4 <__multadd>
 8006244:	4607      	mov	r7, r0
 8006246:	e7f1      	b.n	800622c <_dtoa_r+0xb04>
 8006248:	9b03      	ldr	r3, [sp, #12]
 800624a:	9302      	str	r3, [sp, #8]
 800624c:	9d01      	ldr	r5, [sp, #4]
 800624e:	ee18 0a10 	vmov	r0, s16
 8006252:	4631      	mov	r1, r6
 8006254:	f7ff f9dc 	bl	8005610 <quorem>
 8006258:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800625c:	9b01      	ldr	r3, [sp, #4]
 800625e:	f805 ab01 	strb.w	sl, [r5], #1
 8006262:	1aea      	subs	r2, r5, r3
 8006264:	9b02      	ldr	r3, [sp, #8]
 8006266:	4293      	cmp	r3, r2
 8006268:	dd09      	ble.n	800627e <_dtoa_r+0xb56>
 800626a:	ee18 1a10 	vmov	r1, s16
 800626e:	2300      	movs	r3, #0
 8006270:	220a      	movs	r2, #10
 8006272:	4620      	mov	r0, r4
 8006274:	f000 fc36 	bl	8006ae4 <__multadd>
 8006278:	ee08 0a10 	vmov	s16, r0
 800627c:	e7e7      	b.n	800624e <_dtoa_r+0xb26>
 800627e:	9b02      	ldr	r3, [sp, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	bfc8      	it	gt
 8006284:	461d      	movgt	r5, r3
 8006286:	9b01      	ldr	r3, [sp, #4]
 8006288:	bfd8      	it	le
 800628a:	2501      	movle	r5, #1
 800628c:	441d      	add	r5, r3
 800628e:	f04f 0800 	mov.w	r8, #0
 8006292:	ee18 1a10 	vmov	r1, s16
 8006296:	2201      	movs	r2, #1
 8006298:	4620      	mov	r0, r4
 800629a:	f000 fe1d 	bl	8006ed8 <__lshift>
 800629e:	4631      	mov	r1, r6
 80062a0:	ee08 0a10 	vmov	s16, r0
 80062a4:	f000 fe88 	bl	8006fb8 <__mcmp>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	dc91      	bgt.n	80061d0 <_dtoa_r+0xaa8>
 80062ac:	d102      	bne.n	80062b4 <_dtoa_r+0xb8c>
 80062ae:	f01a 0f01 	tst.w	sl, #1
 80062b2:	d18d      	bne.n	80061d0 <_dtoa_r+0xaa8>
 80062b4:	462b      	mov	r3, r5
 80062b6:	461d      	mov	r5, r3
 80062b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062bc:	2a30      	cmp	r2, #48	; 0x30
 80062be:	d0fa      	beq.n	80062b6 <_dtoa_r+0xb8e>
 80062c0:	e6d7      	b.n	8006072 <_dtoa_r+0x94a>
 80062c2:	9a01      	ldr	r2, [sp, #4]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d184      	bne.n	80061d2 <_dtoa_r+0xaaa>
 80062c8:	9b00      	ldr	r3, [sp, #0]
 80062ca:	3301      	adds	r3, #1
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	2331      	movs	r3, #49	; 0x31
 80062d0:	7013      	strb	r3, [r2, #0]
 80062d2:	e6ce      	b.n	8006072 <_dtoa_r+0x94a>
 80062d4:	4b09      	ldr	r3, [pc, #36]	; (80062fc <_dtoa_r+0xbd4>)
 80062d6:	f7ff ba95 	b.w	8005804 <_dtoa_r+0xdc>
 80062da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f47f aa6e 	bne.w	80057be <_dtoa_r+0x96>
 80062e2:	4b07      	ldr	r3, [pc, #28]	; (8006300 <_dtoa_r+0xbd8>)
 80062e4:	f7ff ba8e 	b.w	8005804 <_dtoa_r+0xdc>
 80062e8:	9b02      	ldr	r3, [sp, #8]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	dcae      	bgt.n	800624c <_dtoa_r+0xb24>
 80062ee:	9b06      	ldr	r3, [sp, #24]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	f73f aea8 	bgt.w	8006046 <_dtoa_r+0x91e>
 80062f6:	e7a9      	b.n	800624c <_dtoa_r+0xb24>
 80062f8:	08008670 	.word	0x08008670
 80062fc:	08008474 	.word	0x08008474
 8006300:	080085f1 	.word	0x080085f1

08006304 <rshift>:
 8006304:	6903      	ldr	r3, [r0, #16]
 8006306:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800630a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800630e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006312:	f100 0414 	add.w	r4, r0, #20
 8006316:	dd45      	ble.n	80063a4 <rshift+0xa0>
 8006318:	f011 011f 	ands.w	r1, r1, #31
 800631c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006320:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006324:	d10c      	bne.n	8006340 <rshift+0x3c>
 8006326:	f100 0710 	add.w	r7, r0, #16
 800632a:	4629      	mov	r1, r5
 800632c:	42b1      	cmp	r1, r6
 800632e:	d334      	bcc.n	800639a <rshift+0x96>
 8006330:	1a9b      	subs	r3, r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	1eea      	subs	r2, r5, #3
 8006336:	4296      	cmp	r6, r2
 8006338:	bf38      	it	cc
 800633a:	2300      	movcc	r3, #0
 800633c:	4423      	add	r3, r4
 800633e:	e015      	b.n	800636c <rshift+0x68>
 8006340:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006344:	f1c1 0820 	rsb	r8, r1, #32
 8006348:	40cf      	lsrs	r7, r1
 800634a:	f105 0e04 	add.w	lr, r5, #4
 800634e:	46a1      	mov	r9, r4
 8006350:	4576      	cmp	r6, lr
 8006352:	46f4      	mov	ip, lr
 8006354:	d815      	bhi.n	8006382 <rshift+0x7e>
 8006356:	1a9a      	subs	r2, r3, r2
 8006358:	0092      	lsls	r2, r2, #2
 800635a:	3a04      	subs	r2, #4
 800635c:	3501      	adds	r5, #1
 800635e:	42ae      	cmp	r6, r5
 8006360:	bf38      	it	cc
 8006362:	2200      	movcc	r2, #0
 8006364:	18a3      	adds	r3, r4, r2
 8006366:	50a7      	str	r7, [r4, r2]
 8006368:	b107      	cbz	r7, 800636c <rshift+0x68>
 800636a:	3304      	adds	r3, #4
 800636c:	1b1a      	subs	r2, r3, r4
 800636e:	42a3      	cmp	r3, r4
 8006370:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006374:	bf08      	it	eq
 8006376:	2300      	moveq	r3, #0
 8006378:	6102      	str	r2, [r0, #16]
 800637a:	bf08      	it	eq
 800637c:	6143      	streq	r3, [r0, #20]
 800637e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006382:	f8dc c000 	ldr.w	ip, [ip]
 8006386:	fa0c fc08 	lsl.w	ip, ip, r8
 800638a:	ea4c 0707 	orr.w	r7, ip, r7
 800638e:	f849 7b04 	str.w	r7, [r9], #4
 8006392:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006396:	40cf      	lsrs	r7, r1
 8006398:	e7da      	b.n	8006350 <rshift+0x4c>
 800639a:	f851 cb04 	ldr.w	ip, [r1], #4
 800639e:	f847 cf04 	str.w	ip, [r7, #4]!
 80063a2:	e7c3      	b.n	800632c <rshift+0x28>
 80063a4:	4623      	mov	r3, r4
 80063a6:	e7e1      	b.n	800636c <rshift+0x68>

080063a8 <__hexdig_fun>:
 80063a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80063ac:	2b09      	cmp	r3, #9
 80063ae:	d802      	bhi.n	80063b6 <__hexdig_fun+0xe>
 80063b0:	3820      	subs	r0, #32
 80063b2:	b2c0      	uxtb	r0, r0
 80063b4:	4770      	bx	lr
 80063b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80063ba:	2b05      	cmp	r3, #5
 80063bc:	d801      	bhi.n	80063c2 <__hexdig_fun+0x1a>
 80063be:	3847      	subs	r0, #71	; 0x47
 80063c0:	e7f7      	b.n	80063b2 <__hexdig_fun+0xa>
 80063c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80063c6:	2b05      	cmp	r3, #5
 80063c8:	d801      	bhi.n	80063ce <__hexdig_fun+0x26>
 80063ca:	3827      	subs	r0, #39	; 0x27
 80063cc:	e7f1      	b.n	80063b2 <__hexdig_fun+0xa>
 80063ce:	2000      	movs	r0, #0
 80063d0:	4770      	bx	lr
	...

080063d4 <__gethex>:
 80063d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d8:	ed2d 8b02 	vpush	{d8}
 80063dc:	b089      	sub	sp, #36	; 0x24
 80063de:	ee08 0a10 	vmov	s16, r0
 80063e2:	9304      	str	r3, [sp, #16]
 80063e4:	4bb4      	ldr	r3, [pc, #720]	; (80066b8 <__gethex+0x2e4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	4618      	mov	r0, r3
 80063ec:	468b      	mov	fp, r1
 80063ee:	4690      	mov	r8, r2
 80063f0:	f7f9 feee 	bl	80001d0 <strlen>
 80063f4:	9b01      	ldr	r3, [sp, #4]
 80063f6:	f8db 2000 	ldr.w	r2, [fp]
 80063fa:	4403      	add	r3, r0
 80063fc:	4682      	mov	sl, r0
 80063fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006402:	9305      	str	r3, [sp, #20]
 8006404:	1c93      	adds	r3, r2, #2
 8006406:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800640a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800640e:	32fe      	adds	r2, #254	; 0xfe
 8006410:	18d1      	adds	r1, r2, r3
 8006412:	461f      	mov	r7, r3
 8006414:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006418:	9100      	str	r1, [sp, #0]
 800641a:	2830      	cmp	r0, #48	; 0x30
 800641c:	d0f8      	beq.n	8006410 <__gethex+0x3c>
 800641e:	f7ff ffc3 	bl	80063a8 <__hexdig_fun>
 8006422:	4604      	mov	r4, r0
 8006424:	2800      	cmp	r0, #0
 8006426:	d13a      	bne.n	800649e <__gethex+0xca>
 8006428:	9901      	ldr	r1, [sp, #4]
 800642a:	4652      	mov	r2, sl
 800642c:	4638      	mov	r0, r7
 800642e:	f001 fa23 	bl	8007878 <strncmp>
 8006432:	4605      	mov	r5, r0
 8006434:	2800      	cmp	r0, #0
 8006436:	d168      	bne.n	800650a <__gethex+0x136>
 8006438:	f817 000a 	ldrb.w	r0, [r7, sl]
 800643c:	eb07 060a 	add.w	r6, r7, sl
 8006440:	f7ff ffb2 	bl	80063a8 <__hexdig_fun>
 8006444:	2800      	cmp	r0, #0
 8006446:	d062      	beq.n	800650e <__gethex+0x13a>
 8006448:	4633      	mov	r3, r6
 800644a:	7818      	ldrb	r0, [r3, #0]
 800644c:	2830      	cmp	r0, #48	; 0x30
 800644e:	461f      	mov	r7, r3
 8006450:	f103 0301 	add.w	r3, r3, #1
 8006454:	d0f9      	beq.n	800644a <__gethex+0x76>
 8006456:	f7ff ffa7 	bl	80063a8 <__hexdig_fun>
 800645a:	2301      	movs	r3, #1
 800645c:	fab0 f480 	clz	r4, r0
 8006460:	0964      	lsrs	r4, r4, #5
 8006462:	4635      	mov	r5, r6
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	463a      	mov	r2, r7
 8006468:	4616      	mov	r6, r2
 800646a:	3201      	adds	r2, #1
 800646c:	7830      	ldrb	r0, [r6, #0]
 800646e:	f7ff ff9b 	bl	80063a8 <__hexdig_fun>
 8006472:	2800      	cmp	r0, #0
 8006474:	d1f8      	bne.n	8006468 <__gethex+0x94>
 8006476:	9901      	ldr	r1, [sp, #4]
 8006478:	4652      	mov	r2, sl
 800647a:	4630      	mov	r0, r6
 800647c:	f001 f9fc 	bl	8007878 <strncmp>
 8006480:	b980      	cbnz	r0, 80064a4 <__gethex+0xd0>
 8006482:	b94d      	cbnz	r5, 8006498 <__gethex+0xc4>
 8006484:	eb06 050a 	add.w	r5, r6, sl
 8006488:	462a      	mov	r2, r5
 800648a:	4616      	mov	r6, r2
 800648c:	3201      	adds	r2, #1
 800648e:	7830      	ldrb	r0, [r6, #0]
 8006490:	f7ff ff8a 	bl	80063a8 <__hexdig_fun>
 8006494:	2800      	cmp	r0, #0
 8006496:	d1f8      	bne.n	800648a <__gethex+0xb6>
 8006498:	1bad      	subs	r5, r5, r6
 800649a:	00ad      	lsls	r5, r5, #2
 800649c:	e004      	b.n	80064a8 <__gethex+0xd4>
 800649e:	2400      	movs	r4, #0
 80064a0:	4625      	mov	r5, r4
 80064a2:	e7e0      	b.n	8006466 <__gethex+0x92>
 80064a4:	2d00      	cmp	r5, #0
 80064a6:	d1f7      	bne.n	8006498 <__gethex+0xc4>
 80064a8:	7833      	ldrb	r3, [r6, #0]
 80064aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80064ae:	2b50      	cmp	r3, #80	; 0x50
 80064b0:	d13b      	bne.n	800652a <__gethex+0x156>
 80064b2:	7873      	ldrb	r3, [r6, #1]
 80064b4:	2b2b      	cmp	r3, #43	; 0x2b
 80064b6:	d02c      	beq.n	8006512 <__gethex+0x13e>
 80064b8:	2b2d      	cmp	r3, #45	; 0x2d
 80064ba:	d02e      	beq.n	800651a <__gethex+0x146>
 80064bc:	1c71      	adds	r1, r6, #1
 80064be:	f04f 0900 	mov.w	r9, #0
 80064c2:	7808      	ldrb	r0, [r1, #0]
 80064c4:	f7ff ff70 	bl	80063a8 <__hexdig_fun>
 80064c8:	1e43      	subs	r3, r0, #1
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b18      	cmp	r3, #24
 80064ce:	d82c      	bhi.n	800652a <__gethex+0x156>
 80064d0:	f1a0 0210 	sub.w	r2, r0, #16
 80064d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80064d8:	f7ff ff66 	bl	80063a8 <__hexdig_fun>
 80064dc:	1e43      	subs	r3, r0, #1
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b18      	cmp	r3, #24
 80064e2:	d91d      	bls.n	8006520 <__gethex+0x14c>
 80064e4:	f1b9 0f00 	cmp.w	r9, #0
 80064e8:	d000      	beq.n	80064ec <__gethex+0x118>
 80064ea:	4252      	negs	r2, r2
 80064ec:	4415      	add	r5, r2
 80064ee:	f8cb 1000 	str.w	r1, [fp]
 80064f2:	b1e4      	cbz	r4, 800652e <__gethex+0x15a>
 80064f4:	9b00      	ldr	r3, [sp, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	bf14      	ite	ne
 80064fa:	2700      	movne	r7, #0
 80064fc:	2706      	moveq	r7, #6
 80064fe:	4638      	mov	r0, r7
 8006500:	b009      	add	sp, #36	; 0x24
 8006502:	ecbd 8b02 	vpop	{d8}
 8006506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650a:	463e      	mov	r6, r7
 800650c:	4625      	mov	r5, r4
 800650e:	2401      	movs	r4, #1
 8006510:	e7ca      	b.n	80064a8 <__gethex+0xd4>
 8006512:	f04f 0900 	mov.w	r9, #0
 8006516:	1cb1      	adds	r1, r6, #2
 8006518:	e7d3      	b.n	80064c2 <__gethex+0xee>
 800651a:	f04f 0901 	mov.w	r9, #1
 800651e:	e7fa      	b.n	8006516 <__gethex+0x142>
 8006520:	230a      	movs	r3, #10
 8006522:	fb03 0202 	mla	r2, r3, r2, r0
 8006526:	3a10      	subs	r2, #16
 8006528:	e7d4      	b.n	80064d4 <__gethex+0x100>
 800652a:	4631      	mov	r1, r6
 800652c:	e7df      	b.n	80064ee <__gethex+0x11a>
 800652e:	1bf3      	subs	r3, r6, r7
 8006530:	3b01      	subs	r3, #1
 8006532:	4621      	mov	r1, r4
 8006534:	2b07      	cmp	r3, #7
 8006536:	dc0b      	bgt.n	8006550 <__gethex+0x17c>
 8006538:	ee18 0a10 	vmov	r0, s16
 800653c:	f000 fa70 	bl	8006a20 <_Balloc>
 8006540:	4604      	mov	r4, r0
 8006542:	b940      	cbnz	r0, 8006556 <__gethex+0x182>
 8006544:	4b5d      	ldr	r3, [pc, #372]	; (80066bc <__gethex+0x2e8>)
 8006546:	4602      	mov	r2, r0
 8006548:	21de      	movs	r1, #222	; 0xde
 800654a:	485d      	ldr	r0, [pc, #372]	; (80066c0 <__gethex+0x2ec>)
 800654c:	f001 f9b6 	bl	80078bc <__assert_func>
 8006550:	3101      	adds	r1, #1
 8006552:	105b      	asrs	r3, r3, #1
 8006554:	e7ee      	b.n	8006534 <__gethex+0x160>
 8006556:	f100 0914 	add.w	r9, r0, #20
 800655a:	f04f 0b00 	mov.w	fp, #0
 800655e:	f1ca 0301 	rsb	r3, sl, #1
 8006562:	f8cd 9008 	str.w	r9, [sp, #8]
 8006566:	f8cd b000 	str.w	fp, [sp]
 800656a:	9306      	str	r3, [sp, #24]
 800656c:	42b7      	cmp	r7, r6
 800656e:	d340      	bcc.n	80065f2 <__gethex+0x21e>
 8006570:	9802      	ldr	r0, [sp, #8]
 8006572:	9b00      	ldr	r3, [sp, #0]
 8006574:	f840 3b04 	str.w	r3, [r0], #4
 8006578:	eba0 0009 	sub.w	r0, r0, r9
 800657c:	1080      	asrs	r0, r0, #2
 800657e:	0146      	lsls	r6, r0, #5
 8006580:	6120      	str	r0, [r4, #16]
 8006582:	4618      	mov	r0, r3
 8006584:	f000 fb3e 	bl	8006c04 <__hi0bits>
 8006588:	1a30      	subs	r0, r6, r0
 800658a:	f8d8 6000 	ldr.w	r6, [r8]
 800658e:	42b0      	cmp	r0, r6
 8006590:	dd63      	ble.n	800665a <__gethex+0x286>
 8006592:	1b87      	subs	r7, r0, r6
 8006594:	4639      	mov	r1, r7
 8006596:	4620      	mov	r0, r4
 8006598:	f000 fee2 	bl	8007360 <__any_on>
 800659c:	4682      	mov	sl, r0
 800659e:	b1a8      	cbz	r0, 80065cc <__gethex+0x1f8>
 80065a0:	1e7b      	subs	r3, r7, #1
 80065a2:	1159      	asrs	r1, r3, #5
 80065a4:	f003 021f 	and.w	r2, r3, #31
 80065a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80065ac:	f04f 0a01 	mov.w	sl, #1
 80065b0:	fa0a f202 	lsl.w	r2, sl, r2
 80065b4:	420a      	tst	r2, r1
 80065b6:	d009      	beq.n	80065cc <__gethex+0x1f8>
 80065b8:	4553      	cmp	r3, sl
 80065ba:	dd05      	ble.n	80065c8 <__gethex+0x1f4>
 80065bc:	1eb9      	subs	r1, r7, #2
 80065be:	4620      	mov	r0, r4
 80065c0:	f000 fece 	bl	8007360 <__any_on>
 80065c4:	2800      	cmp	r0, #0
 80065c6:	d145      	bne.n	8006654 <__gethex+0x280>
 80065c8:	f04f 0a02 	mov.w	sl, #2
 80065cc:	4639      	mov	r1, r7
 80065ce:	4620      	mov	r0, r4
 80065d0:	f7ff fe98 	bl	8006304 <rshift>
 80065d4:	443d      	add	r5, r7
 80065d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065da:	42ab      	cmp	r3, r5
 80065dc:	da4c      	bge.n	8006678 <__gethex+0x2a4>
 80065de:	ee18 0a10 	vmov	r0, s16
 80065e2:	4621      	mov	r1, r4
 80065e4:	f000 fa5c 	bl	8006aa0 <_Bfree>
 80065e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065ea:	2300      	movs	r3, #0
 80065ec:	6013      	str	r3, [r2, #0]
 80065ee:	27a3      	movs	r7, #163	; 0xa3
 80065f0:	e785      	b.n	80064fe <__gethex+0x12a>
 80065f2:	1e73      	subs	r3, r6, #1
 80065f4:	9a05      	ldr	r2, [sp, #20]
 80065f6:	9303      	str	r3, [sp, #12]
 80065f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d019      	beq.n	8006634 <__gethex+0x260>
 8006600:	f1bb 0f20 	cmp.w	fp, #32
 8006604:	d107      	bne.n	8006616 <__gethex+0x242>
 8006606:	9b02      	ldr	r3, [sp, #8]
 8006608:	9a00      	ldr	r2, [sp, #0]
 800660a:	f843 2b04 	str.w	r2, [r3], #4
 800660e:	9302      	str	r3, [sp, #8]
 8006610:	2300      	movs	r3, #0
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	469b      	mov	fp, r3
 8006616:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800661a:	f7ff fec5 	bl	80063a8 <__hexdig_fun>
 800661e:	9b00      	ldr	r3, [sp, #0]
 8006620:	f000 000f 	and.w	r0, r0, #15
 8006624:	fa00 f00b 	lsl.w	r0, r0, fp
 8006628:	4303      	orrs	r3, r0
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	f10b 0b04 	add.w	fp, fp, #4
 8006630:	9b03      	ldr	r3, [sp, #12]
 8006632:	e00d      	b.n	8006650 <__gethex+0x27c>
 8006634:	9b03      	ldr	r3, [sp, #12]
 8006636:	9a06      	ldr	r2, [sp, #24]
 8006638:	4413      	add	r3, r2
 800663a:	42bb      	cmp	r3, r7
 800663c:	d3e0      	bcc.n	8006600 <__gethex+0x22c>
 800663e:	4618      	mov	r0, r3
 8006640:	9901      	ldr	r1, [sp, #4]
 8006642:	9307      	str	r3, [sp, #28]
 8006644:	4652      	mov	r2, sl
 8006646:	f001 f917 	bl	8007878 <strncmp>
 800664a:	9b07      	ldr	r3, [sp, #28]
 800664c:	2800      	cmp	r0, #0
 800664e:	d1d7      	bne.n	8006600 <__gethex+0x22c>
 8006650:	461e      	mov	r6, r3
 8006652:	e78b      	b.n	800656c <__gethex+0x198>
 8006654:	f04f 0a03 	mov.w	sl, #3
 8006658:	e7b8      	b.n	80065cc <__gethex+0x1f8>
 800665a:	da0a      	bge.n	8006672 <__gethex+0x29e>
 800665c:	1a37      	subs	r7, r6, r0
 800665e:	4621      	mov	r1, r4
 8006660:	ee18 0a10 	vmov	r0, s16
 8006664:	463a      	mov	r2, r7
 8006666:	f000 fc37 	bl	8006ed8 <__lshift>
 800666a:	1bed      	subs	r5, r5, r7
 800666c:	4604      	mov	r4, r0
 800666e:	f100 0914 	add.w	r9, r0, #20
 8006672:	f04f 0a00 	mov.w	sl, #0
 8006676:	e7ae      	b.n	80065d6 <__gethex+0x202>
 8006678:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800667c:	42a8      	cmp	r0, r5
 800667e:	dd72      	ble.n	8006766 <__gethex+0x392>
 8006680:	1b45      	subs	r5, r0, r5
 8006682:	42ae      	cmp	r6, r5
 8006684:	dc36      	bgt.n	80066f4 <__gethex+0x320>
 8006686:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800668a:	2b02      	cmp	r3, #2
 800668c:	d02a      	beq.n	80066e4 <__gethex+0x310>
 800668e:	2b03      	cmp	r3, #3
 8006690:	d02c      	beq.n	80066ec <__gethex+0x318>
 8006692:	2b01      	cmp	r3, #1
 8006694:	d11c      	bne.n	80066d0 <__gethex+0x2fc>
 8006696:	42ae      	cmp	r6, r5
 8006698:	d11a      	bne.n	80066d0 <__gethex+0x2fc>
 800669a:	2e01      	cmp	r6, #1
 800669c:	d112      	bne.n	80066c4 <__gethex+0x2f0>
 800669e:	9a04      	ldr	r2, [sp, #16]
 80066a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	2301      	movs	r3, #1
 80066a8:	6123      	str	r3, [r4, #16]
 80066aa:	f8c9 3000 	str.w	r3, [r9]
 80066ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80066b0:	2762      	movs	r7, #98	; 0x62
 80066b2:	601c      	str	r4, [r3, #0]
 80066b4:	e723      	b.n	80064fe <__gethex+0x12a>
 80066b6:	bf00      	nop
 80066b8:	080086e8 	.word	0x080086e8
 80066bc:	08008670 	.word	0x08008670
 80066c0:	08008681 	.word	0x08008681
 80066c4:	1e71      	subs	r1, r6, #1
 80066c6:	4620      	mov	r0, r4
 80066c8:	f000 fe4a 	bl	8007360 <__any_on>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d1e6      	bne.n	800669e <__gethex+0x2ca>
 80066d0:	ee18 0a10 	vmov	r0, s16
 80066d4:	4621      	mov	r1, r4
 80066d6:	f000 f9e3 	bl	8006aa0 <_Bfree>
 80066da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80066dc:	2300      	movs	r3, #0
 80066de:	6013      	str	r3, [r2, #0]
 80066e0:	2750      	movs	r7, #80	; 0x50
 80066e2:	e70c      	b.n	80064fe <__gethex+0x12a>
 80066e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1f2      	bne.n	80066d0 <__gethex+0x2fc>
 80066ea:	e7d8      	b.n	800669e <__gethex+0x2ca>
 80066ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1d5      	bne.n	800669e <__gethex+0x2ca>
 80066f2:	e7ed      	b.n	80066d0 <__gethex+0x2fc>
 80066f4:	1e6f      	subs	r7, r5, #1
 80066f6:	f1ba 0f00 	cmp.w	sl, #0
 80066fa:	d131      	bne.n	8006760 <__gethex+0x38c>
 80066fc:	b127      	cbz	r7, 8006708 <__gethex+0x334>
 80066fe:	4639      	mov	r1, r7
 8006700:	4620      	mov	r0, r4
 8006702:	f000 fe2d 	bl	8007360 <__any_on>
 8006706:	4682      	mov	sl, r0
 8006708:	117b      	asrs	r3, r7, #5
 800670a:	2101      	movs	r1, #1
 800670c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006710:	f007 071f 	and.w	r7, r7, #31
 8006714:	fa01 f707 	lsl.w	r7, r1, r7
 8006718:	421f      	tst	r7, r3
 800671a:	4629      	mov	r1, r5
 800671c:	4620      	mov	r0, r4
 800671e:	bf18      	it	ne
 8006720:	f04a 0a02 	orrne.w	sl, sl, #2
 8006724:	1b76      	subs	r6, r6, r5
 8006726:	f7ff fded 	bl	8006304 <rshift>
 800672a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800672e:	2702      	movs	r7, #2
 8006730:	f1ba 0f00 	cmp.w	sl, #0
 8006734:	d048      	beq.n	80067c8 <__gethex+0x3f4>
 8006736:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d015      	beq.n	800676a <__gethex+0x396>
 800673e:	2b03      	cmp	r3, #3
 8006740:	d017      	beq.n	8006772 <__gethex+0x39e>
 8006742:	2b01      	cmp	r3, #1
 8006744:	d109      	bne.n	800675a <__gethex+0x386>
 8006746:	f01a 0f02 	tst.w	sl, #2
 800674a:	d006      	beq.n	800675a <__gethex+0x386>
 800674c:	f8d9 0000 	ldr.w	r0, [r9]
 8006750:	ea4a 0a00 	orr.w	sl, sl, r0
 8006754:	f01a 0f01 	tst.w	sl, #1
 8006758:	d10e      	bne.n	8006778 <__gethex+0x3a4>
 800675a:	f047 0710 	orr.w	r7, r7, #16
 800675e:	e033      	b.n	80067c8 <__gethex+0x3f4>
 8006760:	f04f 0a01 	mov.w	sl, #1
 8006764:	e7d0      	b.n	8006708 <__gethex+0x334>
 8006766:	2701      	movs	r7, #1
 8006768:	e7e2      	b.n	8006730 <__gethex+0x35c>
 800676a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800676c:	f1c3 0301 	rsb	r3, r3, #1
 8006770:	9315      	str	r3, [sp, #84]	; 0x54
 8006772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006774:	2b00      	cmp	r3, #0
 8006776:	d0f0      	beq.n	800675a <__gethex+0x386>
 8006778:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800677c:	f104 0314 	add.w	r3, r4, #20
 8006780:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006784:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006788:	f04f 0c00 	mov.w	ip, #0
 800678c:	4618      	mov	r0, r3
 800678e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006792:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006796:	d01c      	beq.n	80067d2 <__gethex+0x3fe>
 8006798:	3201      	adds	r2, #1
 800679a:	6002      	str	r2, [r0, #0]
 800679c:	2f02      	cmp	r7, #2
 800679e:	f104 0314 	add.w	r3, r4, #20
 80067a2:	d13f      	bne.n	8006824 <__gethex+0x450>
 80067a4:	f8d8 2000 	ldr.w	r2, [r8]
 80067a8:	3a01      	subs	r2, #1
 80067aa:	42b2      	cmp	r2, r6
 80067ac:	d10a      	bne.n	80067c4 <__gethex+0x3f0>
 80067ae:	1171      	asrs	r1, r6, #5
 80067b0:	2201      	movs	r2, #1
 80067b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80067b6:	f006 061f 	and.w	r6, r6, #31
 80067ba:	fa02 f606 	lsl.w	r6, r2, r6
 80067be:	421e      	tst	r6, r3
 80067c0:	bf18      	it	ne
 80067c2:	4617      	movne	r7, r2
 80067c4:	f047 0720 	orr.w	r7, r7, #32
 80067c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067ca:	601c      	str	r4, [r3, #0]
 80067cc:	9b04      	ldr	r3, [sp, #16]
 80067ce:	601d      	str	r5, [r3, #0]
 80067d0:	e695      	b.n	80064fe <__gethex+0x12a>
 80067d2:	4299      	cmp	r1, r3
 80067d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80067d8:	d8d8      	bhi.n	800678c <__gethex+0x3b8>
 80067da:	68a3      	ldr	r3, [r4, #8]
 80067dc:	459b      	cmp	fp, r3
 80067de:	db19      	blt.n	8006814 <__gethex+0x440>
 80067e0:	6861      	ldr	r1, [r4, #4]
 80067e2:	ee18 0a10 	vmov	r0, s16
 80067e6:	3101      	adds	r1, #1
 80067e8:	f000 f91a 	bl	8006a20 <_Balloc>
 80067ec:	4681      	mov	r9, r0
 80067ee:	b918      	cbnz	r0, 80067f8 <__gethex+0x424>
 80067f0:	4b1a      	ldr	r3, [pc, #104]	; (800685c <__gethex+0x488>)
 80067f2:	4602      	mov	r2, r0
 80067f4:	2184      	movs	r1, #132	; 0x84
 80067f6:	e6a8      	b.n	800654a <__gethex+0x176>
 80067f8:	6922      	ldr	r2, [r4, #16]
 80067fa:	3202      	adds	r2, #2
 80067fc:	f104 010c 	add.w	r1, r4, #12
 8006800:	0092      	lsls	r2, r2, #2
 8006802:	300c      	adds	r0, #12
 8006804:	f7fd f9a0 	bl	8003b48 <memcpy>
 8006808:	4621      	mov	r1, r4
 800680a:	ee18 0a10 	vmov	r0, s16
 800680e:	f000 f947 	bl	8006aa0 <_Bfree>
 8006812:	464c      	mov	r4, r9
 8006814:	6923      	ldr	r3, [r4, #16]
 8006816:	1c5a      	adds	r2, r3, #1
 8006818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800681c:	6122      	str	r2, [r4, #16]
 800681e:	2201      	movs	r2, #1
 8006820:	615a      	str	r2, [r3, #20]
 8006822:	e7bb      	b.n	800679c <__gethex+0x3c8>
 8006824:	6922      	ldr	r2, [r4, #16]
 8006826:	455a      	cmp	r2, fp
 8006828:	dd0b      	ble.n	8006842 <__gethex+0x46e>
 800682a:	2101      	movs	r1, #1
 800682c:	4620      	mov	r0, r4
 800682e:	f7ff fd69 	bl	8006304 <rshift>
 8006832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006836:	3501      	adds	r5, #1
 8006838:	42ab      	cmp	r3, r5
 800683a:	f6ff aed0 	blt.w	80065de <__gethex+0x20a>
 800683e:	2701      	movs	r7, #1
 8006840:	e7c0      	b.n	80067c4 <__gethex+0x3f0>
 8006842:	f016 061f 	ands.w	r6, r6, #31
 8006846:	d0fa      	beq.n	800683e <__gethex+0x46a>
 8006848:	4453      	add	r3, sl
 800684a:	f1c6 0620 	rsb	r6, r6, #32
 800684e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006852:	f000 f9d7 	bl	8006c04 <__hi0bits>
 8006856:	42b0      	cmp	r0, r6
 8006858:	dbe7      	blt.n	800682a <__gethex+0x456>
 800685a:	e7f0      	b.n	800683e <__gethex+0x46a>
 800685c:	08008670 	.word	0x08008670

08006860 <L_shift>:
 8006860:	f1c2 0208 	rsb	r2, r2, #8
 8006864:	0092      	lsls	r2, r2, #2
 8006866:	b570      	push	{r4, r5, r6, lr}
 8006868:	f1c2 0620 	rsb	r6, r2, #32
 800686c:	6843      	ldr	r3, [r0, #4]
 800686e:	6804      	ldr	r4, [r0, #0]
 8006870:	fa03 f506 	lsl.w	r5, r3, r6
 8006874:	432c      	orrs	r4, r5
 8006876:	40d3      	lsrs	r3, r2
 8006878:	6004      	str	r4, [r0, #0]
 800687a:	f840 3f04 	str.w	r3, [r0, #4]!
 800687e:	4288      	cmp	r0, r1
 8006880:	d3f4      	bcc.n	800686c <L_shift+0xc>
 8006882:	bd70      	pop	{r4, r5, r6, pc}

08006884 <__match>:
 8006884:	b530      	push	{r4, r5, lr}
 8006886:	6803      	ldr	r3, [r0, #0]
 8006888:	3301      	adds	r3, #1
 800688a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800688e:	b914      	cbnz	r4, 8006896 <__match+0x12>
 8006890:	6003      	str	r3, [r0, #0]
 8006892:	2001      	movs	r0, #1
 8006894:	bd30      	pop	{r4, r5, pc}
 8006896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800689a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800689e:	2d19      	cmp	r5, #25
 80068a0:	bf98      	it	ls
 80068a2:	3220      	addls	r2, #32
 80068a4:	42a2      	cmp	r2, r4
 80068a6:	d0f0      	beq.n	800688a <__match+0x6>
 80068a8:	2000      	movs	r0, #0
 80068aa:	e7f3      	b.n	8006894 <__match+0x10>

080068ac <__hexnan>:
 80068ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b0:	680b      	ldr	r3, [r1, #0]
 80068b2:	115e      	asrs	r6, r3, #5
 80068b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80068b8:	f013 031f 	ands.w	r3, r3, #31
 80068bc:	b087      	sub	sp, #28
 80068be:	bf18      	it	ne
 80068c0:	3604      	addne	r6, #4
 80068c2:	2500      	movs	r5, #0
 80068c4:	1f37      	subs	r7, r6, #4
 80068c6:	4690      	mov	r8, r2
 80068c8:	6802      	ldr	r2, [r0, #0]
 80068ca:	9301      	str	r3, [sp, #4]
 80068cc:	4682      	mov	sl, r0
 80068ce:	f846 5c04 	str.w	r5, [r6, #-4]
 80068d2:	46b9      	mov	r9, r7
 80068d4:	463c      	mov	r4, r7
 80068d6:	9502      	str	r5, [sp, #8]
 80068d8:	46ab      	mov	fp, r5
 80068da:	7851      	ldrb	r1, [r2, #1]
 80068dc:	1c53      	adds	r3, r2, #1
 80068de:	9303      	str	r3, [sp, #12]
 80068e0:	b341      	cbz	r1, 8006934 <__hexnan+0x88>
 80068e2:	4608      	mov	r0, r1
 80068e4:	9205      	str	r2, [sp, #20]
 80068e6:	9104      	str	r1, [sp, #16]
 80068e8:	f7ff fd5e 	bl	80063a8 <__hexdig_fun>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	d14f      	bne.n	8006990 <__hexnan+0xe4>
 80068f0:	9904      	ldr	r1, [sp, #16]
 80068f2:	9a05      	ldr	r2, [sp, #20]
 80068f4:	2920      	cmp	r1, #32
 80068f6:	d818      	bhi.n	800692a <__hexnan+0x7e>
 80068f8:	9b02      	ldr	r3, [sp, #8]
 80068fa:	459b      	cmp	fp, r3
 80068fc:	dd13      	ble.n	8006926 <__hexnan+0x7a>
 80068fe:	454c      	cmp	r4, r9
 8006900:	d206      	bcs.n	8006910 <__hexnan+0x64>
 8006902:	2d07      	cmp	r5, #7
 8006904:	dc04      	bgt.n	8006910 <__hexnan+0x64>
 8006906:	462a      	mov	r2, r5
 8006908:	4649      	mov	r1, r9
 800690a:	4620      	mov	r0, r4
 800690c:	f7ff ffa8 	bl	8006860 <L_shift>
 8006910:	4544      	cmp	r4, r8
 8006912:	d950      	bls.n	80069b6 <__hexnan+0x10a>
 8006914:	2300      	movs	r3, #0
 8006916:	f1a4 0904 	sub.w	r9, r4, #4
 800691a:	f844 3c04 	str.w	r3, [r4, #-4]
 800691e:	f8cd b008 	str.w	fp, [sp, #8]
 8006922:	464c      	mov	r4, r9
 8006924:	461d      	mov	r5, r3
 8006926:	9a03      	ldr	r2, [sp, #12]
 8006928:	e7d7      	b.n	80068da <__hexnan+0x2e>
 800692a:	2929      	cmp	r1, #41	; 0x29
 800692c:	d156      	bne.n	80069dc <__hexnan+0x130>
 800692e:	3202      	adds	r2, #2
 8006930:	f8ca 2000 	str.w	r2, [sl]
 8006934:	f1bb 0f00 	cmp.w	fp, #0
 8006938:	d050      	beq.n	80069dc <__hexnan+0x130>
 800693a:	454c      	cmp	r4, r9
 800693c:	d206      	bcs.n	800694c <__hexnan+0xa0>
 800693e:	2d07      	cmp	r5, #7
 8006940:	dc04      	bgt.n	800694c <__hexnan+0xa0>
 8006942:	462a      	mov	r2, r5
 8006944:	4649      	mov	r1, r9
 8006946:	4620      	mov	r0, r4
 8006948:	f7ff ff8a 	bl	8006860 <L_shift>
 800694c:	4544      	cmp	r4, r8
 800694e:	d934      	bls.n	80069ba <__hexnan+0x10e>
 8006950:	f1a8 0204 	sub.w	r2, r8, #4
 8006954:	4623      	mov	r3, r4
 8006956:	f853 1b04 	ldr.w	r1, [r3], #4
 800695a:	f842 1f04 	str.w	r1, [r2, #4]!
 800695e:	429f      	cmp	r7, r3
 8006960:	d2f9      	bcs.n	8006956 <__hexnan+0xaa>
 8006962:	1b3b      	subs	r3, r7, r4
 8006964:	f023 0303 	bic.w	r3, r3, #3
 8006968:	3304      	adds	r3, #4
 800696a:	3401      	adds	r4, #1
 800696c:	3e03      	subs	r6, #3
 800696e:	42b4      	cmp	r4, r6
 8006970:	bf88      	it	hi
 8006972:	2304      	movhi	r3, #4
 8006974:	4443      	add	r3, r8
 8006976:	2200      	movs	r2, #0
 8006978:	f843 2b04 	str.w	r2, [r3], #4
 800697c:	429f      	cmp	r7, r3
 800697e:	d2fb      	bcs.n	8006978 <__hexnan+0xcc>
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	b91b      	cbnz	r3, 800698c <__hexnan+0xe0>
 8006984:	4547      	cmp	r7, r8
 8006986:	d127      	bne.n	80069d8 <__hexnan+0x12c>
 8006988:	2301      	movs	r3, #1
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	2005      	movs	r0, #5
 800698e:	e026      	b.n	80069de <__hexnan+0x132>
 8006990:	3501      	adds	r5, #1
 8006992:	2d08      	cmp	r5, #8
 8006994:	f10b 0b01 	add.w	fp, fp, #1
 8006998:	dd06      	ble.n	80069a8 <__hexnan+0xfc>
 800699a:	4544      	cmp	r4, r8
 800699c:	d9c3      	bls.n	8006926 <__hexnan+0x7a>
 800699e:	2300      	movs	r3, #0
 80069a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80069a4:	2501      	movs	r5, #1
 80069a6:	3c04      	subs	r4, #4
 80069a8:	6822      	ldr	r2, [r4, #0]
 80069aa:	f000 000f 	and.w	r0, r0, #15
 80069ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80069b2:	6022      	str	r2, [r4, #0]
 80069b4:	e7b7      	b.n	8006926 <__hexnan+0x7a>
 80069b6:	2508      	movs	r5, #8
 80069b8:	e7b5      	b.n	8006926 <__hexnan+0x7a>
 80069ba:	9b01      	ldr	r3, [sp, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d0df      	beq.n	8006980 <__hexnan+0xd4>
 80069c0:	f04f 32ff 	mov.w	r2, #4294967295
 80069c4:	f1c3 0320 	rsb	r3, r3, #32
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
 80069cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80069d0:	401a      	ands	r2, r3
 80069d2:	f846 2c04 	str.w	r2, [r6, #-4]
 80069d6:	e7d3      	b.n	8006980 <__hexnan+0xd4>
 80069d8:	3f04      	subs	r7, #4
 80069da:	e7d1      	b.n	8006980 <__hexnan+0xd4>
 80069dc:	2004      	movs	r0, #4
 80069de:	b007      	add	sp, #28
 80069e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080069e4 <_localeconv_r>:
 80069e4:	4800      	ldr	r0, [pc, #0]	; (80069e8 <_localeconv_r+0x4>)
 80069e6:	4770      	bx	lr
 80069e8:	20000168 	.word	0x20000168

080069ec <malloc>:
 80069ec:	4b02      	ldr	r3, [pc, #8]	; (80069f8 <malloc+0xc>)
 80069ee:	4601      	mov	r1, r0
 80069f0:	6818      	ldr	r0, [r3, #0]
 80069f2:	f000 bd59 	b.w	80074a8 <_malloc_r>
 80069f6:	bf00      	nop
 80069f8:	20000010 	.word	0x20000010

080069fc <__ascii_mbtowc>:
 80069fc:	b082      	sub	sp, #8
 80069fe:	b901      	cbnz	r1, 8006a02 <__ascii_mbtowc+0x6>
 8006a00:	a901      	add	r1, sp, #4
 8006a02:	b142      	cbz	r2, 8006a16 <__ascii_mbtowc+0x1a>
 8006a04:	b14b      	cbz	r3, 8006a1a <__ascii_mbtowc+0x1e>
 8006a06:	7813      	ldrb	r3, [r2, #0]
 8006a08:	600b      	str	r3, [r1, #0]
 8006a0a:	7812      	ldrb	r2, [r2, #0]
 8006a0c:	1e10      	subs	r0, r2, #0
 8006a0e:	bf18      	it	ne
 8006a10:	2001      	movne	r0, #1
 8006a12:	b002      	add	sp, #8
 8006a14:	4770      	bx	lr
 8006a16:	4610      	mov	r0, r2
 8006a18:	e7fb      	b.n	8006a12 <__ascii_mbtowc+0x16>
 8006a1a:	f06f 0001 	mvn.w	r0, #1
 8006a1e:	e7f8      	b.n	8006a12 <__ascii_mbtowc+0x16>

08006a20 <_Balloc>:
 8006a20:	b570      	push	{r4, r5, r6, lr}
 8006a22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a24:	4604      	mov	r4, r0
 8006a26:	460d      	mov	r5, r1
 8006a28:	b976      	cbnz	r6, 8006a48 <_Balloc+0x28>
 8006a2a:	2010      	movs	r0, #16
 8006a2c:	f7ff ffde 	bl	80069ec <malloc>
 8006a30:	4602      	mov	r2, r0
 8006a32:	6260      	str	r0, [r4, #36]	; 0x24
 8006a34:	b920      	cbnz	r0, 8006a40 <_Balloc+0x20>
 8006a36:	4b18      	ldr	r3, [pc, #96]	; (8006a98 <_Balloc+0x78>)
 8006a38:	4818      	ldr	r0, [pc, #96]	; (8006a9c <_Balloc+0x7c>)
 8006a3a:	2166      	movs	r1, #102	; 0x66
 8006a3c:	f000 ff3e 	bl	80078bc <__assert_func>
 8006a40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a44:	6006      	str	r6, [r0, #0]
 8006a46:	60c6      	str	r6, [r0, #12]
 8006a48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006a4a:	68f3      	ldr	r3, [r6, #12]
 8006a4c:	b183      	cbz	r3, 8006a70 <_Balloc+0x50>
 8006a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a56:	b9b8      	cbnz	r0, 8006a88 <_Balloc+0x68>
 8006a58:	2101      	movs	r1, #1
 8006a5a:	fa01 f605 	lsl.w	r6, r1, r5
 8006a5e:	1d72      	adds	r2, r6, #5
 8006a60:	0092      	lsls	r2, r2, #2
 8006a62:	4620      	mov	r0, r4
 8006a64:	f000 fc9d 	bl	80073a2 <_calloc_r>
 8006a68:	b160      	cbz	r0, 8006a84 <_Balloc+0x64>
 8006a6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a6e:	e00e      	b.n	8006a8e <_Balloc+0x6e>
 8006a70:	2221      	movs	r2, #33	; 0x21
 8006a72:	2104      	movs	r1, #4
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 fc94 	bl	80073a2 <_calloc_r>
 8006a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a7c:	60f0      	str	r0, [r6, #12]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d1e4      	bne.n	8006a4e <_Balloc+0x2e>
 8006a84:	2000      	movs	r0, #0
 8006a86:	bd70      	pop	{r4, r5, r6, pc}
 8006a88:	6802      	ldr	r2, [r0, #0]
 8006a8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a94:	e7f7      	b.n	8006a86 <_Balloc+0x66>
 8006a96:	bf00      	nop
 8006a98:	080085fe 	.word	0x080085fe
 8006a9c:	080086fc 	.word	0x080086fc

08006aa0 <_Bfree>:
 8006aa0:	b570      	push	{r4, r5, r6, lr}
 8006aa2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	460c      	mov	r4, r1
 8006aa8:	b976      	cbnz	r6, 8006ac8 <_Bfree+0x28>
 8006aaa:	2010      	movs	r0, #16
 8006aac:	f7ff ff9e 	bl	80069ec <malloc>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	6268      	str	r0, [r5, #36]	; 0x24
 8006ab4:	b920      	cbnz	r0, 8006ac0 <_Bfree+0x20>
 8006ab6:	4b09      	ldr	r3, [pc, #36]	; (8006adc <_Bfree+0x3c>)
 8006ab8:	4809      	ldr	r0, [pc, #36]	; (8006ae0 <_Bfree+0x40>)
 8006aba:	218a      	movs	r1, #138	; 0x8a
 8006abc:	f000 fefe 	bl	80078bc <__assert_func>
 8006ac0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ac4:	6006      	str	r6, [r0, #0]
 8006ac6:	60c6      	str	r6, [r0, #12]
 8006ac8:	b13c      	cbz	r4, 8006ada <_Bfree+0x3a>
 8006aca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006acc:	6862      	ldr	r2, [r4, #4]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ad4:	6021      	str	r1, [r4, #0]
 8006ad6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ada:	bd70      	pop	{r4, r5, r6, pc}
 8006adc:	080085fe 	.word	0x080085fe
 8006ae0:	080086fc 	.word	0x080086fc

08006ae4 <__multadd>:
 8006ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae8:	690d      	ldr	r5, [r1, #16]
 8006aea:	4607      	mov	r7, r0
 8006aec:	460c      	mov	r4, r1
 8006aee:	461e      	mov	r6, r3
 8006af0:	f101 0c14 	add.w	ip, r1, #20
 8006af4:	2000      	movs	r0, #0
 8006af6:	f8dc 3000 	ldr.w	r3, [ip]
 8006afa:	b299      	uxth	r1, r3
 8006afc:	fb02 6101 	mla	r1, r2, r1, r6
 8006b00:	0c1e      	lsrs	r6, r3, #16
 8006b02:	0c0b      	lsrs	r3, r1, #16
 8006b04:	fb02 3306 	mla	r3, r2, r6, r3
 8006b08:	b289      	uxth	r1, r1
 8006b0a:	3001      	adds	r0, #1
 8006b0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b10:	4285      	cmp	r5, r0
 8006b12:	f84c 1b04 	str.w	r1, [ip], #4
 8006b16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b1a:	dcec      	bgt.n	8006af6 <__multadd+0x12>
 8006b1c:	b30e      	cbz	r6, 8006b62 <__multadd+0x7e>
 8006b1e:	68a3      	ldr	r3, [r4, #8]
 8006b20:	42ab      	cmp	r3, r5
 8006b22:	dc19      	bgt.n	8006b58 <__multadd+0x74>
 8006b24:	6861      	ldr	r1, [r4, #4]
 8006b26:	4638      	mov	r0, r7
 8006b28:	3101      	adds	r1, #1
 8006b2a:	f7ff ff79 	bl	8006a20 <_Balloc>
 8006b2e:	4680      	mov	r8, r0
 8006b30:	b928      	cbnz	r0, 8006b3e <__multadd+0x5a>
 8006b32:	4602      	mov	r2, r0
 8006b34:	4b0c      	ldr	r3, [pc, #48]	; (8006b68 <__multadd+0x84>)
 8006b36:	480d      	ldr	r0, [pc, #52]	; (8006b6c <__multadd+0x88>)
 8006b38:	21b5      	movs	r1, #181	; 0xb5
 8006b3a:	f000 febf 	bl	80078bc <__assert_func>
 8006b3e:	6922      	ldr	r2, [r4, #16]
 8006b40:	3202      	adds	r2, #2
 8006b42:	f104 010c 	add.w	r1, r4, #12
 8006b46:	0092      	lsls	r2, r2, #2
 8006b48:	300c      	adds	r0, #12
 8006b4a:	f7fc fffd 	bl	8003b48 <memcpy>
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4638      	mov	r0, r7
 8006b52:	f7ff ffa5 	bl	8006aa0 <_Bfree>
 8006b56:	4644      	mov	r4, r8
 8006b58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	615e      	str	r6, [r3, #20]
 8006b60:	6125      	str	r5, [r4, #16]
 8006b62:	4620      	mov	r0, r4
 8006b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b68:	08008670 	.word	0x08008670
 8006b6c:	080086fc 	.word	0x080086fc

08006b70 <__s2b>:
 8006b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b74:	460c      	mov	r4, r1
 8006b76:	4615      	mov	r5, r2
 8006b78:	461f      	mov	r7, r3
 8006b7a:	2209      	movs	r2, #9
 8006b7c:	3308      	adds	r3, #8
 8006b7e:	4606      	mov	r6, r0
 8006b80:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b84:	2100      	movs	r1, #0
 8006b86:	2201      	movs	r2, #1
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	db09      	blt.n	8006ba0 <__s2b+0x30>
 8006b8c:	4630      	mov	r0, r6
 8006b8e:	f7ff ff47 	bl	8006a20 <_Balloc>
 8006b92:	b940      	cbnz	r0, 8006ba6 <__s2b+0x36>
 8006b94:	4602      	mov	r2, r0
 8006b96:	4b19      	ldr	r3, [pc, #100]	; (8006bfc <__s2b+0x8c>)
 8006b98:	4819      	ldr	r0, [pc, #100]	; (8006c00 <__s2b+0x90>)
 8006b9a:	21ce      	movs	r1, #206	; 0xce
 8006b9c:	f000 fe8e 	bl	80078bc <__assert_func>
 8006ba0:	0052      	lsls	r2, r2, #1
 8006ba2:	3101      	adds	r1, #1
 8006ba4:	e7f0      	b.n	8006b88 <__s2b+0x18>
 8006ba6:	9b08      	ldr	r3, [sp, #32]
 8006ba8:	6143      	str	r3, [r0, #20]
 8006baa:	2d09      	cmp	r5, #9
 8006bac:	f04f 0301 	mov.w	r3, #1
 8006bb0:	6103      	str	r3, [r0, #16]
 8006bb2:	dd16      	ble.n	8006be2 <__s2b+0x72>
 8006bb4:	f104 0909 	add.w	r9, r4, #9
 8006bb8:	46c8      	mov	r8, r9
 8006bba:	442c      	add	r4, r5
 8006bbc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006bc0:	4601      	mov	r1, r0
 8006bc2:	3b30      	subs	r3, #48	; 0x30
 8006bc4:	220a      	movs	r2, #10
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	f7ff ff8c 	bl	8006ae4 <__multadd>
 8006bcc:	45a0      	cmp	r8, r4
 8006bce:	d1f5      	bne.n	8006bbc <__s2b+0x4c>
 8006bd0:	f1a5 0408 	sub.w	r4, r5, #8
 8006bd4:	444c      	add	r4, r9
 8006bd6:	1b2d      	subs	r5, r5, r4
 8006bd8:	1963      	adds	r3, r4, r5
 8006bda:	42bb      	cmp	r3, r7
 8006bdc:	db04      	blt.n	8006be8 <__s2b+0x78>
 8006bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006be2:	340a      	adds	r4, #10
 8006be4:	2509      	movs	r5, #9
 8006be6:	e7f6      	b.n	8006bd6 <__s2b+0x66>
 8006be8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006bec:	4601      	mov	r1, r0
 8006bee:	3b30      	subs	r3, #48	; 0x30
 8006bf0:	220a      	movs	r2, #10
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f7ff ff76 	bl	8006ae4 <__multadd>
 8006bf8:	e7ee      	b.n	8006bd8 <__s2b+0x68>
 8006bfa:	bf00      	nop
 8006bfc:	08008670 	.word	0x08008670
 8006c00:	080086fc 	.word	0x080086fc

08006c04 <__hi0bits>:
 8006c04:	0c03      	lsrs	r3, r0, #16
 8006c06:	041b      	lsls	r3, r3, #16
 8006c08:	b9d3      	cbnz	r3, 8006c40 <__hi0bits+0x3c>
 8006c0a:	0400      	lsls	r0, r0, #16
 8006c0c:	2310      	movs	r3, #16
 8006c0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c12:	bf04      	itt	eq
 8006c14:	0200      	lsleq	r0, r0, #8
 8006c16:	3308      	addeq	r3, #8
 8006c18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c1c:	bf04      	itt	eq
 8006c1e:	0100      	lsleq	r0, r0, #4
 8006c20:	3304      	addeq	r3, #4
 8006c22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c26:	bf04      	itt	eq
 8006c28:	0080      	lsleq	r0, r0, #2
 8006c2a:	3302      	addeq	r3, #2
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	db05      	blt.n	8006c3c <__hi0bits+0x38>
 8006c30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c34:	f103 0301 	add.w	r3, r3, #1
 8006c38:	bf08      	it	eq
 8006c3a:	2320      	moveq	r3, #32
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	4770      	bx	lr
 8006c40:	2300      	movs	r3, #0
 8006c42:	e7e4      	b.n	8006c0e <__hi0bits+0xa>

08006c44 <__lo0bits>:
 8006c44:	6803      	ldr	r3, [r0, #0]
 8006c46:	f013 0207 	ands.w	r2, r3, #7
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	d00b      	beq.n	8006c66 <__lo0bits+0x22>
 8006c4e:	07da      	lsls	r2, r3, #31
 8006c50:	d423      	bmi.n	8006c9a <__lo0bits+0x56>
 8006c52:	0798      	lsls	r0, r3, #30
 8006c54:	bf49      	itett	mi
 8006c56:	085b      	lsrmi	r3, r3, #1
 8006c58:	089b      	lsrpl	r3, r3, #2
 8006c5a:	2001      	movmi	r0, #1
 8006c5c:	600b      	strmi	r3, [r1, #0]
 8006c5e:	bf5c      	itt	pl
 8006c60:	600b      	strpl	r3, [r1, #0]
 8006c62:	2002      	movpl	r0, #2
 8006c64:	4770      	bx	lr
 8006c66:	b298      	uxth	r0, r3
 8006c68:	b9a8      	cbnz	r0, 8006c96 <__lo0bits+0x52>
 8006c6a:	0c1b      	lsrs	r3, r3, #16
 8006c6c:	2010      	movs	r0, #16
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	b90a      	cbnz	r2, 8006c76 <__lo0bits+0x32>
 8006c72:	3008      	adds	r0, #8
 8006c74:	0a1b      	lsrs	r3, r3, #8
 8006c76:	071a      	lsls	r2, r3, #28
 8006c78:	bf04      	itt	eq
 8006c7a:	091b      	lsreq	r3, r3, #4
 8006c7c:	3004      	addeq	r0, #4
 8006c7e:	079a      	lsls	r2, r3, #30
 8006c80:	bf04      	itt	eq
 8006c82:	089b      	lsreq	r3, r3, #2
 8006c84:	3002      	addeq	r0, #2
 8006c86:	07da      	lsls	r2, r3, #31
 8006c88:	d403      	bmi.n	8006c92 <__lo0bits+0x4e>
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	f100 0001 	add.w	r0, r0, #1
 8006c90:	d005      	beq.n	8006c9e <__lo0bits+0x5a>
 8006c92:	600b      	str	r3, [r1, #0]
 8006c94:	4770      	bx	lr
 8006c96:	4610      	mov	r0, r2
 8006c98:	e7e9      	b.n	8006c6e <__lo0bits+0x2a>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	4770      	bx	lr
 8006c9e:	2020      	movs	r0, #32
 8006ca0:	4770      	bx	lr
	...

08006ca4 <__i2b>:
 8006ca4:	b510      	push	{r4, lr}
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	2101      	movs	r1, #1
 8006caa:	f7ff feb9 	bl	8006a20 <_Balloc>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	b928      	cbnz	r0, 8006cbe <__i2b+0x1a>
 8006cb2:	4b05      	ldr	r3, [pc, #20]	; (8006cc8 <__i2b+0x24>)
 8006cb4:	4805      	ldr	r0, [pc, #20]	; (8006ccc <__i2b+0x28>)
 8006cb6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cba:	f000 fdff 	bl	80078bc <__assert_func>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	6144      	str	r4, [r0, #20]
 8006cc2:	6103      	str	r3, [r0, #16]
 8006cc4:	bd10      	pop	{r4, pc}
 8006cc6:	bf00      	nop
 8006cc8:	08008670 	.word	0x08008670
 8006ccc:	080086fc 	.word	0x080086fc

08006cd0 <__multiply>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	4691      	mov	r9, r2
 8006cd6:	690a      	ldr	r2, [r1, #16]
 8006cd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	bfb8      	it	lt
 8006ce0:	460b      	movlt	r3, r1
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	bfbc      	itt	lt
 8006ce6:	464c      	movlt	r4, r9
 8006ce8:	4699      	movlt	r9, r3
 8006cea:	6927      	ldr	r7, [r4, #16]
 8006cec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006cf0:	68a3      	ldr	r3, [r4, #8]
 8006cf2:	6861      	ldr	r1, [r4, #4]
 8006cf4:	eb07 060a 	add.w	r6, r7, sl
 8006cf8:	42b3      	cmp	r3, r6
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	bfb8      	it	lt
 8006cfe:	3101      	addlt	r1, #1
 8006d00:	f7ff fe8e 	bl	8006a20 <_Balloc>
 8006d04:	b930      	cbnz	r0, 8006d14 <__multiply+0x44>
 8006d06:	4602      	mov	r2, r0
 8006d08:	4b44      	ldr	r3, [pc, #272]	; (8006e1c <__multiply+0x14c>)
 8006d0a:	4845      	ldr	r0, [pc, #276]	; (8006e20 <__multiply+0x150>)
 8006d0c:	f240 115d 	movw	r1, #349	; 0x15d
 8006d10:	f000 fdd4 	bl	80078bc <__assert_func>
 8006d14:	f100 0514 	add.w	r5, r0, #20
 8006d18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d1c:	462b      	mov	r3, r5
 8006d1e:	2200      	movs	r2, #0
 8006d20:	4543      	cmp	r3, r8
 8006d22:	d321      	bcc.n	8006d68 <__multiply+0x98>
 8006d24:	f104 0314 	add.w	r3, r4, #20
 8006d28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006d2c:	f109 0314 	add.w	r3, r9, #20
 8006d30:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006d34:	9202      	str	r2, [sp, #8]
 8006d36:	1b3a      	subs	r2, r7, r4
 8006d38:	3a15      	subs	r2, #21
 8006d3a:	f022 0203 	bic.w	r2, r2, #3
 8006d3e:	3204      	adds	r2, #4
 8006d40:	f104 0115 	add.w	r1, r4, #21
 8006d44:	428f      	cmp	r7, r1
 8006d46:	bf38      	it	cc
 8006d48:	2204      	movcc	r2, #4
 8006d4a:	9201      	str	r2, [sp, #4]
 8006d4c:	9a02      	ldr	r2, [sp, #8]
 8006d4e:	9303      	str	r3, [sp, #12]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d80c      	bhi.n	8006d6e <__multiply+0x9e>
 8006d54:	2e00      	cmp	r6, #0
 8006d56:	dd03      	ble.n	8006d60 <__multiply+0x90>
 8006d58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d05a      	beq.n	8006e16 <__multiply+0x146>
 8006d60:	6106      	str	r6, [r0, #16]
 8006d62:	b005      	add	sp, #20
 8006d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d68:	f843 2b04 	str.w	r2, [r3], #4
 8006d6c:	e7d8      	b.n	8006d20 <__multiply+0x50>
 8006d6e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d72:	f1ba 0f00 	cmp.w	sl, #0
 8006d76:	d024      	beq.n	8006dc2 <__multiply+0xf2>
 8006d78:	f104 0e14 	add.w	lr, r4, #20
 8006d7c:	46a9      	mov	r9, r5
 8006d7e:	f04f 0c00 	mov.w	ip, #0
 8006d82:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006d86:	f8d9 1000 	ldr.w	r1, [r9]
 8006d8a:	fa1f fb82 	uxth.w	fp, r2
 8006d8e:	b289      	uxth	r1, r1
 8006d90:	fb0a 110b 	mla	r1, sl, fp, r1
 8006d94:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006d98:	f8d9 2000 	ldr.w	r2, [r9]
 8006d9c:	4461      	add	r1, ip
 8006d9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006da2:	fb0a c20b 	mla	r2, sl, fp, ip
 8006da6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006daa:	b289      	uxth	r1, r1
 8006dac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006db0:	4577      	cmp	r7, lr
 8006db2:	f849 1b04 	str.w	r1, [r9], #4
 8006db6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006dba:	d8e2      	bhi.n	8006d82 <__multiply+0xb2>
 8006dbc:	9a01      	ldr	r2, [sp, #4]
 8006dbe:	f845 c002 	str.w	ip, [r5, r2]
 8006dc2:	9a03      	ldr	r2, [sp, #12]
 8006dc4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006dc8:	3304      	adds	r3, #4
 8006dca:	f1b9 0f00 	cmp.w	r9, #0
 8006dce:	d020      	beq.n	8006e12 <__multiply+0x142>
 8006dd0:	6829      	ldr	r1, [r5, #0]
 8006dd2:	f104 0c14 	add.w	ip, r4, #20
 8006dd6:	46ae      	mov	lr, r5
 8006dd8:	f04f 0a00 	mov.w	sl, #0
 8006ddc:	f8bc b000 	ldrh.w	fp, [ip]
 8006de0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006de4:	fb09 220b 	mla	r2, r9, fp, r2
 8006de8:	4492      	add	sl, r2
 8006dea:	b289      	uxth	r1, r1
 8006dec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006df0:	f84e 1b04 	str.w	r1, [lr], #4
 8006df4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006df8:	f8be 1000 	ldrh.w	r1, [lr]
 8006dfc:	0c12      	lsrs	r2, r2, #16
 8006dfe:	fb09 1102 	mla	r1, r9, r2, r1
 8006e02:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006e06:	4567      	cmp	r7, ip
 8006e08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e0c:	d8e6      	bhi.n	8006ddc <__multiply+0x10c>
 8006e0e:	9a01      	ldr	r2, [sp, #4]
 8006e10:	50a9      	str	r1, [r5, r2]
 8006e12:	3504      	adds	r5, #4
 8006e14:	e79a      	b.n	8006d4c <__multiply+0x7c>
 8006e16:	3e01      	subs	r6, #1
 8006e18:	e79c      	b.n	8006d54 <__multiply+0x84>
 8006e1a:	bf00      	nop
 8006e1c:	08008670 	.word	0x08008670
 8006e20:	080086fc 	.word	0x080086fc

08006e24 <__pow5mult>:
 8006e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e28:	4615      	mov	r5, r2
 8006e2a:	f012 0203 	ands.w	r2, r2, #3
 8006e2e:	4606      	mov	r6, r0
 8006e30:	460f      	mov	r7, r1
 8006e32:	d007      	beq.n	8006e44 <__pow5mult+0x20>
 8006e34:	4c25      	ldr	r4, [pc, #148]	; (8006ecc <__pow5mult+0xa8>)
 8006e36:	3a01      	subs	r2, #1
 8006e38:	2300      	movs	r3, #0
 8006e3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e3e:	f7ff fe51 	bl	8006ae4 <__multadd>
 8006e42:	4607      	mov	r7, r0
 8006e44:	10ad      	asrs	r5, r5, #2
 8006e46:	d03d      	beq.n	8006ec4 <__pow5mult+0xa0>
 8006e48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e4a:	b97c      	cbnz	r4, 8006e6c <__pow5mult+0x48>
 8006e4c:	2010      	movs	r0, #16
 8006e4e:	f7ff fdcd 	bl	80069ec <malloc>
 8006e52:	4602      	mov	r2, r0
 8006e54:	6270      	str	r0, [r6, #36]	; 0x24
 8006e56:	b928      	cbnz	r0, 8006e64 <__pow5mult+0x40>
 8006e58:	4b1d      	ldr	r3, [pc, #116]	; (8006ed0 <__pow5mult+0xac>)
 8006e5a:	481e      	ldr	r0, [pc, #120]	; (8006ed4 <__pow5mult+0xb0>)
 8006e5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e60:	f000 fd2c 	bl	80078bc <__assert_func>
 8006e64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e68:	6004      	str	r4, [r0, #0]
 8006e6a:	60c4      	str	r4, [r0, #12]
 8006e6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e74:	b94c      	cbnz	r4, 8006e8a <__pow5mult+0x66>
 8006e76:	f240 2171 	movw	r1, #625	; 0x271
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	f7ff ff12 	bl	8006ca4 <__i2b>
 8006e80:	2300      	movs	r3, #0
 8006e82:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e86:	4604      	mov	r4, r0
 8006e88:	6003      	str	r3, [r0, #0]
 8006e8a:	f04f 0900 	mov.w	r9, #0
 8006e8e:	07eb      	lsls	r3, r5, #31
 8006e90:	d50a      	bpl.n	8006ea8 <__pow5mult+0x84>
 8006e92:	4639      	mov	r1, r7
 8006e94:	4622      	mov	r2, r4
 8006e96:	4630      	mov	r0, r6
 8006e98:	f7ff ff1a 	bl	8006cd0 <__multiply>
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	4680      	mov	r8, r0
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f7ff fdfd 	bl	8006aa0 <_Bfree>
 8006ea6:	4647      	mov	r7, r8
 8006ea8:	106d      	asrs	r5, r5, #1
 8006eaa:	d00b      	beq.n	8006ec4 <__pow5mult+0xa0>
 8006eac:	6820      	ldr	r0, [r4, #0]
 8006eae:	b938      	cbnz	r0, 8006ec0 <__pow5mult+0x9c>
 8006eb0:	4622      	mov	r2, r4
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f7ff ff0b 	bl	8006cd0 <__multiply>
 8006eba:	6020      	str	r0, [r4, #0]
 8006ebc:	f8c0 9000 	str.w	r9, [r0]
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	e7e4      	b.n	8006e8e <__pow5mult+0x6a>
 8006ec4:	4638      	mov	r0, r7
 8006ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eca:	bf00      	nop
 8006ecc:	08008848 	.word	0x08008848
 8006ed0:	080085fe 	.word	0x080085fe
 8006ed4:	080086fc 	.word	0x080086fc

08006ed8 <__lshift>:
 8006ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006edc:	460c      	mov	r4, r1
 8006ede:	6849      	ldr	r1, [r1, #4]
 8006ee0:	6923      	ldr	r3, [r4, #16]
 8006ee2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ee6:	68a3      	ldr	r3, [r4, #8]
 8006ee8:	4607      	mov	r7, r0
 8006eea:	4691      	mov	r9, r2
 8006eec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ef0:	f108 0601 	add.w	r6, r8, #1
 8006ef4:	42b3      	cmp	r3, r6
 8006ef6:	db0b      	blt.n	8006f10 <__lshift+0x38>
 8006ef8:	4638      	mov	r0, r7
 8006efa:	f7ff fd91 	bl	8006a20 <_Balloc>
 8006efe:	4605      	mov	r5, r0
 8006f00:	b948      	cbnz	r0, 8006f16 <__lshift+0x3e>
 8006f02:	4602      	mov	r2, r0
 8006f04:	4b2a      	ldr	r3, [pc, #168]	; (8006fb0 <__lshift+0xd8>)
 8006f06:	482b      	ldr	r0, [pc, #172]	; (8006fb4 <__lshift+0xdc>)
 8006f08:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f0c:	f000 fcd6 	bl	80078bc <__assert_func>
 8006f10:	3101      	adds	r1, #1
 8006f12:	005b      	lsls	r3, r3, #1
 8006f14:	e7ee      	b.n	8006ef4 <__lshift+0x1c>
 8006f16:	2300      	movs	r3, #0
 8006f18:	f100 0114 	add.w	r1, r0, #20
 8006f1c:	f100 0210 	add.w	r2, r0, #16
 8006f20:	4618      	mov	r0, r3
 8006f22:	4553      	cmp	r3, sl
 8006f24:	db37      	blt.n	8006f96 <__lshift+0xbe>
 8006f26:	6920      	ldr	r0, [r4, #16]
 8006f28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f2c:	f104 0314 	add.w	r3, r4, #20
 8006f30:	f019 091f 	ands.w	r9, r9, #31
 8006f34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f38:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006f3c:	d02f      	beq.n	8006f9e <__lshift+0xc6>
 8006f3e:	f1c9 0e20 	rsb	lr, r9, #32
 8006f42:	468a      	mov	sl, r1
 8006f44:	f04f 0c00 	mov.w	ip, #0
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	fa02 f209 	lsl.w	r2, r2, r9
 8006f4e:	ea42 020c 	orr.w	r2, r2, ip
 8006f52:	f84a 2b04 	str.w	r2, [sl], #4
 8006f56:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f5a:	4298      	cmp	r0, r3
 8006f5c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006f60:	d8f2      	bhi.n	8006f48 <__lshift+0x70>
 8006f62:	1b03      	subs	r3, r0, r4
 8006f64:	3b15      	subs	r3, #21
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	3304      	adds	r3, #4
 8006f6c:	f104 0215 	add.w	r2, r4, #21
 8006f70:	4290      	cmp	r0, r2
 8006f72:	bf38      	it	cc
 8006f74:	2304      	movcc	r3, #4
 8006f76:	f841 c003 	str.w	ip, [r1, r3]
 8006f7a:	f1bc 0f00 	cmp.w	ip, #0
 8006f7e:	d001      	beq.n	8006f84 <__lshift+0xac>
 8006f80:	f108 0602 	add.w	r6, r8, #2
 8006f84:	3e01      	subs	r6, #1
 8006f86:	4638      	mov	r0, r7
 8006f88:	612e      	str	r6, [r5, #16]
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	f7ff fd88 	bl	8006aa0 <_Bfree>
 8006f90:	4628      	mov	r0, r5
 8006f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f96:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	e7c1      	b.n	8006f22 <__lshift+0x4a>
 8006f9e:	3904      	subs	r1, #4
 8006fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fa8:	4298      	cmp	r0, r3
 8006faa:	d8f9      	bhi.n	8006fa0 <__lshift+0xc8>
 8006fac:	e7ea      	b.n	8006f84 <__lshift+0xac>
 8006fae:	bf00      	nop
 8006fb0:	08008670 	.word	0x08008670
 8006fb4:	080086fc 	.word	0x080086fc

08006fb8 <__mcmp>:
 8006fb8:	b530      	push	{r4, r5, lr}
 8006fba:	6902      	ldr	r2, [r0, #16]
 8006fbc:	690c      	ldr	r4, [r1, #16]
 8006fbe:	1b12      	subs	r2, r2, r4
 8006fc0:	d10e      	bne.n	8006fe0 <__mcmp+0x28>
 8006fc2:	f100 0314 	add.w	r3, r0, #20
 8006fc6:	3114      	adds	r1, #20
 8006fc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006fcc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006fd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006fd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006fd8:	42a5      	cmp	r5, r4
 8006fda:	d003      	beq.n	8006fe4 <__mcmp+0x2c>
 8006fdc:	d305      	bcc.n	8006fea <__mcmp+0x32>
 8006fde:	2201      	movs	r2, #1
 8006fe0:	4610      	mov	r0, r2
 8006fe2:	bd30      	pop	{r4, r5, pc}
 8006fe4:	4283      	cmp	r3, r0
 8006fe6:	d3f3      	bcc.n	8006fd0 <__mcmp+0x18>
 8006fe8:	e7fa      	b.n	8006fe0 <__mcmp+0x28>
 8006fea:	f04f 32ff 	mov.w	r2, #4294967295
 8006fee:	e7f7      	b.n	8006fe0 <__mcmp+0x28>

08006ff0 <__mdiff>:
 8006ff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	4611      	mov	r1, r2
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	4690      	mov	r8, r2
 8006ffe:	f7ff ffdb 	bl	8006fb8 <__mcmp>
 8007002:	1e05      	subs	r5, r0, #0
 8007004:	d110      	bne.n	8007028 <__mdiff+0x38>
 8007006:	4629      	mov	r1, r5
 8007008:	4630      	mov	r0, r6
 800700a:	f7ff fd09 	bl	8006a20 <_Balloc>
 800700e:	b930      	cbnz	r0, 800701e <__mdiff+0x2e>
 8007010:	4b3a      	ldr	r3, [pc, #232]	; (80070fc <__mdiff+0x10c>)
 8007012:	4602      	mov	r2, r0
 8007014:	f240 2132 	movw	r1, #562	; 0x232
 8007018:	4839      	ldr	r0, [pc, #228]	; (8007100 <__mdiff+0x110>)
 800701a:	f000 fc4f 	bl	80078bc <__assert_func>
 800701e:	2301      	movs	r3, #1
 8007020:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007024:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007028:	bfa4      	itt	ge
 800702a:	4643      	movge	r3, r8
 800702c:	46a0      	movge	r8, r4
 800702e:	4630      	mov	r0, r6
 8007030:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007034:	bfa6      	itte	ge
 8007036:	461c      	movge	r4, r3
 8007038:	2500      	movge	r5, #0
 800703a:	2501      	movlt	r5, #1
 800703c:	f7ff fcf0 	bl	8006a20 <_Balloc>
 8007040:	b920      	cbnz	r0, 800704c <__mdiff+0x5c>
 8007042:	4b2e      	ldr	r3, [pc, #184]	; (80070fc <__mdiff+0x10c>)
 8007044:	4602      	mov	r2, r0
 8007046:	f44f 7110 	mov.w	r1, #576	; 0x240
 800704a:	e7e5      	b.n	8007018 <__mdiff+0x28>
 800704c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007050:	6926      	ldr	r6, [r4, #16]
 8007052:	60c5      	str	r5, [r0, #12]
 8007054:	f104 0914 	add.w	r9, r4, #20
 8007058:	f108 0514 	add.w	r5, r8, #20
 800705c:	f100 0e14 	add.w	lr, r0, #20
 8007060:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007064:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007068:	f108 0210 	add.w	r2, r8, #16
 800706c:	46f2      	mov	sl, lr
 800706e:	2100      	movs	r1, #0
 8007070:	f859 3b04 	ldr.w	r3, [r9], #4
 8007074:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007078:	fa1f f883 	uxth.w	r8, r3
 800707c:	fa11 f18b 	uxtah	r1, r1, fp
 8007080:	0c1b      	lsrs	r3, r3, #16
 8007082:	eba1 0808 	sub.w	r8, r1, r8
 8007086:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800708a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800708e:	fa1f f888 	uxth.w	r8, r8
 8007092:	1419      	asrs	r1, r3, #16
 8007094:	454e      	cmp	r6, r9
 8007096:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800709a:	f84a 3b04 	str.w	r3, [sl], #4
 800709e:	d8e7      	bhi.n	8007070 <__mdiff+0x80>
 80070a0:	1b33      	subs	r3, r6, r4
 80070a2:	3b15      	subs	r3, #21
 80070a4:	f023 0303 	bic.w	r3, r3, #3
 80070a8:	3304      	adds	r3, #4
 80070aa:	3415      	adds	r4, #21
 80070ac:	42a6      	cmp	r6, r4
 80070ae:	bf38      	it	cc
 80070b0:	2304      	movcc	r3, #4
 80070b2:	441d      	add	r5, r3
 80070b4:	4473      	add	r3, lr
 80070b6:	469e      	mov	lr, r3
 80070b8:	462e      	mov	r6, r5
 80070ba:	4566      	cmp	r6, ip
 80070bc:	d30e      	bcc.n	80070dc <__mdiff+0xec>
 80070be:	f10c 0203 	add.w	r2, ip, #3
 80070c2:	1b52      	subs	r2, r2, r5
 80070c4:	f022 0203 	bic.w	r2, r2, #3
 80070c8:	3d03      	subs	r5, #3
 80070ca:	45ac      	cmp	ip, r5
 80070cc:	bf38      	it	cc
 80070ce:	2200      	movcc	r2, #0
 80070d0:	441a      	add	r2, r3
 80070d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80070d6:	b17b      	cbz	r3, 80070f8 <__mdiff+0x108>
 80070d8:	6107      	str	r7, [r0, #16]
 80070da:	e7a3      	b.n	8007024 <__mdiff+0x34>
 80070dc:	f856 8b04 	ldr.w	r8, [r6], #4
 80070e0:	fa11 f288 	uxtah	r2, r1, r8
 80070e4:	1414      	asrs	r4, r2, #16
 80070e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80070ea:	b292      	uxth	r2, r2
 80070ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80070f0:	f84e 2b04 	str.w	r2, [lr], #4
 80070f4:	1421      	asrs	r1, r4, #16
 80070f6:	e7e0      	b.n	80070ba <__mdiff+0xca>
 80070f8:	3f01      	subs	r7, #1
 80070fa:	e7ea      	b.n	80070d2 <__mdiff+0xe2>
 80070fc:	08008670 	.word	0x08008670
 8007100:	080086fc 	.word	0x080086fc

08007104 <__ulp>:
 8007104:	b082      	sub	sp, #8
 8007106:	ed8d 0b00 	vstr	d0, [sp]
 800710a:	9b01      	ldr	r3, [sp, #4]
 800710c:	4912      	ldr	r1, [pc, #72]	; (8007158 <__ulp+0x54>)
 800710e:	4019      	ands	r1, r3
 8007110:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007114:	2900      	cmp	r1, #0
 8007116:	dd05      	ble.n	8007124 <__ulp+0x20>
 8007118:	2200      	movs	r2, #0
 800711a:	460b      	mov	r3, r1
 800711c:	ec43 2b10 	vmov	d0, r2, r3
 8007120:	b002      	add	sp, #8
 8007122:	4770      	bx	lr
 8007124:	4249      	negs	r1, r1
 8007126:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800712a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	f04f 0300 	mov.w	r3, #0
 8007136:	da04      	bge.n	8007142 <__ulp+0x3e>
 8007138:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800713c:	fa41 f300 	asr.w	r3, r1, r0
 8007140:	e7ec      	b.n	800711c <__ulp+0x18>
 8007142:	f1a0 0114 	sub.w	r1, r0, #20
 8007146:	291e      	cmp	r1, #30
 8007148:	bfda      	itte	le
 800714a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800714e:	fa20 f101 	lsrle.w	r1, r0, r1
 8007152:	2101      	movgt	r1, #1
 8007154:	460a      	mov	r2, r1
 8007156:	e7e1      	b.n	800711c <__ulp+0x18>
 8007158:	7ff00000 	.word	0x7ff00000

0800715c <__b2d>:
 800715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715e:	6905      	ldr	r5, [r0, #16]
 8007160:	f100 0714 	add.w	r7, r0, #20
 8007164:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007168:	1f2e      	subs	r6, r5, #4
 800716a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800716e:	4620      	mov	r0, r4
 8007170:	f7ff fd48 	bl	8006c04 <__hi0bits>
 8007174:	f1c0 0320 	rsb	r3, r0, #32
 8007178:	280a      	cmp	r0, #10
 800717a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80071f8 <__b2d+0x9c>
 800717e:	600b      	str	r3, [r1, #0]
 8007180:	dc14      	bgt.n	80071ac <__b2d+0x50>
 8007182:	f1c0 0e0b 	rsb	lr, r0, #11
 8007186:	fa24 f10e 	lsr.w	r1, r4, lr
 800718a:	42b7      	cmp	r7, r6
 800718c:	ea41 030c 	orr.w	r3, r1, ip
 8007190:	bf34      	ite	cc
 8007192:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007196:	2100      	movcs	r1, #0
 8007198:	3015      	adds	r0, #21
 800719a:	fa04 f000 	lsl.w	r0, r4, r0
 800719e:	fa21 f10e 	lsr.w	r1, r1, lr
 80071a2:	ea40 0201 	orr.w	r2, r0, r1
 80071a6:	ec43 2b10 	vmov	d0, r2, r3
 80071aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071ac:	42b7      	cmp	r7, r6
 80071ae:	bf3a      	itte	cc
 80071b0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80071b4:	f1a5 0608 	subcc.w	r6, r5, #8
 80071b8:	2100      	movcs	r1, #0
 80071ba:	380b      	subs	r0, #11
 80071bc:	d017      	beq.n	80071ee <__b2d+0x92>
 80071be:	f1c0 0c20 	rsb	ip, r0, #32
 80071c2:	fa04 f500 	lsl.w	r5, r4, r0
 80071c6:	42be      	cmp	r6, r7
 80071c8:	fa21 f40c 	lsr.w	r4, r1, ip
 80071cc:	ea45 0504 	orr.w	r5, r5, r4
 80071d0:	bf8c      	ite	hi
 80071d2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80071d6:	2400      	movls	r4, #0
 80071d8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80071dc:	fa01 f000 	lsl.w	r0, r1, r0
 80071e0:	fa24 f40c 	lsr.w	r4, r4, ip
 80071e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80071e8:	ea40 0204 	orr.w	r2, r0, r4
 80071ec:	e7db      	b.n	80071a6 <__b2d+0x4a>
 80071ee:	ea44 030c 	orr.w	r3, r4, ip
 80071f2:	460a      	mov	r2, r1
 80071f4:	e7d7      	b.n	80071a6 <__b2d+0x4a>
 80071f6:	bf00      	nop
 80071f8:	3ff00000 	.word	0x3ff00000

080071fc <__d2b>:
 80071fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007200:	4689      	mov	r9, r1
 8007202:	2101      	movs	r1, #1
 8007204:	ec57 6b10 	vmov	r6, r7, d0
 8007208:	4690      	mov	r8, r2
 800720a:	f7ff fc09 	bl	8006a20 <_Balloc>
 800720e:	4604      	mov	r4, r0
 8007210:	b930      	cbnz	r0, 8007220 <__d2b+0x24>
 8007212:	4602      	mov	r2, r0
 8007214:	4b25      	ldr	r3, [pc, #148]	; (80072ac <__d2b+0xb0>)
 8007216:	4826      	ldr	r0, [pc, #152]	; (80072b0 <__d2b+0xb4>)
 8007218:	f240 310a 	movw	r1, #778	; 0x30a
 800721c:	f000 fb4e 	bl	80078bc <__assert_func>
 8007220:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007224:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007228:	bb35      	cbnz	r5, 8007278 <__d2b+0x7c>
 800722a:	2e00      	cmp	r6, #0
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	d028      	beq.n	8007282 <__d2b+0x86>
 8007230:	4668      	mov	r0, sp
 8007232:	9600      	str	r6, [sp, #0]
 8007234:	f7ff fd06 	bl	8006c44 <__lo0bits>
 8007238:	9900      	ldr	r1, [sp, #0]
 800723a:	b300      	cbz	r0, 800727e <__d2b+0x82>
 800723c:	9a01      	ldr	r2, [sp, #4]
 800723e:	f1c0 0320 	rsb	r3, r0, #32
 8007242:	fa02 f303 	lsl.w	r3, r2, r3
 8007246:	430b      	orrs	r3, r1
 8007248:	40c2      	lsrs	r2, r0
 800724a:	6163      	str	r3, [r4, #20]
 800724c:	9201      	str	r2, [sp, #4]
 800724e:	9b01      	ldr	r3, [sp, #4]
 8007250:	61a3      	str	r3, [r4, #24]
 8007252:	2b00      	cmp	r3, #0
 8007254:	bf14      	ite	ne
 8007256:	2202      	movne	r2, #2
 8007258:	2201      	moveq	r2, #1
 800725a:	6122      	str	r2, [r4, #16]
 800725c:	b1d5      	cbz	r5, 8007294 <__d2b+0x98>
 800725e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007262:	4405      	add	r5, r0
 8007264:	f8c9 5000 	str.w	r5, [r9]
 8007268:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800726c:	f8c8 0000 	str.w	r0, [r8]
 8007270:	4620      	mov	r0, r4
 8007272:	b003      	add	sp, #12
 8007274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007278:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800727c:	e7d5      	b.n	800722a <__d2b+0x2e>
 800727e:	6161      	str	r1, [r4, #20]
 8007280:	e7e5      	b.n	800724e <__d2b+0x52>
 8007282:	a801      	add	r0, sp, #4
 8007284:	f7ff fcde 	bl	8006c44 <__lo0bits>
 8007288:	9b01      	ldr	r3, [sp, #4]
 800728a:	6163      	str	r3, [r4, #20]
 800728c:	2201      	movs	r2, #1
 800728e:	6122      	str	r2, [r4, #16]
 8007290:	3020      	adds	r0, #32
 8007292:	e7e3      	b.n	800725c <__d2b+0x60>
 8007294:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007298:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800729c:	f8c9 0000 	str.w	r0, [r9]
 80072a0:	6918      	ldr	r0, [r3, #16]
 80072a2:	f7ff fcaf 	bl	8006c04 <__hi0bits>
 80072a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072aa:	e7df      	b.n	800726c <__d2b+0x70>
 80072ac:	08008670 	.word	0x08008670
 80072b0:	080086fc 	.word	0x080086fc

080072b4 <__ratio>:
 80072b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b8:	4688      	mov	r8, r1
 80072ba:	4669      	mov	r1, sp
 80072bc:	4681      	mov	r9, r0
 80072be:	f7ff ff4d 	bl	800715c <__b2d>
 80072c2:	a901      	add	r1, sp, #4
 80072c4:	4640      	mov	r0, r8
 80072c6:	ec55 4b10 	vmov	r4, r5, d0
 80072ca:	f7ff ff47 	bl	800715c <__b2d>
 80072ce:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072d2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80072d6:	eba3 0c02 	sub.w	ip, r3, r2
 80072da:	e9dd 3200 	ldrd	r3, r2, [sp]
 80072de:	1a9b      	subs	r3, r3, r2
 80072e0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80072e4:	ec51 0b10 	vmov	r0, r1, d0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	bfd6      	itet	le
 80072ec:	460a      	movle	r2, r1
 80072ee:	462a      	movgt	r2, r5
 80072f0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80072f4:	468b      	mov	fp, r1
 80072f6:	462f      	mov	r7, r5
 80072f8:	bfd4      	ite	le
 80072fa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80072fe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007302:	4620      	mov	r0, r4
 8007304:	ee10 2a10 	vmov	r2, s0
 8007308:	465b      	mov	r3, fp
 800730a:	4639      	mov	r1, r7
 800730c:	f7f9 fa9e 	bl	800084c <__aeabi_ddiv>
 8007310:	ec41 0b10 	vmov	d0, r0, r1
 8007314:	b003      	add	sp, #12
 8007316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800731a <__copybits>:
 800731a:	3901      	subs	r1, #1
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	1149      	asrs	r1, r1, #5
 8007320:	6914      	ldr	r4, [r2, #16]
 8007322:	3101      	adds	r1, #1
 8007324:	f102 0314 	add.w	r3, r2, #20
 8007328:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800732c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007330:	1f05      	subs	r5, r0, #4
 8007332:	42a3      	cmp	r3, r4
 8007334:	d30c      	bcc.n	8007350 <__copybits+0x36>
 8007336:	1aa3      	subs	r3, r4, r2
 8007338:	3b11      	subs	r3, #17
 800733a:	f023 0303 	bic.w	r3, r3, #3
 800733e:	3211      	adds	r2, #17
 8007340:	42a2      	cmp	r2, r4
 8007342:	bf88      	it	hi
 8007344:	2300      	movhi	r3, #0
 8007346:	4418      	add	r0, r3
 8007348:	2300      	movs	r3, #0
 800734a:	4288      	cmp	r0, r1
 800734c:	d305      	bcc.n	800735a <__copybits+0x40>
 800734e:	bd70      	pop	{r4, r5, r6, pc}
 8007350:	f853 6b04 	ldr.w	r6, [r3], #4
 8007354:	f845 6f04 	str.w	r6, [r5, #4]!
 8007358:	e7eb      	b.n	8007332 <__copybits+0x18>
 800735a:	f840 3b04 	str.w	r3, [r0], #4
 800735e:	e7f4      	b.n	800734a <__copybits+0x30>

08007360 <__any_on>:
 8007360:	f100 0214 	add.w	r2, r0, #20
 8007364:	6900      	ldr	r0, [r0, #16]
 8007366:	114b      	asrs	r3, r1, #5
 8007368:	4298      	cmp	r0, r3
 800736a:	b510      	push	{r4, lr}
 800736c:	db11      	blt.n	8007392 <__any_on+0x32>
 800736e:	dd0a      	ble.n	8007386 <__any_on+0x26>
 8007370:	f011 011f 	ands.w	r1, r1, #31
 8007374:	d007      	beq.n	8007386 <__any_on+0x26>
 8007376:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800737a:	fa24 f001 	lsr.w	r0, r4, r1
 800737e:	fa00 f101 	lsl.w	r1, r0, r1
 8007382:	428c      	cmp	r4, r1
 8007384:	d10b      	bne.n	800739e <__any_on+0x3e>
 8007386:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800738a:	4293      	cmp	r3, r2
 800738c:	d803      	bhi.n	8007396 <__any_on+0x36>
 800738e:	2000      	movs	r0, #0
 8007390:	bd10      	pop	{r4, pc}
 8007392:	4603      	mov	r3, r0
 8007394:	e7f7      	b.n	8007386 <__any_on+0x26>
 8007396:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800739a:	2900      	cmp	r1, #0
 800739c:	d0f5      	beq.n	800738a <__any_on+0x2a>
 800739e:	2001      	movs	r0, #1
 80073a0:	e7f6      	b.n	8007390 <__any_on+0x30>

080073a2 <_calloc_r>:
 80073a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073a4:	fba1 2402 	umull	r2, r4, r1, r2
 80073a8:	b94c      	cbnz	r4, 80073be <_calloc_r+0x1c>
 80073aa:	4611      	mov	r1, r2
 80073ac:	9201      	str	r2, [sp, #4]
 80073ae:	f000 f87b 	bl	80074a8 <_malloc_r>
 80073b2:	9a01      	ldr	r2, [sp, #4]
 80073b4:	4605      	mov	r5, r0
 80073b6:	b930      	cbnz	r0, 80073c6 <_calloc_r+0x24>
 80073b8:	4628      	mov	r0, r5
 80073ba:	b003      	add	sp, #12
 80073bc:	bd30      	pop	{r4, r5, pc}
 80073be:	220c      	movs	r2, #12
 80073c0:	6002      	str	r2, [r0, #0]
 80073c2:	2500      	movs	r5, #0
 80073c4:	e7f8      	b.n	80073b8 <_calloc_r+0x16>
 80073c6:	4621      	mov	r1, r4
 80073c8:	f7fc fbcc 	bl	8003b64 <memset>
 80073cc:	e7f4      	b.n	80073b8 <_calloc_r+0x16>
	...

080073d0 <_free_r>:
 80073d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073d2:	2900      	cmp	r1, #0
 80073d4:	d044      	beq.n	8007460 <_free_r+0x90>
 80073d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073da:	9001      	str	r0, [sp, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f1a1 0404 	sub.w	r4, r1, #4
 80073e2:	bfb8      	it	lt
 80073e4:	18e4      	addlt	r4, r4, r3
 80073e6:	f000 fab3 	bl	8007950 <__malloc_lock>
 80073ea:	4a1e      	ldr	r2, [pc, #120]	; (8007464 <_free_r+0x94>)
 80073ec:	9801      	ldr	r0, [sp, #4]
 80073ee:	6813      	ldr	r3, [r2, #0]
 80073f0:	b933      	cbnz	r3, 8007400 <_free_r+0x30>
 80073f2:	6063      	str	r3, [r4, #4]
 80073f4:	6014      	str	r4, [r2, #0]
 80073f6:	b003      	add	sp, #12
 80073f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073fc:	f000 baae 	b.w	800795c <__malloc_unlock>
 8007400:	42a3      	cmp	r3, r4
 8007402:	d908      	bls.n	8007416 <_free_r+0x46>
 8007404:	6825      	ldr	r5, [r4, #0]
 8007406:	1961      	adds	r1, r4, r5
 8007408:	428b      	cmp	r3, r1
 800740a:	bf01      	itttt	eq
 800740c:	6819      	ldreq	r1, [r3, #0]
 800740e:	685b      	ldreq	r3, [r3, #4]
 8007410:	1949      	addeq	r1, r1, r5
 8007412:	6021      	streq	r1, [r4, #0]
 8007414:	e7ed      	b.n	80073f2 <_free_r+0x22>
 8007416:	461a      	mov	r2, r3
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	b10b      	cbz	r3, 8007420 <_free_r+0x50>
 800741c:	42a3      	cmp	r3, r4
 800741e:	d9fa      	bls.n	8007416 <_free_r+0x46>
 8007420:	6811      	ldr	r1, [r2, #0]
 8007422:	1855      	adds	r5, r2, r1
 8007424:	42a5      	cmp	r5, r4
 8007426:	d10b      	bne.n	8007440 <_free_r+0x70>
 8007428:	6824      	ldr	r4, [r4, #0]
 800742a:	4421      	add	r1, r4
 800742c:	1854      	adds	r4, r2, r1
 800742e:	42a3      	cmp	r3, r4
 8007430:	6011      	str	r1, [r2, #0]
 8007432:	d1e0      	bne.n	80073f6 <_free_r+0x26>
 8007434:	681c      	ldr	r4, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	6053      	str	r3, [r2, #4]
 800743a:	4421      	add	r1, r4
 800743c:	6011      	str	r1, [r2, #0]
 800743e:	e7da      	b.n	80073f6 <_free_r+0x26>
 8007440:	d902      	bls.n	8007448 <_free_r+0x78>
 8007442:	230c      	movs	r3, #12
 8007444:	6003      	str	r3, [r0, #0]
 8007446:	e7d6      	b.n	80073f6 <_free_r+0x26>
 8007448:	6825      	ldr	r5, [r4, #0]
 800744a:	1961      	adds	r1, r4, r5
 800744c:	428b      	cmp	r3, r1
 800744e:	bf04      	itt	eq
 8007450:	6819      	ldreq	r1, [r3, #0]
 8007452:	685b      	ldreq	r3, [r3, #4]
 8007454:	6063      	str	r3, [r4, #4]
 8007456:	bf04      	itt	eq
 8007458:	1949      	addeq	r1, r1, r5
 800745a:	6021      	streq	r1, [r4, #0]
 800745c:	6054      	str	r4, [r2, #4]
 800745e:	e7ca      	b.n	80073f6 <_free_r+0x26>
 8007460:	b003      	add	sp, #12
 8007462:	bd30      	pop	{r4, r5, pc}
 8007464:	200002f0 	.word	0x200002f0

08007468 <sbrk_aligned>:
 8007468:	b570      	push	{r4, r5, r6, lr}
 800746a:	4e0e      	ldr	r6, [pc, #56]	; (80074a4 <sbrk_aligned+0x3c>)
 800746c:	460c      	mov	r4, r1
 800746e:	6831      	ldr	r1, [r6, #0]
 8007470:	4605      	mov	r5, r0
 8007472:	b911      	cbnz	r1, 800747a <sbrk_aligned+0x12>
 8007474:	f000 f9f0 	bl	8007858 <_sbrk_r>
 8007478:	6030      	str	r0, [r6, #0]
 800747a:	4621      	mov	r1, r4
 800747c:	4628      	mov	r0, r5
 800747e:	f000 f9eb 	bl	8007858 <_sbrk_r>
 8007482:	1c43      	adds	r3, r0, #1
 8007484:	d00a      	beq.n	800749c <sbrk_aligned+0x34>
 8007486:	1cc4      	adds	r4, r0, #3
 8007488:	f024 0403 	bic.w	r4, r4, #3
 800748c:	42a0      	cmp	r0, r4
 800748e:	d007      	beq.n	80074a0 <sbrk_aligned+0x38>
 8007490:	1a21      	subs	r1, r4, r0
 8007492:	4628      	mov	r0, r5
 8007494:	f000 f9e0 	bl	8007858 <_sbrk_r>
 8007498:	3001      	adds	r0, #1
 800749a:	d101      	bne.n	80074a0 <sbrk_aligned+0x38>
 800749c:	f04f 34ff 	mov.w	r4, #4294967295
 80074a0:	4620      	mov	r0, r4
 80074a2:	bd70      	pop	{r4, r5, r6, pc}
 80074a4:	200002f4 	.word	0x200002f4

080074a8 <_malloc_r>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	1ccd      	adds	r5, r1, #3
 80074ae:	f025 0503 	bic.w	r5, r5, #3
 80074b2:	3508      	adds	r5, #8
 80074b4:	2d0c      	cmp	r5, #12
 80074b6:	bf38      	it	cc
 80074b8:	250c      	movcc	r5, #12
 80074ba:	2d00      	cmp	r5, #0
 80074bc:	4607      	mov	r7, r0
 80074be:	db01      	blt.n	80074c4 <_malloc_r+0x1c>
 80074c0:	42a9      	cmp	r1, r5
 80074c2:	d905      	bls.n	80074d0 <_malloc_r+0x28>
 80074c4:	230c      	movs	r3, #12
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	2600      	movs	r6, #0
 80074ca:	4630      	mov	r0, r6
 80074cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d0:	4e2e      	ldr	r6, [pc, #184]	; (800758c <_malloc_r+0xe4>)
 80074d2:	f000 fa3d 	bl	8007950 <__malloc_lock>
 80074d6:	6833      	ldr	r3, [r6, #0]
 80074d8:	461c      	mov	r4, r3
 80074da:	bb34      	cbnz	r4, 800752a <_malloc_r+0x82>
 80074dc:	4629      	mov	r1, r5
 80074de:	4638      	mov	r0, r7
 80074e0:	f7ff ffc2 	bl	8007468 <sbrk_aligned>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	4604      	mov	r4, r0
 80074e8:	d14d      	bne.n	8007586 <_malloc_r+0xde>
 80074ea:	6834      	ldr	r4, [r6, #0]
 80074ec:	4626      	mov	r6, r4
 80074ee:	2e00      	cmp	r6, #0
 80074f0:	d140      	bne.n	8007574 <_malloc_r+0xcc>
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	4631      	mov	r1, r6
 80074f6:	4638      	mov	r0, r7
 80074f8:	eb04 0803 	add.w	r8, r4, r3
 80074fc:	f000 f9ac 	bl	8007858 <_sbrk_r>
 8007500:	4580      	cmp	r8, r0
 8007502:	d13a      	bne.n	800757a <_malloc_r+0xd2>
 8007504:	6821      	ldr	r1, [r4, #0]
 8007506:	3503      	adds	r5, #3
 8007508:	1a6d      	subs	r5, r5, r1
 800750a:	f025 0503 	bic.w	r5, r5, #3
 800750e:	3508      	adds	r5, #8
 8007510:	2d0c      	cmp	r5, #12
 8007512:	bf38      	it	cc
 8007514:	250c      	movcc	r5, #12
 8007516:	4629      	mov	r1, r5
 8007518:	4638      	mov	r0, r7
 800751a:	f7ff ffa5 	bl	8007468 <sbrk_aligned>
 800751e:	3001      	adds	r0, #1
 8007520:	d02b      	beq.n	800757a <_malloc_r+0xd2>
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	442b      	add	r3, r5
 8007526:	6023      	str	r3, [r4, #0]
 8007528:	e00e      	b.n	8007548 <_malloc_r+0xa0>
 800752a:	6822      	ldr	r2, [r4, #0]
 800752c:	1b52      	subs	r2, r2, r5
 800752e:	d41e      	bmi.n	800756e <_malloc_r+0xc6>
 8007530:	2a0b      	cmp	r2, #11
 8007532:	d916      	bls.n	8007562 <_malloc_r+0xba>
 8007534:	1961      	adds	r1, r4, r5
 8007536:	42a3      	cmp	r3, r4
 8007538:	6025      	str	r5, [r4, #0]
 800753a:	bf18      	it	ne
 800753c:	6059      	strne	r1, [r3, #4]
 800753e:	6863      	ldr	r3, [r4, #4]
 8007540:	bf08      	it	eq
 8007542:	6031      	streq	r1, [r6, #0]
 8007544:	5162      	str	r2, [r4, r5]
 8007546:	604b      	str	r3, [r1, #4]
 8007548:	4638      	mov	r0, r7
 800754a:	f104 060b 	add.w	r6, r4, #11
 800754e:	f000 fa05 	bl	800795c <__malloc_unlock>
 8007552:	f026 0607 	bic.w	r6, r6, #7
 8007556:	1d23      	adds	r3, r4, #4
 8007558:	1af2      	subs	r2, r6, r3
 800755a:	d0b6      	beq.n	80074ca <_malloc_r+0x22>
 800755c:	1b9b      	subs	r3, r3, r6
 800755e:	50a3      	str	r3, [r4, r2]
 8007560:	e7b3      	b.n	80074ca <_malloc_r+0x22>
 8007562:	6862      	ldr	r2, [r4, #4]
 8007564:	42a3      	cmp	r3, r4
 8007566:	bf0c      	ite	eq
 8007568:	6032      	streq	r2, [r6, #0]
 800756a:	605a      	strne	r2, [r3, #4]
 800756c:	e7ec      	b.n	8007548 <_malloc_r+0xa0>
 800756e:	4623      	mov	r3, r4
 8007570:	6864      	ldr	r4, [r4, #4]
 8007572:	e7b2      	b.n	80074da <_malloc_r+0x32>
 8007574:	4634      	mov	r4, r6
 8007576:	6876      	ldr	r6, [r6, #4]
 8007578:	e7b9      	b.n	80074ee <_malloc_r+0x46>
 800757a:	230c      	movs	r3, #12
 800757c:	603b      	str	r3, [r7, #0]
 800757e:	4638      	mov	r0, r7
 8007580:	f000 f9ec 	bl	800795c <__malloc_unlock>
 8007584:	e7a1      	b.n	80074ca <_malloc_r+0x22>
 8007586:	6025      	str	r5, [r4, #0]
 8007588:	e7de      	b.n	8007548 <_malloc_r+0xa0>
 800758a:	bf00      	nop
 800758c:	200002f0 	.word	0x200002f0

08007590 <__ssputs_r>:
 8007590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007594:	688e      	ldr	r6, [r1, #8]
 8007596:	429e      	cmp	r6, r3
 8007598:	4682      	mov	sl, r0
 800759a:	460c      	mov	r4, r1
 800759c:	4690      	mov	r8, r2
 800759e:	461f      	mov	r7, r3
 80075a0:	d838      	bhi.n	8007614 <__ssputs_r+0x84>
 80075a2:	898a      	ldrh	r2, [r1, #12]
 80075a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075a8:	d032      	beq.n	8007610 <__ssputs_r+0x80>
 80075aa:	6825      	ldr	r5, [r4, #0]
 80075ac:	6909      	ldr	r1, [r1, #16]
 80075ae:	eba5 0901 	sub.w	r9, r5, r1
 80075b2:	6965      	ldr	r5, [r4, #20]
 80075b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075bc:	3301      	adds	r3, #1
 80075be:	444b      	add	r3, r9
 80075c0:	106d      	asrs	r5, r5, #1
 80075c2:	429d      	cmp	r5, r3
 80075c4:	bf38      	it	cc
 80075c6:	461d      	movcc	r5, r3
 80075c8:	0553      	lsls	r3, r2, #21
 80075ca:	d531      	bpl.n	8007630 <__ssputs_r+0xa0>
 80075cc:	4629      	mov	r1, r5
 80075ce:	f7ff ff6b 	bl	80074a8 <_malloc_r>
 80075d2:	4606      	mov	r6, r0
 80075d4:	b950      	cbnz	r0, 80075ec <__ssputs_r+0x5c>
 80075d6:	230c      	movs	r3, #12
 80075d8:	f8ca 3000 	str.w	r3, [sl]
 80075dc:	89a3      	ldrh	r3, [r4, #12]
 80075de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075e2:	81a3      	strh	r3, [r4, #12]
 80075e4:	f04f 30ff 	mov.w	r0, #4294967295
 80075e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ec:	6921      	ldr	r1, [r4, #16]
 80075ee:	464a      	mov	r2, r9
 80075f0:	f7fc faaa 	bl	8003b48 <memcpy>
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80075fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075fe:	81a3      	strh	r3, [r4, #12]
 8007600:	6126      	str	r6, [r4, #16]
 8007602:	6165      	str	r5, [r4, #20]
 8007604:	444e      	add	r6, r9
 8007606:	eba5 0509 	sub.w	r5, r5, r9
 800760a:	6026      	str	r6, [r4, #0]
 800760c:	60a5      	str	r5, [r4, #8]
 800760e:	463e      	mov	r6, r7
 8007610:	42be      	cmp	r6, r7
 8007612:	d900      	bls.n	8007616 <__ssputs_r+0x86>
 8007614:	463e      	mov	r6, r7
 8007616:	6820      	ldr	r0, [r4, #0]
 8007618:	4632      	mov	r2, r6
 800761a:	4641      	mov	r1, r8
 800761c:	f000 f97e 	bl	800791c <memmove>
 8007620:	68a3      	ldr	r3, [r4, #8]
 8007622:	1b9b      	subs	r3, r3, r6
 8007624:	60a3      	str	r3, [r4, #8]
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	4433      	add	r3, r6
 800762a:	6023      	str	r3, [r4, #0]
 800762c:	2000      	movs	r0, #0
 800762e:	e7db      	b.n	80075e8 <__ssputs_r+0x58>
 8007630:	462a      	mov	r2, r5
 8007632:	f000 f999 	bl	8007968 <_realloc_r>
 8007636:	4606      	mov	r6, r0
 8007638:	2800      	cmp	r0, #0
 800763a:	d1e1      	bne.n	8007600 <__ssputs_r+0x70>
 800763c:	6921      	ldr	r1, [r4, #16]
 800763e:	4650      	mov	r0, sl
 8007640:	f7ff fec6 	bl	80073d0 <_free_r>
 8007644:	e7c7      	b.n	80075d6 <__ssputs_r+0x46>
	...

08007648 <_svfiprintf_r>:
 8007648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764c:	4698      	mov	r8, r3
 800764e:	898b      	ldrh	r3, [r1, #12]
 8007650:	061b      	lsls	r3, r3, #24
 8007652:	b09d      	sub	sp, #116	; 0x74
 8007654:	4607      	mov	r7, r0
 8007656:	460d      	mov	r5, r1
 8007658:	4614      	mov	r4, r2
 800765a:	d50e      	bpl.n	800767a <_svfiprintf_r+0x32>
 800765c:	690b      	ldr	r3, [r1, #16]
 800765e:	b963      	cbnz	r3, 800767a <_svfiprintf_r+0x32>
 8007660:	2140      	movs	r1, #64	; 0x40
 8007662:	f7ff ff21 	bl	80074a8 <_malloc_r>
 8007666:	6028      	str	r0, [r5, #0]
 8007668:	6128      	str	r0, [r5, #16]
 800766a:	b920      	cbnz	r0, 8007676 <_svfiprintf_r+0x2e>
 800766c:	230c      	movs	r3, #12
 800766e:	603b      	str	r3, [r7, #0]
 8007670:	f04f 30ff 	mov.w	r0, #4294967295
 8007674:	e0d1      	b.n	800781a <_svfiprintf_r+0x1d2>
 8007676:	2340      	movs	r3, #64	; 0x40
 8007678:	616b      	str	r3, [r5, #20]
 800767a:	2300      	movs	r3, #0
 800767c:	9309      	str	r3, [sp, #36]	; 0x24
 800767e:	2320      	movs	r3, #32
 8007680:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007684:	f8cd 800c 	str.w	r8, [sp, #12]
 8007688:	2330      	movs	r3, #48	; 0x30
 800768a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007834 <_svfiprintf_r+0x1ec>
 800768e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007692:	f04f 0901 	mov.w	r9, #1
 8007696:	4623      	mov	r3, r4
 8007698:	469a      	mov	sl, r3
 800769a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800769e:	b10a      	cbz	r2, 80076a4 <_svfiprintf_r+0x5c>
 80076a0:	2a25      	cmp	r2, #37	; 0x25
 80076a2:	d1f9      	bne.n	8007698 <_svfiprintf_r+0x50>
 80076a4:	ebba 0b04 	subs.w	fp, sl, r4
 80076a8:	d00b      	beq.n	80076c2 <_svfiprintf_r+0x7a>
 80076aa:	465b      	mov	r3, fp
 80076ac:	4622      	mov	r2, r4
 80076ae:	4629      	mov	r1, r5
 80076b0:	4638      	mov	r0, r7
 80076b2:	f7ff ff6d 	bl	8007590 <__ssputs_r>
 80076b6:	3001      	adds	r0, #1
 80076b8:	f000 80aa 	beq.w	8007810 <_svfiprintf_r+0x1c8>
 80076bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076be:	445a      	add	r2, fp
 80076c0:	9209      	str	r2, [sp, #36]	; 0x24
 80076c2:	f89a 3000 	ldrb.w	r3, [sl]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f000 80a2 	beq.w	8007810 <_svfiprintf_r+0x1c8>
 80076cc:	2300      	movs	r3, #0
 80076ce:	f04f 32ff 	mov.w	r2, #4294967295
 80076d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d6:	f10a 0a01 	add.w	sl, sl, #1
 80076da:	9304      	str	r3, [sp, #16]
 80076dc:	9307      	str	r3, [sp, #28]
 80076de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076e2:	931a      	str	r3, [sp, #104]	; 0x68
 80076e4:	4654      	mov	r4, sl
 80076e6:	2205      	movs	r2, #5
 80076e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ec:	4851      	ldr	r0, [pc, #324]	; (8007834 <_svfiprintf_r+0x1ec>)
 80076ee:	f7f8 fd77 	bl	80001e0 <memchr>
 80076f2:	9a04      	ldr	r2, [sp, #16]
 80076f4:	b9d8      	cbnz	r0, 800772e <_svfiprintf_r+0xe6>
 80076f6:	06d0      	lsls	r0, r2, #27
 80076f8:	bf44      	itt	mi
 80076fa:	2320      	movmi	r3, #32
 80076fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007700:	0711      	lsls	r1, r2, #28
 8007702:	bf44      	itt	mi
 8007704:	232b      	movmi	r3, #43	; 0x2b
 8007706:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770a:	f89a 3000 	ldrb.w	r3, [sl]
 800770e:	2b2a      	cmp	r3, #42	; 0x2a
 8007710:	d015      	beq.n	800773e <_svfiprintf_r+0xf6>
 8007712:	9a07      	ldr	r2, [sp, #28]
 8007714:	4654      	mov	r4, sl
 8007716:	2000      	movs	r0, #0
 8007718:	f04f 0c0a 	mov.w	ip, #10
 800771c:	4621      	mov	r1, r4
 800771e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007722:	3b30      	subs	r3, #48	; 0x30
 8007724:	2b09      	cmp	r3, #9
 8007726:	d94e      	bls.n	80077c6 <_svfiprintf_r+0x17e>
 8007728:	b1b0      	cbz	r0, 8007758 <_svfiprintf_r+0x110>
 800772a:	9207      	str	r2, [sp, #28]
 800772c:	e014      	b.n	8007758 <_svfiprintf_r+0x110>
 800772e:	eba0 0308 	sub.w	r3, r0, r8
 8007732:	fa09 f303 	lsl.w	r3, r9, r3
 8007736:	4313      	orrs	r3, r2
 8007738:	9304      	str	r3, [sp, #16]
 800773a:	46a2      	mov	sl, r4
 800773c:	e7d2      	b.n	80076e4 <_svfiprintf_r+0x9c>
 800773e:	9b03      	ldr	r3, [sp, #12]
 8007740:	1d19      	adds	r1, r3, #4
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	9103      	str	r1, [sp, #12]
 8007746:	2b00      	cmp	r3, #0
 8007748:	bfbb      	ittet	lt
 800774a:	425b      	neglt	r3, r3
 800774c:	f042 0202 	orrlt.w	r2, r2, #2
 8007750:	9307      	strge	r3, [sp, #28]
 8007752:	9307      	strlt	r3, [sp, #28]
 8007754:	bfb8      	it	lt
 8007756:	9204      	strlt	r2, [sp, #16]
 8007758:	7823      	ldrb	r3, [r4, #0]
 800775a:	2b2e      	cmp	r3, #46	; 0x2e
 800775c:	d10c      	bne.n	8007778 <_svfiprintf_r+0x130>
 800775e:	7863      	ldrb	r3, [r4, #1]
 8007760:	2b2a      	cmp	r3, #42	; 0x2a
 8007762:	d135      	bne.n	80077d0 <_svfiprintf_r+0x188>
 8007764:	9b03      	ldr	r3, [sp, #12]
 8007766:	1d1a      	adds	r2, r3, #4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	9203      	str	r2, [sp, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	bfb8      	it	lt
 8007770:	f04f 33ff 	movlt.w	r3, #4294967295
 8007774:	3402      	adds	r4, #2
 8007776:	9305      	str	r3, [sp, #20]
 8007778:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007844 <_svfiprintf_r+0x1fc>
 800777c:	7821      	ldrb	r1, [r4, #0]
 800777e:	2203      	movs	r2, #3
 8007780:	4650      	mov	r0, sl
 8007782:	f7f8 fd2d 	bl	80001e0 <memchr>
 8007786:	b140      	cbz	r0, 800779a <_svfiprintf_r+0x152>
 8007788:	2340      	movs	r3, #64	; 0x40
 800778a:	eba0 000a 	sub.w	r0, r0, sl
 800778e:	fa03 f000 	lsl.w	r0, r3, r0
 8007792:	9b04      	ldr	r3, [sp, #16]
 8007794:	4303      	orrs	r3, r0
 8007796:	3401      	adds	r4, #1
 8007798:	9304      	str	r3, [sp, #16]
 800779a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800779e:	4826      	ldr	r0, [pc, #152]	; (8007838 <_svfiprintf_r+0x1f0>)
 80077a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077a4:	2206      	movs	r2, #6
 80077a6:	f7f8 fd1b 	bl	80001e0 <memchr>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d038      	beq.n	8007820 <_svfiprintf_r+0x1d8>
 80077ae:	4b23      	ldr	r3, [pc, #140]	; (800783c <_svfiprintf_r+0x1f4>)
 80077b0:	bb1b      	cbnz	r3, 80077fa <_svfiprintf_r+0x1b2>
 80077b2:	9b03      	ldr	r3, [sp, #12]
 80077b4:	3307      	adds	r3, #7
 80077b6:	f023 0307 	bic.w	r3, r3, #7
 80077ba:	3308      	adds	r3, #8
 80077bc:	9303      	str	r3, [sp, #12]
 80077be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c0:	4433      	add	r3, r6
 80077c2:	9309      	str	r3, [sp, #36]	; 0x24
 80077c4:	e767      	b.n	8007696 <_svfiprintf_r+0x4e>
 80077c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ca:	460c      	mov	r4, r1
 80077cc:	2001      	movs	r0, #1
 80077ce:	e7a5      	b.n	800771c <_svfiprintf_r+0xd4>
 80077d0:	2300      	movs	r3, #0
 80077d2:	3401      	adds	r4, #1
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	4619      	mov	r1, r3
 80077d8:	f04f 0c0a 	mov.w	ip, #10
 80077dc:	4620      	mov	r0, r4
 80077de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e2:	3a30      	subs	r2, #48	; 0x30
 80077e4:	2a09      	cmp	r2, #9
 80077e6:	d903      	bls.n	80077f0 <_svfiprintf_r+0x1a8>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d0c5      	beq.n	8007778 <_svfiprintf_r+0x130>
 80077ec:	9105      	str	r1, [sp, #20]
 80077ee:	e7c3      	b.n	8007778 <_svfiprintf_r+0x130>
 80077f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077f4:	4604      	mov	r4, r0
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7f0      	b.n	80077dc <_svfiprintf_r+0x194>
 80077fa:	ab03      	add	r3, sp, #12
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	462a      	mov	r2, r5
 8007800:	4b0f      	ldr	r3, [pc, #60]	; (8007840 <_svfiprintf_r+0x1f8>)
 8007802:	a904      	add	r1, sp, #16
 8007804:	4638      	mov	r0, r7
 8007806:	f7fc fa55 	bl	8003cb4 <_printf_float>
 800780a:	1c42      	adds	r2, r0, #1
 800780c:	4606      	mov	r6, r0
 800780e:	d1d6      	bne.n	80077be <_svfiprintf_r+0x176>
 8007810:	89ab      	ldrh	r3, [r5, #12]
 8007812:	065b      	lsls	r3, r3, #25
 8007814:	f53f af2c 	bmi.w	8007670 <_svfiprintf_r+0x28>
 8007818:	9809      	ldr	r0, [sp, #36]	; 0x24
 800781a:	b01d      	add	sp, #116	; 0x74
 800781c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007820:	ab03      	add	r3, sp, #12
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	462a      	mov	r2, r5
 8007826:	4b06      	ldr	r3, [pc, #24]	; (8007840 <_svfiprintf_r+0x1f8>)
 8007828:	a904      	add	r1, sp, #16
 800782a:	4638      	mov	r0, r7
 800782c:	f7fc fce6 	bl	80041fc <_printf_i>
 8007830:	e7eb      	b.n	800780a <_svfiprintf_r+0x1c2>
 8007832:	bf00      	nop
 8007834:	08008854 	.word	0x08008854
 8007838:	0800885e 	.word	0x0800885e
 800783c:	08003cb5 	.word	0x08003cb5
 8007840:	08007591 	.word	0x08007591
 8007844:	0800885a 	.word	0x0800885a

08007848 <nan>:
 8007848:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007850 <nan+0x8>
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop
 8007850:	00000000 	.word	0x00000000
 8007854:	7ff80000 	.word	0x7ff80000

08007858 <_sbrk_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4d06      	ldr	r5, [pc, #24]	; (8007874 <_sbrk_r+0x1c>)
 800785c:	2300      	movs	r3, #0
 800785e:	4604      	mov	r4, r0
 8007860:	4608      	mov	r0, r1
 8007862:	602b      	str	r3, [r5, #0]
 8007864:	f7f9 ff34 	bl	80016d0 <_sbrk>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_sbrk_r+0x1a>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_sbrk_r+0x1a>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	200002f8 	.word	0x200002f8

08007878 <strncmp>:
 8007878:	b510      	push	{r4, lr}
 800787a:	b17a      	cbz	r2, 800789c <strncmp+0x24>
 800787c:	4603      	mov	r3, r0
 800787e:	3901      	subs	r1, #1
 8007880:	1884      	adds	r4, r0, r2
 8007882:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007886:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800788a:	4290      	cmp	r0, r2
 800788c:	d101      	bne.n	8007892 <strncmp+0x1a>
 800788e:	42a3      	cmp	r3, r4
 8007890:	d101      	bne.n	8007896 <strncmp+0x1e>
 8007892:	1a80      	subs	r0, r0, r2
 8007894:	bd10      	pop	{r4, pc}
 8007896:	2800      	cmp	r0, #0
 8007898:	d1f3      	bne.n	8007882 <strncmp+0xa>
 800789a:	e7fa      	b.n	8007892 <strncmp+0x1a>
 800789c:	4610      	mov	r0, r2
 800789e:	e7f9      	b.n	8007894 <strncmp+0x1c>

080078a0 <__ascii_wctomb>:
 80078a0:	b149      	cbz	r1, 80078b6 <__ascii_wctomb+0x16>
 80078a2:	2aff      	cmp	r2, #255	; 0xff
 80078a4:	bf85      	ittet	hi
 80078a6:	238a      	movhi	r3, #138	; 0x8a
 80078a8:	6003      	strhi	r3, [r0, #0]
 80078aa:	700a      	strbls	r2, [r1, #0]
 80078ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80078b0:	bf98      	it	ls
 80078b2:	2001      	movls	r0, #1
 80078b4:	4770      	bx	lr
 80078b6:	4608      	mov	r0, r1
 80078b8:	4770      	bx	lr
	...

080078bc <__assert_func>:
 80078bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078be:	4614      	mov	r4, r2
 80078c0:	461a      	mov	r2, r3
 80078c2:	4b09      	ldr	r3, [pc, #36]	; (80078e8 <__assert_func+0x2c>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4605      	mov	r5, r0
 80078c8:	68d8      	ldr	r0, [r3, #12]
 80078ca:	b14c      	cbz	r4, 80078e0 <__assert_func+0x24>
 80078cc:	4b07      	ldr	r3, [pc, #28]	; (80078ec <__assert_func+0x30>)
 80078ce:	9100      	str	r1, [sp, #0]
 80078d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078d4:	4906      	ldr	r1, [pc, #24]	; (80078f0 <__assert_func+0x34>)
 80078d6:	462b      	mov	r3, r5
 80078d8:	f000 f80e 	bl	80078f8 <fiprintf>
 80078dc:	f000 fa8c 	bl	8007df8 <abort>
 80078e0:	4b04      	ldr	r3, [pc, #16]	; (80078f4 <__assert_func+0x38>)
 80078e2:	461c      	mov	r4, r3
 80078e4:	e7f3      	b.n	80078ce <__assert_func+0x12>
 80078e6:	bf00      	nop
 80078e8:	20000010 	.word	0x20000010
 80078ec:	08008865 	.word	0x08008865
 80078f0:	08008872 	.word	0x08008872
 80078f4:	080088a0 	.word	0x080088a0

080078f8 <fiprintf>:
 80078f8:	b40e      	push	{r1, r2, r3}
 80078fa:	b503      	push	{r0, r1, lr}
 80078fc:	4601      	mov	r1, r0
 80078fe:	ab03      	add	r3, sp, #12
 8007900:	4805      	ldr	r0, [pc, #20]	; (8007918 <fiprintf+0x20>)
 8007902:	f853 2b04 	ldr.w	r2, [r3], #4
 8007906:	6800      	ldr	r0, [r0, #0]
 8007908:	9301      	str	r3, [sp, #4]
 800790a:	f000 f885 	bl	8007a18 <_vfiprintf_r>
 800790e:	b002      	add	sp, #8
 8007910:	f85d eb04 	ldr.w	lr, [sp], #4
 8007914:	b003      	add	sp, #12
 8007916:	4770      	bx	lr
 8007918:	20000010 	.word	0x20000010

0800791c <memmove>:
 800791c:	4288      	cmp	r0, r1
 800791e:	b510      	push	{r4, lr}
 8007920:	eb01 0402 	add.w	r4, r1, r2
 8007924:	d902      	bls.n	800792c <memmove+0x10>
 8007926:	4284      	cmp	r4, r0
 8007928:	4623      	mov	r3, r4
 800792a:	d807      	bhi.n	800793c <memmove+0x20>
 800792c:	1e43      	subs	r3, r0, #1
 800792e:	42a1      	cmp	r1, r4
 8007930:	d008      	beq.n	8007944 <memmove+0x28>
 8007932:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007936:	f803 2f01 	strb.w	r2, [r3, #1]!
 800793a:	e7f8      	b.n	800792e <memmove+0x12>
 800793c:	4402      	add	r2, r0
 800793e:	4601      	mov	r1, r0
 8007940:	428a      	cmp	r2, r1
 8007942:	d100      	bne.n	8007946 <memmove+0x2a>
 8007944:	bd10      	pop	{r4, pc}
 8007946:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800794a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800794e:	e7f7      	b.n	8007940 <memmove+0x24>

08007950 <__malloc_lock>:
 8007950:	4801      	ldr	r0, [pc, #4]	; (8007958 <__malloc_lock+0x8>)
 8007952:	f000 bc11 	b.w	8008178 <__retarget_lock_acquire_recursive>
 8007956:	bf00      	nop
 8007958:	200002fc 	.word	0x200002fc

0800795c <__malloc_unlock>:
 800795c:	4801      	ldr	r0, [pc, #4]	; (8007964 <__malloc_unlock+0x8>)
 800795e:	f000 bc0c 	b.w	800817a <__retarget_lock_release_recursive>
 8007962:	bf00      	nop
 8007964:	200002fc 	.word	0x200002fc

08007968 <_realloc_r>:
 8007968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800796c:	4680      	mov	r8, r0
 800796e:	4614      	mov	r4, r2
 8007970:	460e      	mov	r6, r1
 8007972:	b921      	cbnz	r1, 800797e <_realloc_r+0x16>
 8007974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007978:	4611      	mov	r1, r2
 800797a:	f7ff bd95 	b.w	80074a8 <_malloc_r>
 800797e:	b92a      	cbnz	r2, 800798c <_realloc_r+0x24>
 8007980:	f7ff fd26 	bl	80073d0 <_free_r>
 8007984:	4625      	mov	r5, r4
 8007986:	4628      	mov	r0, r5
 8007988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800798c:	f000 fc5c 	bl	8008248 <_malloc_usable_size_r>
 8007990:	4284      	cmp	r4, r0
 8007992:	4607      	mov	r7, r0
 8007994:	d802      	bhi.n	800799c <_realloc_r+0x34>
 8007996:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800799a:	d812      	bhi.n	80079c2 <_realloc_r+0x5a>
 800799c:	4621      	mov	r1, r4
 800799e:	4640      	mov	r0, r8
 80079a0:	f7ff fd82 	bl	80074a8 <_malloc_r>
 80079a4:	4605      	mov	r5, r0
 80079a6:	2800      	cmp	r0, #0
 80079a8:	d0ed      	beq.n	8007986 <_realloc_r+0x1e>
 80079aa:	42bc      	cmp	r4, r7
 80079ac:	4622      	mov	r2, r4
 80079ae:	4631      	mov	r1, r6
 80079b0:	bf28      	it	cs
 80079b2:	463a      	movcs	r2, r7
 80079b4:	f7fc f8c8 	bl	8003b48 <memcpy>
 80079b8:	4631      	mov	r1, r6
 80079ba:	4640      	mov	r0, r8
 80079bc:	f7ff fd08 	bl	80073d0 <_free_r>
 80079c0:	e7e1      	b.n	8007986 <_realloc_r+0x1e>
 80079c2:	4635      	mov	r5, r6
 80079c4:	e7df      	b.n	8007986 <_realloc_r+0x1e>

080079c6 <__sfputc_r>:
 80079c6:	6893      	ldr	r3, [r2, #8]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	b410      	push	{r4}
 80079ce:	6093      	str	r3, [r2, #8]
 80079d0:	da08      	bge.n	80079e4 <__sfputc_r+0x1e>
 80079d2:	6994      	ldr	r4, [r2, #24]
 80079d4:	42a3      	cmp	r3, r4
 80079d6:	db01      	blt.n	80079dc <__sfputc_r+0x16>
 80079d8:	290a      	cmp	r1, #10
 80079da:	d103      	bne.n	80079e4 <__sfputc_r+0x1e>
 80079dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079e0:	f000 b94a 	b.w	8007c78 <__swbuf_r>
 80079e4:	6813      	ldr	r3, [r2, #0]
 80079e6:	1c58      	adds	r0, r3, #1
 80079e8:	6010      	str	r0, [r2, #0]
 80079ea:	7019      	strb	r1, [r3, #0]
 80079ec:	4608      	mov	r0, r1
 80079ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <__sfputs_r>:
 80079f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f6:	4606      	mov	r6, r0
 80079f8:	460f      	mov	r7, r1
 80079fa:	4614      	mov	r4, r2
 80079fc:	18d5      	adds	r5, r2, r3
 80079fe:	42ac      	cmp	r4, r5
 8007a00:	d101      	bne.n	8007a06 <__sfputs_r+0x12>
 8007a02:	2000      	movs	r0, #0
 8007a04:	e007      	b.n	8007a16 <__sfputs_r+0x22>
 8007a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0a:	463a      	mov	r2, r7
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f7ff ffda 	bl	80079c6 <__sfputc_r>
 8007a12:	1c43      	adds	r3, r0, #1
 8007a14:	d1f3      	bne.n	80079fe <__sfputs_r+0xa>
 8007a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a18 <_vfiprintf_r>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	b09d      	sub	sp, #116	; 0x74
 8007a20:	4614      	mov	r4, r2
 8007a22:	4698      	mov	r8, r3
 8007a24:	4606      	mov	r6, r0
 8007a26:	b118      	cbz	r0, 8007a30 <_vfiprintf_r+0x18>
 8007a28:	6983      	ldr	r3, [r0, #24]
 8007a2a:	b90b      	cbnz	r3, 8007a30 <_vfiprintf_r+0x18>
 8007a2c:	f000 fb06 	bl	800803c <__sinit>
 8007a30:	4b89      	ldr	r3, [pc, #548]	; (8007c58 <_vfiprintf_r+0x240>)
 8007a32:	429d      	cmp	r5, r3
 8007a34:	d11b      	bne.n	8007a6e <_vfiprintf_r+0x56>
 8007a36:	6875      	ldr	r5, [r6, #4]
 8007a38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a3a:	07d9      	lsls	r1, r3, #31
 8007a3c:	d405      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a3e:	89ab      	ldrh	r3, [r5, #12]
 8007a40:	059a      	lsls	r2, r3, #22
 8007a42:	d402      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a46:	f000 fb97 	bl	8008178 <__retarget_lock_acquire_recursive>
 8007a4a:	89ab      	ldrh	r3, [r5, #12]
 8007a4c:	071b      	lsls	r3, r3, #28
 8007a4e:	d501      	bpl.n	8007a54 <_vfiprintf_r+0x3c>
 8007a50:	692b      	ldr	r3, [r5, #16]
 8007a52:	b9eb      	cbnz	r3, 8007a90 <_vfiprintf_r+0x78>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4630      	mov	r0, r6
 8007a58:	f000 f960 	bl	8007d1c <__swsetup_r>
 8007a5c:	b1c0      	cbz	r0, 8007a90 <_vfiprintf_r+0x78>
 8007a5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a60:	07dc      	lsls	r4, r3, #31
 8007a62:	d50e      	bpl.n	8007a82 <_vfiprintf_r+0x6a>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	b01d      	add	sp, #116	; 0x74
 8007a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6e:	4b7b      	ldr	r3, [pc, #492]	; (8007c5c <_vfiprintf_r+0x244>)
 8007a70:	429d      	cmp	r5, r3
 8007a72:	d101      	bne.n	8007a78 <_vfiprintf_r+0x60>
 8007a74:	68b5      	ldr	r5, [r6, #8]
 8007a76:	e7df      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a78:	4b79      	ldr	r3, [pc, #484]	; (8007c60 <_vfiprintf_r+0x248>)
 8007a7a:	429d      	cmp	r5, r3
 8007a7c:	bf08      	it	eq
 8007a7e:	68f5      	ldreq	r5, [r6, #12]
 8007a80:	e7da      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a82:	89ab      	ldrh	r3, [r5, #12]
 8007a84:	0598      	lsls	r0, r3, #22
 8007a86:	d4ed      	bmi.n	8007a64 <_vfiprintf_r+0x4c>
 8007a88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a8a:	f000 fb76 	bl	800817a <__retarget_lock_release_recursive>
 8007a8e:	e7e9      	b.n	8007a64 <_vfiprintf_r+0x4c>
 8007a90:	2300      	movs	r3, #0
 8007a92:	9309      	str	r3, [sp, #36]	; 0x24
 8007a94:	2320      	movs	r3, #32
 8007a96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a9e:	2330      	movs	r3, #48	; 0x30
 8007aa0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c64 <_vfiprintf_r+0x24c>
 8007aa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aa8:	f04f 0901 	mov.w	r9, #1
 8007aac:	4623      	mov	r3, r4
 8007aae:	469a      	mov	sl, r3
 8007ab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ab4:	b10a      	cbz	r2, 8007aba <_vfiprintf_r+0xa2>
 8007ab6:	2a25      	cmp	r2, #37	; 0x25
 8007ab8:	d1f9      	bne.n	8007aae <_vfiprintf_r+0x96>
 8007aba:	ebba 0b04 	subs.w	fp, sl, r4
 8007abe:	d00b      	beq.n	8007ad8 <_vfiprintf_r+0xc0>
 8007ac0:	465b      	mov	r3, fp
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	4630      	mov	r0, r6
 8007ac8:	f7ff ff94 	bl	80079f4 <__sfputs_r>
 8007acc:	3001      	adds	r0, #1
 8007ace:	f000 80aa 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ad4:	445a      	add	r2, fp
 8007ad6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 80a2 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aec:	f10a 0a01 	add.w	sl, sl, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007af8:	931a      	str	r3, [sp, #104]	; 0x68
 8007afa:	4654      	mov	r4, sl
 8007afc:	2205      	movs	r2, #5
 8007afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b02:	4858      	ldr	r0, [pc, #352]	; (8007c64 <_vfiprintf_r+0x24c>)
 8007b04:	f7f8 fb6c 	bl	80001e0 <memchr>
 8007b08:	9a04      	ldr	r2, [sp, #16]
 8007b0a:	b9d8      	cbnz	r0, 8007b44 <_vfiprintf_r+0x12c>
 8007b0c:	06d1      	lsls	r1, r2, #27
 8007b0e:	bf44      	itt	mi
 8007b10:	2320      	movmi	r3, #32
 8007b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b16:	0713      	lsls	r3, r2, #28
 8007b18:	bf44      	itt	mi
 8007b1a:	232b      	movmi	r3, #43	; 0x2b
 8007b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b20:	f89a 3000 	ldrb.w	r3, [sl]
 8007b24:	2b2a      	cmp	r3, #42	; 0x2a
 8007b26:	d015      	beq.n	8007b54 <_vfiprintf_r+0x13c>
 8007b28:	9a07      	ldr	r2, [sp, #28]
 8007b2a:	4654      	mov	r4, sl
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	f04f 0c0a 	mov.w	ip, #10
 8007b32:	4621      	mov	r1, r4
 8007b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b38:	3b30      	subs	r3, #48	; 0x30
 8007b3a:	2b09      	cmp	r3, #9
 8007b3c:	d94e      	bls.n	8007bdc <_vfiprintf_r+0x1c4>
 8007b3e:	b1b0      	cbz	r0, 8007b6e <_vfiprintf_r+0x156>
 8007b40:	9207      	str	r2, [sp, #28]
 8007b42:	e014      	b.n	8007b6e <_vfiprintf_r+0x156>
 8007b44:	eba0 0308 	sub.w	r3, r0, r8
 8007b48:	fa09 f303 	lsl.w	r3, r9, r3
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	9304      	str	r3, [sp, #16]
 8007b50:	46a2      	mov	sl, r4
 8007b52:	e7d2      	b.n	8007afa <_vfiprintf_r+0xe2>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	1d19      	adds	r1, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	9103      	str	r1, [sp, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfbb      	ittet	lt
 8007b60:	425b      	neglt	r3, r3
 8007b62:	f042 0202 	orrlt.w	r2, r2, #2
 8007b66:	9307      	strge	r3, [sp, #28]
 8007b68:	9307      	strlt	r3, [sp, #28]
 8007b6a:	bfb8      	it	lt
 8007b6c:	9204      	strlt	r2, [sp, #16]
 8007b6e:	7823      	ldrb	r3, [r4, #0]
 8007b70:	2b2e      	cmp	r3, #46	; 0x2e
 8007b72:	d10c      	bne.n	8007b8e <_vfiprintf_r+0x176>
 8007b74:	7863      	ldrb	r3, [r4, #1]
 8007b76:	2b2a      	cmp	r3, #42	; 0x2a
 8007b78:	d135      	bne.n	8007be6 <_vfiprintf_r+0x1ce>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	1d1a      	adds	r2, r3, #4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	9203      	str	r2, [sp, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfb8      	it	lt
 8007b86:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b8a:	3402      	adds	r4, #2
 8007b8c:	9305      	str	r3, [sp, #20]
 8007b8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c74 <_vfiprintf_r+0x25c>
 8007b92:	7821      	ldrb	r1, [r4, #0]
 8007b94:	2203      	movs	r2, #3
 8007b96:	4650      	mov	r0, sl
 8007b98:	f7f8 fb22 	bl	80001e0 <memchr>
 8007b9c:	b140      	cbz	r0, 8007bb0 <_vfiprintf_r+0x198>
 8007b9e:	2340      	movs	r3, #64	; 0x40
 8007ba0:	eba0 000a 	sub.w	r0, r0, sl
 8007ba4:	fa03 f000 	lsl.w	r0, r3, r0
 8007ba8:	9b04      	ldr	r3, [sp, #16]
 8007baa:	4303      	orrs	r3, r0
 8007bac:	3401      	adds	r4, #1
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bb4:	482c      	ldr	r0, [pc, #176]	; (8007c68 <_vfiprintf_r+0x250>)
 8007bb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bba:	2206      	movs	r2, #6
 8007bbc:	f7f8 fb10 	bl	80001e0 <memchr>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d03f      	beq.n	8007c44 <_vfiprintf_r+0x22c>
 8007bc4:	4b29      	ldr	r3, [pc, #164]	; (8007c6c <_vfiprintf_r+0x254>)
 8007bc6:	bb1b      	cbnz	r3, 8007c10 <_vfiprintf_r+0x1f8>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	3307      	adds	r3, #7
 8007bcc:	f023 0307 	bic.w	r3, r3, #7
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	9303      	str	r3, [sp, #12]
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	443b      	add	r3, r7
 8007bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bda:	e767      	b.n	8007aac <_vfiprintf_r+0x94>
 8007bdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007be0:	460c      	mov	r4, r1
 8007be2:	2001      	movs	r0, #1
 8007be4:	e7a5      	b.n	8007b32 <_vfiprintf_r+0x11a>
 8007be6:	2300      	movs	r3, #0
 8007be8:	3401      	adds	r4, #1
 8007bea:	9305      	str	r3, [sp, #20]
 8007bec:	4619      	mov	r1, r3
 8007bee:	f04f 0c0a 	mov.w	ip, #10
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bf8:	3a30      	subs	r2, #48	; 0x30
 8007bfa:	2a09      	cmp	r2, #9
 8007bfc:	d903      	bls.n	8007c06 <_vfiprintf_r+0x1ee>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0c5      	beq.n	8007b8e <_vfiprintf_r+0x176>
 8007c02:	9105      	str	r1, [sp, #20]
 8007c04:	e7c3      	b.n	8007b8e <_vfiprintf_r+0x176>
 8007c06:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e7f0      	b.n	8007bf2 <_vfiprintf_r+0x1da>
 8007c10:	ab03      	add	r3, sp, #12
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	462a      	mov	r2, r5
 8007c16:	4b16      	ldr	r3, [pc, #88]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c18:	a904      	add	r1, sp, #16
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7fc f84a 	bl	8003cb4 <_printf_float>
 8007c20:	4607      	mov	r7, r0
 8007c22:	1c78      	adds	r0, r7, #1
 8007c24:	d1d6      	bne.n	8007bd4 <_vfiprintf_r+0x1bc>
 8007c26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c28:	07d9      	lsls	r1, r3, #31
 8007c2a:	d405      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c2c:	89ab      	ldrh	r3, [r5, #12]
 8007c2e:	059a      	lsls	r2, r3, #22
 8007c30:	d402      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c34:	f000 faa1 	bl	800817a <__retarget_lock_release_recursive>
 8007c38:	89ab      	ldrh	r3, [r5, #12]
 8007c3a:	065b      	lsls	r3, r3, #25
 8007c3c:	f53f af12 	bmi.w	8007a64 <_vfiprintf_r+0x4c>
 8007c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c42:	e711      	b.n	8007a68 <_vfiprintf_r+0x50>
 8007c44:	ab03      	add	r3, sp, #12
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	462a      	mov	r2, r5
 8007c4a:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c4c:	a904      	add	r1, sp, #16
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7fc fad4 	bl	80041fc <_printf_i>
 8007c54:	e7e4      	b.n	8007c20 <_vfiprintf_r+0x208>
 8007c56:	bf00      	nop
 8007c58:	080088c4 	.word	0x080088c4
 8007c5c:	080088e4 	.word	0x080088e4
 8007c60:	080088a4 	.word	0x080088a4
 8007c64:	08008854 	.word	0x08008854
 8007c68:	0800885e 	.word	0x0800885e
 8007c6c:	08003cb5 	.word	0x08003cb5
 8007c70:	080079f5 	.word	0x080079f5
 8007c74:	0800885a 	.word	0x0800885a

08007c78 <__swbuf_r>:
 8007c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7a:	460e      	mov	r6, r1
 8007c7c:	4614      	mov	r4, r2
 8007c7e:	4605      	mov	r5, r0
 8007c80:	b118      	cbz	r0, 8007c8a <__swbuf_r+0x12>
 8007c82:	6983      	ldr	r3, [r0, #24]
 8007c84:	b90b      	cbnz	r3, 8007c8a <__swbuf_r+0x12>
 8007c86:	f000 f9d9 	bl	800803c <__sinit>
 8007c8a:	4b21      	ldr	r3, [pc, #132]	; (8007d10 <__swbuf_r+0x98>)
 8007c8c:	429c      	cmp	r4, r3
 8007c8e:	d12b      	bne.n	8007ce8 <__swbuf_r+0x70>
 8007c90:	686c      	ldr	r4, [r5, #4]
 8007c92:	69a3      	ldr	r3, [r4, #24]
 8007c94:	60a3      	str	r3, [r4, #8]
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	071a      	lsls	r2, r3, #28
 8007c9a:	d52f      	bpl.n	8007cfc <__swbuf_r+0x84>
 8007c9c:	6923      	ldr	r3, [r4, #16]
 8007c9e:	b36b      	cbz	r3, 8007cfc <__swbuf_r+0x84>
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	6820      	ldr	r0, [r4, #0]
 8007ca4:	1ac0      	subs	r0, r0, r3
 8007ca6:	6963      	ldr	r3, [r4, #20]
 8007ca8:	b2f6      	uxtb	r6, r6
 8007caa:	4283      	cmp	r3, r0
 8007cac:	4637      	mov	r7, r6
 8007cae:	dc04      	bgt.n	8007cba <__swbuf_r+0x42>
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f000 f92e 	bl	8007f14 <_fflush_r>
 8007cb8:	bb30      	cbnz	r0, 8007d08 <__swbuf_r+0x90>
 8007cba:	68a3      	ldr	r3, [r4, #8]
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	60a3      	str	r3, [r4, #8]
 8007cc0:	6823      	ldr	r3, [r4, #0]
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	6022      	str	r2, [r4, #0]
 8007cc6:	701e      	strb	r6, [r3, #0]
 8007cc8:	6963      	ldr	r3, [r4, #20]
 8007cca:	3001      	adds	r0, #1
 8007ccc:	4283      	cmp	r3, r0
 8007cce:	d004      	beq.n	8007cda <__swbuf_r+0x62>
 8007cd0:	89a3      	ldrh	r3, [r4, #12]
 8007cd2:	07db      	lsls	r3, r3, #31
 8007cd4:	d506      	bpl.n	8007ce4 <__swbuf_r+0x6c>
 8007cd6:	2e0a      	cmp	r6, #10
 8007cd8:	d104      	bne.n	8007ce4 <__swbuf_r+0x6c>
 8007cda:	4621      	mov	r1, r4
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 f919 	bl	8007f14 <_fflush_r>
 8007ce2:	b988      	cbnz	r0, 8007d08 <__swbuf_r+0x90>
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce8:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <__swbuf_r+0x9c>)
 8007cea:	429c      	cmp	r4, r3
 8007cec:	d101      	bne.n	8007cf2 <__swbuf_r+0x7a>
 8007cee:	68ac      	ldr	r4, [r5, #8]
 8007cf0:	e7cf      	b.n	8007c92 <__swbuf_r+0x1a>
 8007cf2:	4b09      	ldr	r3, [pc, #36]	; (8007d18 <__swbuf_r+0xa0>)
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	bf08      	it	eq
 8007cf8:	68ec      	ldreq	r4, [r5, #12]
 8007cfa:	e7ca      	b.n	8007c92 <__swbuf_r+0x1a>
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 f80c 	bl	8007d1c <__swsetup_r>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d0cb      	beq.n	8007ca0 <__swbuf_r+0x28>
 8007d08:	f04f 37ff 	mov.w	r7, #4294967295
 8007d0c:	e7ea      	b.n	8007ce4 <__swbuf_r+0x6c>
 8007d0e:	bf00      	nop
 8007d10:	080088c4 	.word	0x080088c4
 8007d14:	080088e4 	.word	0x080088e4
 8007d18:	080088a4 	.word	0x080088a4

08007d1c <__swsetup_r>:
 8007d1c:	4b32      	ldr	r3, [pc, #200]	; (8007de8 <__swsetup_r+0xcc>)
 8007d1e:	b570      	push	{r4, r5, r6, lr}
 8007d20:	681d      	ldr	r5, [r3, #0]
 8007d22:	4606      	mov	r6, r0
 8007d24:	460c      	mov	r4, r1
 8007d26:	b125      	cbz	r5, 8007d32 <__swsetup_r+0x16>
 8007d28:	69ab      	ldr	r3, [r5, #24]
 8007d2a:	b913      	cbnz	r3, 8007d32 <__swsetup_r+0x16>
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	f000 f985 	bl	800803c <__sinit>
 8007d32:	4b2e      	ldr	r3, [pc, #184]	; (8007dec <__swsetup_r+0xd0>)
 8007d34:	429c      	cmp	r4, r3
 8007d36:	d10f      	bne.n	8007d58 <__swsetup_r+0x3c>
 8007d38:	686c      	ldr	r4, [r5, #4]
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d40:	0719      	lsls	r1, r3, #28
 8007d42:	d42c      	bmi.n	8007d9e <__swsetup_r+0x82>
 8007d44:	06dd      	lsls	r5, r3, #27
 8007d46:	d411      	bmi.n	8007d6c <__swsetup_r+0x50>
 8007d48:	2309      	movs	r3, #9
 8007d4a:	6033      	str	r3, [r6, #0]
 8007d4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d50:	81a3      	strh	r3, [r4, #12]
 8007d52:	f04f 30ff 	mov.w	r0, #4294967295
 8007d56:	e03e      	b.n	8007dd6 <__swsetup_r+0xba>
 8007d58:	4b25      	ldr	r3, [pc, #148]	; (8007df0 <__swsetup_r+0xd4>)
 8007d5a:	429c      	cmp	r4, r3
 8007d5c:	d101      	bne.n	8007d62 <__swsetup_r+0x46>
 8007d5e:	68ac      	ldr	r4, [r5, #8]
 8007d60:	e7eb      	b.n	8007d3a <__swsetup_r+0x1e>
 8007d62:	4b24      	ldr	r3, [pc, #144]	; (8007df4 <__swsetup_r+0xd8>)
 8007d64:	429c      	cmp	r4, r3
 8007d66:	bf08      	it	eq
 8007d68:	68ec      	ldreq	r4, [r5, #12]
 8007d6a:	e7e6      	b.n	8007d3a <__swsetup_r+0x1e>
 8007d6c:	0758      	lsls	r0, r3, #29
 8007d6e:	d512      	bpl.n	8007d96 <__swsetup_r+0x7a>
 8007d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d72:	b141      	cbz	r1, 8007d86 <__swsetup_r+0x6a>
 8007d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d78:	4299      	cmp	r1, r3
 8007d7a:	d002      	beq.n	8007d82 <__swsetup_r+0x66>
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	f7ff fb27 	bl	80073d0 <_free_r>
 8007d82:	2300      	movs	r3, #0
 8007d84:	6363      	str	r3, [r4, #52]	; 0x34
 8007d86:	89a3      	ldrh	r3, [r4, #12]
 8007d88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d8c:	81a3      	strh	r3, [r4, #12]
 8007d8e:	2300      	movs	r3, #0
 8007d90:	6063      	str	r3, [r4, #4]
 8007d92:	6923      	ldr	r3, [r4, #16]
 8007d94:	6023      	str	r3, [r4, #0]
 8007d96:	89a3      	ldrh	r3, [r4, #12]
 8007d98:	f043 0308 	orr.w	r3, r3, #8
 8007d9c:	81a3      	strh	r3, [r4, #12]
 8007d9e:	6923      	ldr	r3, [r4, #16]
 8007da0:	b94b      	cbnz	r3, 8007db6 <__swsetup_r+0x9a>
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dac:	d003      	beq.n	8007db6 <__swsetup_r+0x9a>
 8007dae:	4621      	mov	r1, r4
 8007db0:	4630      	mov	r0, r6
 8007db2:	f000 fa09 	bl	80081c8 <__smakebuf_r>
 8007db6:	89a0      	ldrh	r0, [r4, #12]
 8007db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dbc:	f010 0301 	ands.w	r3, r0, #1
 8007dc0:	d00a      	beq.n	8007dd8 <__swsetup_r+0xbc>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60a3      	str	r3, [r4, #8]
 8007dc6:	6963      	ldr	r3, [r4, #20]
 8007dc8:	425b      	negs	r3, r3
 8007dca:	61a3      	str	r3, [r4, #24]
 8007dcc:	6923      	ldr	r3, [r4, #16]
 8007dce:	b943      	cbnz	r3, 8007de2 <__swsetup_r+0xc6>
 8007dd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007dd4:	d1ba      	bne.n	8007d4c <__swsetup_r+0x30>
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
 8007dd8:	0781      	lsls	r1, r0, #30
 8007dda:	bf58      	it	pl
 8007ddc:	6963      	ldrpl	r3, [r4, #20]
 8007dde:	60a3      	str	r3, [r4, #8]
 8007de0:	e7f4      	b.n	8007dcc <__swsetup_r+0xb0>
 8007de2:	2000      	movs	r0, #0
 8007de4:	e7f7      	b.n	8007dd6 <__swsetup_r+0xba>
 8007de6:	bf00      	nop
 8007de8:	20000010 	.word	0x20000010
 8007dec:	080088c4 	.word	0x080088c4
 8007df0:	080088e4 	.word	0x080088e4
 8007df4:	080088a4 	.word	0x080088a4

08007df8 <abort>:
 8007df8:	b508      	push	{r3, lr}
 8007dfa:	2006      	movs	r0, #6
 8007dfc:	f000 fa54 	bl	80082a8 <raise>
 8007e00:	2001      	movs	r0, #1
 8007e02:	f7f9 fbed 	bl	80015e0 <_exit>
	...

08007e08 <__sflush_r>:
 8007e08:	898a      	ldrh	r2, [r1, #12]
 8007e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e0e:	4605      	mov	r5, r0
 8007e10:	0710      	lsls	r0, r2, #28
 8007e12:	460c      	mov	r4, r1
 8007e14:	d458      	bmi.n	8007ec8 <__sflush_r+0xc0>
 8007e16:	684b      	ldr	r3, [r1, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	dc05      	bgt.n	8007e28 <__sflush_r+0x20>
 8007e1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	dc02      	bgt.n	8007e28 <__sflush_r+0x20>
 8007e22:	2000      	movs	r0, #0
 8007e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e2a:	2e00      	cmp	r6, #0
 8007e2c:	d0f9      	beq.n	8007e22 <__sflush_r+0x1a>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e34:	682f      	ldr	r7, [r5, #0]
 8007e36:	602b      	str	r3, [r5, #0]
 8007e38:	d032      	beq.n	8007ea0 <__sflush_r+0x98>
 8007e3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e3c:	89a3      	ldrh	r3, [r4, #12]
 8007e3e:	075a      	lsls	r2, r3, #29
 8007e40:	d505      	bpl.n	8007e4e <__sflush_r+0x46>
 8007e42:	6863      	ldr	r3, [r4, #4]
 8007e44:	1ac0      	subs	r0, r0, r3
 8007e46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e48:	b10b      	cbz	r3, 8007e4e <__sflush_r+0x46>
 8007e4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e4c:	1ac0      	subs	r0, r0, r3
 8007e4e:	2300      	movs	r3, #0
 8007e50:	4602      	mov	r2, r0
 8007e52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e54:	6a21      	ldr	r1, [r4, #32]
 8007e56:	4628      	mov	r0, r5
 8007e58:	47b0      	blx	r6
 8007e5a:	1c43      	adds	r3, r0, #1
 8007e5c:	89a3      	ldrh	r3, [r4, #12]
 8007e5e:	d106      	bne.n	8007e6e <__sflush_r+0x66>
 8007e60:	6829      	ldr	r1, [r5, #0]
 8007e62:	291d      	cmp	r1, #29
 8007e64:	d82c      	bhi.n	8007ec0 <__sflush_r+0xb8>
 8007e66:	4a2a      	ldr	r2, [pc, #168]	; (8007f10 <__sflush_r+0x108>)
 8007e68:	40ca      	lsrs	r2, r1
 8007e6a:	07d6      	lsls	r6, r2, #31
 8007e6c:	d528      	bpl.n	8007ec0 <__sflush_r+0xb8>
 8007e6e:	2200      	movs	r2, #0
 8007e70:	6062      	str	r2, [r4, #4]
 8007e72:	04d9      	lsls	r1, r3, #19
 8007e74:	6922      	ldr	r2, [r4, #16]
 8007e76:	6022      	str	r2, [r4, #0]
 8007e78:	d504      	bpl.n	8007e84 <__sflush_r+0x7c>
 8007e7a:	1c42      	adds	r2, r0, #1
 8007e7c:	d101      	bne.n	8007e82 <__sflush_r+0x7a>
 8007e7e:	682b      	ldr	r3, [r5, #0]
 8007e80:	b903      	cbnz	r3, 8007e84 <__sflush_r+0x7c>
 8007e82:	6560      	str	r0, [r4, #84]	; 0x54
 8007e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e86:	602f      	str	r7, [r5, #0]
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	d0ca      	beq.n	8007e22 <__sflush_r+0x1a>
 8007e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e90:	4299      	cmp	r1, r3
 8007e92:	d002      	beq.n	8007e9a <__sflush_r+0x92>
 8007e94:	4628      	mov	r0, r5
 8007e96:	f7ff fa9b 	bl	80073d0 <_free_r>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e9e:	e7c1      	b.n	8007e24 <__sflush_r+0x1c>
 8007ea0:	6a21      	ldr	r1, [r4, #32]
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	47b0      	blx	r6
 8007ea8:	1c41      	adds	r1, r0, #1
 8007eaa:	d1c7      	bne.n	8007e3c <__sflush_r+0x34>
 8007eac:	682b      	ldr	r3, [r5, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0c4      	beq.n	8007e3c <__sflush_r+0x34>
 8007eb2:	2b1d      	cmp	r3, #29
 8007eb4:	d001      	beq.n	8007eba <__sflush_r+0xb2>
 8007eb6:	2b16      	cmp	r3, #22
 8007eb8:	d101      	bne.n	8007ebe <__sflush_r+0xb6>
 8007eba:	602f      	str	r7, [r5, #0]
 8007ebc:	e7b1      	b.n	8007e22 <__sflush_r+0x1a>
 8007ebe:	89a3      	ldrh	r3, [r4, #12]
 8007ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ec4:	81a3      	strh	r3, [r4, #12]
 8007ec6:	e7ad      	b.n	8007e24 <__sflush_r+0x1c>
 8007ec8:	690f      	ldr	r7, [r1, #16]
 8007eca:	2f00      	cmp	r7, #0
 8007ecc:	d0a9      	beq.n	8007e22 <__sflush_r+0x1a>
 8007ece:	0793      	lsls	r3, r2, #30
 8007ed0:	680e      	ldr	r6, [r1, #0]
 8007ed2:	bf08      	it	eq
 8007ed4:	694b      	ldreq	r3, [r1, #20]
 8007ed6:	600f      	str	r7, [r1, #0]
 8007ed8:	bf18      	it	ne
 8007eda:	2300      	movne	r3, #0
 8007edc:	eba6 0807 	sub.w	r8, r6, r7
 8007ee0:	608b      	str	r3, [r1, #8]
 8007ee2:	f1b8 0f00 	cmp.w	r8, #0
 8007ee6:	dd9c      	ble.n	8007e22 <__sflush_r+0x1a>
 8007ee8:	6a21      	ldr	r1, [r4, #32]
 8007eea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007eec:	4643      	mov	r3, r8
 8007eee:	463a      	mov	r2, r7
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	47b0      	blx	r6
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	dc06      	bgt.n	8007f06 <__sflush_r+0xfe>
 8007ef8:	89a3      	ldrh	r3, [r4, #12]
 8007efa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007efe:	81a3      	strh	r3, [r4, #12]
 8007f00:	f04f 30ff 	mov.w	r0, #4294967295
 8007f04:	e78e      	b.n	8007e24 <__sflush_r+0x1c>
 8007f06:	4407      	add	r7, r0
 8007f08:	eba8 0800 	sub.w	r8, r8, r0
 8007f0c:	e7e9      	b.n	8007ee2 <__sflush_r+0xda>
 8007f0e:	bf00      	nop
 8007f10:	20400001 	.word	0x20400001

08007f14 <_fflush_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	690b      	ldr	r3, [r1, #16]
 8007f18:	4605      	mov	r5, r0
 8007f1a:	460c      	mov	r4, r1
 8007f1c:	b913      	cbnz	r3, 8007f24 <_fflush_r+0x10>
 8007f1e:	2500      	movs	r5, #0
 8007f20:	4628      	mov	r0, r5
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	b118      	cbz	r0, 8007f2e <_fflush_r+0x1a>
 8007f26:	6983      	ldr	r3, [r0, #24]
 8007f28:	b90b      	cbnz	r3, 8007f2e <_fflush_r+0x1a>
 8007f2a:	f000 f887 	bl	800803c <__sinit>
 8007f2e:	4b14      	ldr	r3, [pc, #80]	; (8007f80 <_fflush_r+0x6c>)
 8007f30:	429c      	cmp	r4, r3
 8007f32:	d11b      	bne.n	8007f6c <_fflush_r+0x58>
 8007f34:	686c      	ldr	r4, [r5, #4]
 8007f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d0ef      	beq.n	8007f1e <_fflush_r+0xa>
 8007f3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f40:	07d0      	lsls	r0, r2, #31
 8007f42:	d404      	bmi.n	8007f4e <_fflush_r+0x3a>
 8007f44:	0599      	lsls	r1, r3, #22
 8007f46:	d402      	bmi.n	8007f4e <_fflush_r+0x3a>
 8007f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f4a:	f000 f915 	bl	8008178 <__retarget_lock_acquire_recursive>
 8007f4e:	4628      	mov	r0, r5
 8007f50:	4621      	mov	r1, r4
 8007f52:	f7ff ff59 	bl	8007e08 <__sflush_r>
 8007f56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f58:	07da      	lsls	r2, r3, #31
 8007f5a:	4605      	mov	r5, r0
 8007f5c:	d4e0      	bmi.n	8007f20 <_fflush_r+0xc>
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	059b      	lsls	r3, r3, #22
 8007f62:	d4dd      	bmi.n	8007f20 <_fflush_r+0xc>
 8007f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f66:	f000 f908 	bl	800817a <__retarget_lock_release_recursive>
 8007f6a:	e7d9      	b.n	8007f20 <_fflush_r+0xc>
 8007f6c:	4b05      	ldr	r3, [pc, #20]	; (8007f84 <_fflush_r+0x70>)
 8007f6e:	429c      	cmp	r4, r3
 8007f70:	d101      	bne.n	8007f76 <_fflush_r+0x62>
 8007f72:	68ac      	ldr	r4, [r5, #8]
 8007f74:	e7df      	b.n	8007f36 <_fflush_r+0x22>
 8007f76:	4b04      	ldr	r3, [pc, #16]	; (8007f88 <_fflush_r+0x74>)
 8007f78:	429c      	cmp	r4, r3
 8007f7a:	bf08      	it	eq
 8007f7c:	68ec      	ldreq	r4, [r5, #12]
 8007f7e:	e7da      	b.n	8007f36 <_fflush_r+0x22>
 8007f80:	080088c4 	.word	0x080088c4
 8007f84:	080088e4 	.word	0x080088e4
 8007f88:	080088a4 	.word	0x080088a4

08007f8c <std>:
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	b510      	push	{r4, lr}
 8007f90:	4604      	mov	r4, r0
 8007f92:	e9c0 3300 	strd	r3, r3, [r0]
 8007f96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f9a:	6083      	str	r3, [r0, #8]
 8007f9c:	8181      	strh	r1, [r0, #12]
 8007f9e:	6643      	str	r3, [r0, #100]	; 0x64
 8007fa0:	81c2      	strh	r2, [r0, #14]
 8007fa2:	6183      	str	r3, [r0, #24]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	2208      	movs	r2, #8
 8007fa8:	305c      	adds	r0, #92	; 0x5c
 8007faa:	f7fb fddb 	bl	8003b64 <memset>
 8007fae:	4b05      	ldr	r3, [pc, #20]	; (8007fc4 <std+0x38>)
 8007fb0:	6263      	str	r3, [r4, #36]	; 0x24
 8007fb2:	4b05      	ldr	r3, [pc, #20]	; (8007fc8 <std+0x3c>)
 8007fb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fb6:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <std+0x40>)
 8007fb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <std+0x44>)
 8007fbc:	6224      	str	r4, [r4, #32]
 8007fbe:	6323      	str	r3, [r4, #48]	; 0x30
 8007fc0:	bd10      	pop	{r4, pc}
 8007fc2:	bf00      	nop
 8007fc4:	080082e1 	.word	0x080082e1
 8007fc8:	08008303 	.word	0x08008303
 8007fcc:	0800833b 	.word	0x0800833b
 8007fd0:	0800835f 	.word	0x0800835f

08007fd4 <_cleanup_r>:
 8007fd4:	4901      	ldr	r1, [pc, #4]	; (8007fdc <_cleanup_r+0x8>)
 8007fd6:	f000 b8af 	b.w	8008138 <_fwalk_reent>
 8007fda:	bf00      	nop
 8007fdc:	08007f15 	.word	0x08007f15

08007fe0 <__sfmoreglue>:
 8007fe0:	b570      	push	{r4, r5, r6, lr}
 8007fe2:	2268      	movs	r2, #104	; 0x68
 8007fe4:	1e4d      	subs	r5, r1, #1
 8007fe6:	4355      	muls	r5, r2
 8007fe8:	460e      	mov	r6, r1
 8007fea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007fee:	f7ff fa5b 	bl	80074a8 <_malloc_r>
 8007ff2:	4604      	mov	r4, r0
 8007ff4:	b140      	cbz	r0, 8008008 <__sfmoreglue+0x28>
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	e9c0 1600 	strd	r1, r6, [r0]
 8007ffc:	300c      	adds	r0, #12
 8007ffe:	60a0      	str	r0, [r4, #8]
 8008000:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008004:	f7fb fdae 	bl	8003b64 <memset>
 8008008:	4620      	mov	r0, r4
 800800a:	bd70      	pop	{r4, r5, r6, pc}

0800800c <__sfp_lock_acquire>:
 800800c:	4801      	ldr	r0, [pc, #4]	; (8008014 <__sfp_lock_acquire+0x8>)
 800800e:	f000 b8b3 	b.w	8008178 <__retarget_lock_acquire_recursive>
 8008012:	bf00      	nop
 8008014:	200002fd 	.word	0x200002fd

08008018 <__sfp_lock_release>:
 8008018:	4801      	ldr	r0, [pc, #4]	; (8008020 <__sfp_lock_release+0x8>)
 800801a:	f000 b8ae 	b.w	800817a <__retarget_lock_release_recursive>
 800801e:	bf00      	nop
 8008020:	200002fd 	.word	0x200002fd

08008024 <__sinit_lock_acquire>:
 8008024:	4801      	ldr	r0, [pc, #4]	; (800802c <__sinit_lock_acquire+0x8>)
 8008026:	f000 b8a7 	b.w	8008178 <__retarget_lock_acquire_recursive>
 800802a:	bf00      	nop
 800802c:	200002fe 	.word	0x200002fe

08008030 <__sinit_lock_release>:
 8008030:	4801      	ldr	r0, [pc, #4]	; (8008038 <__sinit_lock_release+0x8>)
 8008032:	f000 b8a2 	b.w	800817a <__retarget_lock_release_recursive>
 8008036:	bf00      	nop
 8008038:	200002fe 	.word	0x200002fe

0800803c <__sinit>:
 800803c:	b510      	push	{r4, lr}
 800803e:	4604      	mov	r4, r0
 8008040:	f7ff fff0 	bl	8008024 <__sinit_lock_acquire>
 8008044:	69a3      	ldr	r3, [r4, #24]
 8008046:	b11b      	cbz	r3, 8008050 <__sinit+0x14>
 8008048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800804c:	f7ff bff0 	b.w	8008030 <__sinit_lock_release>
 8008050:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008054:	6523      	str	r3, [r4, #80]	; 0x50
 8008056:	4b13      	ldr	r3, [pc, #76]	; (80080a4 <__sinit+0x68>)
 8008058:	4a13      	ldr	r2, [pc, #76]	; (80080a8 <__sinit+0x6c>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	62a2      	str	r2, [r4, #40]	; 0x28
 800805e:	42a3      	cmp	r3, r4
 8008060:	bf04      	itt	eq
 8008062:	2301      	moveq	r3, #1
 8008064:	61a3      	streq	r3, [r4, #24]
 8008066:	4620      	mov	r0, r4
 8008068:	f000 f820 	bl	80080ac <__sfp>
 800806c:	6060      	str	r0, [r4, #4]
 800806e:	4620      	mov	r0, r4
 8008070:	f000 f81c 	bl	80080ac <__sfp>
 8008074:	60a0      	str	r0, [r4, #8]
 8008076:	4620      	mov	r0, r4
 8008078:	f000 f818 	bl	80080ac <__sfp>
 800807c:	2200      	movs	r2, #0
 800807e:	60e0      	str	r0, [r4, #12]
 8008080:	2104      	movs	r1, #4
 8008082:	6860      	ldr	r0, [r4, #4]
 8008084:	f7ff ff82 	bl	8007f8c <std>
 8008088:	68a0      	ldr	r0, [r4, #8]
 800808a:	2201      	movs	r2, #1
 800808c:	2109      	movs	r1, #9
 800808e:	f7ff ff7d 	bl	8007f8c <std>
 8008092:	68e0      	ldr	r0, [r4, #12]
 8008094:	2202      	movs	r2, #2
 8008096:	2112      	movs	r1, #18
 8008098:	f7ff ff78 	bl	8007f8c <std>
 800809c:	2301      	movs	r3, #1
 800809e:	61a3      	str	r3, [r4, #24]
 80080a0:	e7d2      	b.n	8008048 <__sinit+0xc>
 80080a2:	bf00      	nop
 80080a4:	08008460 	.word	0x08008460
 80080a8:	08007fd5 	.word	0x08007fd5

080080ac <__sfp>:
 80080ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ae:	4607      	mov	r7, r0
 80080b0:	f7ff ffac 	bl	800800c <__sfp_lock_acquire>
 80080b4:	4b1e      	ldr	r3, [pc, #120]	; (8008130 <__sfp+0x84>)
 80080b6:	681e      	ldr	r6, [r3, #0]
 80080b8:	69b3      	ldr	r3, [r6, #24]
 80080ba:	b913      	cbnz	r3, 80080c2 <__sfp+0x16>
 80080bc:	4630      	mov	r0, r6
 80080be:	f7ff ffbd 	bl	800803c <__sinit>
 80080c2:	3648      	adds	r6, #72	; 0x48
 80080c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	d503      	bpl.n	80080d4 <__sfp+0x28>
 80080cc:	6833      	ldr	r3, [r6, #0]
 80080ce:	b30b      	cbz	r3, 8008114 <__sfp+0x68>
 80080d0:	6836      	ldr	r6, [r6, #0]
 80080d2:	e7f7      	b.n	80080c4 <__sfp+0x18>
 80080d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080d8:	b9d5      	cbnz	r5, 8008110 <__sfp+0x64>
 80080da:	4b16      	ldr	r3, [pc, #88]	; (8008134 <__sfp+0x88>)
 80080dc:	60e3      	str	r3, [r4, #12]
 80080de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080e2:	6665      	str	r5, [r4, #100]	; 0x64
 80080e4:	f000 f847 	bl	8008176 <__retarget_lock_init_recursive>
 80080e8:	f7ff ff96 	bl	8008018 <__sfp_lock_release>
 80080ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80080f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80080f4:	6025      	str	r5, [r4, #0]
 80080f6:	61a5      	str	r5, [r4, #24]
 80080f8:	2208      	movs	r2, #8
 80080fa:	4629      	mov	r1, r5
 80080fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008100:	f7fb fd30 	bl	8003b64 <memset>
 8008104:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008108:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800810c:	4620      	mov	r0, r4
 800810e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008110:	3468      	adds	r4, #104	; 0x68
 8008112:	e7d9      	b.n	80080c8 <__sfp+0x1c>
 8008114:	2104      	movs	r1, #4
 8008116:	4638      	mov	r0, r7
 8008118:	f7ff ff62 	bl	8007fe0 <__sfmoreglue>
 800811c:	4604      	mov	r4, r0
 800811e:	6030      	str	r0, [r6, #0]
 8008120:	2800      	cmp	r0, #0
 8008122:	d1d5      	bne.n	80080d0 <__sfp+0x24>
 8008124:	f7ff ff78 	bl	8008018 <__sfp_lock_release>
 8008128:	230c      	movs	r3, #12
 800812a:	603b      	str	r3, [r7, #0]
 800812c:	e7ee      	b.n	800810c <__sfp+0x60>
 800812e:	bf00      	nop
 8008130:	08008460 	.word	0x08008460
 8008134:	ffff0001 	.word	0xffff0001

08008138 <_fwalk_reent>:
 8008138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800813c:	4606      	mov	r6, r0
 800813e:	4688      	mov	r8, r1
 8008140:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008144:	2700      	movs	r7, #0
 8008146:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800814a:	f1b9 0901 	subs.w	r9, r9, #1
 800814e:	d505      	bpl.n	800815c <_fwalk_reent+0x24>
 8008150:	6824      	ldr	r4, [r4, #0]
 8008152:	2c00      	cmp	r4, #0
 8008154:	d1f7      	bne.n	8008146 <_fwalk_reent+0xe>
 8008156:	4638      	mov	r0, r7
 8008158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800815c:	89ab      	ldrh	r3, [r5, #12]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d907      	bls.n	8008172 <_fwalk_reent+0x3a>
 8008162:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008166:	3301      	adds	r3, #1
 8008168:	d003      	beq.n	8008172 <_fwalk_reent+0x3a>
 800816a:	4629      	mov	r1, r5
 800816c:	4630      	mov	r0, r6
 800816e:	47c0      	blx	r8
 8008170:	4307      	orrs	r7, r0
 8008172:	3568      	adds	r5, #104	; 0x68
 8008174:	e7e9      	b.n	800814a <_fwalk_reent+0x12>

08008176 <__retarget_lock_init_recursive>:
 8008176:	4770      	bx	lr

08008178 <__retarget_lock_acquire_recursive>:
 8008178:	4770      	bx	lr

0800817a <__retarget_lock_release_recursive>:
 800817a:	4770      	bx	lr

0800817c <__swhatbuf_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	460e      	mov	r6, r1
 8008180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008184:	2900      	cmp	r1, #0
 8008186:	b096      	sub	sp, #88	; 0x58
 8008188:	4614      	mov	r4, r2
 800818a:	461d      	mov	r5, r3
 800818c:	da08      	bge.n	80081a0 <__swhatbuf_r+0x24>
 800818e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008192:	2200      	movs	r2, #0
 8008194:	602a      	str	r2, [r5, #0]
 8008196:	061a      	lsls	r2, r3, #24
 8008198:	d410      	bmi.n	80081bc <__swhatbuf_r+0x40>
 800819a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800819e:	e00e      	b.n	80081be <__swhatbuf_r+0x42>
 80081a0:	466a      	mov	r2, sp
 80081a2:	f000 f903 	bl	80083ac <_fstat_r>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	dbf1      	blt.n	800818e <__swhatbuf_r+0x12>
 80081aa:	9a01      	ldr	r2, [sp, #4]
 80081ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081b4:	425a      	negs	r2, r3
 80081b6:	415a      	adcs	r2, r3
 80081b8:	602a      	str	r2, [r5, #0]
 80081ba:	e7ee      	b.n	800819a <__swhatbuf_r+0x1e>
 80081bc:	2340      	movs	r3, #64	; 0x40
 80081be:	2000      	movs	r0, #0
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	b016      	add	sp, #88	; 0x58
 80081c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080081c8 <__smakebuf_r>:
 80081c8:	898b      	ldrh	r3, [r1, #12]
 80081ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081cc:	079d      	lsls	r5, r3, #30
 80081ce:	4606      	mov	r6, r0
 80081d0:	460c      	mov	r4, r1
 80081d2:	d507      	bpl.n	80081e4 <__smakebuf_r+0x1c>
 80081d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	2301      	movs	r3, #1
 80081de:	6163      	str	r3, [r4, #20]
 80081e0:	b002      	add	sp, #8
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
 80081e4:	ab01      	add	r3, sp, #4
 80081e6:	466a      	mov	r2, sp
 80081e8:	f7ff ffc8 	bl	800817c <__swhatbuf_r>
 80081ec:	9900      	ldr	r1, [sp, #0]
 80081ee:	4605      	mov	r5, r0
 80081f0:	4630      	mov	r0, r6
 80081f2:	f7ff f959 	bl	80074a8 <_malloc_r>
 80081f6:	b948      	cbnz	r0, 800820c <__smakebuf_r+0x44>
 80081f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fc:	059a      	lsls	r2, r3, #22
 80081fe:	d4ef      	bmi.n	80081e0 <__smakebuf_r+0x18>
 8008200:	f023 0303 	bic.w	r3, r3, #3
 8008204:	f043 0302 	orr.w	r3, r3, #2
 8008208:	81a3      	strh	r3, [r4, #12]
 800820a:	e7e3      	b.n	80081d4 <__smakebuf_r+0xc>
 800820c:	4b0d      	ldr	r3, [pc, #52]	; (8008244 <__smakebuf_r+0x7c>)
 800820e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008210:	89a3      	ldrh	r3, [r4, #12]
 8008212:	6020      	str	r0, [r4, #0]
 8008214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008218:	81a3      	strh	r3, [r4, #12]
 800821a:	9b00      	ldr	r3, [sp, #0]
 800821c:	6163      	str	r3, [r4, #20]
 800821e:	9b01      	ldr	r3, [sp, #4]
 8008220:	6120      	str	r0, [r4, #16]
 8008222:	b15b      	cbz	r3, 800823c <__smakebuf_r+0x74>
 8008224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008228:	4630      	mov	r0, r6
 800822a:	f000 f8d1 	bl	80083d0 <_isatty_r>
 800822e:	b128      	cbz	r0, 800823c <__smakebuf_r+0x74>
 8008230:	89a3      	ldrh	r3, [r4, #12]
 8008232:	f023 0303 	bic.w	r3, r3, #3
 8008236:	f043 0301 	orr.w	r3, r3, #1
 800823a:	81a3      	strh	r3, [r4, #12]
 800823c:	89a0      	ldrh	r0, [r4, #12]
 800823e:	4305      	orrs	r5, r0
 8008240:	81a5      	strh	r5, [r4, #12]
 8008242:	e7cd      	b.n	80081e0 <__smakebuf_r+0x18>
 8008244:	08007fd5 	.word	0x08007fd5

08008248 <_malloc_usable_size_r>:
 8008248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800824c:	1f18      	subs	r0, r3, #4
 800824e:	2b00      	cmp	r3, #0
 8008250:	bfbc      	itt	lt
 8008252:	580b      	ldrlt	r3, [r1, r0]
 8008254:	18c0      	addlt	r0, r0, r3
 8008256:	4770      	bx	lr

08008258 <_raise_r>:
 8008258:	291f      	cmp	r1, #31
 800825a:	b538      	push	{r3, r4, r5, lr}
 800825c:	4604      	mov	r4, r0
 800825e:	460d      	mov	r5, r1
 8008260:	d904      	bls.n	800826c <_raise_r+0x14>
 8008262:	2316      	movs	r3, #22
 8008264:	6003      	str	r3, [r0, #0]
 8008266:	f04f 30ff 	mov.w	r0, #4294967295
 800826a:	bd38      	pop	{r3, r4, r5, pc}
 800826c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800826e:	b112      	cbz	r2, 8008276 <_raise_r+0x1e>
 8008270:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008274:	b94b      	cbnz	r3, 800828a <_raise_r+0x32>
 8008276:	4620      	mov	r0, r4
 8008278:	f000 f830 	bl	80082dc <_getpid_r>
 800827c:	462a      	mov	r2, r5
 800827e:	4601      	mov	r1, r0
 8008280:	4620      	mov	r0, r4
 8008282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008286:	f000 b817 	b.w	80082b8 <_kill_r>
 800828a:	2b01      	cmp	r3, #1
 800828c:	d00a      	beq.n	80082a4 <_raise_r+0x4c>
 800828e:	1c59      	adds	r1, r3, #1
 8008290:	d103      	bne.n	800829a <_raise_r+0x42>
 8008292:	2316      	movs	r3, #22
 8008294:	6003      	str	r3, [r0, #0]
 8008296:	2001      	movs	r0, #1
 8008298:	e7e7      	b.n	800826a <_raise_r+0x12>
 800829a:	2400      	movs	r4, #0
 800829c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082a0:	4628      	mov	r0, r5
 80082a2:	4798      	blx	r3
 80082a4:	2000      	movs	r0, #0
 80082a6:	e7e0      	b.n	800826a <_raise_r+0x12>

080082a8 <raise>:
 80082a8:	4b02      	ldr	r3, [pc, #8]	; (80082b4 <raise+0xc>)
 80082aa:	4601      	mov	r1, r0
 80082ac:	6818      	ldr	r0, [r3, #0]
 80082ae:	f7ff bfd3 	b.w	8008258 <_raise_r>
 80082b2:	bf00      	nop
 80082b4:	20000010 	.word	0x20000010

080082b8 <_kill_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	4d07      	ldr	r5, [pc, #28]	; (80082d8 <_kill_r+0x20>)
 80082bc:	2300      	movs	r3, #0
 80082be:	4604      	mov	r4, r0
 80082c0:	4608      	mov	r0, r1
 80082c2:	4611      	mov	r1, r2
 80082c4:	602b      	str	r3, [r5, #0]
 80082c6:	f7f9 f97b 	bl	80015c0 <_kill>
 80082ca:	1c43      	adds	r3, r0, #1
 80082cc:	d102      	bne.n	80082d4 <_kill_r+0x1c>
 80082ce:	682b      	ldr	r3, [r5, #0]
 80082d0:	b103      	cbz	r3, 80082d4 <_kill_r+0x1c>
 80082d2:	6023      	str	r3, [r4, #0]
 80082d4:	bd38      	pop	{r3, r4, r5, pc}
 80082d6:	bf00      	nop
 80082d8:	200002f8 	.word	0x200002f8

080082dc <_getpid_r>:
 80082dc:	f7f9 b968 	b.w	80015b0 <_getpid>

080082e0 <__sread>:
 80082e0:	b510      	push	{r4, lr}
 80082e2:	460c      	mov	r4, r1
 80082e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e8:	f000 f894 	bl	8008414 <_read_r>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	bfab      	itete	ge
 80082f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80082f2:	89a3      	ldrhlt	r3, [r4, #12]
 80082f4:	181b      	addge	r3, r3, r0
 80082f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80082fa:	bfac      	ite	ge
 80082fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80082fe:	81a3      	strhlt	r3, [r4, #12]
 8008300:	bd10      	pop	{r4, pc}

08008302 <__swrite>:
 8008302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008306:	461f      	mov	r7, r3
 8008308:	898b      	ldrh	r3, [r1, #12]
 800830a:	05db      	lsls	r3, r3, #23
 800830c:	4605      	mov	r5, r0
 800830e:	460c      	mov	r4, r1
 8008310:	4616      	mov	r6, r2
 8008312:	d505      	bpl.n	8008320 <__swrite+0x1e>
 8008314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008318:	2302      	movs	r3, #2
 800831a:	2200      	movs	r2, #0
 800831c:	f000 f868 	bl	80083f0 <_lseek_r>
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008326:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800832a:	81a3      	strh	r3, [r4, #12]
 800832c:	4632      	mov	r2, r6
 800832e:	463b      	mov	r3, r7
 8008330:	4628      	mov	r0, r5
 8008332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008336:	f000 b817 	b.w	8008368 <_write_r>

0800833a <__sseek>:
 800833a:	b510      	push	{r4, lr}
 800833c:	460c      	mov	r4, r1
 800833e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008342:	f000 f855 	bl	80083f0 <_lseek_r>
 8008346:	1c43      	adds	r3, r0, #1
 8008348:	89a3      	ldrh	r3, [r4, #12]
 800834a:	bf15      	itete	ne
 800834c:	6560      	strne	r0, [r4, #84]	; 0x54
 800834e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008352:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008356:	81a3      	strheq	r3, [r4, #12]
 8008358:	bf18      	it	ne
 800835a:	81a3      	strhne	r3, [r4, #12]
 800835c:	bd10      	pop	{r4, pc}

0800835e <__sclose>:
 800835e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008362:	f000 b813 	b.w	800838c <_close_r>
	...

08008368 <_write_r>:
 8008368:	b538      	push	{r3, r4, r5, lr}
 800836a:	4d07      	ldr	r5, [pc, #28]	; (8008388 <_write_r+0x20>)
 800836c:	4604      	mov	r4, r0
 800836e:	4608      	mov	r0, r1
 8008370:	4611      	mov	r1, r2
 8008372:	2200      	movs	r2, #0
 8008374:	602a      	str	r2, [r5, #0]
 8008376:	461a      	mov	r2, r3
 8008378:	f7f9 f959 	bl	800162e <_write>
 800837c:	1c43      	adds	r3, r0, #1
 800837e:	d102      	bne.n	8008386 <_write_r+0x1e>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b103      	cbz	r3, 8008386 <_write_r+0x1e>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	200002f8 	.word	0x200002f8

0800838c <_close_r>:
 800838c:	b538      	push	{r3, r4, r5, lr}
 800838e:	4d06      	ldr	r5, [pc, #24]	; (80083a8 <_close_r+0x1c>)
 8008390:	2300      	movs	r3, #0
 8008392:	4604      	mov	r4, r0
 8008394:	4608      	mov	r0, r1
 8008396:	602b      	str	r3, [r5, #0]
 8008398:	f7f9 f965 	bl	8001666 <_close>
 800839c:	1c43      	adds	r3, r0, #1
 800839e:	d102      	bne.n	80083a6 <_close_r+0x1a>
 80083a0:	682b      	ldr	r3, [r5, #0]
 80083a2:	b103      	cbz	r3, 80083a6 <_close_r+0x1a>
 80083a4:	6023      	str	r3, [r4, #0]
 80083a6:	bd38      	pop	{r3, r4, r5, pc}
 80083a8:	200002f8 	.word	0x200002f8

080083ac <_fstat_r>:
 80083ac:	b538      	push	{r3, r4, r5, lr}
 80083ae:	4d07      	ldr	r5, [pc, #28]	; (80083cc <_fstat_r+0x20>)
 80083b0:	2300      	movs	r3, #0
 80083b2:	4604      	mov	r4, r0
 80083b4:	4608      	mov	r0, r1
 80083b6:	4611      	mov	r1, r2
 80083b8:	602b      	str	r3, [r5, #0]
 80083ba:	f7f9 f960 	bl	800167e <_fstat>
 80083be:	1c43      	adds	r3, r0, #1
 80083c0:	d102      	bne.n	80083c8 <_fstat_r+0x1c>
 80083c2:	682b      	ldr	r3, [r5, #0]
 80083c4:	b103      	cbz	r3, 80083c8 <_fstat_r+0x1c>
 80083c6:	6023      	str	r3, [r4, #0]
 80083c8:	bd38      	pop	{r3, r4, r5, pc}
 80083ca:	bf00      	nop
 80083cc:	200002f8 	.word	0x200002f8

080083d0 <_isatty_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	4d06      	ldr	r5, [pc, #24]	; (80083ec <_isatty_r+0x1c>)
 80083d4:	2300      	movs	r3, #0
 80083d6:	4604      	mov	r4, r0
 80083d8:	4608      	mov	r0, r1
 80083da:	602b      	str	r3, [r5, #0]
 80083dc:	f7f9 f95f 	bl	800169e <_isatty>
 80083e0:	1c43      	adds	r3, r0, #1
 80083e2:	d102      	bne.n	80083ea <_isatty_r+0x1a>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	b103      	cbz	r3, 80083ea <_isatty_r+0x1a>
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	bd38      	pop	{r3, r4, r5, pc}
 80083ec:	200002f8 	.word	0x200002f8

080083f0 <_lseek_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	; (8008410 <_lseek_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7f9 f958 	bl	80016b4 <_lseek>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_lseek_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_lseek_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	200002f8 	.word	0x200002f8

08008414 <_read_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4d07      	ldr	r5, [pc, #28]	; (8008434 <_read_r+0x20>)
 8008418:	4604      	mov	r4, r0
 800841a:	4608      	mov	r0, r1
 800841c:	4611      	mov	r1, r2
 800841e:	2200      	movs	r2, #0
 8008420:	602a      	str	r2, [r5, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	f7f9 f8e6 	bl	80015f4 <_read>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_read_r+0x1e>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_read_r+0x1e>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	200002f8 	.word	0x200002f8

08008438 <_init>:
 8008438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843a:	bf00      	nop
 800843c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800843e:	bc08      	pop	{r3}
 8008440:	469e      	mov	lr, r3
 8008442:	4770      	bx	lr

08008444 <_fini>:
 8008444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008446:	bf00      	nop
 8008448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800844a:	bc08      	pop	{r3}
 800844c:	469e      	mov	lr, r3
 800844e:	4770      	bx	lr
