<stg><name>shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:3 %shift_buffer_V_1_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %p_read_8, i1 1

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:4 %shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %shift_buffer_V_1_0, i1 1

]]></Node>
<StgValue><ssdm name="shift_buffer_V_0_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:5 %shift_buffer_V_1_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0">
<![CDATA[
entry:6 %empty = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %p_read_7, i1 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:7 %p_0_i = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0">
<![CDATA[
entry:8 %empty_57 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %shift_buffer_V_1_1, i1 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:9 %kernel_data_V_5_2_load = load i16 %kernel_data_V_5_2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_2_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %store_ln201 = store i16 %kernel_data_V_5_2_load, i16 %kernel_data_V_5_0

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
entry:11 %kernel_data_V_5_8_load = load i16 %kernel_data_V_5_8

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_8_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %store_ln201 = store i16 %kernel_data_V_5_8_load, i16 %kernel_data_V_5_6

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16">
<![CDATA[
entry:13 %kernel_data_V_5_9_load = load i16 %kernel_data_V_5_9

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_9_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %store_ln201 = store i16 %kernel_data_V_5_9_load, i16 %kernel_data_V_5_7

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
entry:15 %kernel_data_V_5_14_load = load i16 %kernel_data_V_5_14

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_14_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %store_ln201 = store i16 %kernel_data_V_5_14_load, i16 %kernel_data_V_5_12

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16">
<![CDATA[
entry:17 %kernel_data_V_5_4_load = load i16 %kernel_data_V_5_4

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_4_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:18 %store_ln201 = store i16 %kernel_data_V_5_4_load, i16 %kernel_data_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16">
<![CDATA[
entry:19 %kernel_data_V_5_5_load = load i16 %kernel_data_V_5_5

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_5_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %store_ln201 = store i16 %kernel_data_V_5_5_load, i16 %kernel_data_V_5_3

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
entry:21 %kernel_data_V_5_10_load = load i16 %kernel_data_V_5_10

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_10_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:22 %store_ln201 = store i16 %kernel_data_V_5_10_load, i16 %kernel_data_V_5_8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
entry:23 %kernel_data_V_5_11_load = load i16 %kernel_data_V_5_11

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_11_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:24 %store_ln201 = store i16 %kernel_data_V_5_11_load, i16 %kernel_data_V_5_9

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
entry:25 %kernel_data_V_5_16_load = load i16 %kernel_data_V_5_16

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_16_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:26 %store_ln201 = store i16 %kernel_data_V_5_16_load, i16 %kernel_data_V_5_14

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
entry:27 %kernel_data_V_5_17_load = load i16 %kernel_data_V_5_17

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_17_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %store_ln201 = store i16 %kernel_data_V_5_17_load, i16 %kernel_data_V_5_15

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:29 %store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_5_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:30 %store_ln214 = store i16 %p_0_i, i16 %kernel_data_V_5_5

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:31 %store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_5_10

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:32 %store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_5_11

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:33 %store_ln214 = store i16 %p_read_8, i16 %kernel_data_V_5_16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:34 %store_ln214 = store i16 %p_read_7, i16 %kernel_data_V_5_17

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
entry:35 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
