INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_demuxInit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_mixColumns
WARNING: [VRFC 10-3380] identifier 'f_state_out' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:58]
WARNING: [VRFC 10-3380] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_rom256
WARNING: [VRFC 10-3380] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:13]
WARNING: [VRFC 10-3380] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:16]
WARNING: [VRFC 10-3380] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_fifo1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mux_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_16to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_HZ.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_4to16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg4_1to4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_romKey
WARNING: [VRFC 10-3380] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:13]
WARNING: [VRFC 10-3380] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:15]
WARNING: [VRFC 10-3380] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_enc
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc.sv:36]
INFO: [VRFC 10-311] analyzing module tb_AES256_enc
