TEST CASE for RCS : `timescale 1ns/1ps

module testbench;
    reg A0, B0, A1, B1, B2, A2, A3, B3;
    wire S3, S2, S1, S0;

    Main uut_RCS (.S3(S3), .S2(S2), .S1(S1), .S0(S0),
                  .A0(A0), .B0(B0), .A1(A1), .B1(B1), 
                  .B2(B2), .A2(A2), .A3(A3), .B3(B3));

    initial begin
        $dumpfile("waveform.vcd"); 
        $dumpvars(0, testbench);

        $monitor("Time = %0d | A = %b%b%b%b, B = %b%b%b%b | RCS Diff = %b%b%b%b", 
                 $time, A3, A2, A1, A0, B3, B2, B1, B0, S3, S2, S1, S0);

        
        A0 = 0; A1 = 1; A2 = 0; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 0; B3 = 0; 
        #10;

        
        A0 = 1; A1 = 1; A2 = 0; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 0; B3 = 0; 
        #10;

        
        A0 = 1; A1 = 1; A2 = 1; A3 = 0; 
        B0 = 1; B1 = 0; B2 = 0; B3 = 1; 
        #10;

        A0 = 0; A1 = 0; A2 = 0; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 1; B3 = 0; 
        #10;

        
        A0 = 1; A1 = 1; A2 = 1; A3 = 1;
        B0 = 1; B1 = 0; B2 = 0; B3 = 0; 
        #10;

        A0 = 0; A1 = 0; A2 = 1; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 0; B3 = 1; 
        #10;

        $finish;
    end
endmodule

