Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Fri Sep  7 14:56:58 2018
| Host              : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file ddr_hls_test_timing_summary_routed.rpt -pb ddr_hls_test_timing_summary_routed.pb -rpx ddr_hls_test_timing_summary_routed.rpx -warn_on_violation
| Design            : ddr_hls_test
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 126 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 178 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.695        0.000                      0                 3045        0.046        0.000                      0                 3045        4.458        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.695        0.000                      0                 3045        0.046        0.000                      0                 3045        4.458        0.000                       0                  1409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.549ns (24.842%)  route 1.661ns (75.158%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.398     1.853    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X43Y87         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     1.890 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0/O
                         net (fo=3, routed)           0.320     2.210    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.905    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.549ns (24.830%)  route 1.662ns (75.170%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.398     1.853    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X43Y87         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     1.890 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0/O
                         net (fo=3, routed)           0.321     2.211    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     9.906    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.613ns (26.981%)  route 1.659ns (73.019%))
  Logic Levels:           4  (CARRY8=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.447     1.902    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X45Y86         LUT5 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.101     2.003 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[1]_i_1__1/O
                         net (fo=1, routed)           0.269     2.272    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[1]_i_1__1_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.990    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.601ns (27.418%)  route 1.591ns (72.582%))
  Logic Levels:           4  (CARRY8=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.444     1.899    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X45Y86         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.988 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_2__2/O
                         net (fo=1, routed)           0.204     2.192    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_2__2_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     9.990    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.601ns (27.607%)  route 1.576ns (72.393%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.585     2.040    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X45Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.129 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_i_1__2/O
                         net (fo=1, routed)           0.048     2.177    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_i_1__2_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_reg/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.990    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/full_n_reg
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saMaster2_sum3_reg_465_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.198ns (55.157%)  route 0.974ns (44.843%))
  Logic Levels:           4  (CARRY8=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    addr_bram_U/ddr_hls_test_addrbkb_rom_U/ap_clk
    RAMB36_X6Y11         RAMB36E2                                     r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.015     1.015 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           0.871     1.886    addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg[6]
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     1.946 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.972    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1_n_4
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.987 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.013    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1_n_4
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.028 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.054    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     2.147 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[28]_i_1/O[4]
                         net (fo=2, routed)           0.025     2.172    saMaster2_sum3_fu_341_p2[28]
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum3_reg_465_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ap_clk
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum3_reg_465_reg[28]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X43Y79         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     9.990    saMaster2_sum3_reg_465_reg[28]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saMaster2_sum_reg_436_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.198ns (55.157%)  route 0.974ns (44.843%))
  Logic Levels:           4  (CARRY8=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    addr_bram_U/ddr_hls_test_addrbkb_rom_U/ap_clk
    RAMB36_X6Y11         RAMB36E2                                     r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.015     1.015 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           0.871     1.886    addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg[6]
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     1.946 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.972    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1_n_4
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.987 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.013    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1_n_4
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.028 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.054    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     2.147 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[28]_i_1/O[4]
                         net (fo=2, routed)           0.025     2.172    saMaster2_sum3_fu_341_p2[28]
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum_reg_436_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ap_clk
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum_reg_436_reg[28]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X43Y79         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     9.990    saMaster2_sum_reg_436_reg[28]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.629ns (28.986%)  route 1.541ns (71.014%))
  Logic Levels:           4  (CARRY8=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.287     1.273    ddr_hls_test_gmem_m_axi_U/bus_write/last_sect
    SLICE_X48Y91         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     1.361 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt[19]_i_3/O
                         net (fo=20, routed)          0.599     1.960    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/could_multi_bursts.sect_handling_reg
    SLICE_X46Y95         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.112 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt[13]_i_1/O
                         net (fo=1, routed)           0.058     2.170    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_43
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[13]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X46Y95         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.990    ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saMaster2_sum3_reg_465_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.194ns (55.048%)  route 0.975ns (44.952%))
  Logic Levels:           4  (CARRY8=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    addr_bram_U/ddr_hls_test_addrbkb_rom_U/ap_clk
    RAMB36_X6Y11         RAMB36E2                                     r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.015     1.015 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           0.871     1.886    addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg[6]
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     1.946 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.972    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1_n_4
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.987 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.013    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1_n_4
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.028 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.054    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     2.143 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.026     2.169    saMaster2_sum3_fu_341_p2[27]
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum3_reg_465_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ap_clk
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum3_reg_465_reg[27]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X43Y79         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.990    saMaster2_sum3_reg_465_reg[27]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saMaster2_sum_reg_436_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.194ns (55.074%)  route 0.974ns (44.926%))
  Logic Levels:           4  (CARRY8=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    addr_bram_U/ddr_hls_test_addrbkb_rom_U/ap_clk
    RAMB36_X6Y11         RAMB36E2                                     r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.015     1.015 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           0.871     1.886    addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg[6]
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     1.946 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.972    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[7]_i_1_n_4
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.987 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.013    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[15]_i_1_n_4
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.028 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.054    addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[23]_i_1_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     2.143 r  addr_bram_U/ddr_hls_test_addrbkb_rom_U/saMaster2_sum_reg_436_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.025     2.168    saMaster2_sum3_fu_341_p2[27]
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum_reg_436_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ap_clk
    SLICE_X43Y79         FDRE                                         r  saMaster2_sum_reg_436_reg[27]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X43Y79         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     9.990    saMaster2_sum_reg_436_reg[27]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  7.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X44Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/Q
                         net (fo=1, routed)           0.054     0.093    ddr_hls_test_gmem_m_axi_U/bus_read/q[22]
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/C
                         clock pessimism              0.000     0.000    
    SLICE_X45Y74         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X48Y87         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[46]/Q
                         net (fo=1, routed)           0.055     0.094    ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata_n_33
    SLICE_X48Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[46]/C
                         clock pessimism              0.000     0.000    
    SLICE_X48Y86         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/ap_clk
    SLICE_X47Y61         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/Q
                         net (fo=2, routed)           0.025     0.064    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_n_4
    SLICE_X47Y61         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.079 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_i_1__4/O
                         net (fo=1, routed)           0.015     0.094    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_i_1__4_n_4
    SLICE_X47Y61         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/ap_clk
    SLICE_X47Y61         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X47Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.046    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X44Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[23]/Q
                         net (fo=1, routed)           0.059     0.098    ddr_hls_test_gmem_m_axi_U/bus_read/q[23]
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[26]/C
                         clock pessimism              0.000     0.000    
    SLICE_X45Y74         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ddr_hls_test_BUS_A_s_axi_U/int_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_cnt_reg_391_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_BUS_A_s_axi_U/ap_clk
    SLICE_X45Y83         FDRE                                         r  ddr_hls_test_BUS_A_s_axi_U/int_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_BUS_A_s_axi_U/int_num_reg[1]/Q
                         net (fo=3, routed)           0.059     0.098    num[1]
    SLICE_X45Y82         FDRE                                         r  run_cnt_reg_391_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ap_clk
    SLICE_X45Y82         FDRE                                         r  run_cnt_reg_391_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X45Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    run_cnt_reg_391_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X47Y91         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[5]/Q
                         net (fo=4, routed)           0.033     0.072    ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg__0[5]
    SLICE_X47Y91         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     0.092 r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[6]_i_2/O
                         net (fo=1, routed)           0.007     0.099    ddr_hls_test_gmem_m_axi_U/bus_write/p_0_in__0[6]
    SLICE_X47Y91         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X47Y91         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X47Y91         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y67         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/Q
                         net (fo=4, routed)           0.029     0.068    ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]
    SLICE_X45Y67         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.083 r  ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.015     0.098    ddr_hls_test_gmem_m_axi_U/bus_read/p_0_in__2[5]
    SLICE_X45Y67         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y67         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]/C
                         clock pessimism              0.000     0.000    
    SLICE_X45Y67         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.046    ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.loop_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X43Y73         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/Q
                         net (fo=1, routed)           0.063     0.100    ddr_hls_test_gmem_m_axi_U/bus_read/q[5]
    SLICE_X43Y72         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X43Y72         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[8]/C
                         clock pessimism              0.000     0.000    
    SLICE_X43Y72         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X48Y88         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[65]/Q
                         net (fo=1, routed)           0.060     0.099    ddr_hls_test_gmem_m_axi_U/bus_write/tmp_strb[1]
    SLICE_X48Y88         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y88         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X48Y88         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.046    ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_3_reg_450_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_2_reg_209_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ap_clk
    SLICE_X41Y72         FDRE                                         r  i_3_reg_450_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  i_3_reg_450_reg[8]/Q
                         net (fo=1, routed)           0.062     0.101    i_3_reg_450[8]
    SLICE_X41Y71         FDRE                                         r  i_2_reg_209_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ap_clk
    SLICE_X41Y71         FDRE                                         r  i_2_reg_209_reg[8]/C
                         clock pessimism              0.000     0.000    
    SLICE_X41Y71         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    i_2_reg_209_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y10  ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y10  ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y17  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y17  ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y14  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y11  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y16  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_11/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y14  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y14  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y11  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y11  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y16  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y16  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y14  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y14  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y11  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y11  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y16  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y16  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9/CLKARDCLK



