DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
itemName "ALL"
)
]
instances [
(Instance
name "Utst"
duLibraryName "hsio"
duName "clocks_top_tester"
elements [
]
mwi 0
uid 714,0
)
(Instance
name "Udut"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
mwi 0
uid 971,0
)
]
libraryRefs [
"ieee"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb"
)
(vvPair
variable "date"
value "07/08/14"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "clocks_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/08/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "14:54:09"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "clocks_top_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:54:21"
)
(vvPair
variable "unit"
value "clocks_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 468,0
optionalChildren [
*1 (Net
uid 92,0
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 93,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,31600,47800,32800"
st "signal clks_top_ready_o : std_logic"
)
)
*2 (Net
uid 108,0
decl (Decl
n "rst125"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 109,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,37600,45700,38800"
st "signal rst125           : std_logic"
)
)
*3 (Net
uid 116,0
decl (Decl
n "strobe40_o"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 117,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,42400,46800,43600"
st "signal strobe40_o       : std_logic"
)
)
*4 (Net
uid 124,0
decl (Decl
n "rst_o"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 125,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,40000,45400,41200"
st "signal rst_o            : std_logic"
)
)
*5 (Net
uid 132,0
decl (Decl
n "clk80_o"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 133,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,29200,45900,30400"
st "signal clk80_o          : std_logic"
)
)
*6 (Net
uid 140,0
decl (Decl
n "clk40_o"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 141,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,28000,45900,29200"
st "signal clk40_o          : std_logic"
)
)
*7 (Net
uid 148,0
decl (Decl
n "clk160_o"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 149,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,24400,46200,25600"
st "signal clk160_o         : std_logic"
)
)
*8 (Net
uid 156,0
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 157,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,30400,47100,31600"
st "signal clk_ext_on_o     : std_logic"
)
)
*9 (Net
uid 164,0
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 10
suid 10,0
)
declText (MLText
uid 165,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,41200,55400,42400"
st "signal stat_o           : std_logic_vector(7 downto 0)"
)
)
*10 (Net
uid 172,0
decl (Decl
n "clk125"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 173,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,22000,45600,23200"
st "signal clk125           : std_logic"
)
)
*11 (Net
uid 180,0
decl (Decl
n "net_usb_ready"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 181,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,32800,47300,34000"
st "signal net_usb_ready    : std_logic"
)
)
*12 (Net
uid 204,0
decl (Decl
n "clk156"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 205,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,23200,45600,24400"
st "signal clk156           : std_logic"
)
)
*13 (Net
uid 212,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 213,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,35200,45500,37600"
st "-- registers
signal reg              : t_reg_bus"
)
)
*14 (Grouping
uid 389,0
optionalChildren [
*15 (CommentText
uid 391,0
shape (Rectangle
uid 392,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,83000,35000,84000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 393,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "18200,83000,28100,84000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 394,0
shape (Rectangle
uid 395,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,79000,39000,80000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 396,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,79000,38100,80000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 397,0
shape (Rectangle
uid 398,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,81000,35000,82000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 399,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "18200,81000,28100,82000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 400,0
shape (Rectangle
uid 401,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,81000,18000,82000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 402,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "14200,81000,15900,82000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 403,0
shape (Rectangle
uid 404,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,80000,55000,84000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 405,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,80200,44300,81200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 406,0
shape (Rectangle
uid 407,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,79000,55000,80000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 408,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,79000,40800,80000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 409,0
shape (Rectangle
uid 410,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,79000,35000,81000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 411,0
va (VaSet
fg "32768,0,0"
)
xt "21050,79500,27950,80500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 412,0
shape (Rectangle
uid 413,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,82000,18000,83000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 414,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "14200,82000,16200,83000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 415,0
shape (Rectangle
uid 416,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,83000,18000,84000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 417,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "14200,83000,16900,84000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 418,0
shape (Rectangle
uid 419,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,82000,35000,83000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 420,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "18200,82000,28200,83000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 390,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "14000,79000,55000,84000"
)
oxt "14000,66000,55000,71000"
)
*25 (SaComponent
uid 714,0
optionalChildren [
*26 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,65625,6750,66375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "3800,65500,5000,66500"
st "reg"
ju 2
blo "5000,66300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
o 7
)
)
)
*27 (CptPort
uid 855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,52625,6750,53375"
)
tg (CPTG
uid 857,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 858,0
va (VaSet
)
xt "1500,52500,5000,53500"
st "clk125_o"
ju 2
blo "5000,53300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk125_o"
t "std_logic"
o 1
suid 19,0
)
)
)
*28 (CptPort
uid 859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,63625,6750,64375"
)
tg (CPTG
uid 861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 862,0
va (VaSet
)
xt "1500,63500,5000,64500"
st "clk156_o"
ju 2
blo "5000,64300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk156_o"
t "std_logic"
o 2
suid 20,0
)
)
)
*29 (CptPort
uid 863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,66625,6750,67375"
)
tg (CPTG
uid 865,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 866,0
va (VaSet
)
xt "-700,66500,5000,67500"
st "clk40_ext0_o"
ju 2
blo "5000,67300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk40_ext0_o"
t "std_logic"
o 3
suid 21,0
)
)
)
*30 (CptPort
uid 867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,67625,6750,68375"
)
tg (CPTG
uid 869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "-700,67500,5000,68500"
st "clk40_ext1_o"
ju 2
blo "5000,68300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk40_ext1_o"
t "std_logic"
o 4
suid 22,0
)
)
)
*31 (CptPort
uid 871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,57625,6750,58375"
)
tg (CPTG
uid 873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 874,0
va (VaSet
)
xt "-2000,57500,5000,58500"
st "net_usb_ready_o"
ju 2
blo "5000,58300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "net_usb_ready_o"
t "std_logic"
o 5
suid 23,0
)
)
)
*32 (CptPort
uid 875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,61625,6750,62375"
)
tg (CPTG
uid 877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 878,0
va (VaSet
)
xt "700,61500,5000,62500"
st "por_sw_no"
ju 2
blo "5000,62300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "por_sw_no"
t "std_ulogic"
o 6
suid 24,0
)
)
)
*33 (CptPort
uid 879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,62625,6750,63375"
)
tg (CPTG
uid 881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
)
xt "300,62500,5000,63500"
st "rst_local_o"
ju 2
blo "5000,63300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rst_local_o"
t "std_ulogic"
o 8
suid 25,0
)
)
)
]
shape (Rectangle
uid 715,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-5000,46000,6000,70000"
)
oxt "15000,6000,34000,37000"
ttg (MlTextGroup
uid 716,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 717,0
va (VaSet
font "helvetica,8,1"
)
xt "-3350,47500,-1650,48500"
st "hsio"
blo "-3350,48300"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 718,0
va (VaSet
font "helvetica,8,1"
)
xt "-3350,48500,4350,49500"
st "clocks_top_tester"
blo "-3350,49300"
tm "CptNameMgr"
)
*36 (Text
uid 719,0
va (VaSet
font "helvetica,8,1"
)
xt "-3350,49500,-1650,50500"
st "Utst"
blo "-3350,50300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 720,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 721,0
text (MLText
uid 722,0
va (VaSet
)
xt "-28000,57500,-28000,57500"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*37 (Net
uid 883,0
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 13
suid 19,0
)
declText (MLText
uid 884,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,34000,47200,35200"
st "signal por_sw_n         : std_ulogic"
)
)
*38 (Net
uid 885,0
decl (Decl
n "rst_local"
t "std_ulogic"
o 14
suid 20,0
)
declText (MLText
uid 886,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,38800,46100,40000"
st "signal rst_local        : std_ulogic"
)
)
*39 (Net
uid 887,0
decl (Decl
n "clk40_ext0"
t "std_logic"
o 17
suid 21,0
)
declText (MLText
uid 888,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,25600,46500,26800"
st "signal clk40_ext0       : std_logic"
)
)
*40 (Net
uid 889,0
decl (Decl
n "clk40_ext1"
t "std_logic"
o 18
suid 22,0
)
declText (MLText
uid 890,0
va (VaSet
font "helvetica,10,0"
)
xt "31000,26800,46500,28000"
st "signal clk40_ext1       : std_logic"
)
)
*41 (SaComponent
uid 971,0
optionalChildren [
*42 (CptPort
uid 899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,52625,29000,53375"
)
tg (CPTG
uid 901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "30000,52500,32500,53500"
st "clk125"
blo "30000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
)
*43 (CptPort
uid 903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,57625,48750,58375"
)
tg (CPTG
uid 905,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 906,0
va (VaSet
)
xt "39800,57500,47000,58500"
st "clks_top_ready_o"
ju 2
blo "47000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
suid 47,0
)
)
)
*44 (CptPort
uid 907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,57625,29000,58375"
)
tg (CPTG
uid 909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
)
xt "30000,57500,36000,58500"
st "net_usb_ready"
blo "30000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 5
suid 48,0
)
)
)
*45 (CptPort
uid 911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,61625,29000,62375"
)
tg (CPTG
uid 913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 914,0
va (VaSet
)
xt "30000,61500,34000,62500"
st "por_sw_ni"
blo "30000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 6
suid 53,0
)
)
)
*46 (CptPort
uid 915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,62625,29000,63375"
)
tg (CPTG
uid 917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 918,0
va (VaSet
)
xt "30000,62500,34400,63500"
st "rst_local_i"
blo "30000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 8
suid 54,0
)
)
)
*47 (CptPort
uid 923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,63625,29000,64375"
)
tg (CPTG
uid 925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 926,0
va (VaSet
)
xt "30000,63500,32500,64500"
st "clk156"
blo "30000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
)
*48 (CptPort
uid 927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,61625,48750,62375"
)
tg (CPTG
uid 929,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 930,0
va (VaSet
)
xt "44500,61500,47000,62500"
st "rst125"
ju 2
blo "47000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
suid 67,0
)
)
)
*49 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,62625,48750,63375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "42100,62500,47000,63500"
st "strobe40_o"
ju 2
blo "47000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 18
suid 71,0
)
)
)
*50 (CptPort
uid 935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,63625,48750,64375"
)
tg (CPTG
uid 937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
)
xt "45000,63500,47000,64500"
st "rst_o"
ju 2
blo "47000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 16
suid 72,0
)
)
)
*51 (CptPort
uid 939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,64625,48750,65375"
)
tg (CPTG
uid 941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "44000,64500,47000,65500"
st "clk80_o"
ju 2
blo "47000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 11
suid 73,0
)
)
)
*52 (CptPort
uid 943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,65625,48750,66375"
)
tg (CPTG
uid 945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "44000,65500,47000,66500"
st "clk40_o"
ju 2
blo "47000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 10
suid 74,0
)
)
)
*53 (CptPort
uid 947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,66625,48750,67375"
)
tg (CPTG
uid 949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 950,0
va (VaSet
)
xt "43500,66500,47000,67500"
st "clk160_o"
ju 2
blo "47000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 9
suid 75,0
)
)
)
*54 (CptPort
uid 951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,67625,48750,68375"
)
tg (CPTG
uid 953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "41300,67500,47000,68500"
st "clk_ext_on_o"
ju 2
blo "47000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 12
suid 78,0
)
)
)
*55 (CptPort
uid 955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,65625,29000,66375"
)
tg (CPTG
uid 957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 958,0
va (VaSet
)
xt "30000,65500,31200,66500"
st "reg"
blo "30000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 80,0
)
)
)
*56 (CptPort
uid 959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,66625,29000,67375"
)
tg (CPTG
uid 961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 962,0
va (VaSet
)
xt "30000,66500,35400,67500"
st "clk40_ext0_i"
blo "30000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext0_i"
t "std_logic"
o 3
suid 81,0
)
)
)
*57 (CptPort
uid 963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,67625,29000,68375"
)
tg (CPTG
uid 965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
)
xt "30000,67500,35400,68500"
st "clk40_ext1_i"
blo "30000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext1_i"
t "std_logic"
o 4
suid 82,0
)
)
)
*58 (CptPort
uid 967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,68625,48750,69375"
)
tg (CPTG
uid 969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 970,0
va (VaSet
)
xt "41700,68500,47000,69500"
st "stat_o : (7:0)"
ju 2
blo "47000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 17
suid 83,0
)
)
)
*59 (CptPort
uid 1023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,52625,48750,53375"
)
tg (CPTG
uid 1025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1026,0
va (VaSet
)
xt "43500,52500,47000,53500"
st "rst156_o"
ju 2
blo "47000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst156_o"
t "std_logic"
o 15
suid 86,0
)
)
)
]
shape (Rectangle
uid 972,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,46000,48000,71000"
)
oxt "15000,23000,34000,54000"
ttg (MlTextGroup
uid 973,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 974,0
va (VaSet
font "helvetica,8,1"
)
xt "34850,49000,36550,50000"
st "hsio"
blo "34850,49800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 975,0
va (VaSet
font "helvetica,8,1"
)
xt "34850,50000,39650,51000"
st "clocks_top"
blo "34850,50800"
tm "CptNameMgr"
)
*62 (Text
uid 976,0
va (VaSet
font "helvetica,8,1"
)
xt "34850,51000,36750,52000"
st "Udut"
blo "34850,51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 977,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 978,0
text (MLText
uid 979,0
va (VaSet
)
xt "34000,45000,45100,46000"
st "SIM_MODE = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*63 (Wire
uid 94,0
shape (OrthoPolyLine
uid 95,0
va (VaSet
vasetType 3
)
xt "48750,58000,58000,58000"
pts [
"48750,58000"
"58000,58000"
]
)
start &43
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 98,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "50000,57000,57200,58000"
st "clks_top_ready_o"
blo "50000,57800"
tm "WireNameMgr"
)
)
on &1
)
*64 (Wire
uid 110,0
shape (OrthoPolyLine
uid 111,0
va (VaSet
vasetType 3
)
xt "48750,62000,58000,62000"
pts [
"48750,62000"
"58000,62000"
]
)
start &48
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 115,0
va (VaSet
)
xt "50000,61000,52500,62000"
st "rst125"
blo "50000,61800"
tm "WireNameMgr"
)
)
on &2
)
*65 (Wire
uid 118,0
shape (OrthoPolyLine
uid 119,0
va (VaSet
vasetType 3
)
xt "48750,63000,58000,63000"
pts [
"48750,63000"
"58000,63000"
]
)
start &49
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 123,0
va (VaSet
)
xt "52000,62000,56900,63000"
st "strobe40_o"
blo "52000,62800"
tm "WireNameMgr"
)
)
on &3
)
*66 (Wire
uid 126,0
shape (OrthoPolyLine
uid 127,0
va (VaSet
vasetType 3
)
xt "48750,64000,58000,64000"
pts [
"48750,64000"
"58000,64000"
]
)
start &50
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 131,0
va (VaSet
)
xt "50000,63000,52000,64000"
st "rst_o"
blo "50000,63800"
tm "WireNameMgr"
)
)
on &4
)
*67 (Wire
uid 134,0
shape (OrthoPolyLine
uid 135,0
va (VaSet
vasetType 3
)
xt "48750,65000,58000,65000"
pts [
"48750,65000"
"58000,65000"
]
)
start &51
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 139,0
va (VaSet
)
xt "50000,64000,53000,65000"
st "clk80_o"
blo "50000,64800"
tm "WireNameMgr"
)
)
on &5
)
*68 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "48750,66000,58000,66000"
pts [
"48750,66000"
"58000,66000"
]
)
start &52
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 147,0
va (VaSet
)
xt "50000,65000,53000,66000"
st "clk40_o"
blo "50000,65800"
tm "WireNameMgr"
)
)
on &6
)
*69 (Wire
uid 150,0
shape (OrthoPolyLine
uid 151,0
va (VaSet
vasetType 3
)
xt "48750,67000,58000,67000"
pts [
"48750,67000"
"58000,67000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155,0
va (VaSet
)
xt "50000,66000,53500,67000"
st "clk160_o"
blo "50000,66800"
tm "WireNameMgr"
)
)
on &7
)
*70 (Wire
uid 158,0
shape (OrthoPolyLine
uid 159,0
va (VaSet
vasetType 3
)
xt "48750,68000,58000,68000"
pts [
"48750,68000"
"58000,68000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 163,0
va (VaSet
)
xt "52000,67000,57700,68000"
st "clk_ext_on_o"
blo "52000,67800"
tm "WireNameMgr"
)
)
on &8
)
*71 (Wire
uid 166,0
shape (OrthoPolyLine
uid 167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,69000,58000,69000"
pts [
"48750,69000"
"58000,69000"
]
)
start &58
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 171,0
va (VaSet
)
xt "52000,68000,57300,69000"
st "stat_o : (7:0)"
blo "52000,68800"
tm "WireNameMgr"
)
)
on &9
)
*72 (Wire
uid 174,0
shape (OrthoPolyLine
uid 175,0
va (VaSet
vasetType 3
)
xt "6750,53000,28250,53000"
pts [
"6750,53000"
"28250,53000"
]
)
start &27
end &42
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
)
xt "8000,52000,10500,53000"
st "clk125"
blo "8000,52800"
tm "WireNameMgr"
)
)
on &10
)
*73 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "6750,58000,28250,58000"
pts [
"6750,58000"
"28250,58000"
]
)
start &31
end &44
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 187,0
va (VaSet
)
xt "22000,57000,28000,58000"
st "net_usb_ready"
blo "22000,57800"
tm "WireNameMgr"
)
)
on &11
)
*74 (Wire
uid 190,0
shape (OrthoPolyLine
uid 191,0
va (VaSet
vasetType 3
)
xt "6750,62000,28250,62000"
pts [
"6750,62000"
"28250,62000"
]
)
start &32
end &45
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195,0
va (VaSet
)
xt "8000,61000,11800,62000"
st "por_sw_n"
blo "8000,61800"
tm "WireNameMgr"
)
)
on &37
)
*75 (Wire
uid 198,0
shape (OrthoPolyLine
uid 199,0
va (VaSet
vasetType 3
)
xt "6750,63000,28250,63000"
pts [
"6750,63000"
"28250,63000"
]
)
start &33
end &46
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 203,0
va (VaSet
)
xt "8000,62000,11200,63000"
st "rst_local"
blo "8000,62800"
tm "WireNameMgr"
)
)
on &38
)
*76 (Wire
uid 206,0
shape (OrthoPolyLine
uid 207,0
va (VaSet
vasetType 3
)
xt "6750,64000,28250,64000"
pts [
"6750,64000"
"28250,64000"
]
)
start &28
end &47
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 211,0
va (VaSet
)
xt "8000,63000,10500,64000"
st "clk156"
blo "8000,63800"
tm "WireNameMgr"
)
)
on &12
)
*77 (Wire
uid 214,0
shape (OrthoPolyLine
uid 215,0
va (VaSet
vasetType 3
)
xt "6750,66000,28250,66000"
pts [
"6750,66000"
"28250,66000"
]
)
start &26
end &55
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "8000,65000,9200,66000"
st "reg"
blo "8000,65800"
tm "WireNameMgr"
)
)
on &13
)
*78 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
)
xt "6750,67000,28250,67000"
pts [
"6750,67000"
"28250,67000"
]
)
start &29
end &56
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "7000,66000,11700,67000"
st "clk40_ext0"
blo "7000,66800"
tm "WireNameMgr"
)
)
on &39
)
*79 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
)
xt "6750,68000,28250,68000"
pts [
"6750,68000"
"28250,68000"
]
)
start &30
end &57
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "22000,67000,26700,68000"
st "clk40_ext1"
blo "22000,67800"
tm "WireNameMgr"
)
)
on &40
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *80 (PackageList
uid 457,0
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 458,0
va (VaSet
font "courier,8,1"
)
xt "-3000,18100,3500,19000"
st "Package List"
blo "-3000,18800"
)
*82 (MLText
uid 459,0
va (VaSet
)
xt "-3000,19000,9900,25000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
library hsio;
use hsio.pkg_hsio_globals.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 460,0
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 461,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*84 (Text
uid 462,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*85 (MLText
uid 463,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*86 (Text
uid 464,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*87 (MLText
uid 465,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*88 (Text
uid 466,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*89 (MLText
uid 467,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1546,1,3154,1155"
viewArea "-6061,17172,90090,85484"
cachedDiagramExtent "-5000,0,58400,84000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1026,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,3200,6000,4400"
st "<library>"
blo "2000,4200"
tm "BdLibraryNameMgr"
)
*91 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,4400,5600,5600"
st "<block>"
blo "2000,5400"
tm "BlkNameMgr"
)
*92 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,5600,4000,6800"
st "U_0"
blo "2000,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2000,13200,2000,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*94 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*95 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*97 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*98 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*100 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*101 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*103 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*104 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*106 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,15700,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*108 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,9700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*110 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "29000,19000,34500,20000"
st "Declarations"
blo "29000,19800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "29000,20000,31400,21000"
st "Ports:"
blo "29000,20800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "29000,19000,32700,20000"
st "Pre User:"
blo "29000,19800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "29000,19000,29000,19000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "29000,21000,36200,22000"
st "Diagram Signals:"
blo "29000,21800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "29000,19000,33700,20000"
st "Post User:"
blo "29000,19800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "29000,19000,29000,19000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 22,0
usingSuid 1
emptyRow *111 (LEmptyRow
)
uid 470,0
optionalChildren [
*112 (RefLabelRowHdr
)
*113 (TitleRowHdr
)
*114 (FilterRowHdr
)
*115 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*116 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*117 (GroupColHdr
tm "GroupColHdrMgr"
)
*118 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*119 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*120 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*121 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*122 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*123 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 1
suid 1,0
)
)
uid 421,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst125"
t "std_logic"
o 3
suid 3,0
)
)
uid 425,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40_o"
t "std_logic"
o 4
suid 4,0
)
)
uid 427,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_o"
t "std_logic"
o 5
suid 5,0
)
)
uid 429,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80_o"
t "std_logic"
o 6
suid 6,0
)
)
uid 431,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_o"
t "std_logic"
o 7
suid 7,0
)
)
uid 433,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160_o"
t "std_logic"
o 8
suid 8,0
)
)
uid 435,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 9
suid 9,0
)
)
uid 437,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 10
suid 10,0
)
)
uid 439,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 11
suid 11,0
)
)
uid 441,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_usb_ready"
t "std_logic"
o 12
suid 12,0
)
)
uid 443,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 15
suid 15,0
)
)
uid 449,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 451,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 13
suid 19,0
)
)
uid 891,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_local"
t "std_ulogic"
o 14
suid 20,0
)
)
uid 893,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_ext0"
t "std_logic"
o 17
suid 21,0
)
)
uid 895,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_ext1"
t "std_logic"
o 18
suid 22,0
)
)
uid 897,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 483,0
optionalChildren [
*141 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *142 (MRCItem
litem &111
pos 17
dimension 20
)
uid 485,0
optionalChildren [
*143 (MRCItem
litem &112
pos 0
dimension 20
uid 486,0
)
*144 (MRCItem
litem &113
pos 1
dimension 23
uid 487,0
)
*145 (MRCItem
litem &114
pos 2
hidden 1
dimension 20
uid 488,0
)
*146 (MRCItem
litem &124
pos 0
dimension 20
uid 422,0
)
*147 (MRCItem
litem &125
pos 1
dimension 20
uid 426,0
)
*148 (MRCItem
litem &126
pos 2
dimension 20
uid 428,0
)
*149 (MRCItem
litem &127
pos 3
dimension 20
uid 430,0
)
*150 (MRCItem
litem &128
pos 4
dimension 20
uid 432,0
)
*151 (MRCItem
litem &129
pos 5
dimension 20
uid 434,0
)
*152 (MRCItem
litem &130
pos 6
dimension 20
uid 436,0
)
*153 (MRCItem
litem &131
pos 7
dimension 20
uid 438,0
)
*154 (MRCItem
litem &132
pos 8
dimension 20
uid 440,0
)
*155 (MRCItem
litem &133
pos 9
dimension 20
uid 442,0
)
*156 (MRCItem
litem &134
pos 10
dimension 20
uid 444,0
)
*157 (MRCItem
litem &135
pos 11
dimension 20
uid 450,0
)
*158 (MRCItem
litem &136
pos 12
dimension 20
uid 452,0
)
*159 (MRCItem
litem &137
pos 13
dimension 20
uid 892,0
)
*160 (MRCItem
litem &138
pos 14
dimension 20
uid 894,0
)
*161 (MRCItem
litem &139
pos 15
dimension 20
uid 896,0
)
*162 (MRCItem
litem &140
pos 16
dimension 20
uid 898,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 489,0
optionalChildren [
*163 (MRCItem
litem &115
pos 0
dimension 20
uid 490,0
)
*164 (MRCItem
litem &117
pos 1
dimension 50
uid 491,0
)
*165 (MRCItem
litem &118
pos 2
dimension 100
uid 492,0
)
*166 (MRCItem
litem &119
pos 3
dimension 50
uid 493,0
)
*167 (MRCItem
litem &120
pos 4
dimension 100
uid 494,0
)
*168 (MRCItem
litem &121
pos 5
dimension 100
uid 495,0
)
*169 (MRCItem
litem &122
pos 6
dimension 50
uid 496,0
)
*170 (MRCItem
litem &123
pos 7
dimension 80
uid 497,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 484,0
vaOverrides [
]
)
]
)
uid 469,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *171 (LEmptyRow
)
uid 499,0
optionalChildren [
*172 (RefLabelRowHdr
)
*173 (TitleRowHdr
)
*174 (FilterRowHdr
)
*175 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*176 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*177 (GroupColHdr
tm "GroupColHdrMgr"
)
*178 (NameColHdr
tm "GenericNameColHdrMgr"
)
*179 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*180 (InitColHdr
tm "GenericValueColHdrMgr"
)
*181 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*182 (EolColHdr
tm "GenericEolColHdrMgr"
)
*183 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 9,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 511,0
optionalChildren [
*184 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *185 (MRCItem
litem &171
pos 1
dimension 20
)
uid 513,0
optionalChildren [
*186 (MRCItem
litem &172
pos 0
dimension 20
uid 514,0
)
*187 (MRCItem
litem &173
pos 1
dimension 23
uid 515,0
)
*188 (MRCItem
litem &174
pos 2
hidden 1
dimension 20
uid 516,0
)
*189 (MRCItem
litem &183
pos 0
dimension 20
uid 10,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 517,0
optionalChildren [
*190 (MRCItem
litem &175
pos 0
dimension 20
uid 518,0
)
*191 (MRCItem
litem &177
pos 1
dimension 50
uid 519,0
)
*192 (MRCItem
litem &178
pos 2
dimension 100
uid 520,0
)
*193 (MRCItem
litem &179
pos 3
dimension 100
uid 521,0
)
*194 (MRCItem
litem &180
pos 4
dimension 50
uid 522,0
)
*195 (MRCItem
litem &181
pos 5
dimension 50
uid 523,0
)
*196 (MRCItem
litem &182
pos 6
dimension 80
uid 524,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 512,0
vaOverrides [
]
)
]
)
uid 498,0
type 1
)
activeModelName "BlockDiag"
)
