Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  d:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  d:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  lab4_g29_p3.svo
Sim SDF file          :  lab4_g29_p3__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File lab4_g29_p3_run_msim_gate_systemverilog.do already exists - backing up current file as lab4_g29_p3_run_msim_gate_systemverilog.do.bak4
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # ERROR: No extended dataflow license exists
ModelSim-Altera Info: # do lab4_g29_p3_run_msim_gate_systemverilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -sv -work work +incdir+. {lab4_g29_p3.svo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 14:12:40 on May 16,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work "+incdir+." lab4_g29_p3.svo 
ModelSim-Altera Info: # -- Compiling module alu
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	alu
ModelSim-Altera Info: # End time: 14:12:40 on May 16,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -sv -work work +incdir+D:/quartus_lab/lab4/lab4_g29_p3 {D:/quartus_lab/lab4/lab4_g29_p3/tb_alu.sv}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 14:12:40 on May 16,2024
ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work "+incdir+D:/quartus_lab/lab4/lab4_g29_p3" D:/quartus_lab/lab4/lab4_g29_p3/tb_alu.sv 
ModelSim-Altera Info: # -- Compiling module tb_alu
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	tb_alu
ModelSim-Altera Info: # End time: 14:12:40 on May 16,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  tb_alu
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" tb_alu 
ModelSim-Altera Info: # Start time: 14:12:40 on May 16,2024
ModelSim-Altera Info: # Loading sv_std.std
ModelSim-Altera Info: # Loading work.tb_alu
ModelSim-Altera Info: # Loading work.alu
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim-Altera Warning: # ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a_aQUARTUS_CREATED_ADC1_a'.  Expected 8, found 7.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_alu/uut/a_aQUARTUS_CREATED_ADC1_a File: lab4_g29_p3.svo Line: 14768
ModelSim-Altera Warning: # ** Warning: (vsim-3722) lab4_g29_p3.svo(14768): [TFMPC] - Missing connection for port 'clk_dft'.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: win10  Hostname: DESKTOP-V3DU3O8  ProcessID: 18964
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft3gq0mv".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft3gq0mv
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # Starting ALU Tests
ModelSim-Altera Info: # Test 1 - Addition: Time: 10000 | A: 00000005, B: 00000003, OPCODE: 0000 | Result: 00000008, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 2 - Subtraction: Time: 20000 | A: 00000005, B: 00000003, OPCODE: 1000 | Result: 00000002, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 3 - Shift Left Logical: Time: 30000 | A: 00000005, B: 00000001, OPCODE: 0001 | Result: 0000000a, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 4 - Signed Compare: Time: 40000 | A: 00000005, B: 00000003, OPCODE: 0010 | Result: 00000001, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 5 - Unsigned Compare: Time: 50000 | A: 00000005, B: 00000003, OPCODE: 0011 | Result: 00000001, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 6 - XOR: Time: 60000 | A: 00000005, B: 00000003, OPCODE: 0100 | Result: 00000006, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 7 - Shift Right Logical: Time: 70000 | A: 00000005, B: 00000001, OPCODE: 0101 | Result: 00000002, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 8 - Shift Right Arithmetic: Time: 80000 | A: 80000005, B: 00000001, OPCODE: 1101 | Result: c0000002, N: 1, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 9 - OR: Time: 90000 | A: 00000005, B: 00000003, OPCODE: 0110 | Result: 00000007, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 10 - AND: Time: 100000 | A: 00000005, B: 00000003, OPCODE: 0111 | Result: 00000001, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Test 11 - Invalid OPCODE: Time: 110000 | A: 00000005, B: 00000003, OPCODE: 1111 | Result: 00000000, N: 0, Z: 1, V: 0, C: 0, Error: 1
ModelSim-Altera Info: # Test 12 - Large Numbers Addition: Time: 120000 | A: ffffffff, B: 00000001, OPCODE: 0000 | Result: 00000000, N: 0, Z: 1, V: 0, C: 1, Error: 0
ModelSim-Altera Info: # Test 13 - Overflow Check Addition: Time: 130000 | A: 7fffffff, B: 00000001, OPCODE: 0000 | Result: 80000000, N: 1, Z: 0, V: 1, C: 0, Error: 0
ModelSim-Altera Info: # Test 14 - Overflow Check Subtraction: Time: 140000 | A: 80000000, B: 00000001, OPCODE: 1000 | Result: 7fffffff, N: 0, Z: 0, V: 1, C: 0, Error: 0
ModelSim-Altera Info: # Test 15 - Signed Compare (Negative): Time: 150000 | A: ffffffff, B: 00000001, OPCODE: 0010 | Result: 00000001, N: 0, Z: 0, V: 0, C: 0, Error: 0
ModelSim-Altera Info: # Testbench Completed
ModelSim-Altera Info: # ** Note: $finish    : D:/quartus_lab/lab4/lab4_g29_p3/tb_alu.sv(89)
ModelSim-Altera Info: #    Time: 150 ns  Iteration: 0  Instance: /tb_alu
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module tb_alu at D:/quartus_lab/lab4/lab4_g29_p3/tb_alu.sv line 89
ModelSim-Altera Info: # End time: 14:12:53 on May 16,2024, Elapsed time: 0:00:13
ModelSim-Altera Info: # Errors: 0, Warnings: 4
Info: NativeLink simulation flow was successful
