$date
	Sun Feb 18 13:50:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BarrelShifter_TestBench $end
$var wire 4 ! data_out [3:0] $end
$var reg 4 " data [3:0] $end
$var reg 1 # shift_amt $end
$var reg 1 $ shift_dir $end
$scope module barrel_shifter $end
$var wire 4 % data [3:0] $end
$var wire 1 # shift_amt $end
$var wire 1 $ shift_dir $end
$var wire 4 & data_out [3:0] $end
$scope module mux4 $end
$var wire 4 ' data [3:0] $end
$var wire 1 ( not_s0 $end
$var wire 1 ) not_s1 $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 * y $end
$var wire 4 + data_out [3:0] $end
$scope module gate1 $end
$var wire 3 , a [2:0] $end
$var wire 1 - w1 $end
$var wire 1 . y $end
$upscope $end
$scope module gate2 $end
$var wire 3 / a [2:0] $end
$var wire 1 0 w1 $end
$var wire 1 1 y $end
$upscope $end
$scope module gate3 $end
$var wire 3 2 a [2:0] $end
$var wire 1 3 w1 $end
$var wire 1 4 y $end
$upscope $end
$scope module gate4 $end
$var wire 3 5 a [2:0] $end
$var wire 1 6 w1 $end
$var wire 1 7 y $end
$upscope $end
$scope module gate5 $end
$var wire 4 8 a [3:0] $end
$var wire 1 9 w1 $end
$var wire 1 : w2 $end
$var wire 1 * y $end
$upscope $end
$upscope $end
$scope module mux5 $end
$var wire 4 ; data [3:0] $end
$var wire 1 < not_s0 $end
$var wire 1 = not_s1 $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 > y $end
$var wire 4 ? data_out [3:0] $end
$scope module gate1 $end
$var wire 3 @ a [2:0] $end
$var wire 1 A w1 $end
$var wire 1 B y $end
$upscope $end
$scope module gate2 $end
$var wire 3 C a [2:0] $end
$var wire 1 D w1 $end
$var wire 1 E y $end
$upscope $end
$scope module gate3 $end
$var wire 3 F a [2:0] $end
$var wire 1 G w1 $end
$var wire 1 H y $end
$upscope $end
$scope module gate4 $end
$var wire 3 I a [2:0] $end
$var wire 1 J w1 $end
$var wire 1 K y $end
$upscope $end
$scope module gate5 $end
$var wire 4 L a [3:0] $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 > y $end
$upscope $end
$upscope $end
$scope module mux6 $end
$var wire 4 O data [3:0] $end
$var wire 1 P not_s0 $end
$var wire 1 Q not_s1 $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 R y $end
$var wire 4 S data_out [3:0] $end
$scope module gate1 $end
$var wire 3 T a [2:0] $end
$var wire 1 U w1 $end
$var wire 1 V y $end
$upscope $end
$scope module gate2 $end
$var wire 3 W a [2:0] $end
$var wire 1 X w1 $end
$var wire 1 Y y $end
$upscope $end
$scope module gate3 $end
$var wire 3 Z a [2:0] $end
$var wire 1 [ w1 $end
$var wire 1 \ y $end
$upscope $end
$scope module gate4 $end
$var wire 3 ] a [2:0] $end
$var wire 1 ^ w1 $end
$var wire 1 _ y $end
$upscope $end
$scope module gate5 $end
$var wire 4 ` a [3:0] $end
$var wire 1 a w1 $end
$var wire 1 b w2 $end
$var wire 1 R y $end
$upscope $end
$upscope $end
$scope module mux7 $end
$var wire 4 c data [3:0] $end
$var wire 1 d not_s0 $end
$var wire 1 e not_s1 $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 f y $end
$var wire 4 g data_out [3:0] $end
$scope module gate1 $end
$var wire 3 h a [2:0] $end
$var wire 1 i w1 $end
$var wire 1 j y $end
$upscope $end
$scope module gate2 $end
$var wire 3 k a [2:0] $end
$var wire 1 l w1 $end
$var wire 1 m y $end
$upscope $end
$scope module gate3 $end
$var wire 3 n a [2:0] $end
$var wire 1 o w1 $end
$var wire 1 p y $end
$upscope $end
$scope module gate4 $end
$var wire 3 q a [2:0] $end
$var wire 1 r w1 $end
$var wire 1 s y $end
$upscope $end
$scope module gate5 $end
$var wire 4 t a [3:0] $end
$var wire 1 u w1 $end
$var wire 1 v w2 $end
$var wire 1 f y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0v
0u
b0 t
0s
0r
b0 q
0p
1o
b11 n
0m
0l
b100 k
0j
0i
b110 h
b0 g
0f
1e
1d
b100 c
0b
0a
b0 `
0_
0^
b1 ]
0\
0[
b10 Z
0Y
0X
b101 W
0V
0U
b110 T
b0 S
0R
1Q
1P
b1010 O
1N
0M
b1000 L
0K
0J
b0 I
0H
0G
b10 F
0E
0D
b100 C
1B
1A
b111 @
b1 ?
1>
1=
1<
b1 ;
0:
09
b0 8
07
06
b0 5
04
03
b10 2
01
00
b100 /
0.
0-
b110 ,
b0 +
0*
1)
1(
b0 '
b10 &
b1 %
0$
0#
b1 "
b10 !
$end
#10
0>
0N
b100 !
b100 &
1R
1b
b0 L
b0 ?
0B
b100 `
0A
b10 S
1Y
0o
1X
1^
b100 ,
b0 2
0(
b101 @
b0 F
0<
b100 T
b0 Z
0P
b100 h
b1 n
0d
b110 /
b10 5
b110 C
b10 I
b111 W
b11 ]
b110 k
b10 q
1#
#20
1f
1u
b1000 !
b1000 &
0R
0b
b10 t
0a
b100 g
1p
1A
1o
0Y
b0 `
0X
0^
b0 S
0_
1(
1<
1P
1d
b10 ,
0)
b11 @
0=
b10 T
0Q
b10 h
0e
b0 /
b0 C
b1 W
b0 k
0#
b110 2
b100 5
b110 F
b100 I
b110 Z
b101 ]
b111 n
b100 q
1$
#30
0f
b100 !
b100 &
1R
0u
1a
b0 t
b1 `
b0 g
0p
0A
b1000 S
1_
0o
1X
1^
b0 ,
b100 2
0(
b1 @
b100 F
0<
b0 T
b100 Z
0P
b0 h
b101 n
0d
b10 /
b110 5
b10 C
b110 I
b11 W
b111 ]
b10 k
b110 q
1#
#40
