<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn191114101319"></A><B><U><big>pn191114101319</big></U></B>
#Start recording tcl command: 11/14/2019 09:55:12
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project new -name "pwm" -impl "impl_pwm" -dev LCMXO2-4000HC-5MG132C -synthesis "synplify"
prj_project save
#Stop recording: 11/14/2019 10:13:19



<A name="pn191114110903"></A><B><U><big>pn191114110903</big></U></B>
#Start recording tcl command: 11/14/2019 11:04:11
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
#Stop recording: 11/14/2019 11:09:03



<A name="pn191114193939"></A><B><U><big>pn191114193939</big></U></B>
#Start recording tcl command: 11/14/2019 19:09:22
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run PAR -impl impl_pwm
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_run Synthesis -impl impl_pwm -task Synplify_Synthesis
prj_dev set -part LCMXO2-4000HC-4MG132C
prj_run Synthesis -impl impl_pwm -forceOne
launch_synplify_prj impl_pwm
#Stop recording: 11/14/2019 19:39:39



<A name="pn191118092047"></A><B><U><big>pn191118092047</big></U></B>
#Start recording tcl command: 11/18/2019 09:11:10
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
prj_project save
prj_project close
#Stop recording: 11/18/2019 09:20:47



<A name="pn191118170231"></A><B><U><big>pn191118170231</big></U></B>
#Start recording tcl command: 11/18/2019 17:02:28
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
prj_project close
#Stop recording: 11/18/2019 17:02:31



<A name="pn191118172246"></A><B><U><big>pn191118172246</big></U></B>
#Start recording tcl command: 11/18/2019 17:02:37
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
launch_synplify_prj impl_pwm
#Stop recording: 11/18/2019 17:22:46



<A name="pn191119095124"></A><B><U><big>pn191119095124</big></U></B>
#Start recording tcl command: 11/19/2019 09:39:12
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
prj_run Export -impl impl_pwm
pgr_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/impl_pwm/impl_pwm.xcf"
pgr_program run
prj_src add "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/pwm_rgbled_tb.spf"
prj_project close
#Stop recording: 11/19/2019 09:51:24



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
