# Awesome-Performance_Bug-Research

## 1 Introduction

This repo includes diverse works related to performance issues. We divide these works into two categories:

### (1) Empirical Study, especially in taxonomy
- [Semantics-based ISSRE2019](#issre2019)
    * Fast-path
    * Arguments
    * Cache memorization
    * Data Access
    * Synchronization
2. [Syntactic-based PLDI 2012](#pldi2012)
    * Uncoordinated functions
    * Skippable Function
    * Synchronization Issues
3. Configuration-related
    * CP-Detector, ASE 2020
        * Optimization on-off
        * Non-functional tradeoff
        * Resource allocation
        * Functionality on-off
    * [LearnConf, EuroSys 2020](#learnconf)
        * Data Dependency
        * Control Dependency
            * If-related
            * Loop-related
4. Specific performance issues
    * Inefficient Loop(L-Doctor, ICSE 2017)
    * [Wasteful memory access](#jxperf)
        1. Dead store
        2. Silent store
        3. Silent load
#### Other topics related to empirical study
* How performance bugs are exposed, introduced, fixed(patch)
* Bug fix time, Number of changed lines

### (2) Detection approach
1. Program analysis, including static analysis and dynamic analysis, such as profiler and instrumentation
    * L-Doctor ICSE 2017
        * Static-dynamic hybrid analysis to provide accurate performance diagnosis
    * [JXPerf FSE 2019](#jxperf)
        * Inefficiency Profiler
        * Use PMU and debug registers to recognize some wasteful memory accesses
        * Prior works mainly use bytecode instrumentation with high overhead
    * [LearnConf, EuroSys 2020](#learnconf)
        * Leverage static analysis to infer performance properties of software configs
2. Statistical learning
    * [OOPSLA 2014](#oopsla2014)
3. Deep Learning
    * [SPLASH Companion 2020](#dl4perfbug)
        * AST with data dependency edge + graph embedding(Deep Walk)

## 2 Detailed Paper Comments
### <a id="jxperf"></a>Title: Pinpointing Performance Inefficiencies in Java
### Source: FSE 2019
This paper leverages PMU and hardware debug register to detect wasteful memory access:
* Dead store<S1, S2>
    * S1 and S2 are two successive memory stores to location M (S1 occurs before S2)
    * S1 is a dead store *iff* there are no intervening memory loads from M between S1 and S2.
* Silent store<S1, S2>
    * A memory store S2, storing a valueV2 to location M, is a silent store *iff* the previous memory store S1 performed on M stored a value V1, and V1 = V2.
* Silent load<L1, L2>
    * A memory load L2, loading a value V2 from location M is a silent load *iff* the previous memory load L1 performed on M loaded a value V1, and V1 = V2.

The methodology can be described as the following figure(Silent Store):

1. PMU samples a memory store
2. Debug register monitor
3. Debug register trap
4. Check value

![SilentStore](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/SilentStore.png)

---

### <a id="dl4perfbug"></a>Title: Detecting Performance Patterns with Deep Learning (Poster)
### Source: SPLASH Companion 2020
This work may be the first one to leverage deep learning to recognize performance bugs. It uses ML to infer inefficient statements in code. The approach is easy:
1. Leverage AST to capture the control flow of corresponding program;
2. Add data dependency edges to capture data flow
    * Perform BFS search on the AST
    * Find Store or Param node
        * Create a stable entry in a dict with the node's value(define)
    * Find Load node
        * Create a data dependency edge from its parent store or param node to load node
3. Use DeepWalk to embedd the AST and it seems that efficient and inefficient ASTs are seperated:
![DeepWalk](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/DeepWalk.png)

So, the author argued that constructing every statements' AST and graph embedding can help us classify efficient or inefficient statements;

---

### <a id="pldi2012"></a>Title: Understanding and Detecting Real-World Performance Bugs
### Source: PLDI 2012
This paper conducts a comprehensive study of 109 real-world performance bugs that are randomly sampled from five software suites. The important results are listed as two types below:
* Root cause(Taxonomy)
    1. Uncoordinated Functions: inefficient function-call combinations composed of efficient individual functions.
        * ![TransactionBug](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/TransactionBug.png)
        * These transactions are used to adding bookmarks, actually, they can be merged into one transaction.
    2. Skippable Function: call functions that conducts unnecessary work given the calling context
        * ![SkippableFunction](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/SkippableFunction.png)
        * Calling *nsImage::Draw* for transparent figures is meaningless
        * ![IntensiveGC](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/IntensiveGC.png)
        * The GC call is useless, however, XMLHttpRequest is not popular at first, after Web 2.0, it becomes more and more popular. So, this problem lasted for five years before being fixed.
    3. Synchronization Issues: unnecessary synchronization that intensifies thread competition is also a common cause of performance
        * ![SyncBug](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/SyncBug.png)
loss
* Rule-based detection
    * Efficiency Rule contains two components: A transformation and a condition
        * Once code region satisfies the condition, the transformation can be applied to improve performance.
    * Concluded from patches(A total of 109)
        * 50 / 109 have efficiency rules, the other 59 do not contain rules(either target too specific program contexts or too general to be useful for rule-based bug detection)
        * ![Conditions](https://raw.githubusercontent.com/HuaienZhang/Awesome-PerformanceResearch/main/img/Conditions.png)
        * For example, doTransaction can be fixed by the No.3 rule. Obviously, this approach is naive and easily leads to many FPs.

---

### <a id="issre2019"></a>
### Title: Inferring Performance Bug Patterns from Developer Commits
### Source: ISSRE 2019
This paper leverages performance bug related commits to understand the ecosystem and provides a benchmark for the future work.

* Collect commits
    * Selection: Top popular projects from Debian repo
    * Identification: keywords-based, such as "performance" and "accelerate". All results will be manual checked
* Taxonomy: Semantics behind code changes, based on the observation proposed by authors: Perf bug fixing commits follow certain patterns
    1. Fast-path: avoid repeated or slow computation when possible, apply a different algorithm to achieve the same result as the slow-path
        ```C
        int foo(int bar) {
            if (some_cond(bar)) {
                return fast_path; // Fast-path
            }
            return very_heavy_computation(bar); //Slow-path
        }
        ```
    2. Arguments: some commits change the values of  arguments passed to a function so that the control flow can take an existing fastpath in that function
    3. Cache Memoization: The result of a computation should be stored if it is needed onward to avoid redundant re-computations of the same result
        ```C++
        for(char *c = str; c - str < strlen(str); c++) {}
        ```
        Actually, *strlen(str)* can be removed from this *for* statement by loop invariant analysis;
    4. Data Access: Different data structures yield different data access overheads, e.g., retrieving unsorted data without an index in a vector or list requires a linear search, while accessing data from hashed maps only introduces the overhead of hash functions.
    5. Synchronization: improperly serialized program parts can become performance bottlenecks
        * C/C++ Project: Mutex-like lock, OS kernel: Spinlock
        * sync related performance problems are relatively infrequent compared to other
        * developers nowadays tend to minimize the amount of shared data to avoid race conditions

---

### <a id="learnconf"></a>Title: Statically Inferring Performance Properties of Software Configurations
### Source: EuroSys 2020

This paper proposes static analysis based approach to discovering performance properties of system configurations. The **key insight** is that any configuration that affects performance dynamically must have a data/control flow dependency with certain time or space intensive operations(*Performance Operations* or *PerfOps*).

It provides a taxonomy of how a config might affect performance through program dependency. The taxonomy proposed contains three categories demonstrated by the following toy examples:
**C is a Variable derived from Config**
1. A data dependence between the PerfConf and a PerfOp parameter;
    ```Java
    new byte[C];
    ```
2. An if-related control dependence where the PerfConf helps determine whether the PerfOp is executed;
    ```Java
    if(C <= tag) {
        new byte[a];
    } else {
        new byte[b];
    }
    ```
3. A loop-related control dependence where the Perf-Conf controls the number or frequency of PerfOp executions.
    ```Java
    for(int i = 0; i < N; i += C) {
        ...
    }
    ```

Workflow:
1. Identify PerfConfs and PerfOps
    1. PerfConfs: identifies all the invocations of configurationloading APIs
    2. PerfOps
        * What are PerfOps?(likely to have large performance impacts at run time)
            * Memory operations: two types of operations related to arrays
                1. a heap or static array allocation instruction that allocates an array with a non-constant array length
                2. a container-add operation that adds the reference of an array
            * Latency operations
                1. cause a thread to pause, including Thread::sleep() and all lock-synchronization APIs
                2. Java I/O-library operations
                3. operations that directly affect the parallelism level of the system, including new Thread(), new ThreadPoolExecutor()
                4. configurable and expensive operations in distributed systems, currently only includes heartbeat() function
    3. Performance-related configs
        * Analyze whether any PerfOp has data or control dependency upon any configuration variable
2. Identify PerfConf patterns(About performance-related configs)

---

### <a id="oopsla2014"></a>Title: Statistical Debugging for Real-World Performance Problems
### Source: OOPSLA 2014

This paper firstly conducts an empirical study to confirm the feasibility of detecting perf bug based on statistical learning. 

Statistical debugging collects program predicates, such as whether a branch is taken, during both success runs and failure runs, and then uses statistical models to automatically identify predicates that are most correlated with a failure, referred to as failure predictors. 

#### How to collect real program predicates?
* Most perf bug commits provide input generation methodology.

#### Predicate design
* Branches: which branch is taken
* Returns: function return point, tracking <0, <=0, >0, >=0, =0, !=0
* Scalar-pairs: each pair of variable x and y, tracking x < y, x <= y, x > y, x >= y, x = y, x != y
* Instructions: whether executed

#### Model Selection
* a basic model proposed by CBI work
* Î”LDA