// Seed: 1542313381
module module_0;
  assign id_1 = 1;
  assign module_2.type_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2[1] = id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2[1] = 1;
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wand id_7,
    output wire id_8
);
  module_0 modCall_1 ();
  wire id_10;
  tri0 id_11 = 1;
endmodule
