Project : JK Flip-Flop Simulation

## Description
This project implements and simulates a JK Flip-Flop using VHDL.

## Files
- `design.vzd`: The VHDL code for the JK Flip-Flop.
- `testbench.vhd`: The testbench used to verify the flip-flop.
- `run.sh`: A shell script to automate the simulation.

## Results
- Waveform: (Add a waveform image link here if you have one)

## How to Run
1. Download the files.
2. Ensure you have Riviera-PRO or a similar VHDL simulator installed.
3. Run the script:
   ```bash\
   sh run.sh\
}
