// Seed: 3896199361
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  tri   id_2,
    output wand  id_3,
    output wand  id_4,
    input  wire  id_5,
    input  wor   id_6,
    output uwire id_7,
    input  tri0  id_8
);
  logic id_10;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    input tri1 id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 _id_5,
    input tri0 id_6
);
  logic [-1 : id_5] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_2,
      id_2,
      id_4,
      id_6,
      id_2,
      id_3
  );
  assign modCall_1.id_5 = 0;
  integer id_10;
  ;
  parameter id_11 = 1'b0;
endmodule
