

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Oct 16 00:21:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+--------------+-----------+-------------+---------+--------------+---------+
    |    Latency (cycles)    |    Latency (absolute)   |        Interval        | Pipeline|
    |   min   |      max     |    min    |     max     |   min   |      max     |   Type  |
    +---------+--------------+-----------+-------------+---------+--------------+---------+
    |  3978385|  200633969809|  39.784 ms|  2.0e+03 sec|  3978385|  200633969809|       no|
    +---------+--------------+-----------+-------------+---------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+--------------+----------------------+-----------+-----------+---------+----------+
        |                                 |    Latency (cycles)    |       Iteration      |  Initiation Interval  |   Trip  |          |
        |            Loop Name            |   min   |      max     |        Latency       |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------+---------+--------------+----------------------+-----------+-----------+---------+----------+
        |- outputFeatureTile              |  3978384|  200633969808|  497298 ~ 25079246226|          -|          -|        8|        no|
        | + outputHeightTile              |   497296|   25079246224|    62162 ~ 3134905778|          -|          -|        8|        no|
        |  ++ outputWidthTile             |    62160|    3134905776|      7770 ~ 391863222|          -|          -|        8|        no|
        |   +++ initializeWithBias        |       48|        524304|             6 ~ 65538|          -|          -|        8|        no|
        |    ++++ VITIS_LOOP_43_1         |        3|         65535|               3 ~ 257|          -|          -|  1 ~ 255|        no|
        |     +++++ VITIS_LOOP_44_2       |        1|           255|                     1|          -|          -|  1 ~ 255|        no|
        |   +++ VITIS_LOOP_58_3           |      180|        138864|              20 ~ 528|          -|          -|  9 ~ 263|        no|
        |    ++++ VITIS_LOOP_60_4         |       18|           526|                     2|          -|          -|  9 ~ 263|        no|
        |   +++ loadWeightTile            |     1456|          1456|                   182|          -|          -|        8|        no|
        |    ++++ VITIS_LOOP_71_6         |      180|           180|                    20|          -|          -|        9|        no|
        |     +++++ VITIS_LOOP_72_7       |       18|            18|                     2|          -|          -|        9|        no|
        |   +++ tileCalculation           |     6032|     390154096|        754 ~ 48769262|          -|          -|        8|        no|
        |    ++++ VITIS_LOOP_83_8         |      752|      48769260|          752 ~ 191252|          -|          -|  1 ~ 255|        no|
        |     +++++ VITIS_LOOP_84_9       |      750|        191250|                   750|          -|          -|  1 ~ 255|        no|
        |      ++++++ VITIS_LOOP_87_11    |      747|           747|                    83|          -|          -|        9|        no|
        |       +++++++ VITIS_LOOP_89_12  |       81|            81|                     9|          -|          -|        9|        no|
        |   +++ tileWritewBack            |       48|       1044496|            6 ~ 130562|          -|          -|        8|        no|
        |    ++++ VITIS_LOOP_104_13       |        4|        130560|               4 ~ 512|          -|          -|  1 ~ 255|        no|
        |     +++++ VITIS_LOOP_105_14     |        2|           510|                     2|          -|          -|  1 ~ 255|        no|
        +---------------------------------+---------+--------------+----------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1388|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       22|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     412|    -|
|Register         |        -|     -|     771|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       22|     0|     771|    1800|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_tile_0_U  |conv1_in_tile_0_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |out_tile_U   |conv1_out_tile_RAM_AUTO_1R1W   |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |w_tile_0_U   |conv1_w_tile_0_RAM_AUTO_1R1W   |        2|  0|   0|    0|   648|   32|     1|        20736|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                               |       22|  0|   0|    0| 10440|   96|     3|       334080|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_1437_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln104_fu_1500_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln105_fu_1566_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln106_1_fu_1478_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln106_2_fu_1516_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln106_3_fu_1547_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln106_4_fu_1582_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln106_fu_1572_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln11_1_fu_947_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln11_2_fu_838_p2     |         +|   0|  0|  19|           8|           4|
    |add_ln11_fu_844_p2       |         +|   0|  0|  19|           8|           8|
    |add_ln31_fu_596_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln34_fu_554_p2       |         +|   0|  0|  16|           9|           6|
    |add_ln37_fu_616_p2       |         +|   0|  0|  16|           9|           6|
    |add_ln41_fu_674_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln43_fu_733_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln44_fu_758_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln45_1_fu_743_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln45_fu_715_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln58_fu_803_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln59_1_fu_819_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln59_fu_809_p2       |         +|   0|  0|  17|          10|           4|
    |add_ln60_fu_912_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln61_1_fu_928_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln61_fu_918_p2       |         +|   0|  0|  17|          10|           4|
    |add_ln62_1_fu_893_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln62_2_fu_986_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln62_fu_788_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln69_fu_1033_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln71_fu_1134_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln72_fu_1174_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln73_1_fu_1078_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln73_2_fu_1099_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln73_3_fu_1148_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln73_fu_1017_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln74_1_fu_1105_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln74_2_fu_1122_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln74_3_fu_1158_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln74_fu_1064_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln82_fu_1225_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln83_fu_1253_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln84_fu_1282_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln85_1_fu_1263_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln85_fu_1231_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln87_fu_1329_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln89_fu_1390_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln91_1_fu_1292_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln91_2_fu_1313_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln91_3_fu_1370_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln91_fu_1213_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln92_1_fu_1360_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln92_2_fu_1405_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln92_fu_1396_p2      |         +|   0|  0|  16|           9|           9|
    |empty_44_fu_1335_p2      |         +|   0|  0|  13|           6|           6|
    |empty_45_fu_1446_p2      |         +|   0|  0|  13|           6|           6|
    |empty_46_fu_1506_p2      |         +|   0|  0|  16|           9|           9|
    |empty_fu_1042_p2         |         +|   0|  0|  13|           6|           6|
    |sub66_fu_590_p2          |         +|   0|  0|  16|           9|           4|
    |sub74_fu_706_p2          |         +|   0|  0|  16|           9|           4|
    |sub_ln106_1_fu_1537_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln106_fu_1468_p2     |         -|   0|  0|  22|          15|          15|
    |sub_ln62_fu_883_p2       |         -|   0|  0|  23|          16|          16|
    |icmp_ln103_fu_1431_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln104_fu_1495_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln105_fu_1561_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln11_1_fu_941_p2    |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln11_fu_832_p2      |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln33_fu_548_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln36_fu_610_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln41_fu_668_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln43_fu_728_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln44_fu_753_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln58_fu_798_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln60_fu_907_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln69_fu_1027_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln71_fu_1128_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln72_fu_1168_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln82_fu_1219_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln83_fu_1248_p2     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln84_fu_1277_p2     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln87_fu_1323_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln89_fu_1384_p2     |      icmp|   0|  0|  12|           4|           4|
    |or_ln10_1_fu_968_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln10_fu_857_p2        |        or|   0|  0|   2|           1|           1|
    |gx_fu_974_p3             |    select|   0|  0|  10|           1|          11|
    |gy_fu_863_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln10_2_fu_960_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln10_fu_849_p3    |    select|   0|  0|   3|           1|           1|
    |tH_fu_578_p3             |    select|   0|  0|   8|           1|           8|
    |tW_fu_644_p3             |    select|   0|  0|   8|           1|           8|
    |xor_ln34_fu_572_p2       |       xor|   0|  0|   8|           8|           2|
    |xor_ln37_fu_638_p2       |       xor|   0|  0|   8|           8|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1388|         749|         647|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_7_reg_452       |    9|          2|   32|         64|
    |acc_8_reg_474       |    9|          2|   32|         64|
    |ap_NS_fsm           |  155|         34|    1|         34|
    |h_reg_296           |    9|          2|    9|         18|
    |ih_reg_353          |    9|          2|    9|         18|
    |in_tile_0_address0  |   14|          3|   11|         33|
    |iw_reg_364          |    9|          2|    9|         18|
    |kh_1_reg_441        |    9|          2|    4|          8|
    |kh_reg_386          |    9|          2|    4|          8|
    |kw_1_reg_463        |    9|          2|    4|          8|
    |kw_reg_397          |    9|          2|    4|          8|
    |n_fu_170            |    9|          2|    7|         14|
    |out_tile_address0   |   26|          5|   13|         65|
    |out_tile_d0         |   14|          3|   32|         96|
    |th_1_reg_419        |    9|          2|    8|         16|
    |th_2_reg_497        |    9|          2|    8|         16|
    |th_reg_331          |    9|          2|    8|         16|
    |tn_1_reg_375        |    9|          2|    4|          8|
    |tn_2_reg_408        |    9|          2|    4|          8|
    |tn_3_reg_486        |    9|          2|    4|          8|
    |tn_reg_320          |    9|          2|    4|          8|
    |tw_1_reg_430        |    9|          2|    8|         16|
    |tw_2_reg_508        |    9|          2|    8|         16|
    |tw_reg_342          |    9|          2|    8|         16|
    |w_reg_308           |    9|          2|    9|         18|
    |w_tile_0_address0   |   14|          3|   10|         30|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  412|         90|  254|        632|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_7_reg_452             |  32|   0|   32|          0|
    |acc_8_reg_474             |  32|   0|   32|          0|
    |add_ln103_reg_1930        |   4|   0|    4|          0|
    |add_ln104_reg_1948        |   8|   0|    8|          0|
    |add_ln105_reg_1966        |   8|   0|    8|          0|
    |add_ln106_4_reg_1971      |  22|   0|   22|          0|
    |add_ln34_reg_1616         |   9|   0|    9|          0|
    |add_ln37_reg_1646         |   9|   0|    9|          0|
    |add_ln41_reg_1676         |   4|   0|    4|          0|
    |add_ln43_reg_1704         |   8|   0|    8|          0|
    |add_ln58_reg_1725         |   9|   0|    9|          0|
    |add_ln60_reg_1743         |   9|   0|    9|          0|
    |add_ln62_reg_1717         |   8|   0|   11|          3|
    |add_ln69_reg_1761         |   4|   0|    4|          0|
    |add_ln71_reg_1784         |   4|   0|    4|          0|
    |add_ln72_reg_1802         |   4|   0|    4|          0|
    |add_ln73_2_reg_1771       |  10|   0|   10|          0|
    |add_ln73_reg_1753         |   8|   0|    8|          0|
    |add_ln74_2_reg_1776       |  13|   0|   13|          0|
    |add_ln74_reg_1766         |  10|   0|   10|          0|
    |add_ln82_reg_1820         |   4|   0|    4|          0|
    |add_ln83_reg_1838         |   8|   0|    8|          0|
    |add_ln84_reg_1856         |   8|   0|    8|          0|
    |add_ln87_reg_1874         |   4|   0|    4|          0|
    |add_ln89_reg_1892         |   4|   0|    4|          0|
    |add_ln91_2_reg_1866       |  10|   0|   10|          0|
    |add_ln91_reg_1812         |   8|   0|    8|          0|
    |add_ln92_1_reg_1879       |   8|   0|   11|          3|
    |ap_CS_fsm                 |  33|   0|   33|          0|
    |b_reg_1691                |  32|   0|   32|          0|
    |h_reg_296                 |   9|   0|    9|          0|
    |ih_reg_353                |   9|   0|    9|          0|
    |in_tile_0_addr_reg_1735   |  11|   0|   11|          0|
    |in_tile_0_load_reg_1907   |  32|   0|   32|          0|
    |iw_reg_364                |   9|   0|    9|          0|
    |kh_1_reg_441              |   4|   0|    4|          0|
    |kh_reg_386                |   4|   0|    4|          0|
    |kw_1_reg_463              |   4|   0|    4|          0|
    |kw_reg_397                |   4|   0|    4|          0|
    |mul_reg_1912              |  32|   0|   32|          0|
    |n_1_reg_1598              |   7|   0|    7|          0|
    |n_fu_170                  |   7|   0|    7|          0|
    |out_tile_addr_1_reg_1843  |  13|   0|   13|          0|
    |sext_ln104_reg_1935       |  16|   0|   16|          0|
    |sub66_reg_1633            |   9|   0|    9|          0|
    |sub74_reg_1686            |   9|   0|    9|          0|
    |sub_ln106_1_reg_1953      |  22|   0|   22|          0|
    |sub_ln62_reg_1730         |  16|   0|   16|          0|
    |tH_reg_1626               |   8|   0|    8|          0|
    |tW_reg_1656               |   8|   0|    8|          0|
    |th_1_reg_419              |   8|   0|    8|          0|
    |th_2_reg_497              |   8|   0|    8|          0|
    |th_reg_331                |   8|   0|    8|          0|
    |tmp_14_reg_1825           |   8|   0|   13|          5|
    |tmp_16_reg_1940           |   8|   0|   13|          5|
    |tmp_23_cast_reg_1807      |   3|   0|    8|          5|
    |tmp_27_cast_reg_1922      |   3|   0|    8|          5|
    |tmp_3_reg_1696            |   8|   0|   13|          5|
    |tmp_cast_reg_1668         |   3|   0|    8|          5|
    |tn_1_reg_375              |   4|   0|    4|          0|
    |tn_2_reg_408              |   4|   0|    4|          0|
    |tn_3_reg_486              |   4|   0|    4|          0|
    |tn_reg_320                |   4|   0|    4|          0|
    |trunc_ln34_reg_1621       |   8|   0|    8|          0|
    |trunc_ln83_reg_1830       |   6|   0|    6|          0|
    |tw_1_reg_430              |   8|   0|    8|          0|
    |tw_2_reg_508              |   8|   0|    8|          0|
    |tw_reg_342                |   8|   0|    8|          0|
    |w_reg_308                 |   9|   0|    9|          0|
    |w_tile_0_addr_reg_1789    |  10|   0|   10|          0|
    |w_tile_0_load_reg_1902    |  32|   0|   32|          0|
    |zext_ln33_reg_1608        |   9|   0|   11|          2|
    |zext_ln36_reg_1638        |   9|   0|   11|          2|
    |zext_ln37_1_reg_1663      |   8|   0|    9|          1|
    |zext_ln37_reg_1651        |   8|   0|   11|          3|
    |zext_ln84_reg_1848        |   8|   0|    9|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 771|   0|  816|         45|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_704_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_704_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_704_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_704_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_704_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_708_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_708_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_708_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_708_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_we0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_d0                |  out|   32|   ap_memory|          feat1|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 
6 --> 7 
7 --> 8 5 
8 --> 8 7 
9 --> 10 12 
10 --> 11 9 
11 --> 10 
12 --> 13 16 
13 --> 14 12 
14 --> 15 13 
15 --> 14 
16 --> 17 30 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 18 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 21 
30 --> 31 4 
31 --> 32 30 
32 --> 33 31 
33 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 34 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln30 = store i7 0, i7 %n" [src/conv1.cpp:30]   --->   Operation 38 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [src/conv1.cpp:30]   --->   Operation 39 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [src/conv1.cpp:30]   --->   Operation 40 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_1, i32 6" [src/conv1.cpp:30]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp, void %for.body.split, void %for.end278" [src/conv1.cpp:30]   --->   Operation 42 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:30]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:30]   --->   Operation 44 'specloopname' 'specloopname_ln30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.body5" [src/conv1.cpp:33]   --->   Operation 45 'br' 'br_ln33' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [src/conv1.cpp:113]   --->   Operation 46 'ret' 'ret_ln113' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%h = phi i9 0, void %for.body.split, i9 %add_ln34, void %for.inc273" [src/conv1.cpp:34]   --->   Operation 47 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %h" [src/conv1.cpp:33]   --->   Operation 48 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_ult  i9 %h, i9 255" [src/conv1.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc276, void %for.body5.split" [src/conv1.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:33]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:33]   --->   Operation 52 'specloopname' 'specloopname_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %h, i9 32" [src/conv1.cpp:34]   --->   Operation 53 'add' 'add_ln34' <Predicate = (icmp_ln33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tH)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln34, i32 8" [src/conv1.cpp:34]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i9 %h" [src/conv1.cpp:34]   --->   Operation 55 'trunc' 'trunc_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tH)   --->   "%xor_ln34 = xor i8 %trunc_ln34, i8 255" [src/conv1.cpp:34]   --->   Operation 56 'xor' 'xor_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.39ns) (out node of the LUT)   --->   "%tH = select i1 %tmp_5, i8 %xor_ln34, i8 32" [src/conv1.cpp:34]   --->   Operation 57 'select' 'tH' <Predicate = (icmp_ln33)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %tH" [src/conv1.cpp:34]   --->   Operation 58 'zext' 'zext_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%sub66 = add i9 %zext_ln34, i9 8" [src/conv1.cpp:34]   --->   Operation 59 'add' 'sub66' <Predicate = (icmp_ln33)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln36 = br void %for.body27.lr.ph" [src/conv1.cpp:36]   --->   Operation 60 'br' 'br_ln36' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %n_1, i7 8" [src/conv1.cpp:31]   --->   Operation 61 'add' 'add_ln31' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln30 = store i7 %add_ln31, i7 %n" [src/conv1.cpp:30]   --->   Operation 62 'store' 'store_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [src/conv1.cpp:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%w = phi i9 0, void %for.body5.split, i9 %add_ln37, void %for.inc270" [src/conv1.cpp:37]   --->   Operation 64 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %w" [src/conv1.cpp:36]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.77ns)   --->   "%icmp_ln36 = icmp_ult  i9 %w, i9 255" [src/conv1.cpp:36]   --->   Operation 66 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc273, void %for.body27.lr.ph.split" [src/conv1.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:36]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:36]   --->   Operation 69 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln37 = add i9 %w, i9 32" [src/conv1.cpp:37]   --->   Operation 70 'add' 'add_ln37' <Predicate = (icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tW)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln37, i32 8" [src/conv1.cpp:37]   --->   Operation 71 'bitselect' 'tmp_6' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i9 %w" [src/conv1.cpp:37]   --->   Operation 72 'trunc' 'trunc_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 73 'zext' 'zext_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tW)   --->   "%xor_ln37 = xor i8 %trunc_ln37, i8 255" [src/conv1.cpp:37]   --->   Operation 74 'xor' 'xor_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.39ns) (out node of the LUT)   --->   "%tW = select i1 %tmp_6, i8 %xor_ln37, i8 32" [src/conv1.cpp:37]   --->   Operation 75 'select' 'tW' <Predicate = (icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %tW" [src/conv1.cpp:37]   --->   Operation 76 'zext' 'zext_ln37_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln41 = br void %VITIS_LOOP_43_1" [src/conv1.cpp:41]   --->   Operation 77 'br' 'br_ln41' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body5" [src/conv1.cpp:33]   --->   Operation 78 'br' 'br_ln33' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln41, void %for.inc46.loopexit, i4 0, void %for.body27.lr.ph.split" [src/conv1.cpp:41]   --->   Operation 79 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %tn" [src/conv1.cpp:45]   --->   Operation 80 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln45, i5 0" [src/conv1.cpp:45]   --->   Operation 81 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i4 %tn, i4 8" [src/conv1.cpp:41]   --->   Operation 82 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.79ns)   --->   "%add_ln41 = add i4 %tn, i4 1" [src/conv1.cpp:41]   --->   Operation 83 'add' 'add_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_43_1.split, void %tileAccumulation" [src/conv1.cpp:41]   --->   Operation 84 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %tn" [src/conv1.cpp:42]   --->   Operation 85 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %n_1, i32 3, i32 5" [src/conv1.cpp:42]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_4, i3 %trunc_ln42" [src/conv1.cpp:42]   --->   Operation 87 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %add_ln" [src/conv1.cpp:42]   --->   Operation 88 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln42" [src/conv1.cpp:42]   --->   Operation 89 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:42]   --->   Operation 90 'load' 'conv1_biases_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 91 [1/1] (0.76ns)   --->   "%sub74 = add i9 %zext_ln37_1, i9 8" [src/conv1.cpp:37]   --->   Operation 91 'add' 'sub74' <Predicate = (icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln58 = br void %VITIS_LOOP_60_4" [src/conv1.cpp:58]   --->   Operation 92 'br' 'br_ln58' <Predicate = (icmp_ln41)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:41]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:41]   --->   Operation 94 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:42]   --->   Operation 95 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%b = bitcast i32 %conv1_biases_load" [src/conv1.cpp:42]   --->   Operation 96 'bitcast' 'b' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln43 = br void %VITIS_LOOP_44_2" [src/conv1.cpp:43]   --->   Operation 97 'br' 'br_ln43' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 0.76>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%th = phi i8 %add_ln43, void %for.inc43.loopexit, i8 0, void %VITIS_LOOP_43_1.split" [src/conv1.cpp:43]   --->   Operation 98 'phi' 'th' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln45 = add i8 %tmp_cast, i8 %th" [src/conv1.cpp:45]   --->   Operation 99 'add' 'add_ln45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln45, i5 0" [src/conv1.cpp:45]   --->   Operation 100 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %th, i8 %tH" [src/conv1.cpp:43]   --->   Operation 101 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %th, i8 1" [src/conv1.cpp:43]   --->   Operation 103 'add' 'add_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_2.split, void %for.inc46.loopexit" [src/conv1.cpp:43]   --->   Operation 104 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:43]   --->   Operation 105 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln44 = br void %for.inc" [src/conv1.cpp:44]   --->   Operation 106 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_43_1" [src/conv1.cpp:41]   --->   Operation 107 'br' 'br_ln41' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.05>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tw = phi i8 %add_ln44, void %for.inc.split, i8 0, void %VITIS_LOOP_44_2.split" [src/conv1.cpp:44]   --->   Operation 108 'phi' 'tw' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %tw" [src/conv1.cpp:45]   --->   Operation 109 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.82ns)   --->   "%add_ln45_1 = add i13 %tmp_3, i13 %zext_ln45" [src/conv1.cpp:45]   --->   Operation 110 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i13 %add_ln45_1" [src/conv1.cpp:45]   --->   Operation 111 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%out_tile_addr = getelementptr i32 %out_tile, i64 0, i64 %zext_ln45_1" [src/conv1.cpp:45]   --->   Operation 112 'getelementptr' 'out_tile_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %tw, i8 %tW" [src/conv1.cpp:44]   --->   Operation 113 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %tw, i8 1" [src/conv1.cpp:44]   --->   Operation 115 'add' 'add_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc.split, void %for.inc43.loopexit" [src/conv1.cpp:44]   --->   Operation 116 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:44]   --->   Operation 117 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %b, i13 %out_tile_addr" [src/conv1.cpp:45]   --->   Operation 118 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [src/conv1.cpp:44]   --->   Operation 119 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln43 = br void %VITIS_LOOP_44_2" [src/conv1.cpp:43]   --->   Operation 120 'br' 'br_ln43' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.60>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%ih = phi i9 %add_ln58, void %for.inc97.loopexit, i9 0, void %tileAccumulation" [src/conv1.cpp:58]   --->   Operation 121 'phi' 'ih' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i9 %ih" [src/conv1.cpp:62]   --->   Operation 122 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i9 %ih" [src/conv1.cpp:62]   --->   Operation 123 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln62_1, i5 0" [src/conv1.cpp:62]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln62, i3 0" [src/conv1.cpp:62]   --->   Operation 125 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.79ns)   --->   "%add_ln62 = add i11 %tmp_s, i11 %tmp_2" [src/conv1.cpp:62]   --->   Operation 126 'add' 'add_ln62' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %ih" [src/conv1.cpp:58]   --->   Operation 127 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.77ns)   --->   "%icmp_ln58 = icmp_eq  i9 %ih, i9 %sub66" [src/conv1.cpp:58]   --->   Operation 128 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.77ns)   --->   "%add_ln58 = add i9 %ih, i9 1" [src/conv1.cpp:58]   --->   Operation 130 'add' 'add_ln58' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_60_4.split, void %VITIS_LOOP_70_5.preheader" [src/conv1.cpp:58]   --->   Operation 131 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:58]   --->   Operation 132 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.77ns)   --->   "%add_ln59 = add i10 %zext_ln58, i10 1020" [src/conv1.cpp:59]   --->   Operation 133 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i10 %add_ln59" [src/conv1.cpp:59]   --->   Operation 134 'sext' 'sext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln59_1 = add i11 %sext_ln59, i11 %zext_ln33" [src/conv1.cpp:59]   --->   Operation 135 'add' 'add_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln59_1, i32 10" [src/conv1.cpp:10->src/conv1.cpp:59]   --->   Operation 136 'bitselect' 'tmp_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.79ns)   --->   "%icmp_ln11 = icmp_sgt  i11 %add_ln59_1, i11 254" [src/conv1.cpp:11->src/conv1.cpp:59]   --->   Operation 137 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i8 %trunc_ln62, i8 252" [src/conv1.cpp:11->src/conv1.cpp:59]   --->   Operation 138 'add' 'add_ln11_2' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 139 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln11 = add i8 %add_ln11_2, i8 %trunc_ln34" [src/conv1.cpp:11->src/conv1.cpp:59]   --->   Operation 139 'add' 'add_ln11' <Predicate = (!icmp_ln58)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node gy)   --->   "%select_ln10 = select i1 %tmp_7, i8 0, i8 254" [src/conv1.cpp:10->src/conv1.cpp:59]   --->   Operation 140 'select' 'select_ln10' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node gy)   --->   "%or_ln10 = or i1 %tmp_7, i1 %icmp_ln11" [src/conv1.cpp:10->src/conv1.cpp:59]   --->   Operation 141 'or' 'or_ln10' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.39ns) (out node of the LUT)   --->   "%gy = select i1 %or_ln10, i8 %select_ln10, i8 %add_ln11" [src/conv1.cpp:10->src/conv1.cpp:59]   --->   Operation 142 'select' 'gy' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %gy" [src/conv1.cpp:62]   --->   Operation 143 'zext' 'zext_ln62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %gy, i8 0" [src/conv1.cpp:62]   --->   Operation 144 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.85ns)   --->   "%sub_ln62 = sub i16 %tmp_8, i16 %zext_ln62" [src/conv1.cpp:62]   --->   Operation 145 'sub' 'sub_ln62' <Predicate = (!icmp_ln58)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln60 = br void %for.inc94" [src/conv1.cpp:60]   --->   Operation 146 'br' 'br_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_9 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln73 = br void %VITIS_LOOP_70_5" [src/conv1.cpp:73]   --->   Operation 147 'br' 'br_ln73' <Predicate = (icmp_ln58)> <Delay = 0.42>

State 10 <SV = 6> <Delay = 4.45>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%iw = phi i9 %add_ln60, void %for.inc94.split, i9 0, void %VITIS_LOOP_60_4.split" [src/conv1.cpp:61]   --->   Operation 148 'phi' 'iw' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i9 %iw" [src/conv1.cpp:62]   --->   Operation 149 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.79ns)   --->   "%add_ln62_1 = add i11 %add_ln62, i11 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 150 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i11 %add_ln62_1" [src/conv1.cpp:62]   --->   Operation 151 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%in_tile_0_addr = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 152 'getelementptr' 'in_tile_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %iw" [src/conv1.cpp:60]   --->   Operation 153 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_eq  i9 %iw, i9 %sub74" [src/conv1.cpp:60]   --->   Operation 154 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.77ns)   --->   "%add_ln60 = add i9 %iw, i9 1" [src/conv1.cpp:60]   --->   Operation 156 'add' 'add_ln60' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc94.split, void %for.inc97.loopexit" [src/conv1.cpp:60]   --->   Operation 157 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.77ns)   --->   "%add_ln61 = add i10 %zext_ln60, i10 1020" [src/conv1.cpp:61]   --->   Operation 158 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i10 %add_ln61" [src/conv1.cpp:61]   --->   Operation 159 'sext' 'sext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln61_1 = add i11 %sext_ln61, i11 %zext_ln36" [src/conv1.cpp:61]   --->   Operation 160 'add' 'add_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10" [src/conv1.cpp:10->src/conv1.cpp:61]   --->   Operation 161 'bitselect' 'tmp_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.79ns)   --->   "%icmp_ln11_1 = icmp_sgt  i11 %add_ln61_1, i11 254" [src/conv1.cpp:11->src/conv1.cpp:61]   --->   Operation 162 'icmp' 'icmp_ln11_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.78ns)   --->   "%add_ln11_1 = add i11 %sext_ln61, i11 %zext_ln37" [src/conv1.cpp:11->src/conv1.cpp:61]   --->   Operation 163 'add' 'add_ln11_1' <Predicate = (!icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10" [src/conv1.cpp:10->src/conv1.cpp:61]   --->   Operation 164 'bitselect' 'tmp_12' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%select_ln10_2 = select i1 %tmp_12, i11 0, i11 254" [src/conv1.cpp:10->src/conv1.cpp:61]   --->   Operation 165 'select' 'select_ln10_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%or_ln10_1 = or i1 %tmp_11, i1 %icmp_ln11_1" [src/conv1.cpp:10->src/conv1.cpp:61]   --->   Operation 166 'or' 'or_ln10_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%gx = select i1 %or_ln10_1, i11 %select_ln10_2, i11 %add_ln11_1" [src/conv1.cpp:10->src/conv1.cpp:61]   --->   Operation 167 'select' 'gx' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%sext_ln62 = sext i11 %gx" [src/conv1.cpp:62]   --->   Operation 168 'sext' 'sext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln62_2 = add i16 %sub_ln62, i16 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 169 'add' 'add_ln62_2' <Predicate = (!icmp_ln60)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i16 %add_ln62_2" [src/conv1.cpp:62]   --->   Operation 170 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln62_3" [src/conv1.cpp:62]   --->   Operation 171 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 172 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:62]   --->   Operation 172 'load' 'input_ftmap_load' <Predicate = (!icmp_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_60_4" [src/conv1.cpp:58]   --->   Operation 173 'br' 'br_ln58' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.47>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv1.cpp:60]   --->   Operation 174 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:62]   --->   Operation 175 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:62]   --->   Operation 176 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %bitcast_ln62, i11 %in_tile_0_addr" [src/conv1.cpp:62]   --->   Operation 177 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc94" [src/conv1.cpp:60]   --->   Operation 178 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.55>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tn_1 = phi i4 %add_ln69, void %for.inc148, i4 0, void %VITIS_LOOP_70_5.preheader" [src/conv1.cpp:69]   --->   Operation 179 'phi' 'tn_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %tn_1" [src/conv1.cpp:73]   --->   Operation 180 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_1, i3 0" [src/conv1.cpp:73]   --->   Operation 181 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i7 %tmp_9" [src/conv1.cpp:73]   --->   Operation 182 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.77ns)   --->   "%add_ln73 = add i8 %zext_ln73_1, i8 %zext_ln73" [src/conv1.cpp:73]   --->   Operation 183 'add' 'add_ln73' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %tn_1" [src/conv1.cpp:69]   --->   Operation 184 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.79ns)   --->   "%icmp_ln69 = icmp_eq  i4 %tn_1, i4 8" [src/conv1.cpp:69]   --->   Operation 185 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln69 = add i4 %tn_1, i4 1" [src/conv1.cpp:69]   --->   Operation 186 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %VITIS_LOOP_70_5.split, void %VITIS_LOOP_83_8.preheader" [src/conv1.cpp:69]   --->   Operation 187 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:69]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv1.cpp:69]   --->   Operation 189 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %n_1" [src/conv1.cpp:30]   --->   Operation 190 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln69, i6 %trunc_ln30" [src/conv1.cpp:69]   --->   Operation 191 'add' 'empty' <Predicate = (!icmp_ln69)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %empty" [src/conv1.cpp:74]   --->   Operation 192 'zext' 'zext_ln74' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty, i3 0" [src/conv1.cpp:74]   --->   Operation 193 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i9 %tmp_10" [src/conv1.cpp:74]   --->   Operation 194 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.77ns)   --->   "%add_ln74 = add i10 %zext_ln74_1, i10 %zext_ln74" [src/conv1.cpp:74]   --->   Operation 195 'add' 'add_ln74' <Predicate = (!icmp_ln69)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.42ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_7" [src/conv1.cpp:71]   --->   Operation 196 'br' 'br_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_12 : Operation 197 [1/1] (0.42ns)   --->   "%br_ln85 = br void %VITIS_LOOP_83_8" [src/conv1.cpp:85]   --->   Operation 197 'br' 'br_ln85' <Predicate = (icmp_ln69)> <Delay = 0.42>

State 13 <SV = 7> <Delay = 1.60>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%kh = phi i4 %add_ln71, void %for.inc142, i4 0, void %VITIS_LOOP_70_5.split" [src/conv1.cpp:71]   --->   Operation 198 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i4 %kh" [src/conv1.cpp:73]   --->   Operation 199 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i4 %kh" [src/conv1.cpp:73]   --->   Operation 200 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.76ns)   --->   "%add_ln73_1 = add i8 %add_ln73, i8 %zext_ln73_3" [src/conv1.cpp:73]   --->   Operation 201 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i8 %add_ln73_1" [src/conv1.cpp:73]   --->   Operation 202 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i8 %add_ln73_1" [src/conv1.cpp:73]   --->   Operation 203 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln73, i3 0" [src/conv1.cpp:73]   --->   Operation 204 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln73_2 = add i10 %p_shl6, i10 %zext_ln73_4" [src/conv1.cpp:73]   --->   Operation 205 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.78ns)   --->   "%add_ln74_1 = add i10 %add_ln74, i10 %zext_ln73_2" [src/conv1.cpp:74]   --->   Operation 206 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i10 %add_ln74_1" [src/conv1.cpp:74]   --->   Operation 207 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln74_1, i3 0" [src/conv1.cpp:74]   --->   Operation 208 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.82ns)   --->   "%add_ln74_2 = add i13 %p_shl5, i13 %zext_ln74_2" [src/conv1.cpp:74]   --->   Operation 209 'add' 'add_ln74_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.79ns)   --->   "%icmp_ln71 = icmp_eq  i4 %kh, i4 9" [src/conv1.cpp:71]   --->   Operation 210 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %kh, i4 1" [src/conv1.cpp:71]   --->   Operation 211 'add' 'add_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %VITIS_LOOP_72_7.split, void %for.inc148" [src/conv1.cpp:71]   --->   Operation 212 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:71]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:71]   --->   Operation 214 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.42ns)   --->   "%br_ln72 = br void %for.inc139" [src/conv1.cpp:72]   --->   Operation 215 'br' 'br_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln69 = br void %VITIS_LOOP_70_5" [src/conv1.cpp:69]   --->   Operation 216 'br' 'br_ln69' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 2.05>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%kw = phi i4 %add_ln72, void %for.inc139.split, i4 0, void %VITIS_LOOP_72_7.split" [src/conv1.cpp:72]   --->   Operation 217 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i4 %kw" [src/conv1.cpp:73]   --->   Operation 218 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i4 %kw" [src/conv1.cpp:73]   --->   Operation 219 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln73_3 = add i10 %add_ln73_2, i10 %zext_ln73_6" [src/conv1.cpp:73]   --->   Operation 220 'add' 'add_ln73_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i10 %add_ln73_3" [src/conv1.cpp:73]   --->   Operation 221 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%w_tile_0_addr = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln73_7" [src/conv1.cpp:73]   --->   Operation 222 'getelementptr' 'w_tile_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.82ns)   --->   "%add_ln74_3 = add i13 %add_ln74_2, i13 %zext_ln73_5" [src/conv1.cpp:74]   --->   Operation 223 'add' 'add_ln74_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i13 %add_ln74_3" [src/conv1.cpp:74]   --->   Operation 224 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln74_3" [src/conv1.cpp:74]   --->   Operation 225 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.79ns)   --->   "%icmp_ln72 = icmp_eq  i4 %kw, i4 9" [src/conv1.cpp:72]   --->   Operation 226 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.79ns)   --->   "%add_ln72 = add i4 %kw, i4 1" [src/conv1.cpp:72]   --->   Operation 227 'add' 'add_ln72' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc139.split, void %for.inc142" [src/conv1.cpp:72]   --->   Operation 228 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:74]   --->   Operation 229 'load' 'conv1_weights_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_7" [src/conv1.cpp:71]   --->   Operation 230 'br' 'br_ln71' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 2.47>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:72]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:72]   --->   Operation 232 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:74]   --->   Operation 233 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:74]   --->   Operation 234 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %bitcast_ln74, i10 %w_tile_0_addr" [src/conv1.cpp:73]   --->   Operation 235 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc139" [src/conv1.cpp:72]   --->   Operation 236 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.79>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tn_2 = phi i4 %add_ln82, void %for.inc225.loopexit, i4 0, void %VITIS_LOOP_83_8.preheader" [src/conv1.cpp:82]   --->   Operation 237 'phi' 'tn_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %tn_2" [src/conv1.cpp:85]   --->   Operation 238 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i4 %tn_2" [src/conv1.cpp:85]   --->   Operation 239 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_23_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln85, i5 0" [src/conv1.cpp:85]   --->   Operation 240 'bitconcatenate' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_2, i3 0" [src/conv1.cpp:91]   --->   Operation 241 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %tmp_13" [src/conv1.cpp:91]   --->   Operation 242 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.77ns)   --->   "%add_ln91 = add i8 %zext_ln91, i8 %zext_ln85" [src/conv1.cpp:91]   --->   Operation 243 'add' 'add_ln91' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.79ns)   --->   "%icmp_ln82 = icmp_eq  i4 %tn_2, i4 8" [src/conv1.cpp:82]   --->   Operation 244 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.79ns)   --->   "%add_ln82 = add i4 %tn_2, i4 1" [src/conv1.cpp:82]   --->   Operation 245 'add' 'add_ln82' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_8.split, void %VITIS_LOOP_104_13.preheader" [src/conv1.cpp:82]   --->   Operation 246 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:82]   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:82]   --->   Operation 248 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.42ns)   --->   "%br_ln83 = br void %VITIS_LOOP_84_9" [src/conv1.cpp:83]   --->   Operation 249 'br' 'br_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.42>
ST_16 : Operation 250 [1/1] (0.42ns)   --->   "%br_ln106 = br void %VITIS_LOOP_104_13" [src/conv1.cpp:106]   --->   Operation 250 'br' 'br_ln106' <Predicate = (icmp_ln82)> <Delay = 0.42>

State 17 <SV = 8> <Delay = 0.76>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%th_1 = phi i8 %add_ln83, void %for.inc222.loopexit, i8 0, void %VITIS_LOOP_83_8.split" [src/conv1.cpp:83]   --->   Operation 251 'phi' 'th_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.76ns)   --->   "%add_ln85 = add i8 %tmp_23_cast, i8 %th_1" [src/conv1.cpp:85]   --->   Operation 252 'add' 'add_ln85' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln85, i5 0" [src/conv1.cpp:85]   --->   Operation 253 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i8 %th_1" [src/conv1.cpp:83]   --->   Operation 254 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.76ns)   --->   "%icmp_ln83 = icmp_eq  i8 %th_1, i8 %tH" [src/conv1.cpp:83]   --->   Operation 255 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 256 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.76ns)   --->   "%add_ln83 = add i8 %th_1, i8 1" [src/conv1.cpp:83]   --->   Operation 257 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %VITIS_LOOP_84_9.split, void %for.inc225.loopexit" [src/conv1.cpp:83]   --->   Operation 258 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:83]   --->   Operation 259 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.42ns)   --->   "%br_ln84 = br void %VITIS_LOOP_86_10" [src/conv1.cpp:84]   --->   Operation 260 'br' 'br_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_8" [src/conv1.cpp:82]   --->   Operation 261 'br' 'br_ln82' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 2.05>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%tw_1 = phi i8 %add_ln84, void %for.inc219, i8 0, void %VITIS_LOOP_84_9.split" [src/conv1.cpp:84]   --->   Operation 262 'phi' 'tw_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i8 %tw_1" [src/conv1.cpp:85]   --->   Operation 263 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.82ns)   --->   "%add_ln85_1 = add i13 %tmp_14, i13 %zext_ln85_1" [src/conv1.cpp:85]   --->   Operation 264 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i13 %add_ln85_1" [src/conv1.cpp:85]   --->   Operation 265 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%out_tile_addr_1 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln85_2" [src/conv1.cpp:85]   --->   Operation 266 'getelementptr' 'out_tile_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %tw_1" [src/conv1.cpp:84]   --->   Operation 267 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_eq  i8 %tw_1, i8 %tW" [src/conv1.cpp:84]   --->   Operation 268 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 269 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %tw_1, i8 1" [src/conv1.cpp:84]   --->   Operation 270 'add' 'add_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %VITIS_LOOP_86_10.split, void %for.inc222.loopexit" [src/conv1.cpp:84]   --->   Operation 271 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [2/2] (1.23ns)   --->   "%acc = load i13 %out_tile_addr_1" [src/conv1.cpp:85]   --->   Operation 272 'load' 'acc' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln83 = br void %VITIS_LOOP_84_9" [src/conv1.cpp:83]   --->   Operation 273 'br' 'br_ln83' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.23>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:84]   --->   Operation 274 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/2] (1.23ns)   --->   "%acc = load i13 %out_tile_addr_1" [src/conv1.cpp:85]   --->   Operation 275 'load' 'acc' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_19 : Operation 276 [1/1] (0.42ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_12" [src/conv1.cpp:87]   --->   Operation 276 'br' 'br_ln87' <Predicate = true> <Delay = 0.42>

State 20 <SV = 11> <Delay = 2.03>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%kh_1 = phi i4 %add_ln87, void %for.inc207, i4 0, void %VITIS_LOOP_86_10.split" [src/conv1.cpp:87]   --->   Operation 277 'phi' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%acc_7 = phi i32 %acc_8, void %for.inc207, i32 %acc, void %VITIS_LOOP_86_10.split"   --->   Operation 278 'phi' 'acc_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i4 %kh_1" [src/conv1.cpp:91]   --->   Operation 279 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln91_1 = add i8 %add_ln91, i8 %zext_ln91_1" [src/conv1.cpp:91]   --->   Operation 280 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i8 %add_ln91_1" [src/conv1.cpp:91]   --->   Operation 281 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %add_ln91_1" [src/conv1.cpp:91]   --->   Operation 282 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln91, i3 0" [src/conv1.cpp:91]   --->   Operation 283 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.78ns)   --->   "%add_ln91_2 = add i10 %p_shl8, i10 %zext_ln91_2" [src/conv1.cpp:91]   --->   Operation 284 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %kh_1" [src/conv1.cpp:87]   --->   Operation 285 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.79ns)   --->   "%icmp_ln87 = icmp_eq  i4 %kh_1, i4 9" [src/conv1.cpp:87]   --->   Operation 286 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.79ns)   --->   "%add_ln87 = add i4 %kh_1, i4 1" [src/conv1.cpp:87]   --->   Operation 287 'add' 'add_ln87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %VITIS_LOOP_89_12.split, void %for.inc219" [src/conv1.cpp:87]   --->   Operation 288 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:85]   --->   Operation 289 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:87]   --->   Operation 290 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.78ns)   --->   "%empty_44 = add i6 %zext_ln87, i6 %trunc_ln83" [src/conv1.cpp:87]   --->   Operation 291 'add' 'empty_44' <Predicate = (!icmp_ln87)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_44, i5 0" [src/conv1.cpp:92]   --->   Operation 292 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_44, i3 0" [src/conv1.cpp:92]   --->   Operation 293 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i9 %tmp_18" [src/conv1.cpp:92]   --->   Operation 294 'zext' 'zext_ln92' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.79ns)   --->   "%add_ln92_1 = add i11 %tmp_17, i11 %zext_ln92" [src/conv1.cpp:92]   --->   Operation 295 'add' 'add_ln92_1' <Predicate = (!icmp_ln87)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.42ns)   --->   "%br_ln89 = br void %for.inc204" [src/conv1.cpp:89]   --->   Operation 296 'br' 'br_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.42>
ST_20 : Operation 297 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %acc_7, i13 %out_tile_addr_1" [src/conv1.cpp:96]   --->   Operation 297 'store' 'store_ln96' <Predicate = (icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln84 = br void %VITIS_LOOP_86_10" [src/conv1.cpp:84]   --->   Operation 298 'br' 'br_ln84' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 2.80>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%kw_1 = phi i4 %add_ln89, void %for.inc204.split, i4 0, void %VITIS_LOOP_89_12.split" [src/conv1.cpp:89]   --->   Operation 299 'phi' 'kw_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%acc_8 = phi i32 %acc_6, void %for.inc204.split, i32 %acc_7, void %VITIS_LOOP_89_12.split"   --->   Operation 300 'phi' 'acc_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i4 %kw_1" [src/conv1.cpp:91]   --->   Operation 301 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln91_3 = add i10 %add_ln91_2, i10 %zext_ln91_3" [src/conv1.cpp:91]   --->   Operation 302 'add' 'add_ln91_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i10 %add_ln91_3" [src/conv1.cpp:91]   --->   Operation 303 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%w_tile_0_addr_1 = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln91_4" [src/conv1.cpp:91]   --->   Operation 304 'getelementptr' 'w_tile_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %kw_1" [src/conv1.cpp:89]   --->   Operation 305 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.79ns)   --->   "%icmp_ln89 = icmp_eq  i4 %kw_1, i4 9" [src/conv1.cpp:89]   --->   Operation 306 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.79ns)   --->   "%add_ln89 = add i4 %kw_1, i4 1" [src/conv1.cpp:89]   --->   Operation 307 'add' 'add_ln89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc204.split, void %for.inc207" [src/conv1.cpp:89]   --->   Operation 308 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [2/2] (1.23ns)   --->   "%w_tile_0_load = load i10 %w_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 309 'load' 'w_tile_0_load' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_21 : Operation 310 [1/1] (0.76ns)   --->   "%add_ln92 = add i9 %zext_ln89, i9 %zext_ln84" [src/conv1.cpp:92]   --->   Operation 310 'add' 'add_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i9 %add_ln92" [src/conv1.cpp:92]   --->   Operation 311 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.79ns)   --->   "%add_ln92_2 = add i11 %add_ln92_1, i11 %zext_ln92_1" [src/conv1.cpp:92]   --->   Operation 312 'add' 'add_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i11 %add_ln92_2" [src/conv1.cpp:92]   --->   Operation 313 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%in_tile_0_addr_1 = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln92_2" [src/conv1.cpp:92]   --->   Operation 314 'getelementptr' 'in_tile_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 315 [2/2] (1.23ns)   --->   "%in_tile_0_load = load i11 %in_tile_0_addr_1" [src/conv1.cpp:92]   --->   Operation 315 'load' 'in_tile_0_load' <Predicate = (!icmp_ln89)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_12" [src/conv1.cpp:87]   --->   Operation 316 'br' 'br_ln87' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 1.23>
ST_22 : Operation 317 [1/2] (1.23ns)   --->   "%w_tile_0_load = load i10 %w_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 317 'load' 'w_tile_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_22 : Operation 318 [1/2] (1.23ns)   --->   "%in_tile_0_load = load i11 %in_tile_0_addr_1" [src/conv1.cpp:92]   --->   Operation 318 'load' 'in_tile_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 23 <SV = 14> <Delay = 7.01>
ST_23 : [1/1] (0.47ns)   --->   Input mux for Operation 319 '%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load'
ST_23 : Operation 319 [3/3] (6.54ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 319 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 7.01>
ST_24 : Operation 320 [2/3] (7.01ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 320 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 7.01>
ST_25 : Operation 321 [1/3] (7.01ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 321 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.43>
ST_26 : [1/1] (0.47ns)   --->   Input mux for Operation 322 '%acc_6 = fadd i32 %acc_8, i32 %mul'
ST_26 : Operation 322 [4/4] (5.96ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 322 'fadd' 'acc_6' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.43>
ST_27 : Operation 323 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 323 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.43>
ST_28 : Operation 324 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 324 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.43>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:85]   --->   Operation 325 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:89]   --->   Operation 326 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 327 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc204" [src/conv1.cpp:89]   --->   Operation 328 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 1.61>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%tn_3 = phi i4 %add_ln103, void %for.inc267.loopexit, i4 0, void %VITIS_LOOP_104_13.preheader" [src/conv1.cpp:103]   --->   Operation 329 'phi' 'tn_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %tn_3" [src/conv1.cpp:106]   --->   Operation 330 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln106, i5 0" [src/conv1.cpp:106]   --->   Operation 331 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %tn_3" [src/conv1.cpp:103]   --->   Operation 332 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (0.79ns)   --->   "%icmp_ln103 = icmp_eq  i4 %tn_3, i4 8" [src/conv1.cpp:103]   --->   Operation 333 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 334 [1/1] (0.79ns)   --->   "%add_ln103 = add i4 %tn_3, i4 1" [src/conv1.cpp:103]   --->   Operation 334 'add' 'add_ln103' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_104_13.split, void %for.inc270" [src/conv1.cpp:103]   --->   Operation 335 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 336 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:103]   --->   Operation 336 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:103]   --->   Operation 337 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i7 %n_1" [src/conv1.cpp:30]   --->   Operation 338 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 339 [1/1] (0.78ns)   --->   "%empty_45 = add i6 %zext_ln103, i6 %trunc_ln30_1" [src/conv1.cpp:103]   --->   Operation 339 'add' 'empty_45' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %empty_45" [src/conv1.cpp:106]   --->   Operation 340 'zext' 'zext_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_45, i8 0" [src/conv1.cpp:106]   --->   Operation 341 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i14 %tmp_15" [src/conv1.cpp:106]   --->   Operation 342 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 343 [1/1] (0.83ns)   --->   "%sub_ln106 = sub i15 %zext_ln106_1, i15 %zext_ln106" [src/conv1.cpp:106]   --->   Operation 343 'sub' 'sub_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i15 %sub_ln106" [src/conv1.cpp:104]   --->   Operation 344 'sext' 'sext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.42ns)   --->   "%br_ln104 = br void %VITIS_LOOP_105_14" [src/conv1.cpp:104]   --->   Operation 345 'br' 'br_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.42>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body27.lr.ph" [src/conv1.cpp:36]   --->   Operation 346 'br' 'br_ln36' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 2.53>
ST_31 : Operation 347 [1/1] (0.00ns)   --->   "%th_2 = phi i8 %add_ln104, void %for.inc264.loopexit, i8 0, void %VITIS_LOOP_104_13.split" [src/conv1.cpp:104]   --->   Operation 347 'phi' 'th_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 348 [1/1] (0.76ns)   --->   "%add_ln106_1 = add i8 %tmp_27_cast, i8 %th_2" [src/conv1.cpp:106]   --->   Operation 348 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln106_1, i5 0" [src/conv1.cpp:106]   --->   Operation 349 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %th_2" [src/conv1.cpp:104]   --->   Operation 350 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 351 [1/1] (0.76ns)   --->   "%icmp_ln104 = icmp_eq  i8 %th_2, i8 %tH" [src/conv1.cpp:104]   --->   Operation 351 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 352 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 353 [1/1] (0.76ns)   --->   "%add_ln104 = add i8 %th_2, i8 1" [src/conv1.cpp:104]   --->   Operation 353 'add' 'add_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_14.split, void %for.inc267.loopexit" [src/conv1.cpp:104]   --->   Operation 354 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:104]   --->   Operation 355 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 356 [1/1] (0.77ns)   --->   "%empty_46 = add i9 %zext_ln104, i9 %h" [src/conv1.cpp:104]   --->   Operation 356 'add' 'empty_46' <Predicate = (!icmp_ln104)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i9 %empty_46" [src/conv1.cpp:106]   --->   Operation 357 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 358 [1/1] (0.84ns)   --->   "%add_ln106_2 = add i16 %sext_ln104, i16 %zext_ln106_2" [src/conv1.cpp:106]   --->   Operation 358 'add' 'add_ln106_2' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i16 %add_ln106_2" [src/conv1.cpp:106]   --->   Operation 359 'sext' 'sext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i16 %add_ln106_2" [src/conv1.cpp:106]   --->   Operation 360 'trunc' 'trunc_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln106_1, i8 0" [src/conv1.cpp:106]   --->   Operation 361 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (0.91ns)   --->   "%sub_ln106_1 = sub i22 %p_shl, i22 %sext_ln106" [src/conv1.cpp:106]   --->   Operation 362 'sub' 'sub_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 363 [1/1] (0.42ns)   --->   "%br_ln105 = br void %for.inc261" [src/conv1.cpp:105]   --->   Operation 363 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln103 = br void %VITIS_LOOP_104_13" [src/conv1.cpp:103]   --->   Operation 364 'br' 'br_ln103' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 2.05>
ST_32 : Operation 365 [1/1] (0.00ns)   --->   "%tw_2 = phi i8 %add_ln105, void %for.inc261.split, i8 0, void %VITIS_LOOP_105_14.split" [src/conv1.cpp:105]   --->   Operation 365 'phi' 'tw_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i8 %tw_2" [src/conv1.cpp:106]   --->   Operation 366 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.82ns)   --->   "%add_ln106_3 = add i13 %tmp_16, i13 %zext_ln106_3" [src/conv1.cpp:106]   --->   Operation 367 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i13 %add_ln106_3" [src/conv1.cpp:106]   --->   Operation 368 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "%out_tile_addr_2 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln106_4" [src/conv1.cpp:106]   --->   Operation 369 'getelementptr' 'out_tile_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %tw_2" [src/conv1.cpp:105]   --->   Operation 370 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.76ns)   --->   "%icmp_ln105 = icmp_eq  i8 %tw_2, i8 %tW" [src/conv1.cpp:105]   --->   Operation 371 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127"   --->   Operation 372 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.76ns)   --->   "%add_ln105 = add i8 %tw_2, i8 1" [src/conv1.cpp:105]   --->   Operation 373 'add' 'add_ln105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc261.split, void %for.inc264.loopexit" [src/conv1.cpp:105]   --->   Operation 374 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 375 [2/2] (1.23ns)   --->   "%out_tile_load = load i13 %out_tile_addr_2" [src/conv1.cpp:106]   --->   Operation 375 'load' 'out_tile_load' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_32 : Operation 376 [1/1] (0.77ns)   --->   "%add_ln106 = add i9 %zext_ln105, i9 %w" [src/conv1.cpp:106]   --->   Operation 376 'add' 'add_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i9 %add_ln106" [src/conv1.cpp:106]   --->   Operation 377 'zext' 'zext_ln106_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.91ns)   --->   "%add_ln106_4 = add i22 %sub_ln106_1, i22 %zext_ln106_5" [src/conv1.cpp:106]   --->   Operation 378 'add' 'add_ln106_4' <Predicate = (!icmp_ln105)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln104 = br void %VITIS_LOOP_105_14" [src/conv1.cpp:104]   --->   Operation 379 'br' 'br_ln104' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 33 <SV = 11> <Delay = 2.47>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:105]   --->   Operation 380 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 381 [1/2] (1.23ns)   --->   "%out_tile_load = load i13 %out_tile_addr_2" [src/conv1.cpp:106]   --->   Operation 381 'load' 'out_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i22 %add_ln106_4" [src/conv1.cpp:106]   --->   Operation 382 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln106_6" [src/conv1.cpp:106]   --->   Operation 383 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 384 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %out_tile_load, i22 %feat1_addr" [src/conv1.cpp:106]   --->   Operation 384 'store' 'store_ln106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc261" [src/conv1.cpp:105]   --->   Operation 385 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_tile]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_tile_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w_tile_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ feat1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                       (alloca           ) [ 0111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000000000000000]
n_1                     (load             ) [ 0001111111111111111111111111111111]
tmp                     (bitselect        ) [ 0011111111111111111111111111111111]
br_ln30                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln30  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln30       (specloopname     ) [ 0000000000000000000000000000000000]
br_ln33                 (br               ) [ 0011111111111111111111111111111111]
ret_ln113               (ret              ) [ 0000000000000000000000000000000000]
h                       (phi              ) [ 0001011111111111111111111111111111]
zext_ln33               (zext             ) [ 0000111111111111111111111111111111]
icmp_ln33               (icmp             ) [ 0011111111111111111111111111111111]
br_ln33                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln33  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln33       (specloopname     ) [ 0000000000000000000000000000000000]
add_ln34                (add              ) [ 0011111111111111111111111111111111]
tmp_5                   (bitselect        ) [ 0000000000000000000000000000000000]
trunc_ln34              (trunc            ) [ 0000111111111111111111111111111111]
xor_ln34                (xor              ) [ 0000000000000000000000000000000000]
tH                      (select           ) [ 0000111111111111111111111111111111]
zext_ln34               (zext             ) [ 0000000000000000000000000000000000]
sub66                   (add              ) [ 0000111111111111111111111111111111]
br_ln36                 (br               ) [ 0011111111111111111111111111111111]
add_ln31                (add              ) [ 0000000000000000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000000000000000]
w                       (phi              ) [ 0000100000000000000000000000000111]
zext_ln36               (zext             ) [ 0000011111110000000000000000000000]
icmp_ln36               (icmp             ) [ 0011111111111111111111111111111111]
br_ln36                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln36  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 0000000000000000000000000000000000]
add_ln37                (add              ) [ 0011111111111111111111111111111111]
tmp_6                   (bitselect        ) [ 0000000000000000000000000000000000]
trunc_ln37              (trunc            ) [ 0000000000000000000000000000000000]
zext_ln37               (zext             ) [ 0000011111110000000000000000000000]
xor_ln37                (xor              ) [ 0000000000000000000000000000000000]
tW                      (select           ) [ 0000011111111111111111111111111111]
zext_ln37_1             (zext             ) [ 0000011110000000000000000000000000]
br_ln41                 (br               ) [ 0011111111111111111111111111111111]
br_ln33                 (br               ) [ 0011111111111111111111111111111111]
tn                      (phi              ) [ 0000010000000000000000000000000000]
trunc_ln45              (trunc            ) [ 0000000000000000000000000000000000]
tmp_cast                (bitconcatenate   ) [ 0000001110000000000000000000000000]
icmp_ln41               (icmp             ) [ 0011111111111111111111111111111111]
add_ln41                (add              ) [ 0011111111111111111111111111111111]
br_ln41                 (br               ) [ 0000000000000000000000000000000000]
trunc_ln42              (trunc            ) [ 0000000000000000000000000000000000]
tmp_4                   (partselect       ) [ 0000000000000000000000000000000000]
add_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln42               (zext             ) [ 0000000000000000000000000000000000]
conv1_biases_addr       (getelementptr    ) [ 0000001000000000000000000000000000]
sub74                   (add              ) [ 0000000001110000000000000000000000]
br_ln58                 (br               ) [ 0011111111111111111111111111111111]
speclooptripcount_ln41  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln41       (specloopname     ) [ 0000000000000000000000000000000000]
conv1_biases_load       (load             ) [ 0000000000000000000000000000000000]
b                       (bitcast          ) [ 0000000110000000000000000000000000]
br_ln43                 (br               ) [ 0011111111111111111111111111111111]
th                      (phi              ) [ 0000000100000000000000000000000000]
add_ln45                (add              ) [ 0000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000010000000000000000000000000]
icmp_ln43               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln43                (add              ) [ 0011111111111111111111111111111111]
br_ln43                 (br               ) [ 0000000000000000000000000000000000]
specloopname_ln43       (specloopname     ) [ 0000000000000000000000000000000000]
br_ln44                 (br               ) [ 0011111111111111111111111111111111]
br_ln41                 (br               ) [ 0011111111111111111111111111111111]
tw                      (phi              ) [ 0000000010000000000000000000000000]
zext_ln45               (zext             ) [ 0000000000000000000000000000000000]
add_ln45_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln45_1             (zext             ) [ 0000000000000000000000000000000000]
out_tile_addr           (getelementptr    ) [ 0000000000000000000000000000000000]
icmp_ln44               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln44                (add              ) [ 0011111111111111111111111111111111]
br_ln44                 (br               ) [ 0000000000000000000000000000000000]
specloopname_ln44       (specloopname     ) [ 0000000000000000000000000000000000]
store_ln45              (store            ) [ 0000000000000000000000000000000000]
br_ln44                 (br               ) [ 0011111111111111111111111111111111]
br_ln43                 (br               ) [ 0011111111111111111111111111111111]
ih                      (phi              ) [ 0000000001000000000000000000000000]
trunc_ln62              (trunc            ) [ 0000000000000000000000000000000000]
trunc_ln62_1            (trunc            ) [ 0000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln62                (add              ) [ 0000000000110000000000000000000000]
zext_ln58               (zext             ) [ 0000000000000000000000000000000000]
icmp_ln58               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln58                (add              ) [ 0011111111111111111111111111111111]
br_ln58                 (br               ) [ 0000000000000000000000000000000000]
specloopname_ln58       (specloopname     ) [ 0000000000000000000000000000000000]
add_ln59                (add              ) [ 0000000000000000000000000000000000]
sext_ln59               (sext             ) [ 0000000000000000000000000000000000]
add_ln59_1              (add              ) [ 0000000000000000000000000000000000]
tmp_7                   (bitselect        ) [ 0000000000000000000000000000000000]
icmp_ln11               (icmp             ) [ 0000000000000000000000000000000000]
add_ln11_2              (add              ) [ 0000000000000000000000000000000000]
add_ln11                (add              ) [ 0000000000000000000000000000000000]
select_ln10             (select           ) [ 0000000000000000000000000000000000]
or_ln10                 (or               ) [ 0000000000000000000000000000000000]
gy                      (select           ) [ 0000000000000000000000000000000000]
zext_ln62               (zext             ) [ 0000000000000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
sub_ln62                (sub              ) [ 0000000000110000000000000000000000]
br_ln60                 (br               ) [ 0011111111111111111111111111111111]
br_ln73                 (br               ) [ 0011111111111111111111111111111111]
iw                      (phi              ) [ 0000000000100000000000000000000000]
zext_ln62_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln62_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln62_2             (zext             ) [ 0000000000000000000000000000000000]
in_tile_0_addr          (getelementptr    ) [ 0000000000010000000000000000000000]
zext_ln60               (zext             ) [ 0000000000000000000000000000000000]
icmp_ln60               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln60                (add              ) [ 0011111111111111111111111111111111]
br_ln60                 (br               ) [ 0000000000000000000000000000000000]
add_ln61                (add              ) [ 0000000000000000000000000000000000]
sext_ln61               (sext             ) [ 0000000000000000000000000000000000]
add_ln61_1              (add              ) [ 0000000000000000000000000000000000]
tmp_11                  (bitselect        ) [ 0000000000000000000000000000000000]
icmp_ln11_1             (icmp             ) [ 0000000000000000000000000000000000]
add_ln11_1              (add              ) [ 0000000000000000000000000000000000]
tmp_12                  (bitselect        ) [ 0000000000000000000000000000000000]
select_ln10_2           (select           ) [ 0000000000000000000000000000000000]
or_ln10_1               (or               ) [ 0000000000000000000000000000000000]
gx                      (select           ) [ 0000000000000000000000000000000000]
sext_ln62               (sext             ) [ 0000000000000000000000000000000000]
add_ln62_2              (add              ) [ 0000000000000000000000000000000000]
zext_ln62_3             (zext             ) [ 0000000000000000000000000000000000]
input_ftmap_addr        (getelementptr    ) [ 0000000000010000000000000000000000]
br_ln58                 (br               ) [ 0011111111111111111111111111111111]
specloopname_ln60       (specloopname     ) [ 0000000000000000000000000000000000]
input_ftmap_load        (load             ) [ 0000000000000000000000000000000000]
bitcast_ln62            (bitcast          ) [ 0000000000000000000000000000000000]
store_ln62              (store            ) [ 0000000000000000000000000000000000]
br_ln60                 (br               ) [ 0011111111111111111111111111111111]
tn_1                    (phi              ) [ 0000000000001000000000000000000000]
zext_ln73               (zext             ) [ 0000000000000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln73_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln73                (add              ) [ 0000000000000111000000000000000000]
zext_ln69               (zext             ) [ 0000000000000000000000000000000000]
icmp_ln69               (icmp             ) [ 0011111111111111111111111111111111]
add_ln69                (add              ) [ 0011111111111111111111111111111111]
br_ln69                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln69  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln69       (specloopname     ) [ 0000000000000000000000000000000000]
trunc_ln30              (trunc            ) [ 0000000000000000000000000000000000]
empty                   (add              ) [ 0000000000000000000000000000000000]
zext_ln74               (zext             ) [ 0000000000000000000000000000000000]
tmp_10                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln74_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln74                (add              ) [ 0000000000000111000000000000000000]
br_ln71                 (br               ) [ 0011111111111111111111111111111111]
br_ln85                 (br               ) [ 0011111111111111111111111111111111]
kh                      (phi              ) [ 0000000000000100000000000000000000]
zext_ln73_2             (zext             ) [ 0000000000000000000000000000000000]
zext_ln73_3             (zext             ) [ 0000000000000000000000000000000000]
add_ln73_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln73_4             (zext             ) [ 0000000000000000000000000000000000]
trunc_ln73              (trunc            ) [ 0000000000000000000000000000000000]
p_shl6                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln73_2              (add              ) [ 0000000000000011000000000000000000]
add_ln74_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln74_2             (zext             ) [ 0000000000000000000000000000000000]
p_shl5                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln74_2              (add              ) [ 0000000000000011000000000000000000]
icmp_ln71               (icmp             ) [ 0011111111111111111111111111111111]
add_ln71                (add              ) [ 0011111111111111111111111111111111]
br_ln71                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln71  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln71       (specloopname     ) [ 0000000000000000000000000000000000]
br_ln72                 (br               ) [ 0011111111111111111111111111111111]
br_ln69                 (br               ) [ 0011111111111111111111111111111111]
kw                      (phi              ) [ 0000000000000010000000000000000000]
zext_ln73_5             (zext             ) [ 0000000000000000000000000000000000]
zext_ln73_6             (zext             ) [ 0000000000000000000000000000000000]
add_ln73_3              (add              ) [ 0000000000000000000000000000000000]
zext_ln73_7             (zext             ) [ 0000000000000000000000000000000000]
w_tile_0_addr           (getelementptr    ) [ 0000000000000001000000000000000000]
add_ln74_3              (add              ) [ 0000000000000000000000000000000000]
zext_ln74_3             (zext             ) [ 0000000000000000000000000000000000]
conv1_weights_addr      (getelementptr    ) [ 0000000000000001000000000000000000]
icmp_ln72               (icmp             ) [ 0011111111111111111111111111111111]
add_ln72                (add              ) [ 0011111111111111111111111111111111]
br_ln72                 (br               ) [ 0000000000000000000000000000000000]
br_ln71                 (br               ) [ 0011111111111111111111111111111111]
speclooptripcount_ln72  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln72       (specloopname     ) [ 0000000000000000000000000000000000]
conv1_weights_load      (load             ) [ 0000000000000000000000000000000000]
bitcast_ln74            (bitcast          ) [ 0000000000000000000000000000000000]
store_ln73              (store            ) [ 0000000000000000000000000000000000]
br_ln72                 (br               ) [ 0011111111111111111111111111111111]
tn_2                    (phi              ) [ 0000000000000000100000000000000000]
zext_ln85               (zext             ) [ 0000000000000000000000000000000000]
trunc_ln85              (trunc            ) [ 0000000000000000000000000000000000]
tmp_23_cast             (bitconcatenate   ) [ 0000000000000000011111111111110000]
tmp_13                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln91               (zext             ) [ 0000000000000000000000000000000000]
add_ln91                (add              ) [ 0000000000000000011111111111110000]
icmp_ln82               (icmp             ) [ 0011111111111111111111111111111111]
add_ln82                (add              ) [ 0011111111111111111111111111111111]
br_ln82                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln82  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln82       (specloopname     ) [ 0000000000000000000000000000000000]
br_ln83                 (br               ) [ 0011111111111111111111111111111111]
br_ln106                (br               ) [ 0011111111111111111111111111111111]
th_1                    (phi              ) [ 0000000000000000010000000000000000]
add_ln85                (add              ) [ 0000000000000000000000000000000000]
tmp_14                  (bitconcatenate   ) [ 0000000000000000001111111111110000]
trunc_ln83              (trunc            ) [ 0000000000000000001111111111110000]
icmp_ln83               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln83                (add              ) [ 0011111111111111111111111111111111]
br_ln83                 (br               ) [ 0000000000000000000000000000000000]
specloopname_ln83       (specloopname     ) [ 0000000000000000000000000000000000]
br_ln84                 (br               ) [ 0011111111111111111111111111111111]
br_ln82                 (br               ) [ 0011111111111111111111111111111111]
tw_1                    (phi              ) [ 0000000000000000001000000000000000]
zext_ln85_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln85_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln85_2             (zext             ) [ 0000000000000000000000000000000000]
out_tile_addr_1         (getelementptr    ) [ 0000000000000000000111111111110000]
zext_ln84               (zext             ) [ 0000000000000000000111111111110000]
icmp_ln84               (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln84                (add              ) [ 0011111111111111111111111111111111]
br_ln84                 (br               ) [ 0000000000000000000000000000000000]
br_ln83                 (br               ) [ 0011111111111111111111111111111111]
specloopname_ln84       (specloopname     ) [ 0000000000000000000000000000000000]
acc                     (load             ) [ 0011111111111111111111111111111111]
br_ln87                 (br               ) [ 0011111111111111111111111111111111]
kh_1                    (phi              ) [ 0000000000000000000010000000000000]
acc_7                   (phi              ) [ 0000000000000000000011111111110000]
zext_ln91_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln91_1              (add              ) [ 0000000000000000000000000000000000]
zext_ln91_2             (zext             ) [ 0000000000000000000000000000000000]
trunc_ln91              (trunc            ) [ 0000000000000000000000000000000000]
p_shl8                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln91_2              (add              ) [ 0000000000000000000001111111110000]
zext_ln87               (zext             ) [ 0000000000000000000000000000000000]
icmp_ln87               (icmp             ) [ 0011111111111111111111111111111111]
add_ln87                (add              ) [ 0011111111111111111111111111111111]
br_ln87                 (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln85  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln87       (specloopname     ) [ 0000000000000000000000000000000000]
empty_44                (add              ) [ 0000000000000000000000000000000000]
tmp_17                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_18                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln92               (zext             ) [ 0000000000000000000000000000000000]
add_ln92_1              (add              ) [ 0000000000000000000001111111110000]
br_ln89                 (br               ) [ 0011111111111111111111111111111111]
store_ln96              (store            ) [ 0000000000000000000000000000000000]
br_ln84                 (br               ) [ 0011111111111111111111111111111111]
kw_1                    (phi              ) [ 0000000000000000000001000000000000]
acc_8                   (phi              ) [ 0011111111111111111111111111111111]
zext_ln91_3             (zext             ) [ 0000000000000000000000000000000000]
add_ln91_3              (add              ) [ 0000000000000000000000000000000000]
zext_ln91_4             (zext             ) [ 0000000000000000000000000000000000]
w_tile_0_addr_1         (getelementptr    ) [ 0000000000000000000000100000000000]
zext_ln89               (zext             ) [ 0000000000000000000000000000000000]
icmp_ln89               (icmp             ) [ 0011111111111111111111111111111111]
add_ln89                (add              ) [ 0011111111111111111111111111111111]
br_ln89                 (br               ) [ 0000000000000000000000000000000000]
add_ln92                (add              ) [ 0000000000000000000000000000000000]
zext_ln92_1             (zext             ) [ 0000000000000000000000000000000000]
add_ln92_2              (add              ) [ 0000000000000000000000000000000000]
zext_ln92_2             (zext             ) [ 0000000000000000000000000000000000]
in_tile_0_addr_1        (getelementptr    ) [ 0000000000000000000000100000000000]
br_ln87                 (br               ) [ 0011111111111111111111111111111111]
w_tile_0_load           (load             ) [ 0000000000000000000000011100000000]
in_tile_0_load          (load             ) [ 0000000000000000000000011100000000]
mul                     (fmul             ) [ 0000000000000000000000000011110000]
speclooptripcount_ln85  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln89       (specloopname     ) [ 0000000000000000000000000000000000]
acc_6                   (fadd             ) [ 0011111111111111111111111111111111]
br_ln89                 (br               ) [ 0011111111111111111111111111111111]
tn_3                    (phi              ) [ 0000000000000000000000000000001000]
trunc_ln106             (trunc            ) [ 0000000000000000000000000000000000]
tmp_27_cast             (bitconcatenate   ) [ 0000000000000000000000000000000111]
zext_ln103              (zext             ) [ 0000000000000000000000000000000000]
icmp_ln103              (icmp             ) [ 0011111111111111111111111111111111]
add_ln103               (add              ) [ 0011111111111111111111111111111111]
br_ln103                (br               ) [ 0000000000000000000000000000000000]
speclooptripcount_ln103 (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln103      (specloopname     ) [ 0000000000000000000000000000000000]
trunc_ln30_1            (trunc            ) [ 0000000000000000000000000000000000]
empty_45                (add              ) [ 0000000000000000000000000000000000]
zext_ln106              (zext             ) [ 0000000000000000000000000000000000]
tmp_15                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln106_1            (zext             ) [ 0000000000000000000000000000000000]
sub_ln106               (sub              ) [ 0000000000000000000000000000000000]
sext_ln104              (sext             ) [ 0000000000000000000000000000000111]
br_ln104                (br               ) [ 0011111111111111111111111111111111]
br_ln36                 (br               ) [ 0011111111111111111111111111111111]
th_2                    (phi              ) [ 0000000000000000000000000000000100]
add_ln106_1             (add              ) [ 0000000000000000000000000000000000]
tmp_16                  (bitconcatenate   ) [ 0000000000000000000000000000000011]
zext_ln104              (zext             ) [ 0000000000000000000000000000000000]
icmp_ln104              (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln104               (add              ) [ 0011111111111111111111111111111111]
br_ln104                (br               ) [ 0000000000000000000000000000000000]
specloopname_ln104      (specloopname     ) [ 0000000000000000000000000000000000]
empty_46                (add              ) [ 0000000000000000000000000000000000]
zext_ln106_2            (zext             ) [ 0000000000000000000000000000000000]
add_ln106_2             (add              ) [ 0000000000000000000000000000000000]
sext_ln106              (sext             ) [ 0000000000000000000000000000000000]
trunc_ln106_1           (trunc            ) [ 0000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
sub_ln106_1             (sub              ) [ 0000000000000000000000000000000011]
br_ln105                (br               ) [ 0011111111111111111111111111111111]
br_ln103                (br               ) [ 0011111111111111111111111111111111]
tw_2                    (phi              ) [ 0000000000000000000000000000000010]
zext_ln106_3            (zext             ) [ 0000000000000000000000000000000000]
add_ln106_3             (add              ) [ 0000000000000000000000000000000000]
zext_ln106_4            (zext             ) [ 0000000000000000000000000000000000]
out_tile_addr_2         (getelementptr    ) [ 0000000000000000000000000000000001]
zext_ln105              (zext             ) [ 0000000000000000000000000000000000]
icmp_ln105              (icmp             ) [ 0011111111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln105               (add              ) [ 0011111111111111111111111111111111]
br_ln105                (br               ) [ 0000000000000000000000000000000000]
add_ln106               (add              ) [ 0000000000000000000000000000000000]
zext_ln106_5            (zext             ) [ 0000000000000000000000000000000000]
add_ln106_4             (add              ) [ 0000000000000000000000000000000001]
br_ln104                (br               ) [ 0011111111111111111111111111111111]
specloopname_ln105      (specloopname     ) [ 0000000000000000000000000000000000]
out_tile_load           (load             ) [ 0000000000000000000000000000000000]
zext_ln106_6            (zext             ) [ 0000000000000000000000000000000000]
feat1_addr              (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln106             (store            ) [ 0000000000000000000000000000000000]
br_ln105                (br               ) [ 0011111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_tile">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_tile_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_tile_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="feat1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="n_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_biases_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="out_tile_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_tile_addr/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln45/8 acc/18 store_ln96/20 out_tile_load/32 "/>
</bind>
</comp>

<comp id="200" class="1004" name="in_tile_0_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_tile_0_addr/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="input_ftmap_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/11 in_tile_0_load/21 "/>
</bind>
</comp>

<comp id="225" class="1004" name="w_tile_0_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_tile_0_addr/14 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv1_weights_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="13" slack="0"/>
<pin id="236" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr/14 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weights_load/14 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln73/15 w_tile_0_load/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="out_tile_addr_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="13" slack="0"/>
<pin id="254" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_tile_addr_1/18 "/>
</bind>
</comp>

<comp id="258" class="1004" name="w_tile_0_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_tile_0_addr_1/21 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_tile_0_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="11" slack="0"/>
<pin id="270" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_tile_0_addr_1/21 "/>
</bind>
</comp>

<comp id="274" class="1004" name="out_tile_addr_2_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_tile_addr_2/32 "/>
</bind>
</comp>

<comp id="282" class="1004" name="feat1_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="22" slack="0"/>
<pin id="286" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/33 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln106_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="22" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/33 "/>
</bind>
</comp>

<comp id="296" class="1005" name="h_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="h_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="9" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="w_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="1"/>
<pin id="310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="w_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tn_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="tn_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="th_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="th_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="th/7 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tw_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="tw_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tw/8 "/>
</bind>
</comp>

<comp id="353" class="1005" name="ih_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="1"/>
<pin id="355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ih (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="ih_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ih/9 "/>
</bind>
</comp>

<comp id="364" class="1005" name="iw_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="iw (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="iw_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iw/10 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tn_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn_1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="tn_1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_1/12 "/>
</bind>
</comp>

<comp id="386" class="1005" name="kh_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kh (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="kh_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh/13 "/>
</bind>
</comp>

<comp id="397" class="1005" name="kw_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kw (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="kw_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="1" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kw/14 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tn_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn_2 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="tn_2_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_2/16 "/>
</bind>
</comp>

<comp id="419" class="1005" name="th_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_1 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="th_1_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="th_1/17 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tw_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw_1 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="tw_1_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tw_1/18 "/>
</bind>
</comp>

<comp id="441" class="1005" name="kh_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kh_1 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="kh_1_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh_1/20 "/>
</bind>
</comp>

<comp id="452" class="1005" name="acc_7_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_7 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="acc_7_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_7/20 "/>
</bind>
</comp>

<comp id="463" class="1005" name="kw_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kw_1 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="kw_1_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="1" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kw_1/21 "/>
</bind>
</comp>

<comp id="474" class="1005" name="acc_8_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_8 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="acc_8_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="32" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_8/21 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tn_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn_3 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="tn_3_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="1" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_3/30 "/>
</bind>
</comp>

<comp id="497" class="1005" name="th_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_2 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="th_2_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="th_2/31 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tw_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw_2 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="tw_2_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tw_2/32 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="5"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_6/26 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln30_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="n_1_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln33_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln33_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="0" index="1" bw="9" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln34_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln34_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln34_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tH_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tH/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln34_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub66_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub66/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln31_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="598" dir="0" index="1" bw="5" slack="0"/>
<pin id="599" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln30_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="2"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln36_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln36_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln37_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="0"/>
<pin id="619" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="9" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln37_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln37_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tW_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="0" index="2" bw="8" slack="0"/>
<pin id="648" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tW/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln37_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln45_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln41_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="4" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln41_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln42_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="3"/>
<pin id="687" dir="0" index="2" bw="3" slack="0"/>
<pin id="688" dir="0" index="3" bw="4" slack="0"/>
<pin id="689" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln42_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sub74_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="0" index="1" bw="5" slack="0"/>
<pin id="709" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub74/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="b_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln45_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="2"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln43_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="4"/>
<pin id="731" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln43_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln45_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln45_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="13" slack="1"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln45_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln44_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="4"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln44_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln62_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln62_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_1/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_s_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln62_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="0"/>
<pin id="790" dir="0" index="1" bw="11" slack="0"/>
<pin id="791" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln58_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln58_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="0" index="1" bw="9" slack="3"/>
<pin id="801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln58_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln59_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="0" index="1" bw="3" slack="0"/>
<pin id="812" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sext_ln59_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="0"/>
<pin id="817" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln59_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="0" index="1" bw="9" slack="3"/>
<pin id="822" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_7_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="11" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln11_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="11" slack="0"/>
<pin id="834" dir="0" index="1" bw="11" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln11_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="3" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln11_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="3"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln10_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="0" index="2" bw="8" slack="0"/>
<pin id="853" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln10_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="gy_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gy/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln62_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_8_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sub_ln62_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln62_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln62_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="1"/>
<pin id="895" dir="0" index="1" bw="9" slack="0"/>
<pin id="896" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln62_2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln60_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="9" slack="0"/>
<pin id="905" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln60_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="0"/>
<pin id="909" dir="0" index="1" bw="9" slack="2"/>
<pin id="910" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln60_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln61_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln61_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="0"/>
<pin id="926" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln61_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="0"/>
<pin id="930" dir="0" index="1" bw="9" slack="3"/>
<pin id="931" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_11_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="11" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln11_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="11" slack="0"/>
<pin id="943" dir="0" index="1" bw="11" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/10 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln11_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="3"/>
<pin id="950" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_12_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="11" slack="0"/>
<pin id="955" dir="0" index="2" bw="5" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="select_ln10_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="11" slack="0"/>
<pin id="963" dir="0" index="2" bw="11" slack="0"/>
<pin id="964" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="or_ln10_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_1/10 "/>
</bind>
</comp>

<comp id="974" class="1004" name="gx_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="11" slack="0"/>
<pin id="977" dir="0" index="2" bw="11" slack="0"/>
<pin id="978" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gx/10 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln62_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="11" slack="0"/>
<pin id="984" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln62_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="0" index="1" bw="11" slack="0"/>
<pin id="989" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln62_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="bitcast_ln62_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln73_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="0"/>
<pin id="1003" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_9_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="0"/>
<pin id="1007" dir="0" index="1" bw="4" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln73_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln73_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="0" index="1" bw="4" slack="0"/>
<pin id="1020" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln69_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="0"/>
<pin id="1025" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="icmp_ln69_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="0"/>
<pin id="1029" dir="0" index="1" bw="4" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/12 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln69_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="4" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/12 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="trunc_ln30_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="5"/>
<pin id="1041" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="empty_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="0"/>
<pin id="1044" dir="0" index="1" bw="6" slack="0"/>
<pin id="1045" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln74_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="0"/>
<pin id="1050" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_10_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="0"/>
<pin id="1054" dir="0" index="1" bw="6" slack="0"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln74_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="9" slack="0"/>
<pin id="1062" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln74_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="9" slack="0"/>
<pin id="1066" dir="0" index="1" bw="6" slack="0"/>
<pin id="1067" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/12 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln73_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/13 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln73_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/13 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln73_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="1"/>
<pin id="1080" dir="0" index="1" bw="4" slack="0"/>
<pin id="1081" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/13 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="zext_ln73_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_4/13 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="trunc_ln73_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/13 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="p_shl6_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="0"/>
<pin id="1093" dir="0" index="1" bw="7" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/13 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln73_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="10" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="0"/>
<pin id="1102" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/13 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln74_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="0" index="1" bw="4" slack="0"/>
<pin id="1108" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/13 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln74_2_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="10" slack="0"/>
<pin id="1112" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/13 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_shl5_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="13" slack="0"/>
<pin id="1116" dir="0" index="1" bw="10" slack="0"/>
<pin id="1117" dir="0" index="2" bw="1" slack="0"/>
<pin id="1118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln74_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="13" slack="0"/>
<pin id="1124" dir="0" index="1" bw="10" slack="0"/>
<pin id="1125" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="icmp_ln71_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="0"/>
<pin id="1130" dir="0" index="1" bw="4" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/13 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln71_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/13 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="zext_ln73_5_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="0"/>
<pin id="1142" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_5/14 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="zext_ln73_6_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="4" slack="0"/>
<pin id="1146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_6/14 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="add_ln73_3_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="10" slack="1"/>
<pin id="1150" dir="0" index="1" bw="4" slack="0"/>
<pin id="1151" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_3/14 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="zext_ln73_7_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="0"/>
<pin id="1155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_7/14 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="add_ln74_3_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="13" slack="1"/>
<pin id="1160" dir="0" index="1" bw="4" slack="0"/>
<pin id="1161" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/14 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln74_3_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="13" slack="0"/>
<pin id="1165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/14 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="icmp_ln72_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="0" index="1" bw="4" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/14 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="add_ln72_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/14 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="bitcast_ln74_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="0"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/15 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln85_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="0"/>
<pin id="1187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/16 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="trunc_ln85_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="0"/>
<pin id="1191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/16 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_23_cast_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="3" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_cast/16 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_13_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="0"/>
<pin id="1203" dir="0" index="1" bw="4" slack="0"/>
<pin id="1204" dir="0" index="2" bw="1" slack="0"/>
<pin id="1205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="zext_ln91_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="0"/>
<pin id="1211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/16 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="add_ln91_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="7" slack="0"/>
<pin id="1215" dir="0" index="1" bw="4" slack="0"/>
<pin id="1216" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/16 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="icmp_ln82_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="4" slack="0"/>
<pin id="1221" dir="0" index="1" bw="4" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/16 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln82_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="4" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/16 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln85_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="1"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/17 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_14_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="13" slack="0"/>
<pin id="1238" dir="0" index="1" bw="8" slack="0"/>
<pin id="1239" dir="0" index="2" bw="1" slack="0"/>
<pin id="1240" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/17 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="trunc_ln83_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="0"/>
<pin id="1246" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/17 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="icmp_ln83_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="0"/>
<pin id="1250" dir="0" index="1" bw="8" slack="6"/>
<pin id="1251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/17 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln83_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/17 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="zext_ln85_1_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="0"/>
<pin id="1261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/18 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="add_ln85_1_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="13" slack="1"/>
<pin id="1265" dir="0" index="1" bw="8" slack="0"/>
<pin id="1266" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/18 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln85_2_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="13" slack="0"/>
<pin id="1270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/18 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="zext_ln84_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="0"/>
<pin id="1275" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/18 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="icmp_ln84_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="0"/>
<pin id="1279" dir="0" index="1" bw="8" slack="6"/>
<pin id="1280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/18 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln84_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/18 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="zext_ln91_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="0"/>
<pin id="1290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/20 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="add_ln91_1_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="4"/>
<pin id="1294" dir="0" index="1" bw="4" slack="0"/>
<pin id="1295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/20 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="zext_ln91_2_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="0"/>
<pin id="1299" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_2/20 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="trunc_ln91_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="0"/>
<pin id="1303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/20 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="p_shl8_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="0"/>
<pin id="1307" dir="0" index="1" bw="7" slack="0"/>
<pin id="1308" dir="0" index="2" bw="1" slack="0"/>
<pin id="1309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/20 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln91_2_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="10" slack="0"/>
<pin id="1315" dir="0" index="1" bw="8" slack="0"/>
<pin id="1316" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/20 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="zext_ln87_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="0"/>
<pin id="1321" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/20 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="icmp_ln87_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="0"/>
<pin id="1325" dir="0" index="1" bw="4" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/20 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="add_ln87_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/20 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="empty_44_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="4" slack="0"/>
<pin id="1337" dir="0" index="1" bw="6" slack="3"/>
<pin id="1338" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/20 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_17_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="0"/>
<pin id="1342" dir="0" index="1" bw="6" slack="0"/>
<pin id="1343" dir="0" index="2" bw="1" slack="0"/>
<pin id="1344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/20 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="tmp_18_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="9" slack="0"/>
<pin id="1350" dir="0" index="1" bw="6" slack="0"/>
<pin id="1351" dir="0" index="2" bw="1" slack="0"/>
<pin id="1352" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/20 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="zext_ln92_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="9" slack="0"/>
<pin id="1358" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/20 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="add_ln92_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="11" slack="0"/>
<pin id="1362" dir="0" index="1" bw="9" slack="0"/>
<pin id="1363" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/20 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="zext_ln91_3_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="4" slack="0"/>
<pin id="1368" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_3/21 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln91_3_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="1"/>
<pin id="1372" dir="0" index="1" bw="4" slack="0"/>
<pin id="1373" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_3/21 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln91_4_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="10" slack="0"/>
<pin id="1377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_4/21 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln89_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="4" slack="0"/>
<pin id="1382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/21 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="icmp_ln89_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="4" slack="0"/>
<pin id="1386" dir="0" index="1" bw="4" slack="0"/>
<pin id="1387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/21 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="add_ln89_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="4" slack="0"/>
<pin id="1392" dir="0" index="1" bw="1" slack="0"/>
<pin id="1393" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/21 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="add_ln92_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="4" slack="0"/>
<pin id="1398" dir="0" index="1" bw="8" slack="3"/>
<pin id="1399" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/21 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="zext_ln92_1_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="9" slack="0"/>
<pin id="1403" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/21 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="add_ln92_2_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="11" slack="1"/>
<pin id="1407" dir="0" index="1" bw="9" slack="0"/>
<pin id="1408" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/21 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="zext_ln92_2_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="11" slack="0"/>
<pin id="1412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/21 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="trunc_ln106_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="4" slack="0"/>
<pin id="1417" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/30 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="tmp_27_cast_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="0"/>
<pin id="1421" dir="0" index="1" bw="3" slack="0"/>
<pin id="1422" dir="0" index="2" bw="1" slack="0"/>
<pin id="1423" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/30 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln103_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="4" slack="0"/>
<pin id="1429" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/30 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="icmp_ln103_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="4" slack="0"/>
<pin id="1433" dir="0" index="1" bw="4" slack="0"/>
<pin id="1434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/30 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="add_ln103_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="4" slack="0"/>
<pin id="1439" dir="0" index="1" bw="1" slack="0"/>
<pin id="1440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/30 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="trunc_ln30_1_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="7" slack="7"/>
<pin id="1445" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/30 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="empty_45_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="4" slack="0"/>
<pin id="1448" dir="0" index="1" bw="6" slack="0"/>
<pin id="1449" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/30 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="zext_ln106_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="6" slack="0"/>
<pin id="1454" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/30 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="tmp_15_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="14" slack="0"/>
<pin id="1458" dir="0" index="1" bw="6" slack="0"/>
<pin id="1459" dir="0" index="2" bw="1" slack="0"/>
<pin id="1460" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/30 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="zext_ln106_1_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="14" slack="0"/>
<pin id="1466" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/30 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="sub_ln106_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="14" slack="0"/>
<pin id="1470" dir="0" index="1" bw="6" slack="0"/>
<pin id="1471" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/30 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="sext_ln104_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="15" slack="0"/>
<pin id="1476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/30 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="add_ln106_1_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="0" index="1" bw="8" slack="0"/>
<pin id="1481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/31 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="tmp_16_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="13" slack="0"/>
<pin id="1485" dir="0" index="1" bw="8" slack="0"/>
<pin id="1486" dir="0" index="2" bw="1" slack="0"/>
<pin id="1487" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/31 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="zext_ln104_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="0"/>
<pin id="1493" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/31 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="icmp_ln104_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="8" slack="0"/>
<pin id="1497" dir="0" index="1" bw="8" slack="7"/>
<pin id="1498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/31 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="add_ln104_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="0"/>
<pin id="1502" dir="0" index="1" bw="1" slack="0"/>
<pin id="1503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/31 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="empty_46_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="0"/>
<pin id="1508" dir="0" index="1" bw="9" slack="7"/>
<pin id="1509" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_46/31 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="zext_ln106_2_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="9" slack="0"/>
<pin id="1514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/31 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="add_ln106_2_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="15" slack="1"/>
<pin id="1518" dir="0" index="1" bw="9" slack="0"/>
<pin id="1519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/31 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="sext_ln106_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="16" slack="0"/>
<pin id="1523" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/31 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="trunc_ln106_1_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="16" slack="0"/>
<pin id="1527" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_1/31 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="p_shl_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="22" slack="0"/>
<pin id="1531" dir="0" index="1" bw="14" slack="0"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/31 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="sub_ln106_1_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="22" slack="0"/>
<pin id="1539" dir="0" index="1" bw="16" slack="0"/>
<pin id="1540" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106_1/31 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="zext_ln106_3_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="0"/>
<pin id="1545" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_3/32 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="add_ln106_3_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="13" slack="1"/>
<pin id="1549" dir="0" index="1" bw="8" slack="0"/>
<pin id="1550" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_3/32 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="zext_ln106_4_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="13" slack="0"/>
<pin id="1554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_4/32 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="zext_ln105_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="8" slack="0"/>
<pin id="1559" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/32 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="icmp_ln105_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="8" slack="0"/>
<pin id="1563" dir="0" index="1" bw="8" slack="7"/>
<pin id="1564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/32 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="add_ln105_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="0"/>
<pin id="1568" dir="0" index="1" bw="1" slack="0"/>
<pin id="1569" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/32 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="add_ln106_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="0"/>
<pin id="1574" dir="0" index="1" bw="9" slack="7"/>
<pin id="1575" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/32 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="zext_ln106_5_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="9" slack="0"/>
<pin id="1580" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_5/32 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="add_ln106_4_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="22" slack="1"/>
<pin id="1584" dir="0" index="1" bw="9" slack="0"/>
<pin id="1585" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_4/32 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="zext_ln106_6_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="22" slack="1"/>
<pin id="1589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_6/33 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="n_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="7" slack="0"/>
<pin id="1593" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1598" class="1005" name="n_1_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="7" slack="3"/>
<pin id="1600" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="zext_ln33_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="11" slack="3"/>
<pin id="1610" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="add_ln34_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="9" slack="0"/>
<pin id="1618" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="trunc_ln34_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="3"/>
<pin id="1623" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tH_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="4"/>
<pin id="1628" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tH "/>
</bind>
</comp>

<comp id="1633" class="1005" name="sub66_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="9" slack="3"/>
<pin id="1635" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="zext_ln36_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="11" slack="3"/>
<pin id="1640" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="add_ln37_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="9" slack="0"/>
<pin id="1648" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="zext_ln37_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="11" slack="3"/>
<pin id="1653" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="tW_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="8" slack="4"/>
<pin id="1658" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tW "/>
</bind>
</comp>

<comp id="1663" class="1005" name="zext_ln37_1_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="9" slack="1"/>
<pin id="1665" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_1 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_cast_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="8" slack="2"/>
<pin id="1670" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1676" class="1005" name="add_ln41_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="4" slack="0"/>
<pin id="1678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="conv1_biases_addr_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="6" slack="1"/>
<pin id="1683" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1686" class="1005" name="sub74_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="9" slack="2"/>
<pin id="1688" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub74 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="b_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="2"/>
<pin id="1693" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="1696" class="1005" name="tmp_3_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="13" slack="1"/>
<pin id="1698" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="add_ln43_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="0"/>
<pin id="1706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="add_ln44_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="8" slack="0"/>
<pin id="1714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="add_ln62_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="11" slack="1"/>
<pin id="1719" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="add_ln58_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="9" slack="0"/>
<pin id="1727" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="sub_ln62_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="1"/>
<pin id="1732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln62 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="in_tile_0_addr_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="11" slack="1"/>
<pin id="1737" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_tile_0_addr "/>
</bind>
</comp>

<comp id="1743" class="1005" name="add_ln60_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="9" slack="0"/>
<pin id="1745" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="input_ftmap_addr_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="16" slack="1"/>
<pin id="1750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

<comp id="1753" class="1005" name="add_ln73_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="8" slack="1"/>
<pin id="1755" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="add_ln69_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="4" slack="0"/>
<pin id="1763" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="add_ln74_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="10" slack="1"/>
<pin id="1768" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="add_ln73_2_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="10" slack="1"/>
<pin id="1773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_2 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="add_ln74_2_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="13" slack="1"/>
<pin id="1778" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_2 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="add_ln71_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="4" slack="0"/>
<pin id="1786" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="w_tile_0_addr_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="10" slack="1"/>
<pin id="1791" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_tile_0_addr "/>
</bind>
</comp>

<comp id="1794" class="1005" name="conv1_weights_addr_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="13" slack="1"/>
<pin id="1796" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr "/>
</bind>
</comp>

<comp id="1802" class="1005" name="add_ln72_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="4" slack="0"/>
<pin id="1804" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="tmp_23_cast_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="8" slack="1"/>
<pin id="1809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="1812" class="1005" name="add_ln91_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="4"/>
<pin id="1814" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="add_ln82_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="4" slack="0"/>
<pin id="1822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="tmp_14_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="13" slack="1"/>
<pin id="1827" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="trunc_ln83_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="6" slack="3"/>
<pin id="1832" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="add_ln83_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="8" slack="0"/>
<pin id="1840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="out_tile_addr_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="13" slack="1"/>
<pin id="1845" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_tile_addr_1 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="zext_ln84_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="9" slack="3"/>
<pin id="1850" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="add_ln84_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="8" slack="0"/>
<pin id="1858" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="acc_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="1"/>
<pin id="1863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="1866" class="1005" name="add_ln91_2_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="10" slack="1"/>
<pin id="1868" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln91_2 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="add_ln87_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="4" slack="0"/>
<pin id="1876" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="add_ln92_1_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="11" slack="1"/>
<pin id="1881" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_1 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="w_tile_0_addr_1_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="10" slack="1"/>
<pin id="1886" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_tile_0_addr_1 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="add_ln89_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="4" slack="0"/>
<pin id="1894" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="in_tile_0_addr_1_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="11" slack="1"/>
<pin id="1899" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_tile_0_addr_1 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="w_tile_0_load_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="32" slack="1"/>
<pin id="1904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_tile_0_load "/>
</bind>
</comp>

<comp id="1907" class="1005" name="in_tile_0_load_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="32" slack="1"/>
<pin id="1909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_tile_0_load "/>
</bind>
</comp>

<comp id="1912" class="1005" name="mul_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="1"/>
<pin id="1914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1917" class="1005" name="acc_6_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="32" slack="1"/>
<pin id="1919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_6 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="tmp_27_cast_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="8" slack="1"/>
<pin id="1924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_cast "/>
</bind>
</comp>

<comp id="1930" class="1005" name="add_ln103_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="4" slack="0"/>
<pin id="1932" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="1935" class="1005" name="sext_ln104_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="16" slack="1"/>
<pin id="1937" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="tmp_16_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="13" slack="1"/>
<pin id="1942" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="add_ln104_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="8" slack="0"/>
<pin id="1950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="sub_ln106_1_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="22" slack="1"/>
<pin id="1955" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln106_1 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="out_tile_addr_2_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="13" slack="1"/>
<pin id="1960" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_tile_addr_2 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="add_ln105_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="8" slack="0"/>
<pin id="1968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="add_ln106_4_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="22" slack="1"/>
<pin id="1973" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln106_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="194" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="84" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="84" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="461"><net_src comp="455" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="484"><net_src comp="452" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="485"><net_src comp="478" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="474" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="532"><net_src comp="26" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="541"><net_src comp="28" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="30" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="300" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="300" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="42" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="300" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="300" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="52" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="560" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="56" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="312" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="312" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="312" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="48" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="50" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="312" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="630" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="622" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="54" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="324" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="64" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="324" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="68" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="324" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="70" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="324" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="72" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="74" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="698"><net_src comp="78" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="684" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="680" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="710"><net_src comp="56" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="181" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="335" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="86" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="66" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="335" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="335" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="94" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="346" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="757"><net_src comp="346" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="346" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="94" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="357" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="357" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="100" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="66" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="102" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="764" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="104" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="772" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="780" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="357" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="357" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="357" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="112" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="794" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="116" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="118" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="120" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="819" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="122" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="764" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="124" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="854"><net_src comp="824" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="84" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="126" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="824" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="832" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="849" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="844" pin="2"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="128" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="863" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="84" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="875" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="871" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="368" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="893" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="906"><net_src comp="368" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="368" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="368" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="112" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="903" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="116" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="938"><net_src comp="118" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="928" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="120" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="928" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="122" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="924" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="957"><net_src comp="118" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="928" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="120" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="952" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="130" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="122" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="972"><net_src comp="933" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="941" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="960" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="947" pin="2"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="974" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="986" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="999"><net_src comp="214" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1004"><net_src comp="379" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1010"><net_src comp="134" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="379" pin="4"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="104" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="1005" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1001" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="379" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="379" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="68" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="379" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="70" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1046"><net_src comp="1023" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="138" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="1042" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="104" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1063"><net_src comp="1052" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1048" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="390" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="390" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="1078" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1078" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="140" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="104" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1083" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1070" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="142" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1105" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="104" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1114" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1110" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="390" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="144" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="390" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="70" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1143"><net_src comp="401" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="401" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1152"><net_src comp="1144" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1156"><net_src comp="1148" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1162"><net_src comp="1140" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1166"><net_src comp="1158" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1172"><net_src comp="401" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="144" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="401" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="70" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1183"><net_src comp="239" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1188"><net_src comp="412" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="412" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="64" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1189" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="66" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1206"><net_src comp="134" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="412" pin="4"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="104" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1212"><net_src comp="1201" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1185" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="412" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="68" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="412" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="70" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="423" pin="4"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="86" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="1231" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="66" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1247"><net_src comp="423" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1252"><net_src comp="423" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="423" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="94" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="434" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1271"><net_src comp="1263" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1276"><net_src comp="434" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="434" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1286"><net_src comp="434" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="94" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1291"><net_src comp="445" pin="4"/><net_sink comp="1288" pin=0"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="1292" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="1292" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1310"><net_src comp="140" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="104" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1317"><net_src comp="1305" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="1297" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1322"><net_src comp="445" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="445" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="144" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="445" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="70" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1319" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1345"><net_src comp="100" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1346"><net_src comp="1335" pin="2"/><net_sink comp="1340" pin=1"/></net>

<net id="1347"><net_src comp="66" pin="0"/><net_sink comp="1340" pin=2"/></net>

<net id="1353"><net_src comp="138" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1335" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="104" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1359"><net_src comp="1348" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="1340" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="1356" pin="1"/><net_sink comp="1360" pin=1"/></net>

<net id="1369"><net_src comp="467" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1374"><net_src comp="1366" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="1370" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1383"><net_src comp="467" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1388"><net_src comp="467" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="144" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1394"><net_src comp="467" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="70" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1400"><net_src comp="1380" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1404"><net_src comp="1396" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1409"><net_src comp="1401" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1413"><net_src comp="1405" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1418"><net_src comp="490" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1424"><net_src comp="64" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1425"><net_src comp="1415" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1426"><net_src comp="66" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1430"><net_src comp="490" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1435"><net_src comp="490" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="68" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="490" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="70" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1450"><net_src comp="1427" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="1443" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1455"><net_src comp="1446" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1461"><net_src comp="162" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="1446" pin="2"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="84" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1467"><net_src comp="1456" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1472"><net_src comp="1464" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1452" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1477"><net_src comp="1468" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="501" pin="4"/><net_sink comp="1478" pin=1"/></net>

<net id="1488"><net_src comp="86" pin="0"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="1478" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1490"><net_src comp="66" pin="0"/><net_sink comp="1483" pin=2"/></net>

<net id="1494"><net_src comp="501" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1499"><net_src comp="501" pin="4"/><net_sink comp="1495" pin=0"/></net>

<net id="1504"><net_src comp="501" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="94" pin="0"/><net_sink comp="1500" pin=1"/></net>

<net id="1510"><net_src comp="1491" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="296" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1520"><net_src comp="1512" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1524"><net_src comp="1516" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="1516" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1534"><net_src comp="166" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1535"><net_src comp="1525" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1536"><net_src comp="84" pin="0"/><net_sink comp="1529" pin=2"/></net>

<net id="1541"><net_src comp="1529" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="1521" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1546"><net_src comp="512" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1551"><net_src comp="1543" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="1555"><net_src comp="1547" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1560"><net_src comp="512" pin="4"/><net_sink comp="1557" pin=0"/></net>

<net id="1565"><net_src comp="512" pin="4"/><net_sink comp="1561" pin=0"/></net>

<net id="1570"><net_src comp="512" pin="4"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="94" pin="0"/><net_sink comp="1566" pin=1"/></net>

<net id="1576"><net_src comp="1557" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="308" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1581"><net_src comp="1572" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1586"><net_src comp="1578" pin="1"/><net_sink comp="1582" pin=1"/></net>

<net id="1590"><net_src comp="1587" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1594"><net_src comp="170" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1597"><net_src comp="1591" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1601"><net_src comp="533" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1604"><net_src comp="1598" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1611"><net_src comp="544" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1619"><net_src comp="554" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1624"><net_src comp="568" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1629"><net_src comp="578" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1631"><net_src comp="1626" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1632"><net_src comp="1626" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1636"><net_src comp="590" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1641"><net_src comp="606" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1649"><net_src comp="616" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1654"><net_src comp="634" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1659"><net_src comp="644" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1661"><net_src comp="1656" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1662"><net_src comp="1656" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="1666"><net_src comp="652" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1671"><net_src comp="660" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1679"><net_src comp="674" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1684"><net_src comp="174" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1689"><net_src comp="706" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1694"><net_src comp="711" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1699"><net_src comp="720" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1707"><net_src comp="733" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1715"><net_src comp="758" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1720"><net_src comp="788" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1728"><net_src comp="803" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1733"><net_src comp="883" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1738"><net_src comp="200" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1746"><net_src comp="912" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1751"><net_src comp="207" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1756"><net_src comp="1017" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1764"><net_src comp="1033" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1769"><net_src comp="1064" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1774"><net_src comp="1099" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1779"><net_src comp="1122" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1787"><net_src comp="1134" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1792"><net_src comp="225" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1797"><net_src comp="232" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1805"><net_src comp="1174" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1810"><net_src comp="1193" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1815"><net_src comp="1213" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1823"><net_src comp="1225" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1828"><net_src comp="1236" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1833"><net_src comp="1244" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1841"><net_src comp="1253" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1846"><net_src comp="250" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1851"><net_src comp="1273" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1859"><net_src comp="1282" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1864"><net_src comp="194" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1869"><net_src comp="1313" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1877"><net_src comp="1329" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1882"><net_src comp="1360" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1887"><net_src comp="258" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1895"><net_src comp="1390" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1900"><net_src comp="266" pin="3"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1905"><net_src comp="245" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1910"><net_src comp="220" pin="3"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1915"><net_src comp="524" pin="2"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1920"><net_src comp="519" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1925"><net_src comp="1419" pin="3"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1933"><net_src comp="1437" pin="2"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1938"><net_src comp="1474" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1943"><net_src comp="1483" pin="3"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1951"><net_src comp="1500" pin="2"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1956"><net_src comp="1537" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1961"><net_src comp="274" pin="3"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1969"><net_src comp="1566" pin="2"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1974"><net_src comp="1582" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="1587" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_ftmap | {}
	Port: conv1_weights | {}
	Port: conv1_biases | {}
	Port: out_tile | {8 20 }
	Port: in_tile_0 | {11 }
	Port: w_tile_0 | {15 }
	Port: feat1 | {33 }
 - Input state : 
	Port: conv1 : input_ftmap | {10 11 }
	Port: conv1 : conv1_weights | {14 15 }
	Port: conv1 : conv1_biases | {5 6 }
	Port: conv1 : out_tile | {18 19 32 33 }
	Port: conv1 : in_tile_0 | {21 22 }
	Port: conv1 : w_tile_0 | {21 22 }
	Port: conv1 : feat1 | {}
  - Chain level:
	State 1
		store_ln30 : 1
	State 2
		tmp : 1
		br_ln30 : 2
	State 3
		zext_ln33 : 1
		icmp_ln33 : 1
		br_ln33 : 2
		add_ln34 : 1
		tmp_5 : 2
		trunc_ln34 : 1
		xor_ln34 : 2
		tH : 2
		zext_ln34 : 3
		sub66 : 4
		store_ln30 : 1
	State 4
		zext_ln36 : 1
		icmp_ln36 : 1
		br_ln36 : 2
		add_ln37 : 1
		tmp_6 : 2
		trunc_ln37 : 1
		zext_ln37 : 2
		xor_ln37 : 2
		tW : 2
		zext_ln37_1 : 3
	State 5
		trunc_ln45 : 1
		tmp_cast : 2
		icmp_ln41 : 1
		add_ln41 : 1
		br_ln41 : 2
		trunc_ln42 : 1
		add_ln : 2
		zext_ln42 : 3
		conv1_biases_addr : 4
		conv1_biases_load : 5
	State 6
		b : 1
	State 7
		add_ln45 : 1
		tmp_3 : 2
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
	State 8
		zext_ln45 : 1
		add_ln45_1 : 2
		zext_ln45_1 : 3
		out_tile_addr : 4
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		store_ln45 : 5
	State 9
		trunc_ln62 : 1
		trunc_ln62_1 : 1
		tmp_s : 2
		tmp_2 : 2
		add_ln62 : 3
		zext_ln58 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		add_ln59 : 2
		sext_ln59 : 3
		add_ln59_1 : 4
		tmp_7 : 5
		icmp_ln11 : 5
		add_ln11_2 : 2
		add_ln11 : 3
		select_ln10 : 6
		or_ln10 : 6
		gy : 6
		zext_ln62 : 7
		tmp_8 : 7
		sub_ln62 : 8
	State 10
		zext_ln62_1 : 1
		add_ln62_1 : 2
		zext_ln62_2 : 3
		in_tile_0_addr : 4
		zext_ln60 : 1
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		add_ln61 : 2
		sext_ln61 : 3
		add_ln61_1 : 4
		tmp_11 : 5
		icmp_ln11_1 : 5
		add_ln11_1 : 4
		tmp_12 : 5
		select_ln10_2 : 6
		or_ln10_1 : 6
		gx : 7
		sext_ln62 : 8
		add_ln62_2 : 9
		zext_ln62_3 : 10
		input_ftmap_addr : 11
		input_ftmap_load : 12
	State 11
		bitcast_ln62 : 1
		store_ln62 : 2
	State 12
		zext_ln73 : 1
		tmp_9 : 1
		zext_ln73_1 : 2
		add_ln73 : 3
		zext_ln69 : 1
		icmp_ln69 : 1
		add_ln69 : 1
		br_ln69 : 2
		empty : 2
		zext_ln74 : 3
		tmp_10 : 3
		zext_ln74_1 : 4
		add_ln74 : 5
	State 13
		zext_ln73_2 : 1
		zext_ln73_3 : 1
		add_ln73_1 : 2
		zext_ln73_4 : 3
		trunc_ln73 : 3
		p_shl6 : 4
		add_ln73_2 : 5
		add_ln74_1 : 2
		zext_ln74_2 : 3
		p_shl5 : 3
		add_ln74_2 : 4
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
	State 14
		zext_ln73_5 : 1
		zext_ln73_6 : 1
		add_ln73_3 : 2
		zext_ln73_7 : 3
		w_tile_0_addr : 4
		add_ln74_3 : 2
		zext_ln74_3 : 3
		conv1_weights_addr : 4
		icmp_ln72 : 1
		add_ln72 : 1
		br_ln72 : 2
		conv1_weights_load : 5
	State 15
		bitcast_ln74 : 1
		store_ln73 : 2
	State 16
		zext_ln85 : 1
		trunc_ln85 : 1
		tmp_23_cast : 2
		tmp_13 : 1
		zext_ln91 : 2
		add_ln91 : 3
		icmp_ln82 : 1
		add_ln82 : 1
		br_ln82 : 2
	State 17
		add_ln85 : 1
		tmp_14 : 2
		trunc_ln83 : 1
		icmp_ln83 : 1
		add_ln83 : 1
		br_ln83 : 2
	State 18
		zext_ln85_1 : 1
		add_ln85_1 : 2
		zext_ln85_2 : 3
		out_tile_addr_1 : 4
		zext_ln84 : 1
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
		acc : 5
	State 19
	State 20
		zext_ln91_1 : 1
		add_ln91_1 : 2
		zext_ln91_2 : 3
		trunc_ln91 : 3
		p_shl8 : 4
		add_ln91_2 : 5
		zext_ln87 : 1
		icmp_ln87 : 1
		add_ln87 : 1
		br_ln87 : 2
		empty_44 : 2
		tmp_17 : 3
		tmp_18 : 3
		zext_ln92 : 4
		add_ln92_1 : 5
		store_ln96 : 1
	State 21
		zext_ln91_3 : 1
		add_ln91_3 : 2
		zext_ln91_4 : 3
		w_tile_0_addr_1 : 4
		zext_ln89 : 1
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		w_tile_0_load : 5
		add_ln92 : 2
		zext_ln92_1 : 3
		add_ln92_2 : 4
		zext_ln92_2 : 5
		in_tile_0_addr_1 : 6
		in_tile_0_load : 7
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		trunc_ln106 : 1
		tmp_27_cast : 2
		zext_ln103 : 1
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		empty_45 : 2
		zext_ln106 : 3
		tmp_15 : 3
		zext_ln106_1 : 4
		sub_ln106 : 5
		sext_ln104 : 6
	State 31
		add_ln106_1 : 1
		tmp_16 : 2
		zext_ln104 : 1
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		empty_46 : 2
		zext_ln106_2 : 3
		add_ln106_2 : 4
		sext_ln106 : 5
		trunc_ln106_1 : 5
		p_shl : 6
		sub_ln106_1 : 7
	State 32
		zext_ln106_3 : 1
		add_ln106_3 : 2
		zext_ln106_4 : 3
		out_tile_addr_2 : 4
		zext_ln105 : 1
		icmp_ln105 : 1
		add_ln105 : 1
		br_ln105 : 2
		out_tile_load : 5
		add_ln106 : 2
		zext_ln106_5 : 3
		add_ln106_4 : 4
	State 33
		feat1_addr : 1
		store_ln106 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln34_fu_554    |    0    |    0    |    16   |
|          |      sub66_fu_590     |    0    |    0    |    15   |
|          |    add_ln31_fu_596    |    0    |    0    |    14   |
|          |    add_ln37_fu_616    |    0    |    0    |    16   |
|          |    add_ln41_fu_674    |    0    |    0    |    12   |
|          |      sub74_fu_706     |    0    |    0    |    15   |
|          |    add_ln45_fu_715    |    0    |    0    |    15   |
|          |    add_ln43_fu_733    |    0    |    0    |    15   |
|          |   add_ln45_1_fu_743   |    0    |    0    |    20   |
|          |    add_ln44_fu_758    |    0    |    0    |    15   |
|          |    add_ln62_fu_788    |    0    |    0    |    18   |
|          |    add_ln58_fu_803    |    0    |    0    |    16   |
|          |    add_ln59_fu_809    |    0    |    0    |    16   |
|          |   add_ln59_1_fu_819   |    0    |    0    |    17   |
|          |   add_ln11_2_fu_838   |    0    |    0    |    19   |
|          |    add_ln11_fu_844    |    0    |    0    |    19   |
|          |   add_ln62_1_fu_893   |    0    |    0    |    18   |
|          |    add_ln60_fu_912    |    0    |    0    |    16   |
|          |    add_ln61_fu_918    |    0    |    0    |    16   |
|          |   add_ln61_1_fu_928   |    0    |    0    |    17   |
|          |   add_ln11_1_fu_947   |    0    |    0    |    17   |
|          |   add_ln62_2_fu_986   |    0    |    0    |    23   |
|          |    add_ln73_fu_1017   |    0    |    0    |    14   |
|          |    add_ln69_fu_1033   |    0    |    0    |    12   |
|          |     empty_fu_1042     |    0    |    0    |    13   |
|          |    add_ln74_fu_1064   |    0    |    0    |    16   |
|          |   add_ln73_1_fu_1078  |    0    |    0    |    15   |
|          |   add_ln73_2_fu_1099  |    0    |    0    |    17   |
|          |   add_ln74_1_fu_1105  |    0    |    0    |    17   |
|    add   |   add_ln74_2_fu_1122  |    0    |    0    |    20   |
|          |    add_ln71_fu_1134   |    0    |    0    |    12   |
|          |   add_ln73_3_fu_1148  |    0    |    0    |    17   |
|          |   add_ln74_3_fu_1158  |    0    |    0    |    20   |
|          |    add_ln72_fu_1174   |    0    |    0    |    12   |
|          |    add_ln91_fu_1213   |    0    |    0    |    14   |
|          |    add_ln82_fu_1225   |    0    |    0    |    12   |
|          |    add_ln85_fu_1231   |    0    |    0    |    15   |
|          |    add_ln83_fu_1253   |    0    |    0    |    15   |
|          |   add_ln85_1_fu_1263  |    0    |    0    |    20   |
|          |    add_ln84_fu_1282   |    0    |    0    |    15   |
|          |   add_ln91_1_fu_1292  |    0    |    0    |    15   |
|          |   add_ln91_2_fu_1313  |    0    |    0    |    17   |
|          |    add_ln87_fu_1329   |    0    |    0    |    12   |
|          |    empty_44_fu_1335   |    0    |    0    |    13   |
|          |   add_ln92_1_fu_1360  |    0    |    0    |    18   |
|          |   add_ln91_3_fu_1370  |    0    |    0    |    17   |
|          |    add_ln89_fu_1390   |    0    |    0    |    12   |
|          |    add_ln92_fu_1396   |    0    |    0    |    15   |
|          |   add_ln92_2_fu_1405  |    0    |    0    |    18   |
|          |   add_ln103_fu_1437   |    0    |    0    |    12   |
|          |    empty_45_fu_1446   |    0    |    0    |    13   |
|          |  add_ln106_1_fu_1478  |    0    |    0    |    15   |
|          |   add_ln104_fu_1500   |    0    |    0    |    15   |
|          |    empty_46_fu_1506   |    0    |    0    |    16   |
|          |  add_ln106_2_fu_1516  |    0    |    0    |    22   |
|          |  add_ln106_3_fu_1547  |    0    |    0    |    20   |
|          |   add_ln105_fu_1566   |    0    |    0    |    15   |
|          |   add_ln106_fu_1572   |    0    |    0    |    16   |
|          |  add_ln106_4_fu_1582  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_519      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln33_fu_548   |    0    |    0    |    16   |
|          |    icmp_ln36_fu_610   |    0    |    0    |    16   |
|          |    icmp_ln41_fu_668   |    0    |    0    |    12   |
|          |    icmp_ln43_fu_728   |    0    |    0    |    15   |
|          |    icmp_ln44_fu_753   |    0    |    0    |    15   |
|          |    icmp_ln58_fu_798   |    0    |    0    |    16   |
|          |    icmp_ln11_fu_832   |    0    |    0    |    18   |
|          |    icmp_ln60_fu_907   |    0    |    0    |    16   |
|          |   icmp_ln11_1_fu_941  |    0    |    0    |    18   |
|   icmp   |   icmp_ln69_fu_1027   |    0    |    0    |    12   |
|          |   icmp_ln71_fu_1128   |    0    |    0    |    12   |
|          |   icmp_ln72_fu_1168   |    0    |    0    |    12   |
|          |   icmp_ln82_fu_1219   |    0    |    0    |    12   |
|          |   icmp_ln83_fu_1248   |    0    |    0    |    15   |
|          |   icmp_ln84_fu_1277   |    0    |    0    |    15   |
|          |   icmp_ln87_fu_1323   |    0    |    0    |    12   |
|          |   icmp_ln89_fu_1384   |    0    |    0    |    12   |
|          |   icmp_ln103_fu_1431  |    0    |    0    |    12   |
|          |   icmp_ln104_fu_1495  |    0    |    0    |    15   |
|          |   icmp_ln105_fu_1561  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_524      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln62_fu_883    |    0    |    0    |    23   |
|    sub   |   sub_ln106_fu_1468   |    0    |    0    |    21   |
|          |  sub_ln106_1_fu_1537  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |       tH_fu_578       |    0    |    0    |    8    |
|          |       tW_fu_644       |    0    |    0    |    8    |
|  select  |   select_ln10_fu_849  |    0    |    0    |    8    |
|          |       gy_fu_863       |    0    |    0    |    8    |
|          |  select_ln10_2_fu_960 |    0    |    0    |    10   |
|          |       gx_fu_974       |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_572    |    0    |    0    |    8    |
|          |    xor_ln37_fu_638    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln10_fu_857    |    0    |    0    |    2    |
|          |    or_ln10_1_fu_968   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_536      |    0    |    0    |    0    |
|          |      tmp_5_fu_560     |    0    |    0    |    0    |
| bitselect|      tmp_6_fu_622     |    0    |    0    |    0    |
|          |      tmp_7_fu_824     |    0    |    0    |    0    |
|          |     tmp_11_fu_933     |    0    |    0    |    0    |
|          |     tmp_12_fu_952     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln33_fu_544   |    0    |    0    |    0    |
|          |    zext_ln34_fu_586   |    0    |    0    |    0    |
|          |    zext_ln36_fu_606   |    0    |    0    |    0    |
|          |    zext_ln37_fu_634   |    0    |    0    |    0    |
|          |   zext_ln37_1_fu_652  |    0    |    0    |    0    |
|          |    zext_ln42_fu_701   |    0    |    0    |    0    |
|          |    zext_ln45_fu_739   |    0    |    0    |    0    |
|          |   zext_ln45_1_fu_748  |    0    |    0    |    0    |
|          |    zext_ln58_fu_794   |    0    |    0    |    0    |
|          |    zext_ln62_fu_871   |    0    |    0    |    0    |
|          |   zext_ln62_1_fu_889  |    0    |    0    |    0    |
|          |   zext_ln62_2_fu_898  |    0    |    0    |    0    |
|          |    zext_ln60_fu_903   |    0    |    0    |    0    |
|          |   zext_ln62_3_fu_991  |    0    |    0    |    0    |
|          |   zext_ln73_fu_1001   |    0    |    0    |    0    |
|          |  zext_ln73_1_fu_1013  |    0    |    0    |    0    |
|          |   zext_ln69_fu_1023   |    0    |    0    |    0    |
|          |   zext_ln74_fu_1048   |    0    |    0    |    0    |
|          |  zext_ln74_1_fu_1060  |    0    |    0    |    0    |
|          |  zext_ln73_2_fu_1070  |    0    |    0    |    0    |
|          |  zext_ln73_3_fu_1074  |    0    |    0    |    0    |
|          |  zext_ln73_4_fu_1083  |    0    |    0    |    0    |
|          |  zext_ln74_2_fu_1110  |    0    |    0    |    0    |
|          |  zext_ln73_5_fu_1140  |    0    |    0    |    0    |
|          |  zext_ln73_6_fu_1144  |    0    |    0    |    0    |
|   zext   |  zext_ln73_7_fu_1153  |    0    |    0    |    0    |
|          |  zext_ln74_3_fu_1163  |    0    |    0    |    0    |
|          |   zext_ln85_fu_1185   |    0    |    0    |    0    |
|          |   zext_ln91_fu_1209   |    0    |    0    |    0    |
|          |  zext_ln85_1_fu_1259  |    0    |    0    |    0    |
|          |  zext_ln85_2_fu_1268  |    0    |    0    |    0    |
|          |   zext_ln84_fu_1273   |    0    |    0    |    0    |
|          |  zext_ln91_1_fu_1288  |    0    |    0    |    0    |
|          |  zext_ln91_2_fu_1297  |    0    |    0    |    0    |
|          |   zext_ln87_fu_1319   |    0    |    0    |    0    |
|          |   zext_ln92_fu_1356   |    0    |    0    |    0    |
|          |  zext_ln91_3_fu_1366  |    0    |    0    |    0    |
|          |  zext_ln91_4_fu_1375  |    0    |    0    |    0    |
|          |   zext_ln89_fu_1380   |    0    |    0    |    0    |
|          |  zext_ln92_1_fu_1401  |    0    |    0    |    0    |
|          |  zext_ln92_2_fu_1410  |    0    |    0    |    0    |
|          |   zext_ln103_fu_1427  |    0    |    0    |    0    |
|          |   zext_ln106_fu_1452  |    0    |    0    |    0    |
|          |  zext_ln106_1_fu_1464 |    0    |    0    |    0    |
|          |   zext_ln104_fu_1491  |    0    |    0    |    0    |
|          |  zext_ln106_2_fu_1512 |    0    |    0    |    0    |
|          |  zext_ln106_3_fu_1543 |    0    |    0    |    0    |
|          |  zext_ln106_4_fu_1552 |    0    |    0    |    0    |
|          |   zext_ln105_fu_1557  |    0    |    0    |    0    |
|          |  zext_ln106_5_fu_1578 |    0    |    0    |    0    |
|          |  zext_ln106_6_fu_1587 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln34_fu_568   |    0    |    0    |    0    |
|          |   trunc_ln37_fu_630   |    0    |    0    |    0    |
|          |   trunc_ln45_fu_656   |    0    |    0    |    0    |
|          |   trunc_ln42_fu_680   |    0    |    0    |    0    |
|          |   trunc_ln62_fu_764   |    0    |    0    |    0    |
|          |  trunc_ln62_1_fu_768  |    0    |    0    |    0    |
|   trunc  |   trunc_ln30_fu_1039  |    0    |    0    |    0    |
|          |   trunc_ln73_fu_1087  |    0    |    0    |    0    |
|          |   trunc_ln85_fu_1189  |    0    |    0    |    0    |
|          |   trunc_ln83_fu_1244  |    0    |    0    |    0    |
|          |   trunc_ln91_fu_1301  |    0    |    0    |    0    |
|          |  trunc_ln106_fu_1415  |    0    |    0    |    0    |
|          |  trunc_ln30_1_fu_1443 |    0    |    0    |    0    |
|          | trunc_ln106_1_fu_1525 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_cast_fu_660    |    0    |    0    |    0    |
|          |     add_ln_fu_693     |    0    |    0    |    0    |
|          |      tmp_3_fu_720     |    0    |    0    |    0    |
|          |      tmp_s_fu_772     |    0    |    0    |    0    |
|          |      tmp_2_fu_780     |    0    |    0    |    0    |
|          |      tmp_8_fu_875     |    0    |    0    |    0    |
|          |     tmp_9_fu_1005     |    0    |    0    |    0    |
|          |     tmp_10_fu_1052    |    0    |    0    |    0    |
|          |     p_shl6_fu_1091    |    0    |    0    |    0    |
|bitconcatenate|     p_shl5_fu_1114    |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_1193  |    0    |    0    |    0    |
|          |     tmp_13_fu_1201    |    0    |    0    |    0    |
|          |     tmp_14_fu_1236    |    0    |    0    |    0    |
|          |     p_shl8_fu_1305    |    0    |    0    |    0    |
|          |     tmp_17_fu_1340    |    0    |    0    |    0    |
|          |     tmp_18_fu_1348    |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_1419  |    0    |    0    |    0    |
|          |     tmp_15_fu_1456    |    0    |    0    |    0    |
|          |     tmp_16_fu_1483    |    0    |    0    |    0    |
|          |     p_shl_fu_1529     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_4_fu_684     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln59_fu_815   |    0    |    0    |    0    |
|          |    sext_ln61_fu_924   |    0    |    0    |    0    |
|   sext   |    sext_ln62_fu_982   |    0    |    0    |    0    |
|          |   sext_ln104_fu_1474  |    0    |    0    |    0    |
|          |   sext_ln106_fu_1521  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   1731  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       acc_6_reg_1917      |   32   |
|       acc_7_reg_452       |   32   |
|       acc_8_reg_474       |   32   |
|        acc_reg_1861       |   32   |
|     add_ln103_reg_1930    |    4   |
|     add_ln104_reg_1948    |    8   |
|     add_ln105_reg_1966    |    8   |
|    add_ln106_4_reg_1971   |   22   |
|     add_ln34_reg_1616     |    9   |
|     add_ln37_reg_1646     |    9   |
|     add_ln41_reg_1676     |    4   |
|     add_ln43_reg_1704     |    8   |
|     add_ln44_reg_1712     |    8   |
|     add_ln58_reg_1725     |    9   |
|     add_ln60_reg_1743     |    9   |
|     add_ln62_reg_1717     |   11   |
|     add_ln69_reg_1761     |    4   |
|     add_ln71_reg_1784     |    4   |
|     add_ln72_reg_1802     |    4   |
|    add_ln73_2_reg_1771    |   10   |
|     add_ln73_reg_1753     |    8   |
|    add_ln74_2_reg_1776    |   13   |
|     add_ln74_reg_1766     |   10   |
|     add_ln82_reg_1820     |    4   |
|     add_ln83_reg_1838     |    8   |
|     add_ln84_reg_1856     |    8   |
|     add_ln87_reg_1874     |    4   |
|     add_ln89_reg_1892     |    4   |
|    add_ln91_2_reg_1866    |   10   |
|     add_ln91_reg_1812     |    8   |
|    add_ln92_1_reg_1879    |   11   |
|         b_reg_1691        |   32   |
| conv1_biases_addr_reg_1681|    6   |
|conv1_weights_addr_reg_1794|   13   |
|         h_reg_296         |    9   |
|         ih_reg_353        |    9   |
| in_tile_0_addr_1_reg_1897 |   11   |
|  in_tile_0_addr_reg_1735  |   11   |
|  in_tile_0_load_reg_1907  |   32   |
| input_ftmap_addr_reg_1748 |   16   |
|         iw_reg_364        |    9   |
|        kh_1_reg_441       |    4   |
|         kh_reg_386        |    4   |
|        kw_1_reg_463       |    4   |
|         kw_reg_397        |    4   |
|        mul_reg_1912       |   32   |
|        n_1_reg_1598       |    7   |
|         n_reg_1591        |    7   |
|  out_tile_addr_1_reg_1843 |   13   |
|  out_tile_addr_2_reg_1958 |   13   |
|    sext_ln104_reg_1935    |   16   |
|       sub66_reg_1633      |    9   |
|       sub74_reg_1686      |    9   |
|    sub_ln106_1_reg_1953   |   22   |
|     sub_ln62_reg_1730     |   16   |
|        tH_reg_1626        |    8   |
|        tW_reg_1656        |    8   |
|        th_1_reg_419       |    8   |
|        th_2_reg_497       |    8   |
|         th_reg_331        |    8   |
|      tmp_14_reg_1825      |   13   |
|      tmp_16_reg_1940      |   13   |
|    tmp_23_cast_reg_1807   |    8   |
|    tmp_27_cast_reg_1922   |    8   |
|       tmp_3_reg_1696      |   13   |
|     tmp_cast_reg_1668     |    8   |
|        tn_1_reg_375       |    4   |
|        tn_2_reg_408       |    4   |
|        tn_3_reg_486       |    4   |
|         tn_reg_320        |    4   |
|    trunc_ln34_reg_1621    |    8   |
|    trunc_ln83_reg_1830    |    6   |
|        tw_1_reg_430       |    8   |
|        tw_2_reg_508       |    8   |
|         tw_reg_342        |    8   |
|         w_reg_308         |    9   |
|  w_tile_0_addr_1_reg_1884 |   10   |
|   w_tile_0_addr_reg_1789  |   10   |
|   w_tile_0_load_reg_1902  |   32   |
|     zext_ln33_reg_1608    |   11   |
|     zext_ln36_reg_1638    |   11   |
|    zext_ln37_1_reg_1663   |    9   |
|     zext_ln37_reg_1651    |   11   |
|     zext_ln84_reg_1848    |    9   |
+---------------------------+--------+
|           Total           |   924  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_194 |  p0  |   5  |  13  |   65   ||    26   |
| grp_access_fu_194 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_220 |  p0  |   3  |  11  |   33   ||    14   |
| grp_access_fu_239 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_245 |  p0  |   3  |  10  |   30   ||    14   |
|     h_reg_296     |  p0  |   2  |   9  |   18   ||    9    |
|     w_reg_308     |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   298  ||  4.088  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  1731  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   108  |
|  Register |    -   |    -   |   924  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1279  |  1839  |
+-----------+--------+--------+--------+--------+
