#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 19 11:54:25 2021
# Process ID: 12680
# Current directory: D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13016 D:\Projects\course\local\8_pipeline_cpu\8_pipeline_cpu\8_pipeline_cpu.xpr
# Log file: D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/vivado.log
# Journal file: D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.xpr
update_compile_order -fileset sources_1
add_files D:/Projects/course/local/8_pipeline_cpu/lcd_module.dcp
add_files {D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci}
export_ip_user_files -of_objects  [get_files  {D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci}] -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/course/local/lcd_module.dcp] -no_script -reset -force -quiet
remove_files  D:/Projects/course/local/lcd_module.dcp
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
set_property -dict [list CONFIG.Coe_File {d:/Projects/course/local/8_pipeline_cpu/inst/inst_pipeline.coe}] [get_ips inst_rom]
generate_target all [get_files  D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci]
export_ip_user_files -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci]
launch_runs -jobs 4 inst_rom_synth_1
export_simulation -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -directory D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files -ipstatic_source_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse d:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci
export_ip_user_files -of_objects  [get_files D:/Projects/course/local/8_pipeline_cpu/inst_rom.dcp] -no_script -reset -force -quiet
remove_files  D:/Projects/course/local/8_pipeline_cpu/inst_rom.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/Projects/course/local/8_pipeline_cpu/data_ram.dcp] -no_script -reset -force -quiet
remove_files  D:/Projects/course/local/8_pipeline_cpu/data_ram.dcp
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset data_ram D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci
add_files -norecurse D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci
export_ip_user_files -of_objects  [get_files  D:/Projects/course/local/8_pipeline_cpu/data/data_ram.xci] -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
reset_run inst_rom_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_rom D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci
export_ip_user_files -of_objects  [get_files d:/inst_multicycle.coe] -no_script -reset -force -quiet
remove_files  d:/inst_multicycle.coe
add_files -norecurse D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci
export_ip_user_files -of_objects  [get_files  D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  inst_rom] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips inst_rom] -no_script -sync -force -quiet
generate_target all [get_files  D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci]
export_ip_user_files -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci]
launch_runs -jobs 4 inst_rom_synth_1
export_simulation -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -directory D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files -ipstatic_source_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.runs/impl_1/pipeline_cpu_display.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Projects/course/local/8_pipeline_cpu/inst/inst_pipeline.coe}] [get_ips inst_rom]
generate_target all [get_files  D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci]
export_ip_user_files -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 4 inst_rom_synth_1
export_simulation -of_objects [get_files D:/Projects/course/local/8_pipeline_cpu/inst/inst_rom.xci] -directory D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files -ipstatic_source_dir D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/modelsim} {questa=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/questa} {riviera=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/riviera} {activehdl=D:/home/innovril/vivado1/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/Projects/course/local/8_pipeline_cpu/8_pipeline_cpu/8_pipeline_cpu.runs/impl_1/pipeline_cpu_display.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
