Classic Timing Analyzer report for counter
Fri Apr 06 08:17:18 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.105 ns                                      ; rst               ; bcd_count:U1|c[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.158 ns                                      ; bcd_count:U1|c[3] ; q[5]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.475 ns                                       ; rst               ; bcd_count:U1|c[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[0] ; bcd_count:U1|c[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[0] ; bcd_count:U1|c[3] ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[3] ; bcd_count:U1|c[3] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[2] ; bcd_count:U1|c[3] ; clk        ; clk      ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[0] ; bcd_count:U1|c[2] ; clk        ; clk      ; None                        ; None                      ; 1.012 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[1] ; bcd_count:U1|c[3] ; clk        ; clk      ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[0] ; bcd_count:U1|c[1] ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[1] ; bcd_count:U1|c[2] ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[0] ; bcd_count:U1|c[0] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[1] ; bcd_count:U1|c[1] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; bcd_count:U1|c[2] ; bcd_count:U1|c[2] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                ; To Clock ;
+-------+--------------+------------+------+-------------------+----------+
; N/A   ; None         ; -0.105 ns  ; rst  ; bcd_count:U1|c[1] ; clk      ;
; N/A   ; None         ; -0.105 ns  ; rst  ; bcd_count:U1|c[2] ; clk      ;
; N/A   ; None         ; -0.109 ns  ; rst  ; bcd_count:U1|c[0] ; clk      ;
; N/A   ; None         ; -0.245 ns  ; rst  ; bcd_count:U1|c[3] ; clk      ;
+-------+--------------+------------+------+-------------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+-------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To   ; From Clock ;
+-------+--------------+------------+-------------------+------+------------+
; N/A   ; None         ; 10.158 ns  ; bcd_count:U1|c[3] ; q[5] ; clk        ;
; N/A   ; None         ; 10.045 ns  ; bcd_count:U1|c[0] ; q[5] ; clk        ;
; N/A   ; None         ; 10.025 ns  ; bcd_count:U1|c[3] ; q[3] ; clk        ;
; N/A   ; None         ; 9.940 ns   ; bcd_count:U1|c[1] ; q[5] ; clk        ;
; N/A   ; None         ; 9.873 ns   ; bcd_count:U1|c[0] ; q[3] ; clk        ;
; N/A   ; None         ; 9.770 ns   ; bcd_count:U1|c[1] ; q[3] ; clk        ;
; N/A   ; None         ; 9.678 ns   ; bcd_count:U1|c[2] ; q[5] ; clk        ;
; N/A   ; None         ; 9.504 ns   ; bcd_count:U1|c[2] ; q[3] ; clk        ;
; N/A   ; None         ; 7.533 ns   ; bcd_count:U1|c[3] ; q[6] ; clk        ;
; N/A   ; None         ; 7.530 ns   ; bcd_count:U1|c[3] ; q[4] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; bcd_count:U1|c[3] ; q[2] ; clk        ;
; N/A   ; None         ; 7.477 ns   ; bcd_count:U1|c[3] ; q[0] ; clk        ;
; N/A   ; None         ; 7.466 ns   ; bcd_count:U1|c[3] ; q[1] ; clk        ;
; N/A   ; None         ; 7.380 ns   ; bcd_count:U1|c[0] ; q[6] ; clk        ;
; N/A   ; None         ; 7.378 ns   ; bcd_count:U1|c[0] ; q[4] ; clk        ;
; N/A   ; None         ; 7.364 ns   ; bcd_count:U1|c[0] ; q[0] ; clk        ;
; N/A   ; None         ; 7.353 ns   ; bcd_count:U1|c[0] ; q[1] ; clk        ;
; N/A   ; None         ; 7.335 ns   ; bcd_count:U1|c[0] ; q[2] ; clk        ;
; N/A   ; None         ; 7.278 ns   ; bcd_count:U1|c[1] ; q[6] ; clk        ;
; N/A   ; None         ; 7.273 ns   ; bcd_count:U1|c[1] ; q[4] ; clk        ;
; N/A   ; None         ; 7.228 ns   ; bcd_count:U1|c[1] ; q[2] ; clk        ;
; N/A   ; None         ; 7.224 ns   ; bcd_count:U1|c[1] ; q[1] ; clk        ;
; N/A   ; None         ; 7.220 ns   ; bcd_count:U1|c[1] ; q[0] ; clk        ;
; N/A   ; None         ; 7.011 ns   ; bcd_count:U1|c[2] ; q[4] ; clk        ;
; N/A   ; None         ; 7.011 ns   ; bcd_count:U1|c[2] ; q[6] ; clk        ;
; N/A   ; None         ; 7.003 ns   ; bcd_count:U1|c[2] ; q[0] ; clk        ;
; N/A   ; None         ; 6.993 ns   ; bcd_count:U1|c[2] ; q[1] ; clk        ;
; N/A   ; None         ; 6.962 ns   ; bcd_count:U1|c[2] ; q[2] ; clk        ;
+-------+--------------+------------+-------------------+------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                ; To Clock ;
+---------------+-------------+-----------+------+-------------------+----------+
; N/A           ; None        ; 0.475 ns  ; rst  ; bcd_count:U1|c[3] ; clk      ;
; N/A           ; None        ; 0.339 ns  ; rst  ; bcd_count:U1|c[0] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; rst  ; bcd_count:U1|c[1] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; rst  ; bcd_count:U1|c[2] ; clk      ;
+---------------+-------------+-----------+------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 06 08:17:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "bcd_count:U1|c[0]" and destination register "bcd_count:U1|c[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.245 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 11; REG Node = 'bcd_count:U1|c[0]'
            Info: 2: + IC(0.334 ns) + CELL(0.437 ns) = 0.771 ns; Loc. = LCCOMB_X23_Y35_N30; Fanout = 1; COMB Node = 'bcd_count:U1|Add0~0'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.161 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'bcd_count:U1|a~3'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.245 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
            Info: Total cell delay = 0.671 ns ( 53.90 % )
            Info: Total interconnect delay = 0.574 ns ( 46.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
            Info: - Longest clock path from clock "clk" to source register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 11; REG Node = 'bcd_count:U1|c[0]'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "bcd_count:U1|c[1]" (data pin = "rst", clock pin = "clk") is -0.105 ns
    Info: + Longest pin to register delay is 2.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'rst'
        Info: 2: + IC(1.162 ns) + CELL(0.398 ns) = 2.539 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 1; COMB Node = 'bcd_count:U1|a~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.623 ns; Loc. = LCFF_X23_Y35_N3; Fanout = 10; REG Node = 'bcd_count:U1|c[1]'
        Info: Total cell delay = 1.461 ns ( 55.70 % )
        Info: Total interconnect delay = 1.162 ns ( 44.30 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X23_Y35_N3; Fanout = 10; REG Node = 'bcd_count:U1|c[1]'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
Info: tco from clock "clk" to destination pin "q[5]" through register "bcd_count:U1|c[3]" is 10.158 ns
    Info: + Longest clock path from clock "clk" to source register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
        Info: 2: + IC(0.781 ns) + CELL(0.398 ns) = 1.179 ns; Loc. = LCCOMB_X23_Y35_N10; Fanout = 1; COMB Node = 'bcd_seven:U2|Mux5~0'
        Info: 3: + IC(3.249 ns) + CELL(2.788 ns) = 7.216 ns; Loc. = PIN_AC9; Fanout = 0; PIN Node = 'q[5]'
        Info: Total cell delay = 3.186 ns ( 44.15 % )
        Info: Total interconnect delay = 4.030 ns ( 55.85 % )
Info: th for register "bcd_count:U1|c[3]" (data pin = "rst", clock pin = "clk") is 0.475 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'rst'
        Info: 2: + IC(1.145 ns) + CELL(0.275 ns) = 2.399 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'bcd_count:U1|a~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.483 ns; Loc. = LCFF_X23_Y35_N23; Fanout = 8; REG Node = 'bcd_count:U1|c[3]'
        Info: Total cell delay = 1.338 ns ( 53.89 % )
        Info: Total interconnect delay = 1.145 ns ( 46.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Fri Apr 06 08:17:18 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


