| units: 30 tech: scmos format: MIT
p t/loop0000[0]/v/d[1] Vdd t/loop0000[0]/v/d[0] 4 4
p t/loop0000[0]/v/d[0] Vdd t/loop0000[0]/v/d[1] 4 4
n Reset GND t/loop0000[0]/v/d[1] 2 3
n t/loop0000[0]/v/d[0] GND t/loop0000[0]/v/d[1] 2 8
n t/loop0000[0]/v/d[1] GND t/loop0000[0]/v/d[0] 2 8
p t/loop0000[1]/v/d[1] Vdd t/loop0000[1]/v/d[0] 4 4
p t/loop0000[1]/v/d[0] Vdd t/loop0000[1]/v/d[1] 4 4
n Reset GND t/loop0000[1]/v/d[1] 2 3
n t/loop0000[1]/v/d[0] GND t/loop0000[1]/v/d[1] 2 8
n t/loop0000[1]/v/d[1] GND t/loop0000[1]/v/d[0] 2 8
p t/loop0000[2]/v/d[1] Vdd t/loop0000[2]/v/d[0] 4 4
p t/loop0000[2]/v/d[0] Vdd t/loop0000[2]/v/d[1] 4 4
n Reset GND t/loop0000[2]/v/d[1] 2 3
n t/loop0000[2]/v/d[0] GND t/loop0000[2]/v/d[1] 2 8
n t/loop0000[2]/v/d[1] GND t/loop0000[2]/v/d[0] 2 8
p t/loop0000[3]/v/d[1] Vdd t/loop0000[3]/v/d[0] 4 4
p t/loop0000[3]/v/d[0] Vdd t/loop0000[3]/v/d[1] 4 4
n Reset GND t/loop0000[3]/v/d[1] 2 3
n t/loop0000[3]/v/d[0] GND t/loop0000[3]/v/d[1] 2 8
n t/loop0000[3]/v/d[1] GND t/loop0000[3]/v/d[0] 2 8
p t/sel0000[0]/v/d[1] Vdd t/sel0000[0]/v/d[0] 4 4
p t/sel0000[0]/v/d[0] Vdd t/sel0000[0]/v/d[1] 4 4
n Reset GND t/sel0000[0]/v/d[1] 2 3
n t/sel0000[0]/v/d[0] GND t/sel0000[0]/v/d[1] 2 8
n t/sel0000[0]/v/d[1] GND t/sel0000[0]/v/d[0] 2 8
p t/sel0000[1]/v/d[1] Vdd t/sel0000[1]/v/d[0] 4 4
p t/sel0000[1]/v/d[0] Vdd t/sel0000[1]/v/d[1] 4 4
n Reset GND t/sel0000[1]/v/d[1] 2 3
n t/sel0000[1]/v/d[0] GND t/sel0000[1]/v/d[1] 2 8
n t/sel0000[1]/v/d[1] GND t/sel0000[1]/v/d[0] 2 8
p t/sel0000[2]/v/d[1] Vdd t/sel0000[2]/v/d[0] 4 4
p t/sel0000[2]/v/d[0] Vdd t/sel0000[2]/v/d[1] 4 4
n Reset GND t/sel0000[2]/v/d[1] 2 3
n t/sel0000[2]/v/d[0] GND t/sel0000[2]/v/d[1] 2 8
n t/sel0000[2]/v/d[1] GND t/sel0000[2]/v/d[0] 2 8
p t/sel0000[3]/v/d[1] Vdd t/sel0000[3]/v/d[0] 4 4
p t/sel0000[3]/v/d[0] Vdd t/sel0000[3]/v/d[1] 4 4
n Reset GND t/sel0000[3]/v/d[1] 2 3
n t/sel0000[3]/v/d[0] GND t/sel0000[3]/v/d[1] 2 8
n t/sel0000[3]/v/d[1] GND t/sel0000[3]/v/d[0] 2 8
p t/s_0/in/d[1] Vdd t/s_0/n#16 2 5
p Reset Vdd t/s_0/n#19 2 5
p t/s_0/_goa Vdd t/s_0/n#20 4 5
p GND Vdd t/s_0/n#21 28 3
n t/s_0/go/r GND t/s_0/n#4 2 3
n t/s_0/go/r GND t/s_0/n#10 2 3
n t/s_0/go/r GND t/s_0/n#12 2 3
n Reset GND t/s_0/go/a 2 3
n t/s_0/_goa GND t/s_0/go/a 2 3
n t/s_0/_goa GND t/s_0/n#20 4 3
n Vdd GND t/s_0/n#22 70 3
n t/s_0/in/d[1] t/s_0/n#3 t/s_0/v/d[0] 2 3
n t/s_0/_goa t/s_0/n#4 t/s_0/n#3 2 3
n t/s_0/in/d[1] t/s_0/n#13 t/s_0/_goa 2 3
n t/s_0/in/d[0] t/s_0/n#14 t/s_0/_goa 2 3
p t/s_0/go/r t/s_0/n#15 t/s_0/_goa 2 5
p t/s_0/n#20 t/s_0/n#21 t/s_0/_goa 2 3
n t/s_0/n#20 t/s_0/n#22 t/s_0/_goa 2 3
n t/s_0/in/d[0] t/s_0/n#9 t/s_0/v/d[1] 2 3
n t/s_0/_goa t/s_0/n#10 t/s_0/n#9 2 3
n t/s_0/v/d[1] t/s_0/n#12 t/s_0/n#13 2 3
n t/s_0/v/d[0] t/s_0/n#12 t/s_0/n#14 2 3
p t/s_0/in/d[0] t/s_0/n#16 t/s_0/n#15 2 5
p t/s_0/_goa t/s_0/n#19 t/s_0/go/a 2 5
p t/const_1/v/d[1] Vdd t/const_1/v/d[0] 4 4
p t/const_1/v/d[0] Vdd t/const_1/v/d[1] 4 4
n Reset GND t/const_1/v/d[0] 2 3
n t/const_1/v/d[0] GND t/const_1/v/d[1] 2 8
n t/const_1/v/d[1] GND t/const_1/v/d[0] 2 8
p _Reset Vdd t/e_1/_out/d[1] 2 5
p t/e_1/go_r Vdd t/e_1/_out/d[1] 2 5
p _Reset Vdd t/e_1/_out/d[0] 2 5
p t/e_1/go_r Vdd t/e_1/_out/d[0] 2 5
p t/e_1/_out/d[1] Vdd t/e_1/out/d[1] 2 5
p t/e_1/_out/d[0] Vdd t/e_1/out/d[0] 2 5
p GND Vdd t/e_1/n#12 18 3
p GND Vdd t/e_1/n#14 18 3
n t/e_1/go_r GND t/e_1/n#3 2 3
n t/e_1/go_r GND t/e_1/n#7 2 3
n t/e_1/_out/d[1] GND t/e_1/out/d[1] 2 3
n t/e_1/_out/d[0] GND t/e_1/out/d[0] 2 3
n Vdd GND t/e_1/n#13 22 3
n Vdd GND t/e_1/n#15 22 3
n t/e_1/v/d[1] t/e_1/n#3 t/e_1/_out/d[1] 2 3
p t/e_1/out/d[1] t/e_1/n#12 t/e_1/_out/d[1] 2 3
n t/e_1/out/d[1] t/e_1/n#13 t/e_1/_out/d[1] 2 3
n t/e_1/v/d[0] t/e_1/n#7 t/e_1/_out/d[0] 2 3
p t/e_1/out/d[0] t/e_1/n#14 t/e_1/_out/d[0] 2 3
n t/e_1/out/d[0] t/e_1/n#15 t/e_1/_out/d[0] 2 3
p t/tv_1/v/d[1] Vdd t/tv_1/v/d[0] 4 4
p t/tv_1/v/d[0] Vdd t/tv_1/v/d[1] 4 4
n Reset GND t/tv_1/v/d[1] 2 3
n t/tv_1/v/d[0] GND t/tv_1/v/d[1] 2 8
n t/tv_1/v/d[1] GND t/tv_1/v/d[0] 2 8
p t/rtv_1/in/d[1] Vdd t/rtv_1/n#16 2 5
p Reset Vdd t/rtv_1/n#19 2 5
p t/rtv_1/_goa Vdd t/rtv_1/n#20 4 5
p GND Vdd t/rtv_1/n#21 28 3
n t/rtv_1/go/r GND t/rtv_1/n#4 2 3
n t/rtv_1/go/r GND t/rtv_1/n#10 2 3
n t/rtv_1/go/r GND t/rtv_1/n#12 2 3
n Reset GND t/rtv_1/go/a 2 3
n t/rtv_1/_goa GND t/rtv_1/go/a 2 3
n t/rtv_1/_goa GND t/rtv_1/n#20 4 3
n Vdd GND t/rtv_1/n#22 70 3
n t/rtv_1/in/d[1] t/rtv_1/n#3 t/rtv_1/v/d[0] 2 3
n t/rtv_1/_goa t/rtv_1/n#4 t/rtv_1/n#3 2 3
n t/rtv_1/in/d[1] t/rtv_1/n#13 t/rtv_1/_goa 2 3
n t/rtv_1/in/d[0] t/rtv_1/n#14 t/rtv_1/_goa 2 3
p t/rtv_1/go/r t/rtv_1/n#15 t/rtv_1/_goa 2 5
p t/rtv_1/n#20 t/rtv_1/n#21 t/rtv_1/_goa 2 3
n t/rtv_1/n#20 t/rtv_1/n#22 t/rtv_1/_goa 2 3
n t/rtv_1/in/d[0] t/rtv_1/n#9 t/rtv_1/v/d[1] 2 3
n t/rtv_1/_goa t/rtv_1/n#10 t/rtv_1/n#9 2 3
n t/rtv_1/v/d[1] t/rtv_1/n#12 t/rtv_1/n#13 2 3
n t/rtv_1/v/d[0] t/rtv_1/n#12 t/rtv_1/n#14 2 3
p t/rtv_1/in/d[0] t/rtv_1/n#16 t/rtv_1/n#15 2 5
p t/rtv_1/_goa t/rtv_1/n#19 t/rtv_1/go/a 2 5
p _Reset Vdd t/e_2/_out/d[1] 2 5
p t/e_2/go_r Vdd t/e_2/_out/d[1] 2 5
p _Reset Vdd t/e_2/_out/d[0] 2 5
p t/e_2/go_r Vdd t/e_2/_out/d[0] 2 5
p t/e_2/_out/d[1] Vdd t/e_2/out/d[1] 2 5
p t/e_2/_out/d[0] Vdd t/e_2/out/d[0] 2 5
p GND Vdd t/e_2/n#12 18 3
p GND Vdd t/e_2/n#14 18 3
n t/e_2/go_r GND t/e_2/n#3 2 3
n t/e_2/go_r GND t/e_2/n#7 2 3
n t/e_2/_out/d[1] GND t/e_2/out/d[1] 2 3
n t/e_2/_out/d[0] GND t/e_2/out/d[0] 2 3
n Vdd GND t/e_2/n#13 22 3
n Vdd GND t/e_2/n#15 22 3
n t/e_2/v/d[1] t/e_2/n#3 t/e_2/_out/d[1] 2 3
p t/e_2/out/d[1] t/e_2/n#12 t/e_2/_out/d[1] 2 3
n t/e_2/out/d[1] t/e_2/n#13 t/e_2/_out/d[1] 2 3
n t/e_2/v/d[0] t/e_2/n#7 t/e_2/_out/d[0] 2 3
p t/e_2/out/d[0] t/e_2/n#14 t/e_2/_out/d[0] 2 3
n t/e_2/out/d[0] t/e_2/n#15 t/e_2/_out/d[0] 2 3
p t/var_x/v/d[1] Vdd t/var_x/v/d[0] 4 4
p t/var_x/v/d[0] Vdd t/var_x/v/d[1] 4 4
n Reset GND t/var_x/v/d[1] 2 3
n t/var_x/v/d[0] GND t/var_x/v/d[1] 2 8
n t/var_x/v/d[1] GND t/var_x/v/d[0] 2 8
