//Autogenerated file through testcase exb_vcore_test/amba_top_tb/ddr4/ddr_export_cfg.tc
#define params_tXS_tRFCc 360
#define DDR3 3
#define DDR4 4
#define params_mem_type DDR4
#define params_tRTPc_min 4
#define params_DQS_BITS 1
#define params_addrmap_bank_group_bits 2
#define params_CLc 16
#define params_dq_bits_per_mem x8
#define params_tRRDc_L 6
#define params_tRCc 48
#define params_reg_ddrc_emr 0x501
#define params_tWLDQSENc 25
#define params_pre_cke_x1024 244
#define params_COL_BITS 10
#define params_tRAS_max 70200000
#define params_reg_ddrc_mr 0x634
#define params_tMPRRc 1
#define params_tRRDc_S 4
#define params_write_crc 0
#define params_tCKEc 5
#define params_active_ranks 0x1
#define params_tRFC1c 350
#define params_PHY_init 1
#define params_tWTRc 8
#define params_tplllock 15000
#define params_tWLSc 1
#define params_tFAWc 21
#define params_tWTRc_S_CRC_DM 8
#define params_tpllgs 2000
#define params_DQ_BITS 8
#define params_tXPR 360000
#define params_wait_reset 12
#define params_tRRD_L 5300
#define params_tpllpd 500
#define params_dram_rstn_x1024 97
#define params_WR_PREAMBLE 1
#define params_tXS_tRFC4 170000
#define params_additive_latency 0
#define params_BG_BITS 2
#define params_dm_en 1
#define params_tRFC2c 260
#define params_AL 0
#define params_addrmap_bank_bits 2
#define params_rd_dbi_en 0
#define params_tDLLKc 768
#define params_tRRD_S 3700
#define params_pda_en 0
#define params_addrmap_column_bits 10
#define params_tZQCSc 128
#define params_tRASc_min 33
#define params_addrmap_row_bits 16
#define params_tRFCc 350
#define params_tRASc_max 70200
#define params_tFAW 21000
#define params_WL 14
#define params_tXPDLLc 24
#define params_tCAL 0
#define params_BA_BITS 2
#define params_ADDR_BITS 16
#define params_device_config 0x1
#define params_init_period 500000
#define params_BL 8
#define params_reg_ddrc_emr2 0x20
#define params_tXPc 6
#define params_reg_ddrc_emr3 0x0
#define params_tZQoperc 512
#define params_tWRc 15
#define params_CWLc 14
#define params_ROW_BITS 16
#define params_tCKSRXc 10
#define params_read_dbi_en 0
#define params_tCRC_ALERT_PWc 7
#define params_reset_period 200000
#define params_tODTHc 4
#define params_tRFC4c 160
#define params_mr3_WCL 00
#define params_tWRc_CRC_DM 15
#define params_tPAR_ALERT_PWc 96
#define params_phy_dbi_en 0
#define params_DM_BITS 1
#define params_tWLHc 1
#define params_write_preamble 0
#define params_tPDc 5
#define params_read_preamble 0
#define params_tCCDc_L 6
#define params_tpllrst 4500
#define params_tWLMRDc 40
#define params_tMRD_PDAc 0
#define params_post_cke_x1024 1
#define params_ctl_clk_period 2.0
#define params_RL 16
#define params_sim_speedup 0
#define params_ca_parity_en 0
#define params_tRRDc 6
#define params_wait_init 30
#define params_tRCDc 15
#define params_2T_mode 1
#define params_tMRDc 8
#define params_write_dbi_en 0
#define params_tPLc 0
#define params_tCCDc_S 4
#define params_tXS_tRFC 360000
#define params_tWTRc_S 3
#define params_tWR_MPRc 24
#define params_tCKSREc 10
#define params_ecc_mode 0
#define params_tWR_CRC_DMc 5
#define params_wr_dbi_en 0
#define params_tRPc 15
#define params_dfi_unit 2048
#define params_tdinit0 500000
#define params_phy_clk_period 2.0
#define params_reg_ddrc_mr4 0x0
#define params_tMOD 0
#define params_tXS_tRFC4c 170
#define params_reg_ddrc_mr5 0x400
#define params_RD_PREAMBLE 1
#define params_tCK_min 1000
#define params_tRTPc 8
#define params_tREFIc 7800
#define params_tdinit2 200000
#define params_dfi_clk_period 2.0
#define params_reg_ddrc_mr6 0x899
#define params_tZQinitc 1024
#define params_dq_bits_used 40
#define params_tWTRc_L_CRC_DM 13
#define params_tCPDEDc 4
