# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_axi_vdma_0_0/sim/zynq_sys_axi_vdma_0_0.vhd" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_rst_ps7_0_50M_0/sim/zynq_sys_rst_ps7_0_50M_0.vhd" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_v_tc_0_0/sim/zynq_sys_v_tc_0_0.vhd" \

# Do not sort compile order
nosort
