# Synopsys Constraint Checker, version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Mar 12 11:45:23 2019


##### DESIGN INFO #######################################################

Top View:                "tl_djb_field"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                    Ending                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll_4|CLKOP_inferred_clock                  pll_4|CLKOP_inferred_clock                  |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_4|CLKOP_inferred_clock                  djb_clock_sync|divider_derived_clock[1]     |     No paths         |     No paths         |     500.000          |     No paths                         
djb_clock_sync|divider_derived_clock[1]     pll_4|CLKOP_inferred_clock                  |     No paths         |     No paths         |     No paths         |     500.000                          
djb_clock_sync|divider_derived_clock[1]     djb_clock_sync|divider_derived_clock[1]     |     1000.000         |     1000.000         |     500.000          |     500.000                          
===================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:codec_clk
p:ext_clk_in
p:i2s_dmic
p:i2s_dspk
p:i2s_sck
p:i2s_ws
p:lvds_io (bidir end point)
p:lvds_io (bidir start point)
p:spi_clk
p:spi_cs0
p:spi_cs1
p:spi_miso
p:spi_mosi


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
