$date
	Wed Sep  3 18:53:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_subtractor $end
$var wire 1 ! d $end
$var wire 1 " bo $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bi $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bi $end
$var wire 1 " bo $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! d $end
$scope module hs1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' bo $end
$var wire 1 ( d $end
$upscope $end
$scope module hs2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & bo $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1&
1%
#20
0&
1(
1'
0%
1$
#30
0!
1%
#40
0"
1!
0'
0%
0$
1#
#50
0!
1%
#60
0(
0%
1$
#70
1"
1!
1&
1%
#80
