







.version 5.0
.target sm_50
.address_size 64



.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li128ELi2ELi2ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi8ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi1EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi2EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi3EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi4EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi5EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi6EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi7EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i(
.param .align 8 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_0[64],
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_1,
.param .u64 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_2,
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_3[2],
.param .align 2 .b8 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_4[2],
.param .u32 _Z21gemmSN_NN_kernel_halfI6__halfS0_S0_Li256ELi4ELi4ELi8ELi8EEv22cublasGemmSmallNParamsIS0_T0_T1_EPKS0_S6_S0_S0_i_param_5
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li128ELi2ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 128, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi1EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi2EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi3EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi4EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi5EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi6EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi7EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i(
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_0,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_1,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_2,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_3,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_4,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_5,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_6,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_7,
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_8,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_9,
.param .u64 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_10,
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_11[2],
.param .align 2 .b8 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_12[2],
.param .u32 _Z21gemmSN_TN_kernel_halfI6__halfS0_Li256ELi8ELi2ELi4ELi8EEviiiPKT_iS3_iPT0_iPKS0_S7_S0_S0_i_param_13
)
.maxntid 256, 1, 1
{



ret;
}


