5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd real1.1.vcd -o real1.1.cdd -v real1.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" real1.1.v 1 21 1
2 1 6 90009 2 1 c 0 0 b
2 2 6 90009 0 2a 20000 0 0 1 34 2
2 3 6 90009 5 29 2700a 1 2 1 34 2
1 b 3 30006 1 0 0 0 1 33 102
1 a 4 30006 1 0 0 0 1 33 2
4 3 3 0
3 1 main.$u0 "main.$u0" real1.1.v 0 19 1
