// SPDX-License-Identifier: GPL-2.0
/*
* Copyright 2024 F&S Elektronik Systeme GmbH
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

/dts-v1/;

#include "imx8ulp.dtsi"
#include "fsimx8ulp-rpmsg.dtsi"
#include <dt-bindings/rtc/pcf85363.h>
#include <dt-bindings/input/input.h>

pc_i2c_int: &lpi2c4 {};
pc_i2c_a: &lpi2c7 {};
pc_i2c_b: &lpi2c6 {};
pc_i2c_c: &rp_i2c0 {};
pc_i2c_d: &rp_i2c1 {};
pc_uart_a: &lpuart5 {};
pc_uart_c: &lpuart6 {};
pc_eth: &fec {};
pc_usb_1: &usbotg1 {};
pc_usb_2: &usbotg2 {};
emmc: &usdhc0 {};
pc_sdio_a: &usdhc1 {};
pc_spi_a: &lpspi4 {};
pc_sai: &sai4 {};
pc_bl_pwm: &tpm7 {};

/ {
	model = "F&S PicoCoreMX8ULP";
	compatible = "fus,picocoremx8ulp", "fus,fsimx8ulp", "fsl,imx8ulp";

	chosen {
		bootargs = "console=ttyLP0, 115200";
		stdout-path = &pc_uart_a;
	};

	/delete-node/ aliases;
	aliases {
		ethernet0 = &pc_eth;
		serial0 = &pc_uart_a;
		serial1 = &pc_uart_c;
		i2c0 = &pc_i2c_int;
		i2c1 = &pc_i2c_a;
		i2c2 = &pc_i2c_b;
		i2c3 = &pc_i2c_c;
		i2c4 = &pc_i2c_d;
		mmc0 = &emmc;
		mmc1 = &pc_sdio_a;
		gpio0 = &rp_gpioa;
		gpio1 = &rp_gpiob;
		gpio2 = &rp_gpioc;
		gpio3 = &gpiod;
		gpio4 = &gpioe;
		gpio5 = &gpiof;
		spi0 = &pc_spi_a;
		usbphy0 = &usbphy1;
		usbphy1 = &usbphy2;
		usb0 = &pc_usb_1;
		usb1 = &pc_usb_2;
		rtc0 = &ext_rtc;
		isi0 = &isi_0;
		csi0 = &mipi_csi0;
		// pwm0 = rp_pwm not available;
		pwm1 = &tpm7;
	};

	memory@80000000 {
		/* fixup in u-boot */
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>; /* 256MB */
			linux,cma-default;
		};

		ele_reserved: ele-reserved@90000000 {
			compatible = "shared-dma-pool";
			reg = <0 0x90000000 0 0x100000>;
			no-map;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_5v0: regulator-5v {
			compatible = "regulator-fixed";
			regulator-name = "5V0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
			regulator-boot-on;
		};

		reg_3v3: regulator-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin-supply = <&reg_5v0>;
			regulator-always-on;
			regulator-boot-on;
		};

		reg_1v8: regulator-1v8 {
			compatible = "regulator-fixed";
			regulator-name = "1V8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			vin-supply = <&reg_5v0>;
			regulator-always-on;
			regulator-boot-on;
		};

		reg_vdd_ptd: regulator_vdd_ptd {
			compatible = "regulator-fixed";
			regulator-name = "VDD_PTD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin-supply = <&reg_3v3>;
			regulator-always-on;
			regulator-boot-on;
		};

		reg_vdd_pte_f: regulator_vdd_pte_f {
			compatible = "regulator-fixed";
			regulator-name = "VDD_PTE_F";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin-supply = <&reg_3v3>;
			regulator-always-on;
			regulator-boot-on;
		};

		reg_usb1: regulator_usb1 {
			compatible = "regulator-fixed";
			regulator-name = "usb-otg";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb1pwr>;
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin-supply = <&reg_vdd_ptd>;
			gpio = <&gpiod 13 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb2: regulator_usb2 {
			compatible = "regulator-fixed";
			regulator-name = "usb-host";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb2pwr>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin-supply = <&reg_vdd_ptd>;
			gpio = <&gpiod 11 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_vlcd_en: regulator_vlcd {
			compatible = "regulator-fixed";
			regulator-name = "VLCD_ON";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_vlcd>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin-supply = <&reg_vdd_pte_f>;
			gpio = <&gpiof 30 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

#if defined(CONFIG_PICOCOREMX8ULP_WLAN)
		reg_usdhc1_vmmc: regulator_usdhc1_wlan {
			compatible = "regulator-fixed";
			regulator-name = "WLAN_RESET";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&rp_gpiob 12 GPIO_ACTIVE_LOW>;
			off-on-delay-us = <1000>;
			enable-active-high;
		};
#else
		reg_usdhc1_vmmc: regulator_usdhc1_vmmc@2 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SDIO_A";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
#endif

 		/* SGTL5000 analog voltage */
 		reg_sgtl5000_vdda: sgtl5000_vdda {
 			compatible = "regulator-fixed";
 			regulator-name = "VDDA-supply";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
 			regulator-always-on;
 		};

 		/* SGTL5000 I/O voltage */
 		reg_sgtl5000_vddio: sgtl5000_vddio {
 			compatible = "regulator-fixed";
 			regulator-name = "VDDIO-supply";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
			regulator-always-on;
 		};

 		/* SGTL5000 internal digital voltage */
 		reg_sgtl5000_vddd: sgtl5000_vddd {
 			compatible = "regulator-fixed";
 			regulator-name = "VDDD-supply";
 			regulator-min-microvolt = <1800000>;
 			regulator-max-microvolt = <1800000>;
 			regulator-always-on;
		};
	};

	clock_ext_rmii: clock-ext-rmii {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "ext_rmii_clk";
		#clock-cells = <0>;
	};

	clock_ext_ts: clock-ext-ts {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "ext_ts_clk";
		#clock-cells = <0>;
	};
};

/* SUPPORT_RPMSG */
&{/reserved-memory} {
	m33_reserved: noncacheable-section@a8600000 {
		reg = <0 0xa8600000 0 0x1000000>;
		no-map;
	};

	rsc_table: rsc-table@1fff8000{
		reg = <0 0x1fff8000 0 0x1000>;
		no-map;
	};
	
	vdev0vring0: vdev0vring0@aff00000 {
		reg = <0 0xaff00000 0 0x8000>;
		no-map;
	};

	vdev0vring1: vdev0vring1@aff08000 {
		reg = <0 0xaff08000 0 0x8000>;
		no-map;
	};

	vdev1vring0: vdev1vring0@aff10000 {
		reg = <0 0xaff10000 0 0x8000>;
		no-map;
	};

	vdev1vring1: vdev1vring1@aff18000 {
		reg = <0 0xaff18000 0 0x8000>;
		no-map;
	};

	vdevbuffer: vdevbuffer@a8400000 {
		compatible = "shared-dma-pool";
		reg = <0 0xa8400000 0 0x100000>;
		no-map;
	};
};

/* remoteproc */
&cm33 {
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu 0 1>,
		 <&mu 1 1>,
		 <&mu 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

/* MU M33 <--> A35 */
&mu {
	status = "okay";
};

&rp_i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "disabled";
};

&rp_i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "disabled";
};

&rp_gpioa {
	status = "okay";
	gpio-line-names = 
	"GPIO_J1_44", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "I2C_IRQ_B", "I2C_RTC_IRQ",
	"", "", "", "", "GPIO_J1_46",
	"", "", "", "", "",
	"","";
};

&rp_gpiob {
	status = "okay";
	gpio-line-names = 
	"WLAN_HOST_WAKE", "WLAN_WAKE_HOST", "BT_IRQ", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"","";
};

&rp_gpioc {
	status = "okay";
	gpio-line-names = 
	"GPIO_J2_84", "GPIO_J2_86", "", "", "",
	"GPIO_J2_88", "GPIO_J2_90", "", "", "",
	"", "GPIO_J2_92", "GPIO_J2_98", "", "",
	"", "", "", "", "GPIO_J2_100",
	"", "", "", "", "",
	"", "", "", "", "",
	"","";
};
/* END: SUPPORT_RPMSG */

/* ETHERNET decleration */
&pc_eth {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_enet>;
	pinctrl-1 = <&pinctrl_enet>;
	clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>,
		 <&pcc4 IMX8ULP_CLK_ENET>,
		 <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>,
		 <&clock_ext_rmii>;
	clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
	assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>;
	assigned-clock-parents = <&clock_ext_ts>;
	phy-mode = "rmii";
	phy-handle = <&pc_eth_phy>;
	status = "disabled";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		pc_eth_phy: ethernet-phy@0 {
			// use broadcast addr,
			// since only one phy is in use.
			reg = <0>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&pinctrl_ethphy>;
			pinctrl-1 = <&pinctrl_ethphy>;
			interrupt-parent = <&gpioe>;
			interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
			reset-gpios = <&gpiof 31 GPIO_ACTIVE_LOW>;
		};
	};
};

/* SPI decleration */
&pc_spi_a {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi4>;
	status = "disabled";
};

/* SPI_B and SPI_C is controlled by M33 */

/* UART decleration */
&pc_uart_a {
	/* console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "disabled";
};

&pc_uart_c {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart6>;
	pinctrl-1 = <&pinctrl_lpuart6>;
	status = "disabled";
};

/* UART_B is controlled by M33 */
/* UART_D is controlled by M33 */

/* I2C decleration */
&pc_i2c_int {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c4>;
	status = "okay";

	ext_rtc: rtc85263@51 {
		compatible = "nxp,pcf85263";
		reg = <0x51>;
		clock-out = <PCF85363_COF_32768Hz>;
		quartz-load-femtofarads = <PCF85363_CAP_12p5pF>;
		quartz-drive-strength = <PCF85363_OSC_DRIVE_LOW>;
	};
};

&pc_i2c_a {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c7>;
	status = "disabled";

	eeprom: eeprom@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;
		pagesize = <8>;
	};
};

&pc_i2c_b {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c6>;
	status = "disabled";
};

&gpiod {
	status = "okay";
	gpio-line-names = 
	"", "", "", "", "",
	"", "", "", "", "",
	"", "USB_HOST_PWR", "", "USB_OTG_PWR", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"","";
};

&gpioe {
	status = "okay";
	gpio-line-names = 
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"","";
};

&gpiof {

	status = "okay";
	gpio-line-names = 
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "", "",
	"", "", "", "BL_ON", "",
	"VLCD_ON","ETH_RST";
};

/* USDHC decleration */
&emmc {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	pinctrl-3 = <&pinctrl_usdhc0>;
	bus-width = <8>;
	non-removable;
	cap-mmc-highspeed;
	no-1-8-v;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_vdd_ptd>;
	status = "okay";
};

&pc_sdio_a {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1>;
	pinctrl-2 = <&pinctrl_usdhc1>;
	pinctrl-3 = <&pinctrl_usdhc1>;
	bus-width = <4>;
	vmmc-supply = <&reg_usdhc1_vmmc>;
	vqmmc-supply = <&reg_vdd_ptd>;
#if defined(CONFIG_PICOCOREMX8ULP_SD_A_CD)
	cd-gpios = <&gpiof 2 GPIO_ACTIVE_LOW>;
#endif
#if defined(CONFIG_PICOCOREMX8ULP_SD_A_WP)
	wp-gpios = <&gpiof 1 GPIO_ACTIVE_HIGH>;
#endif
	status = "disabled";
#if defined(CONFIG_PICOCOREMX8ULP_WLAN)
	fsl,sdio-async-interrupt-enabled;
	enable-sdio-wakeup;
	non-removable;
	keep-power-in-suspend;
	pm-ignore-notify;
	cap-power-off-card;
	#address-cells = <1>;
	#size-cells = <0>;

	mwifiex: wifi@1 {
		compatible = "marvell,sd8997";
		reg = <1>;
	};
#endif
};

&pc_bl_pwm {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_tpm7>;
	status = "disabled";
};

/* USB decleration */
&usbmisc1 {
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&pc_usb_1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid1>;
	pinctrl-1 = <&pinctrl_otgid1>;
	vbus-supply = <&reg_usb1>;
	status = "disabled";
};

&usbphy2 {
	status = "okay";
};

&usbmisc2 {
	status = "okay";
};

&pc_usb_2 {
	vbus-supply = <&reg_usb2>;
	status = "disabled";
};

/* Secure Enclave */
&ele_fw2 {
	memory-region = <&ele_reserved>;
};

&epxp {
	status = "okay";
};

&dcnano {
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";
};

#if defined(CONFIG_PICOCOREMX8ULP_AUDIO_APD)
/ {
	sound-sgtl5000 {
 		compatible = "fsl,imx-audio-sgtl5000";
 		audio-cpu = <&pc_sai>;
 		audio-codec = <&sgtl5000>;
 		model = "imx-sgtl5000";
 		audio-routing =
 			"LINE_IN", "Line In Jack",
 			// "MIC_IN", "Mic Jack",
 			//"Line Out Jack", "LINE_OUT",
 			"Headphone Jack", "HP_OUT";
 	};
};

&pc_i2c_int {
    sgtl5000: sgtl5000@a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sgtl5000>;
 		mono2both;
		clocks = <&cgc1 IMX8ULP_CLK_SAI4_SEL>; //MCLK1
		VDDA-supply = <&reg_sgtl5000_vdda>;
 		VDDIO-supply = <&reg_sgtl5000_vddio>;
 		VDDD-supply = <&reg_sgtl5000_vddd>;
 	};
};

&pc_sai {
	#sound-dai-cells = <0>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_sai4>;
	pinctrl-1 = <&pinctrl_sai4>;
	assigned-clocks = <&cgc1 IMX8ULP_CLK_SAI4_SEL>;
	assigned-clock-parents = <&cgc1 IMX8ULP_CLK_SPLL3_PFD1_DIV1>;
	fsl,sai-mclk-direction-output;
	status = "okay";
};
#endif /* CONFIG_PICOCOREMX8ULP_AUDIO_APD */

#if defined(CONFIG_PICOCOREMX8ULP_AUDIO_RTD)
/ {
	sgtl5000_mclk:  sgtl5000_mclk {
		compatible = "fixed-clock";
		clock-frequency = <12288000>;
		clock-output-names = "sgtl5000_mclk";
		#clock-cells = <0>;
	}
};

&pc_i2c_int {
    sgtl5000: sgtl5000@a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sgtl5000>;
 		mono2both;
		clocks = <&sgtl5000_mclk>;
		clock-names = "mclk";
		VDDA-supply = <&reg_sgtl5000_vdda>;
 		VDDIO-supply = <&reg_sgtl5000_vddio>;
 		VDDD-supply = <&reg_sgtl5000_vddd>;
 	};
};
#endif /* CONFIG_PICOCOREMX8ULP_AUDIO_RTD */

&iomuxc1 {
	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX8ULP_PAD_PTE14__ENET0_MDIO	0x43
			MX8ULP_PAD_PTE15__ENET0_MDC	0x43
			MX8ULP_PAD_PTE16__ENET0_TXEN	0x43
			MX8ULP_PAD_PTE17__ENET0_RXER	0x43
			MX8ULP_PAD_PTE18__ENET0_CRS_DV	0x43
			MX8ULP_PAD_PTE19__ENET0_REFCLK	0x42 //PHYAD2
			MX8ULP_PAD_PTE20__ENET0_RXD1	0x43
			MX8ULP_PAD_PTE21__ENET0_RXD0	0x43
			MX8ULP_PAD_PTE22__ENET0_TXD1	0x43
			MX8ULP_PAD_PTE23__ENET0_TXD0	0x43
		>;
	};

	pinctrl_ethphy: ethphygrp {
		fsl,pins = <
			MX8ULP_PAD_PTE2__PTE2		   0x3  //INT
			MX8ULP_PAD_PTF31__PTF31		 0x3  //RST  
		>;
	};

	pinctrl_lpspi4: lpspi4grp {
		fsl,pins = <
			MX8ULP_PAD_PTF8__LPSPI4_SIN	 0x42
			MX8ULP_PAD_PTF9__LPSPI4_SOUT	0x42
			MX8ULP_PAD_PTF10__LPSPI4_SCK	0x42
			MX8ULP_PAD_PTF11__LPSPI4_PCS0   0x42
		>;
	};

	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE4__LPUART5_CTS_B  0x3
			MX8ULP_PAD_PTE5__LPUART5_RTS_B  0x3
			MX8ULP_PAD_PTE6__LPUART5_TX	 0x3
			MX8ULP_PAD_PTE7__LPUART5_RX 	0x3
		>;
	};

	pinctrl_lpuart6: lpuart6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE10__LPUART6_TX	0x3
			MX8ULP_PAD_PTE11__LPUART6_RX	0x3
		>;
	};

	pinctrl_lpi2c4: lpi2c4grp {
		fsl,pins = <
			MX8ULP_PAD_PTE0__LPI2C4_SCL	0x20
			MX8ULP_PAD_PTE1__LPI2C4_SDA	0x20
		>;
	};

	pinctrl_lpi2c7: lpi2c7grp {
		fsl,pins = <
			MX8ULP_PAD_PTE12__LPI2C7_SCL	0x20
			MX8ULP_PAD_PTE13__LPI2C7_SDA	0x20
		>;
	};

	pinctrl_lpi2c6: lpi2c6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE8__LPI2C6_SCL	0x20
			MX8ULP_PAD_PTE9__LPI2C6_SDA	0x20
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD0__SDHC0_RESET_B  0x3
			MX8ULP_PAD_PTD1__SDHC0_CMD		0x3
			MX8ULP_PAD_PTD2__SDHC0_CLK		0x10002
			MX8ULP_PAD_PTD3__SDHC0_D7		0x3
			MX8ULP_PAD_PTD4__SDHC0_D6		0x3
			MX8ULP_PAD_PTD5__SDHC0_D5		0x3
			MX8ULP_PAD_PTD6__SDHC0_D4		0x3
			MX8ULP_PAD_PTD7__SDHC0_D3		0x3
			MX8ULP_PAD_PTD8__SDHC0_D2		0x3
			MX8ULP_PAD_PTD9__SDHC0_D1		0x3
			MX8ULP_PAD_PTD10__SDHC0_D0		0x3
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8ULP_PAD_PTD21__SDHC1_D0	0x3
			MX8ULP_PAD_PTD20__SDHC1_D1	0x3
			MX8ULP_PAD_PTD19__SDHC1_D2	0x3
			MX8ULP_PAD_PTD18__SDHC1_D3	0x3
			MX8ULP_PAD_PTD22__SDHC1_CLK	0x10002
			MX8ULP_PAD_PTD23__SDHC1_CMD	0x3
#if defined(CONFIG_PICOCOREMX8ULP_SD_A_WP)
			MX8ULP_PAD_PTF1__PTF1	   0x2	 //GPIO_WP
#endif
#if defined(CONFIG_PICOCOREMX8ULP_SD_A_CD)
			MX8ULP_PAD_PTF2__PTF2	   0x2	 //GPIO_CD
#endif
		>;
	};

	pinctrl_usdhc1_rst: usdhc1rstgrp {
		fsl,pins = <
			MX8ULP_PAD_PTF0__PTF0		0x2
		>;
	};

	pinctrl_otgid1: usb1grp {
		fsl,pins = <
			MX8ULP_PAD_PTD12__USB0_ID	0x10003
		>;
	};

	pinctrl_usb1pwr: usb1pwrgrp {
		fsl,pins = <
			MX8ULP_PAD_PTD13__PTD13     0x2
		>;
	};

	pinctrl_usb2pwr: usb2pwrgrp {
		fsl,pins = <
			MX8ULP_PAD_PTD11__PTD11     0x2
		>;
	};

	pinctrl_tpm7: tpm7grp {
		fsl,pins = <
			MX8ULP_PAD_PTF29__TPM7_CH2	0x40
		>;
	};

#if defined(CONFIG_PICOCOREMX8ULP_AUDIO_APD)
	pinctrl_sgtl5000: sgtl5000grp {
		fsl,pins = <
			MX8ULP_PAD_PTF14__I2S4_MCLK		0x43
		>;
	};

	pinctrl_sai4: sai4grp {
		fsl,pins = <
			MX8ULP_PAD_PTF12__I2S4_RXD0		0x43
			MX8ULP_PAD_PTF15__I2S4_TX_BCLK	0x43
			MX8ULP_PAD_PTF16__I2S4_TX_FS	0x43
			MX8ULP_PAD_PTF17__I2S4_TXD0		0x43
		>;
	};
#endif /* defined(CONFIG_PICOCOREMX8ULP_AUDIO_APD) */

	pinctrl_vlcd: vlcdgrp {
		fsl,pins = <
			MX8ULP_PAD_PTF30__PTF30		0x2
		>;
	};
};

