// Seed: 1620942192
`define pp_1 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0
);
  assign id_1 = 1 ? 1 : 1;
  assign id_2[1] = 1'd0;
  logic id_3 = id_1;
  logic id_4;
endmodule
