#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x562dd58a23b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562dd5899b90 .scope module, "testbench" "testbench" 3 2;
 .timescale -9 -12;
v0x562dd58c0880_0 .net "clk_i", 0 0, v0x562dd5880c20_0;  1 drivers
v0x562dd58c0960_0 .net "data_i", 7 0, L_0x562dd58c1580;  1 drivers
v0x562dd58c0a50_0 .net "enable_i", 0 0, L_0x562dd58c11c0;  1 drivers
v0x562dd58c0b70_0 .net "reset_i", 0 0, L_0x562dd58c1130;  1 drivers
S_0x562dd58a2080 .scope module, "Clock" "nonsynth_clock_gen" 3 6, 4 1 0, S_0x562dd5899b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x562dd5877fd0 .param/l "cycle_time_p" 0 4 2, +C4<00000000000000000000000000001010>;
v0x562dd5880c20_0 .var/2u "clk_o", 0 0;
S_0x562dd58bd820 .scope module, "Top" "top" 3 7, 5 2 0, S_0x562dd5899b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_12mhz_i";
    .port_info 1 /INPUT 1 "reset_n_async_unsafe_i";
    .port_info 2 /INPUT 3 "button_async_unsafe_i";
    .port_info 3 /INPUT 6 "pmod_1b";
    .port_info 4 /OUTPUT 8 "data_o";
    .port_info 5 /OUTPUT 1 "reset_o";
    .port_info 6 /OUTPUT 1 "enable_o";
L_0x562dd58c0f40 .functor OR 1, L_0x562dd58c0e40, v0x562dd58bf8e0_0, C4<0>, C4<0>;
o0x7f87b4462828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x562dd58c1580 .functor BUFZ 8, o0x7f87b4462828, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f87b40d00f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x562dd58bfb70_0 .net "button_async_unsafe_i", 3 1, L_0x7f87b40d00f0;  1 drivers
v0x562dd58bfc70_0 .net "button_reset", 0 0, L_0x562dd58c0e40;  1 drivers
v0x562dd58bfd30_0 .net "clk_12mhz_i", 0 0, v0x562dd5880c20_0;  alias, 1 drivers
v0x562dd58bfe60_0 .net "data", 7 0, L_0x562dd58c1050;  1 drivers
v0x562dd58bff50_0 .net "data_i", 7 0, o0x7f87b4462828;  0 drivers
v0x562dd58c0010_0 .net "data_o", 7 0, L_0x562dd58c1580;  alias, 1 drivers
v0x562dd58c00f0_0 .net "enable_o", 0 0, L_0x562dd58c11c0;  alias, 1 drivers
L_0x7f87b40d0138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x562dd58c0190_0 .net "pmod_1b", 7 2, L_0x7f87b40d0138;  1 drivers
L_0x7f87b40d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562dd58c0250_0 .net "reset_n_async_unsafe_i", 0 0, L_0x7f87b40d00a8;  1 drivers
v0x562dd58c03d0_0 .net "reset_n_sync_r", 0 0, v0x562dd58bf130_0;  1 drivers
v0x562dd58c0470_0 .net "reset_o", 0 0, L_0x562dd58c1130;  alias, 1 drivers
v0x562dd58c0510_0 .net "reset_r", 0 0, v0x562dd58bf8e0_0;  1 drivers
v0x562dd58c05e0_0 .net "reset_sync_r", 0 0, L_0x562dd58c0c60;  1 drivers
v0x562dd58c06d0_0 .net "signal_reset", 0 0, L_0x562dd58c0f40;  1 drivers
o0x7f87b4462348 .functor BUFZ 1, C4<z>; HiZ drive
v0x562dd58c0770_0 .net "valid_i", 0 0, o0x7f87b4462348;  0 drivers
L_0x562dd58c0e40 .part L_0x7f87b40d0138, 5, 1;
L_0x562dd58c1230 .part L_0x7f87b40d0138, 2, 1;
L_0x562dd58c1350 .part L_0x7f87b40d0138, 3, 1;
L_0x562dd58c13f0 .part L_0x7f87b40d0138, 4, 1;
S_0x562dd58bdab0 .scope module, "inv" "inv" 5 33, 6 2 0, S_0x562dd58bd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
L_0x562dd58c0c60 .functor NOT 1, v0x562dd58bf130_0, C4<0>, C4<0>, C4<0>;
v0x562dd58798b0_0 .net "a_i", 0 0, v0x562dd58bf130_0;  alias, 1 drivers
v0x562dd589b390_0 .net "b_o", 0 0, L_0x562dd58c0c60;  alias, 1 drivers
S_0x562dd58bddb0 .scope module, "lcd_ctrl" "lcd_controller" 5 54, 7 1 0, S_0x562dd58bd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fpga_clk_i";
    .port_info 1 /INPUT 1 "fpga_reset_i";
    .port_info 2 /INPUT 1 "button_next_i";
    .port_info 3 /INPUT 1 "button_ok_i";
    .port_info 4 /INPUT 1 "button_prev_i";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 8 "lcd_data_o";
    .port_info 7 /OUTPUT 1 "lcd_reset_o";
    .port_info 8 /OUTPUT 1 "lcd_enable_o";
enum0x562dd583fb80 .enum2/s (32)
   "INIT" 0,
   "PAGE_1" 1,
   "PAGE_2" 2,
   "PAGE_3" 3,
   "PAGE_4" 4,
   "ERROR" 5
 ;
L_0x562dd58c1050 .functor BUFZ 8, v0x562dd58be510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x562dd58c1130 .functor BUFZ 1, v0x562dd58be890_0, C4<0>, C4<0>, C4<0>;
L_0x562dd58c11c0 .functor BUFZ 1, v0x562dd58be6d0_0, C4<0>, C4<0>, C4<0>;
v0x562dd5865c10_0 .var/2s "State", 31 0;
v0x562dd589d610_0 .net "button_next_i", 0 0, L_0x562dd58c1230;  1 drivers
v0x562dd58be1a0_0 .net "button_ok_i", 0 0, L_0x562dd58c1350;  1 drivers
v0x562dd58be260_0 .net "button_prev_i", 0 0, L_0x562dd58c13f0;  1 drivers
v0x562dd58be340_0 .net "fpga_clk_i", 0 0, v0x562dd5880c20_0;  alias, 1 drivers
v0x562dd58be450_0 .net "fpga_reset_i", 0 0, L_0x562dd58c0f40;  alias, 1 drivers
v0x562dd58be510_0 .var "lcd_data", 7 0;
v0x562dd58be5f0_0 .net "lcd_data_o", 7 0, L_0x562dd58c1050;  alias, 1 drivers
v0x562dd58be6d0_0 .var "lcd_enable", 0 0;
v0x562dd58be7b0_0 .net "lcd_enable_o", 0 0, L_0x562dd58c11c0;  alias, 1 drivers
v0x562dd58be890_0 .var "lcd_reset", 0 0;
v0x562dd58be970_0 .net "lcd_reset_o", 0 0, L_0x562dd58c1130;  alias, 1 drivers
v0x562dd58bea50_0 .net "valid_o", 0 0, o0x7f87b4462348;  alias, 0 drivers
E_0x562dd5882450 .event posedge, v0x562dd5880c20_0;
S_0x562dd58bec50 .scope module, "sync_a" "dff" 5 25, 8 4 0, S_0x562dd58bd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x562dd58bede0 .param/l "reset_val_p" 0 8 5, C4<0>;
v0x562dd58beea0_0 .net "clk_i", 0 0, v0x562dd5880c20_0;  alias, 1 drivers
v0x562dd58befb0_0 .net "d_i", 0 0, L_0x7f87b40d00a8;  alias, 1 drivers
v0x562dd58bf090_0 .net "q_o", 0 0, v0x562dd58bf130_0;  alias, 1 drivers
v0x562dd58bf130_0 .var "q_r", 0 0;
L_0x7f87b40d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562dd58bf1f0_0 .net "reset_i", 0 0, L_0x7f87b40d0018;  1 drivers
S_0x562dd58bf3a0 .scope module, "sync_b" "dff" 5 39, 8 4 0, S_0x562dd58bd820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x562dd58bf580 .param/l "reset_val_p" 0 8 5, C4<0>;
v0x562dd58bf660_0 .net "clk_i", 0 0, v0x562dd5880c20_0;  alias, 1 drivers
v0x562dd58bf720_0 .net "d_i", 0 0, L_0x562dd58c0c60;  alias, 1 drivers
v0x562dd58bf810_0 .net "q_o", 0 0, v0x562dd58bf8e0_0;  alias, 1 drivers
v0x562dd58bf8e0_0 .var "q_r", 0 0;
L_0x7f87b40d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562dd58bf9c0_0 .net "reset_i", 0 0, L_0x7f87b40d0060;  1 drivers
    .scope S_0x562dd58a2080;
T_0 ;
    %vpi_call/w 4 6 "$display", "%m with cycle_time_p ", P_0x562dd5877fd0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x562dd58a2080;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x562dd5880c20_0;
    %inv;
    %store/vec4 v0x562dd5880c20_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562dd58bec50;
T_2 ;
    %wait E_0x562dd5882450;
    %load/vec4 v0x562dd58bf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562dd58bf130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562dd58befb0_0;
    %assign/vec4 v0x562dd58bf130_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562dd58bf3a0;
T_3 ;
    %wait E_0x562dd5882450;
    %load/vec4 v0x562dd58bf9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562dd58bf8e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562dd58bf720_0;
    %assign/vec4 v0x562dd58bf8e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562dd58bddb0;
T_4 ;
    %wait E_0x562dd5882450;
    %load/vec4 v0x562dd5865c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.6;
T_4.0 ;
    %jmp T_4.6;
T_4.1 ;
    %jmp T_4.6;
T_4.2 ;
    %jmp T_4.6;
T_4.3 ;
    %jmp T_4.6;
T_4.4 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562dd58bddb0;
T_5 ;
    %wait E_0x562dd5882450;
    %load/vec4 v0x562dd58be450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562dd5865c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x562dd58be1a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x562dd589d610_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x562dd58be260_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x562dd589d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x562dd58be260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
T_5.14 ;
T_5.12 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x562dd589d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x562dd58be260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
T_5.18 ;
T_5.16 ;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x562dd589d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x562dd58be260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
T_5.22 ;
T_5.20 ;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x562dd589d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x562dd58be260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x562dd5865c10_0, 0;
T_5.26 ;
T_5.24 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562dd5899b90;
T_6 ;
    %vpi_call/w 3 21 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars" {0 0 0};
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x562dd5899b90;
T_7 ;
    %end;
    .thread T_7, $final;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "../provided_modules/nonsynth_clock_gen.sv";
    "top.sv";
    "../provided_modules/inv.sv";
    "lcd_controller.sv";
    "../provided_modules/dff.sv";
