
---------- Begin Simulation Statistics ----------
final_tick                               1345132027500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702224                       # Number of bytes of host memory used
host_op_rate                                    59767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24107.00                       # Real time elapsed on the host
host_tick_rate                               55798398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601096                       # Number of instructions simulated
sim_ops                                    1440804840                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.345132                       # Number of seconds simulated
sim_ticks                                1345132027500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.177792                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185668584                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212976930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19962119                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276419176                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21119764                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22582227                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1462463                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352487248                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187920                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100253                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10951953                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547237                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33228393                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309711                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63102003                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316562977                       # Number of instructions committed
system.cpu0.commit.committedOps            1318666548                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2397409231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1723756412     71.90%     71.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    414814422     17.30%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100973658      4.21%     93.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86181750      3.59%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24940969      1.04%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5106367      0.21%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6614115      0.28%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1793145      0.07%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33228393      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2397409231                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143400                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273934772                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171671                       # Number of loads committed
system.cpu0.commit.membars                    4203729                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203735      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072365     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271916     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185624     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318666548                       # Class of committed instruction
system.cpu0.commit.refs                     558457568                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316562977                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318666548                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.036511                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.036511                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            496367892                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9064219                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180942589                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1415823827                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               927750589                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                971006883                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10963172                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13275308                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6591086                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352487248                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240345018                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1473628075                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5222185                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1442506915                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39946678                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131466                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         919078070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206788348                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.538009                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2412679622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598758                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886572                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1387659550     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               762986268     31.62%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146904930      6.09%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92332175      3.83%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13847543      0.57%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4624620      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95227      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100880      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2128429      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2412679622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      268515512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11073766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335231782                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.509906                       # Inst execution rate
system.cpu0.iew.exec_refs                   590692412                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155458377                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              376167623                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436374918                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106465                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9474148                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156177356                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1381697040                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            435234035                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8239981                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1367157593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1601590                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14883313                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10963172                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19060810                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       315835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25259381                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        75436                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11030                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4450000                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31203247                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2891448                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11030                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       768929                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10304837                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                623179274                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1353281657                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827731                       # average fanout of values written-back
system.cpu0.iew.wb_producers                515824887                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.504731                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1353441896                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1678782318                       # number of integer regfile reads
system.cpu0.int_regfile_writes              872667577                       # number of integer regfile writes
system.cpu0.ipc                              0.491036                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491036                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205631      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            763011297     55.48%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848545      0.86%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100409      0.15%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440646954     32.04%     88.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153584689     11.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1375397575                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3396925                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002470                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 737894     21.72%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2113119     62.21%     83.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               545910     16.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1374588817                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5167119995                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1353281607                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1444737310                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1375386690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1375397575                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310350                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63030407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           248401                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           639                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28596483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2412679622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.834011                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1421051421     58.90%     58.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717127072     29.72%     88.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196259261      8.13%     96.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59279071      2.46%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12105465      0.50%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3406668      0.14%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2043072      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1059600      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             347992      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2412679622                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.512979                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21020306                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1496008                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436374918                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156177356                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1890                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2681195134                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9068923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              411634898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206950                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14872546                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               941542184                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27476238                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21532                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1720783731                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1403079996                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915298225                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                962147611                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42759057                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10963172                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             85973673                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70091208                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1720783687                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        418084                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5885                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35191687                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5885                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3745925287                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2778842740                       # The number of ROB writes
system.cpu0.timesIdled                       33440705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1857                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.842634                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20937939                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23048582                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2803340                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31158782                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1072256                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1092838                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20582                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35752331                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47852                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1992456                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114048                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3902124                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300659                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16511620                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120038119                       # Number of instructions committed
system.cpu1.commit.committedOps             122138292                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    488446851                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250054                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.008039                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    439443614     89.97%     89.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24245075      4.96%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8262518      1.69%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6876887      1.41%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2043207      0.42%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1011245      0.21%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2343792      0.48%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318389      0.07%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3902124      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    488446851                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797237                       # Number of function calls committed.
system.cpu1.commit.int_insts                116575900                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171655                       # Number of loads committed
system.cpu1.commit.membars                    4200117                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200117      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76649353     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271651     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017027      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122138292                       # Class of committed instruction
system.cpu1.commit.refs                      41288690                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120038119                       # Number of Instructions Simulated
system.cpu1.committedOps                    122138292                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.101946                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.101946                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            396318792                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               861429                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19873932                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145726319                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23247276                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65061263                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1994129                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2081630                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5199312                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35752331                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21660056                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465288149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               245424                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151164731                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5610026                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072610                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23727609                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22010195                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.307002                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         491820772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311628                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.731281                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               393240781     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63187643     12.85%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20215442      4.11%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11659525      2.37%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2978963      0.61%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  478705      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59427      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           491820772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         569100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2073205                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30598168                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.271113                       # Inst execution rate
system.cpu1.iew.exec_refs                    45452040                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11515130                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              322338989                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34407527                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100708                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2356358                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11837536                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138606967                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33936910                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2125681                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133493317                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1915087                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6726725                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1994129                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11191902                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       171963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          944807                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30906                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2286                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15601                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4235872                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       720501                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2286                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       550498                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1522707                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78198442                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131841450                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835608                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65343243                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.267758                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131914125                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169349695                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88730932                       # number of integer regfile writes
system.cpu1.ipc                              0.243787                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243787                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200214      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85322132     62.91%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36637443     27.01%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9459063      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135618998                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3041146                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022424                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 704089     23.15%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1853902     60.96%     84.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               483153     15.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134459916                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         766333800                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131841438                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155077348                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132305914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135618998                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301053                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16468674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           233912                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           394                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6897698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    491820772                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.275749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768666                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410310188     83.43%     83.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50403697     10.25%     93.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19325184      3.93%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5303340      1.08%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3925495      0.80%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1116241      0.23%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             857160      0.17%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             406968      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             172499      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      491820772                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.275430                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13585274                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1272138                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34407527                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11837536                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     97                       # number of misc regfile reads
system.cpu1.numCycles                       492389872                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2197857123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349221881                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81671321                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14063153                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26855958                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3841617                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32200                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181898775                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143136486                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96364801                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65699409                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30046356                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1994129                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48028409                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14693480                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181898763                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20986                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29758951                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           616                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   623194496                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280683843                       # The number of ROB writes
system.cpu1.timesIdled                          17976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8949274                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2419310                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12774310                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39870                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2375247                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12407546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24752130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62039                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71999849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6964156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    144001183                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7026195                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8953040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3902037                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8442408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3453761                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3453758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8953040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37158925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37158925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1043765440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1043765440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12407682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12407682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12407682                       # Request fanout histogram
system.membus.respLayer1.occupancy        64924871215                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43226183553                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       906892800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   915144598.664714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       271500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2141030500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1340597563500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4534464000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201507396                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201507396                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201507396                       # number of overall hits
system.cpu0.icache.overall_hits::total      201507396                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38837621                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38837621                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38837621                       # number of overall misses
system.cpu0.icache.overall_misses::total     38837621                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 561930176497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 561930176497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 561930176497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 561930176497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240345017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240345017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240345017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240345017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161591                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161591                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161591                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161591                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14468.707455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14468.707455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14468.707455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14468.707455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2490                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.931034                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36945440                       # number of writebacks
system.cpu0.icache.writebacks::total         36945440                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1892148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1892148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1892148                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1892148                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36945473                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36945473                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36945473                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36945473                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 498831432499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 498831432499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 498831432499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 498831432499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153718                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153718                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153718                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153718                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13501.828289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13501.828289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13501.828289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13501.828289                       # average overall mshr miss latency
system.cpu0.icache.replacements              36945440                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201507396                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201507396                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38837621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38837621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 561930176497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 561930176497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240345017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240345017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14468.707455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14468.707455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1892148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1892148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36945473                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36945473                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 498831432499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 498831432499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153718                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153718                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13501.828289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13501.828289                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238452652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36945440                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.454184                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517635506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517635506                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    503004879                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       503004879                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    503004879                       # number of overall hits
system.cpu0.dcache.overall_hits::total      503004879                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52698944                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52698944                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52698944                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52698944                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2091919853184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2091919853184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2091919853184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2091919853184                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555703823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555703823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555703823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555703823                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094833                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39695.669294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39695.669294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39695.669294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39695.669294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22401121                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       453550                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           356175                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4802                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.893580                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.450229                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32429699                       # number of writebacks
system.cpu0.dcache.writebacks::total         32429699                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     21180338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     21180338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     21180338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     21180338                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31518606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31518606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31518606                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31518606                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 698251609333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 698251609333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 698251609333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 698251609333                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056718                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056718                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056718                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056718                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22153.632344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22153.632344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22153.632344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22153.632344                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32429699                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369129078                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369129078                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35392967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35392967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1091679341000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1091679341000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404522045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404522045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30844.527417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30844.527417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8507820                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8507820                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26885147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26885147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 484907894500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 484907894500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18036.274620                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18036.274620                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133875801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133875801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     17305977                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     17305977                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1000240512184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1000240512184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.114471                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.114471                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57797.402145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57797.402145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12672518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12672518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4633459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4633459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 213343714833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 213343714833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46044.157256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46044.157256                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2129                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2129                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    141483000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    141483000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 79173.475098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79173.475098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       882500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          174                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       973000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       973000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5591.954023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5591.954023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          174                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       800000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       800000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4597.701149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4597.701149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188187                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188187                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912066                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912066                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92461328000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92461328000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101375.698688                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101375.698688                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912066                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912066                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91549262000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91549262000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434265                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434265                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100375.698688                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100375.698688                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999251                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          536629743                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32430434                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.547103                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999251                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148054182                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148054182                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36267383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28662297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              292158                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65245578                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36267383                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28662297                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23740                       # number of overall hits
system.l2.overall_hits::.cpu1.data             292158                       # number of overall hits
system.l2.overall_hits::total                65245578                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            678090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3766826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2302795                       # number of demand (read+write) misses
system.l2.demand_misses::total                6751814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           678090                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3766826                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4103                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2302795                       # number of overall misses
system.l2.overall_misses::total               6751814                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  54952983499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 396038069335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    366334499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255816036334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     707173423667                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  54952983499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 396038069335                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    366334499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255816036334                       # number of overall miss cycles
system.l2.overall_miss_latency::total    707173423667                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36945473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32429123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2594953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71997392                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36945473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32429123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2594953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71997392                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.018354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.116156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.147362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.887413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093779                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.018354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.116156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.147362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.887413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093779                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81040.840447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105138.402818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89284.547648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111089.365894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104738.285691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81040.840447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105138.402818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89284.547648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111089.365894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104738.285691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             257978                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7596                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.962349                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5467195                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3902039                       # number of writebacks
system.l2.writebacks::total                   3902039                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148095                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148095                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       678075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3631436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2290111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6603719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       678075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3631436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2290111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5848718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12452437                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  48171639499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 350027372648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    324990999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 231952847885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 630476851031                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  48171639499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 350027372648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    324990999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 231952847885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 563817081119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1194293932150                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.018353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.111981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.147147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.882525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.018353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.111981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.147147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.882525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71041.757179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96388.143051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79324.139370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101284.543799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95472.998023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71041.757179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96388.143051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79324.139370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101284.543799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96400.113857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95908.450061                       # average overall mshr miss latency
system.l2.replacements                       19286540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7588952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7588952                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7588952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7588952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64218522                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64218522                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64218522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64218522                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5848718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5848718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 563817081119                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 563817081119                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96400.113857                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96400.113857                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2104.651163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1508.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       871000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       327000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1198000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20255.813953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19235.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12291.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       196000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       235000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3460112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3586919                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2084333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1459562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3543895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 224710439950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162972980178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  387683420128                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5544445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7130814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.375932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.920065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107809.279971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111658.826537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109394.725331                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81252                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91503                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2003081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1449311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3452392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 198021151062                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147664441711                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 345685592773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.361277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.913603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98858.284344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101885.959405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100129.299562                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36267383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36291123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       678090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           682193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  54952983499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    366334499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  55319317998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36945473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36973316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.018354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.147362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81040.840447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89284.547648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81090.421623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       678075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       682172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  48171639499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    324990999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  48496630498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.018353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.147147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71041.757179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79324.139370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71091.499648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25202185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       165351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25367536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1682493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       843233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2525726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 171327629385                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92843056156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 264170685541                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26884678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1008584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27893262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.062582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101829.623888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110103.679714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104591.980896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54138                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56571                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1628355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       840800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2469155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 152006221586                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84288406174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236294627760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93349.559271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100247.866525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95698.580186                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           48                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                72                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          260                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             342                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3661958                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1333987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4995945                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          308                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           414                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.844156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.773585                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.826087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14084.453846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16268.134146                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14608.026316                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          200                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          262                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4011981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1287990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5299971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.649351                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.584906                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.632850                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20059.905000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20774.032258                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20228.896947                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   149459780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19286692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.749374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.079176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.856087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.045420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.071008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.922717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.516862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.233167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1169729644                       # Number of tag accesses
system.l2.tags.data_accesses               1169729644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      43396736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     232495360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        262208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146577856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    371302912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          794035072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     43396736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       262208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43658944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    249730368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       249730368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         678074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3632740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2290279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5801608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12406798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3902037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3902037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         32262064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        172842037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           194931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        108969122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    276034549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590302703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     32262064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       194931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32456995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185654912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185654912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185654912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        32262064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       172842037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          194931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       108969122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    276034549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            775957615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3728245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    678074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3444461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2275117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5801274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005687876252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22711828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12406798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3902037                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12406798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3902037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 203775                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                173792                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            585159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            590683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            589215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            585729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1772278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1484413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            952814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            599802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            596125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            588487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           588895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           581046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           666061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           584280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           714312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           723724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           247368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 509008227144                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61015115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            737814908394                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41711.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60461.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8119949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1721396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12406798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3902037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3844011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1957057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  935524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  833089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  656229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  523560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  453376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  411955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  362576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  325045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 348614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 626212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 315462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 202282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 162844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  81769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 225211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 225047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6089894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.424444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.868583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.715136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4233020     69.51%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1029371     16.90%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133623      2.19%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92483      1.52%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90517      1.49%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69555      1.14%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53971      0.89%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51531      0.85%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       335823      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6089894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.266910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.511546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    489.913824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229087    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.255746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.807956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201818     88.10%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2946      1.29%     89.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16716      7.30%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5257      2.29%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1582      0.69%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              490      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              192      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              780993472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13041600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238606080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               794035072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            249730368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1345132008500                       # Total gap between requests
system.mem_ctrls.avgGap                      82478.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     43396736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    220445504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       262208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145607488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    371281536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238606080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 32262064.327362094074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 163883915.848550409079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 194931.051108289801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 108247729.608088597655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 276018657.209468603134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177384877.559909254313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       678074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3632740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2290279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5801608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3902037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20263994218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 201180116411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    152952087                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137095452847                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 379122392831                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32494651341863                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29884.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55379.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37332.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59859.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65347.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8327612.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20537888700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10916135340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36006520200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9769564080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106183362480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     339444750420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     230682487680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       753540708900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.198325                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 595439917514                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44916820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 704775289986                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22943983020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12195012390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51123064020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9691713000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106183362480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     494298158640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100279617600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       796714911150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.294953                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 254017296844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44916820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1046197910656                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12774004482.558140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   63862113933.850090                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 522447610000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246567642000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1098564385500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21623983                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21623983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21623983                       # number of overall hits
system.cpu1.icache.overall_hits::total       21623983                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36073                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36073                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36073                       # number of overall misses
system.cpu1.icache.overall_misses::total        36073                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    821099000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    821099000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    821099000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    821099000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21660056                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21660056                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21660056                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21660056                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001665                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001665                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001665                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001665                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22762.148976                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22762.148976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22762.148976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22762.148976                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27811                       # number of writebacks
system.cpu1.icache.writebacks::total            27811                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8230                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8230                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27843                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    671646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    671646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    671646500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    671646500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001285                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001285                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001285                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001285                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24122.634055                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24122.634055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24122.634055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24122.634055                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27811                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21623983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21623983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36073                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36073                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    821099000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    821099000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21660056                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21660056                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22762.148976                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22762.148976                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    671646500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    671646500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24122.634055                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24122.634055                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991098                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21131521                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27811                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           759.826004                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        372822500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991098                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43347955                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43347955                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31667094                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31667094                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31667094                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31667094                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9670673                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9670673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9670673                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9670673                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 973473613978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 973473613978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 973473613978                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 973473613978                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41337767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41337767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41337767                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41337767                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.233943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.233943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.233943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.233943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100662.447585                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100662.447585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100662.447585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100662.447585                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13772640                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       326163                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           177653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4130                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.525513                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.974092                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2594798                       # number of writebacks
system.cpu1.dcache.writebacks::total          2594798                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7848483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7848483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7848483                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7848483                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1822190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1822190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1822190                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1822190                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188162346356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188162346356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188162346356                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188162346356                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044081                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103261.650188                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103261.650188                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103261.650188                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103261.650188                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2594798                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26797591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26797591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5523586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5523586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 454342402000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 454342402000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32321177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32321177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170897                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170897                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82254.970231                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82254.970231                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4514757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4514757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1008829                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1008829                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96721096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96721096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95874.619485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95874.619485                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4869503                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4869503                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4147087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4147087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 519131211978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 519131211978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125179.725426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125179.725426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3333726                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3333726                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813361                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813361                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91441249856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91441249856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090207                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090207                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112423.941959                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112423.941959                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          394                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          394                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          119                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          119                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3194500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3194500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.231969                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231969                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26844.537815                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26844.537815                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52437.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52437.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       481000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       481000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4495.327103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4495.327103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       375000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       375000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3537.735849                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3537.735849                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326262                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326262                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773734                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773734                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76809155500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76809155500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368445                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368445                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99270.751318                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99270.751318                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773734                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773734                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76035421500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76035421500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368445                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368445                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98270.751318                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98270.751318                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.448209                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35585104                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2595817                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.708634                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        372834000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.448209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920257                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920257                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89473294                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89473294                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1345132027500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64867332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11490991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64408796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15384501                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10724898                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7131881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7131880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36973316                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27894017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          414                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          414                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110836385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97290047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        83497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7785961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215995890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4729018368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4150964544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3561856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332144064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9215688832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30013808                       # Total snoops (count)
system.tol2bus.snoopTraffic                 249847168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102013559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259885                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94793073     92.92%     92.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7157531      7.02%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62812      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    143      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102013559                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143999869430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48670572432                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55420639128                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3894489577                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41774480                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1489275492000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707332                       # Number of bytes of host memory used
host_op_rate                                   428644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3706.61                       # Real time elapsed on the host
host_tick_rate                               38888265                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584254652                       # Number of instructions simulated
sim_ops                                    1588815030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144143                       # Number of seconds simulated
sim_ticks                                144143464500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.763845                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               45255099                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            45362224                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7064247                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         46299238                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22230                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35998                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13768                       # Number of indirect misses.
system.cpu0.branchPred.lookups               46440349                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8360                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41907                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3607865                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21486337                       # Number of branches committed
system.cpu0.commit.bw_lim_events               275085                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         401617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31268895                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74181005                       # Number of instructions committed
system.cpu0.commit.committedOps              74358747                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    272947543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.272429                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.754577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    233314771     85.48%     85.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16010245      5.87%     91.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14336592      5.25%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8749941      3.21%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       143031      0.05%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        68044      0.02%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        36367      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13467      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       275085      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    272947543                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27632178                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               47020                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70479219                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11796560                       # Number of loads committed
system.cpu0.commit.membars                     285696                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       285891      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40965277     55.09%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2540      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66770      0.09%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102731      0.14%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35554      0.05%     60.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443283      4.63%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1548255      2.08%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3924050      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290212     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285678     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74358747                       # Class of committed instruction
system.cpu0.commit.refs                      26048195                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74181005                       # Number of Instructions Simulated
system.cpu0.committedOps                     74358747                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.857572                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.857572                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183507435                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3457241                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34979920                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120070164                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                36870773                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51664511                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3610926                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3306748                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3806531                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   46440349                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26923663                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    240208012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013230                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     142681566                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14134624                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.162289                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32184693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          45277329                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.498610                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         279460176                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.511717                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               196593390     70.35%     70.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31627486     11.32%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43726029     15.65%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6883969      2.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  355311      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21325      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   86465      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  103208      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   62993      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           279460176                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 27268441                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18489844                       # number of floating regfile writes
system.cpu0.idleCycles                        6698405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3632842                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                28482644                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.321750                       # Inst execution rate
system.cpu0.iew.exec_refs                    30665642                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14310706                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25722733                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             16552813                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            146142                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6059026                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14453983                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          105600119                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16354936                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3972617                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92071631                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                264350                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71711057                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3610926                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             72005884                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       252906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4406                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1271                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4756253                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       202359                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1271                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        84079                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3548763                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61174581                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91187941                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.642186                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 39285480                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318662                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91201212                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               113303523                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29781706                       # number of integer regfile writes
system.cpu0.ipc                              0.259230                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.259230                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           287733      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52795154     54.97%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2846      0.00%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  609      0.00%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71027      0.07%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620800      3.77%     59.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             173300      0.18%     59.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35567      0.04%     59.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443455      3.59%     62.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472605      4.66%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2852404      2.97%     70.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935526      4.10%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       14011953     14.59%     89.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10341268     10.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              96044247                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               36629479                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           74932052                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32446380                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          55219462                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     616383                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006418                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  32379      5.25%      5.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.00%      5.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     76      0.01%      5.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  273      0.04%      5.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1614      0.26%      5.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                15441      2.51%      8.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              425877     69.09%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 96118     15.59%     92.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28288      4.59%     97.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            12991      2.11%     99.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3305      0.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              59743418                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         399426861                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     58741561                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         81623371                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 105111122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 96044247                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             488997                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31241456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2193859                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         87380                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16754812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    279460176                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.343678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          216163469     77.35%     77.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38188979     13.67%     91.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18577006      6.65%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5781782      2.07%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             533637      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             113241      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70630      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              20079      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11353      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      279460176                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335633                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4161942                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3509350                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            16552813                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14453983                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12240723                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7056288                       # number of misc regfile writes
system.cpu0.numCycles                       286158581                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2128348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103051554                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38474365                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5446359                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                42084565                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18655884                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               164330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            179610527                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             118625784                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68624517                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 49737358                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42551452                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3610926                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             62353840                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30150219                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         50559128                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129051399                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18621933                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            103418                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23218724                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        104133                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   378281913                       # The number of ROB reads
system.cpu0.rob.rob_writes                  217768518                       # The number of ROB writes
system.cpu0.timesIdled                          67398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.712275                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               45263703                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            45394314                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7062973                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         46341299                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17398                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24780                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7382                       # Number of indirect misses.
system.cpu1.branchPred.lookups               46457651                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3702                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41420                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3604712                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21379893                       # Number of branches committed
system.cpu1.commit.bw_lim_events               264800                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         402849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31402698                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73472551                       # Number of instructions committed
system.cpu1.commit.committedOps              73651443                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    270777951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.271999                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.751516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    231433703     85.47%     85.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15870340      5.86%     91.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14299967      5.28%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8718750      3.22%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        96343      0.04%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54770      0.02%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27649      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11629      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       264800      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    270777951                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27643926                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30081                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69768739                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11731685                       # Number of loads committed
system.cpu1.commit.membars                     287356                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       287356      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40658958     55.20%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            438      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69029      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106117      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37056      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444704      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1480837      2.01%     67.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579736      4.86%     72.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292268     13.97%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287046     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73651443                       # Class of committed instruction
system.cpu1.commit.refs                      25639887                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73472551                       # Number of Instructions Simulated
system.cpu1.committedOps                     73651443                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.808950                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.808950                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            182371778                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3458951                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            34938285                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             119501893                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                36031645                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51509376                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3607100                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3335443                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3784599                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   46457651                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 26821368                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    239044184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3004515                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     142326906                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14130722                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.166007                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31194848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          45281101                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.508577                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         277304498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.514765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.878362                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               194803910     70.25%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31266195     11.28%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43700108     15.76%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6872325      2.48%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  356874      0.13%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16381      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  125523      0.05%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  104864      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   58318      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           277304498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 27283442                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18503925                       # number of floating regfile writes
system.cpu1.idleCycles                        2548755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3630214                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28385935                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.326843                       # Inst execution rate
system.cpu1.iew.exec_refs                    30301795                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13966065                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25810682                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16515100                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            150301                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6054377                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14116055                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105026105                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16335730                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3966865                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91468205                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                265459                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             71184034                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3607100                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             71480652                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       250624                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1185                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          890                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4783415                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       207853                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           890                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77294                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3552920                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60939420                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90548615                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.642962                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39181745                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.323557                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      90561025                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112306209                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29557960                       # number of integer regfile writes
system.cpu1.ipc                              0.262540                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262540                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288979      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52542379     55.06%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 455      0.00%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73573      0.08%     55.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620634      3.79%     59.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             179426      0.19%     59.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37071      0.04%     59.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444886      3.61%     63.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472521      4.69%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2822541      2.96%     70.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586998      3.76%     74.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       14021015     14.69%     89.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10344400     10.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95435070                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               36652472                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           74978799                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     32463418                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          55257508                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     592724                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006211                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33032      5.57%      5.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    3      0.00%      5.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  297      0.05%      5.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1372      0.23%      5.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13286      2.24%      8.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              425888     71.85%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     79.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 99010     16.70%     96.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1736      0.29%     96.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            14710      2.48%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3390      0.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              59086343                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         395985003                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     58085197                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         81144132                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104526301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95435070                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             499804                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31374662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2196440                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         96955                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16836489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    277304498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.344153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724077                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          214290435     77.28%     77.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38037952     13.72%     90.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18542580      6.69%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5749049      2.07%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             497564      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              89799      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65632      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20128      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11359      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      277304498                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.341018                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4144189                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3510061                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16515100                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14116055                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12259769                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7064612                       # number of misc regfile writes
system.cpu1.numCycles                       279853253                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8336196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102832796                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38206510                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5406310                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                41233518                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18716844                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               167037                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178674544                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             118043429                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68456448                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49568599                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              41590815                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3607100                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61454183                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30249938                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         50582292                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128092252                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18608302                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            108267                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23022818                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        109021                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   375555085                       # The number of ROB reads
system.cpu1.rob.rob_writes                  216635500                       # The number of ROB writes
system.cpu1.timesIdled                          28496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1994442                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1496129                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4033286                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              17881                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                365949                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3896597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7755344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29727                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3517768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2887586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7035478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2917313                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2692988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2423099                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1436142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5942                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3569                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1192822                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1192773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2692989                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           732                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11641058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11641058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    403767168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               403767168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7798                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3896054                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3896054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3896054                       # Request fanout histogram
system.membus.respLayer1.occupancy        20266780134                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18176532724                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   144143464500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   144143464500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                874                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          437                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2435680.778032                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6821921.142373                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          437    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     94701500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            437                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   143079072000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1064392500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26850108                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26850108                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26850108                       # number of overall hits
system.cpu0.icache.overall_hits::total       26850108                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73555                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73555                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73555                       # number of overall misses
system.cpu0.icache.overall_misses::total        73555                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5295257497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5295257497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5295257497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5295257497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26923663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26923663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26923663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26923663                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002732                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002732                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002732                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002732                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71990.449283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71990.449283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71990.449283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71990.449283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4477                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.459770                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67677                       # number of writebacks
system.cpu0.icache.writebacks::total            67677                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5877                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5877                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67678                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67678                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4880639998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4880639998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4880639998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4880639998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002514                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002514                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002514                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002514                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72115.606224                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72115.606224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72115.606224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72115.606224                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67677                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26850108                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26850108                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5295257497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5295257497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26923663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26923663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002732                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002732                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71990.449283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71990.449283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4880639998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4880639998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72115.606224                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72115.606224                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26918001                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67709                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           397.554254                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53915003                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53915003                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16098202                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16098202                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16098202                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16098202                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13602930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13602930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13602930                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13602930                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1012777434068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1012777434068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1012777434068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1012777434068                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29701132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29701132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29701132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29701132                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.457994                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.457994                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.457994                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.457994                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74452.888758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74452.888758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74452.888758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74452.888758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26841061                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           371579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.235140                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1724874                       # number of writebacks
system.cpu0.dcache.writebacks::total          1724874                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11901178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11901178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11901178                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11901178                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1701752                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1701752                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1701752                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1701752                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 157087674220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 157087674220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 157087674220                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 157087674220                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057296                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057296                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057296                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057296                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92309.381285                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92309.381285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92309.381285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92309.381285                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1724874                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11357590                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11357590                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4205796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4205796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 279922950000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 279922950000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     15563386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15563386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270237                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270237                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66556.473495                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66556.473495                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3437501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3437501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       768295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       768295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  69527278000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  69527278000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90495.549236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90495.549236                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4740612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4740612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9397134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9397134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 732854484068                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 732854484068                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137746                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137746                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.664684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.664684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77987.020731                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77987.020731                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8463677                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8463677                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87560396220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87560396220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066026                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066026                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93802.281433                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93802.281433                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72097                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72097                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          935                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          935                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37692500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37692500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012803                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012803                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40312.834225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40312.834225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          518                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          518                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7826000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7826000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005710                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005710                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18767.386091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18767.386091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1914                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1914                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13968500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13968500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71927                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71927                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026610                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026610                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7298.066876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7298.066876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1913                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1913                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6318.086775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6318.086775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       761000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       761000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        10121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          10121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31786                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31786                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2944033349                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2944033349                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41907                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41907                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.758489                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.758489                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92620.441358                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92620.441358                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31779                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31779                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2912240349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2912240349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.758322                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.758322                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91640.402436                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91640.402436                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954841                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17987824                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1730914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.392096                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954841                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         61506878                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        61506878                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              275117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9660                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              261872                       # number of demand (read+write) hits
system.l2.demand_hits::total                   559105                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12456                       # number of overall hits
system.l2.overall_hits::.cpu0.data             275117                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9660                       # number of overall hits
system.l2.overall_hits::.cpu1.data             261872                       # number of overall hits
system.l2.overall_hits::total                  559105                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1447291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1419418                       # number of demand (read+write) misses
system.l2.demand_misses::total                2943117                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55222                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1447291                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21186                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1419418                       # number of overall misses
system.l2.overall_misses::total               2943117                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4633317492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 153946170698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1867660987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 151310212135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     311757361312                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4633317492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 153946170698                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1867660987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 151310212135                       # number of overall miss cycles
system.l2.overall_miss_latency::total    311757361312                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1722408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1681290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3502222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1722408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1681290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3502222                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.815952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.840272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.686831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.840357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.815952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.840272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.686831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.840357                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83903.471298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106368.498594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88155.432219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106600.178478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105927.613925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83903.471298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106368.498594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88155.432219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106600.178478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105927.613925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             395456                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6771                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      58.404372                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    735709                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2423094                       # number of writebacks
system.l2.writebacks::total                   2423094                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         126365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         114203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              241517                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        126365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        114203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             241517                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1320926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1305215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2701600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1320926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1305215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1190132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3891732                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4053118496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 130930734366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1633952487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 129404729836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 266022535185                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4053118496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 130930734366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1633952487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 129404729836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 156732576481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 422755111666                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.807870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.766907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.673799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.776318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.771396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.807870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.766907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.673799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.776318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.111218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74131.111038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99120.415804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78615.881784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99144.378387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98468.513172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74131.111038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99120.415804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78615.881784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99144.378387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 131693.439451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108629.040146                       # average overall mshr miss latency
system.l2.replacements                        6763930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451887                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2451890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       992246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           992246                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       992248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       992248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1190132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1190132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 156732576481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 156732576481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 131693.439451                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 131693.439451                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             200                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  304                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1362                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1353500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1291500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2645000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          765                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          901                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1666                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.864052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.778024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.817527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2047.655068                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1842.368046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1941.997063                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          699                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1357                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13212500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14037500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27250000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.860131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.775805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20079.787234                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20082.260372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20081.061164                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       874500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       380500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1255000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          238                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            468                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.873950                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.786957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.831197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4204.326923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2102.209945                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3226.221080                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          204                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          177                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4212000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3706000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7918000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.769565                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.814103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20647.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20937.853107                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20782.152231                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           231998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           220573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                452571                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         727423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         700146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1427569                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86202188242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  83369970676                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169572158918                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.758190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.760434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118503.523042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119075.122440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118783.861878                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125537                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       113423                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           238960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       601886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       586723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1188609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70437716901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68703774363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139141491264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.627343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.637244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.632192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117028.335766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117097.462283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117062.458104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            76408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4633317492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1867660987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6500978479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.815952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.686831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83903.471298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88155.432219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85082.432193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          547                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           949                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4053118496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1633952487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5687070983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.807870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.673799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.765895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74131.111038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78615.881784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75366.370917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        43119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        41299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       719868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       719272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1439140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67743982456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67940241459                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135684223915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       762987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       760571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.943487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.945700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.944592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94106.117310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94456.952945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94281.462481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          780                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1608                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       719040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       718492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1437532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60493017465                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60700955473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 121193972938                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.942401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.944674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.943536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84130.253484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84483.829288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84306.973993                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          425                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          132                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               557                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          751                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          284                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1035                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20097951                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3825453                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23923404                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1592                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.638605                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.682692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26761.585885                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13469.904930                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23114.400000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          248                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          307                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          503                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          225                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          728                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10566872                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5230370                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15797242                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.427721                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.540865                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.457286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21007.697813                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 23246.088889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21699.508242                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999770                       # Cycle average of tags in use
system.l2.tags.total_refs                     7890213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6764854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.166354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.841634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.419229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.086816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.238881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       11.065262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.347949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.172895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.177312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62365486                       # Number of tag accesses
system.l2.tags.data_accesses                 62365486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      84692672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1330176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83647168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     75519552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          248688704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3499136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1330176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4829312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155078336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155078336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1323323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1306987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1179993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3885761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2423099                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2423099                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24275370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        587558182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9228140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        580304964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    523919362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1725286019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24275370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9228140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33503510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1075861029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1075861029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1075861029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24275370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       587558182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9228140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       580304964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    523919362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2801147047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1316615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1302139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1179866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005629235750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146634                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6894068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2289584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3885762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2423101                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3885762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2423101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11689                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3598                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            233356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            253897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            251424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            262236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            238794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            249582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           244488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           242409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           232473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           234252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           148247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149055                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 199578396831                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19370365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272217265581                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51516.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70266.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        47                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2979858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2113837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3885762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2423101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  832403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  700965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  371908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  286543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  246234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  208440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  149449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  130279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  112063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  108880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 161086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 197762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 107414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  59606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  49985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  41167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 113224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 123474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 160894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 136115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 135966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 137139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 140814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  36121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  34017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  31744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  30253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  26602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     86                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1199871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.692674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.841417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.937078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       715851     59.66%     59.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117896      9.83%     69.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24431      2.04%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11501      0.96%     72.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9624      0.80%     73.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7781      0.65%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6815      0.57%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6177      0.51%     75.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       299795     24.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1199871                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.419564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.806965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.338223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       146616     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.468211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           117180     79.91%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2189      1.49%     81.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14265      9.73%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10687      7.29%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1442      0.98%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              491      0.33%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              319      0.22%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146634                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              247940672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  748096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154848064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               248688768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155078464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1720.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1074.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1725.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1075.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144143460000                       # Total gap between requests
system.mem_ctrls.avgGap                      22847.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3498816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84263360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1330176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83336896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     75511424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154848064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24273150.448662899435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 584579816.312101960182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9228139.510966172442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 578152442.006831288338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 523862974.030293226242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1074263509.186016559601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1323323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1306987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1179993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2423101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1789250438                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76079695890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    769011679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  75218364071                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 118360943503                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3748025475718                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32725.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57491.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37000.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57550.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    100306.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1546788.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4074133980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2165445975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13547693040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6259171500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      11378215680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62942098380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2347218240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       102713976795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        712.581574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5339070983                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4813120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 133991273517                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4493002080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2388064470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14113188180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6370655040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      11378215680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62913776790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2371068000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104027970240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        721.697446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5400134237                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4813120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 133930210263                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1160                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7258395.869191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13641579.677459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     63255000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   139926336500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4217128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26788048                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26788048                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26788048                       # number of overall hits
system.cpu1.icache.overall_hits::total       26788048                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33320                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33320                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33320                       # number of overall misses
system.cpu1.icache.overall_misses::total        33320                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2199236999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2199236999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2199236999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2199236999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     26821368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26821368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     26821368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26821368                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001242                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001242                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001242                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001242                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66003.511375                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66003.511375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66003.511375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66003.511375                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2014                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.958333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30846                       # number of writebacks
system.cpu1.icache.writebacks::total            30846                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2474                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2474                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30846                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30846                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30846                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30846                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2024511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2024511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2024511000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2024511000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001150                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001150                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001150                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001150                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65632.853530                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65632.853530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65632.853530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65632.853530                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30846                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26788048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26788048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2199236999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2199236999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     26821368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26821368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66003.511375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66003.511375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30846                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30846                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2024511000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2024511000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65632.853530                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65632.853530                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27339199                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30878                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           885.394099                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53673582                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53673582                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15956279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15956279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15956279                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15956279                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13349329                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13349329                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13349329                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13349329                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 994975724932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 994975724932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 994975724932                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 994975724932                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     29305608                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29305608                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     29305608                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29305608                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.455521                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.455521                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.455521                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.455521                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74533.763078                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74533.763078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74533.763078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74533.763078                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26354960                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          867                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           360626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.081142                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          289                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1680953                       # number of writebacks
system.cpu1.dcache.writebacks::total          1680953                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11691011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11691011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11691011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11691011                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1658318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1658318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1658318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1658318                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154146100585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154146100585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154146100585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154146100585                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056587                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056587                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056587                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056587                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92953.281931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92953.281931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92953.281931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92953.281931                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1680953                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11311929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11311929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4199451                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4199451                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 280038355500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 280038355500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15511380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15511380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66684.515547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66684.515547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3434601                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3434601                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       764850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       764850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69684012500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69684012500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91108.076747                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91108.076747                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4644350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4644350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9149878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9149878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 714937369432                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 714937369432                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.663312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.663312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78136.273449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78136.273449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8256410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8256410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893468                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893468                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84462088085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84462088085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94532.863052                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94532.863052                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72923                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72923                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          711                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          711                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25982000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25982000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36542.897328                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36542.897328                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          585                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          585                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007945                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007945                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37741.025641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37741.025641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1795                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1795                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12859000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12859000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72507                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72507                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7163.788301                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7163.788301                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1795                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1795                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11090000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11090000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024756                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024756                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6178.272981                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6178.272981                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       587000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       587000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       561000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       561000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9420                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9420                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2985809331                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2985809331                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.772574                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.772574                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 93306.541594                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 93306.541594                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31994                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31994                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2953784831                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2953784831                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.772429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.772429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 92323.086547                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 92323.086547                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.842490                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17808074                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1687894                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.550469                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.842490                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995078                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995078                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60674203                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60674203                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 144143464500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4874984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4340836                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2198261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6232                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3651                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9883                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1882955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1882956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5185341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5056538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10537449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8662656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220625984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3948288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215183552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448420480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8983396                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155939200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12491646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242713                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.434242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9489504     75.97%     75.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2972407     23.80%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29729      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12491646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7024081250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2599799231                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101821387                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2535945286                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46503529                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
